INFO-FLOW: Workspace /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1 opened at Mon Apr 28 15:18:41 CDT 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute       create_platform xc7a35tcpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command       create_platform done; 0.16 sec.
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Command     set_part done; 0.21 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 206.070 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.14 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.46 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:70:78)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:70:82)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:74:83)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:74:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:78:71)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:78:75)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:86:82)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:86:86)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:90:85)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:90:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:94:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:94:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:102:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:102:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:106:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:106:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:110:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:110:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:118:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:118:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:122:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:122:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:126:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:126:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:134:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:134:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:138:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:138:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:142:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:142:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:151:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:151:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:159:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:159:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:167:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:167:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:173:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:173:79)
Execute         send_msg_by_id WARNING @200-471@%s%s 38 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 38 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 23.8 seconds. CPU system time: 0.77 seconds. Elapsed time: 24.66 seconds; current allocated memory: 216.324 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.86 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.07 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.67 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.28 sec.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.89 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.98 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 469,695 Compile/Link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 469,695 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 219.72 sec.
Command     csynth_design done; error code: 1; 219.75 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:03:39; Allocated memory: 26.254 MB.
Command   ap_source done; error code: 1; 220.01 sec.
Command vitis_hls_bin done; error code: 1; 220.03 sec.
INFO-FLOW: Workspace /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1 opened at Mon Apr 28 16:12:53 CDT 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a35t-cpg236-1 
Execute         create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command         create_platform done; 0.15 sec.
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.2 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute       create_platform xc7a35tcpg236-1 -board  
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 265.629 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.47 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.17 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 6.11 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:70:78)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:70:82)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:74:83)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:74:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:78:71)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:78:75)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:86:82)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:86:86)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:90:85)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:90:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:94:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:94:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:102:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:102:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:106:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:106:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:110:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:110:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:118:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:118:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:122:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:122:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:126:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:126:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:134:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:134:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:138:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:138:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:142:76)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:142:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:151:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:151:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:159:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:159:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:167:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:167:77)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:173:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:173:79)
Execute         send_msg_by_id WARNING @200-471@%s%s 38 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 38 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 24.33 seconds. CPU system time: 0.78 seconds. Elapsed time: 25.2 seconds; current allocated memory: 274.711 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.93 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.99 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.71 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.31 sec.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.94 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 469,695 Compile/Link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 469,695 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 1,431,074 Unroll/Inline /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 1,431,074 instructions in the design after the 'Unroll/Inline' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 448.55 sec.
Command     csynth_design done; error code: 1; 448.58 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:07:28; Allocated memory: 25.082 MB.
Command   ap_source done; error code: 1; 448.95 sec.
Command vitis_hls_bin done; error code: 1; 448.96 sec.
INFO-FLOW: Workspace /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1 opened at Mon Apr 28 16:37:40 CDT 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a35t-cpg236-1 
Execute         create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command         create_platform done; 0.15 sec.
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.2 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.22 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute       create_platform xc7a35tcpg236-1 -board  
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 262.605 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 3.88 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.59 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 6.15 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:50:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:50:78)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:58:83)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:58:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:66:83)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:66:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:74:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:74:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:82:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:82:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:91:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:91:86)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:95:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:95:95)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:99:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:99:95)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:105:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:105:79)
Execute         send_msg_by_id WARNING @200-471@%s%s 18 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 18 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.67 seconds. CPU system time: 0.9 seconds. Elapsed time: 27.64 seconds; current allocated memory: 269.047 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.93 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.09 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.74 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.38 sec.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.06 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.06 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 447,316 Compile/Link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 447,316 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 277.19 sec.
Command     csynth_design done; error code: 1; 277.22 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:04:37; Allocated memory: 22.496 MB.
Command   ap_source done; error code: 1; 277.59 sec.
Command vitis_hls_bin done; error code: 1; 277.59 sec.
INFO-FLOW: Workspace /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1 opened at Mon Apr 28 16:43:12 CDT 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a35t-cpg236-1 
Execute         create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command         create_platform done; 0.16 sec.
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.21 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute       create_platform xc7a35tcpg236-1 -board  
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 265.578 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.02 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 4.61 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 4.6 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 6.01 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:50:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:50:78)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:58:83)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:58:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:66:83)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:66:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:74:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:74:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:82:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:82:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:91:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:91:86)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:95:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:95:95)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:99:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:99:95)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:105:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:105:79)
Execute         send_msg_by_id WARNING @200-471@%s%s 18 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 18 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 26.79 seconds. CPU system time: 0.85 seconds. Elapsed time: 27.71 seconds; current allocated memory: 272.020 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 1 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.04 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.72 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.36 sec.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.98 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 1.07 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id WARNING @200-1995@%s%s%s 447,316 Compile/Link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
WARNING: [HLS 200-1995] There were 447,316 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       elaborate done; error code: 1; 97 sec.
Command     csynth_design done; error code: 1; 97.03 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:37; Allocated memory: 22.496 MB.
Command   ap_source done; error code: 1; 97.4 sec.
Command vitis_hls_bin done; error code: 1; 97.41 sec.
INFO-FLOW: Workspace /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1 opened at Mon Apr 28 16:54:52 CDT 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a35t-cpg236-1 
Execute         create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command         create_platform done; 0.16 sec.
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.21 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute       create_platform xc7a35tcpg236-1 -board  
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 265.578 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.79 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.27 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:48:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:48:78)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:56:84)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:56:88)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:64:84)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:64:88)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:72:88)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:72:93)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:88)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:93)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:89:82)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:89:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:93:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:93:97)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:97:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:97:97)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:103:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:103:79)
Execute         send_msg_by_id WARNING @200-471@%s%s 18 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 18 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (/opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_shift_reg.h:47:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.27 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.68 seconds; current allocated memory: 272.000 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.77 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.32 sec.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.35 -x ir /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 12,948 Compile/Link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,948 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 91,399 Unroll/Inline (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 91,399 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 27,431 Unroll/Inline (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 27,431 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 26,635 Unroll/Inline (step 3) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,635 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 26,195 Unroll/Inline (step 4) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 26,195 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 16,526 Array/Struct (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 16,526 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,443 Array/Struct (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,443 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,489 Array/Struct (step 3) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,489 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,390 Array/Struct (step 4) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,390 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,324 Array/Struct (step 5) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,324 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,362 Performance (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,362 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,183 Performance (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,183 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,995 Performance (step 3) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,995 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 13,995 Performance (step 4) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 13,995 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_latency_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*)', Pragma conflict happens on 'INLINE' and 'PIPELINE' pragmas: same function (firmware/nnet_utils/nnet_dense_stream.h:15:0)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_uint<8>, 1u>, config2>(nnet::array<ap_uint<8>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_uint<8>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_uint<8>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_uint<8>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_uint<8>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_uint<8>*, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>::dense(ap_uint<8>*, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*) (.41)' into 'void nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type (*) [config5::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5_mult::weight_t*, config5_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*) (.37)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type (*) [config8::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8_mult::weight_t*, config8_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*) (.33)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type (*) [config11::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11_mult::weight_t*, config11_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type, config11::in_width> (*) [config11::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config11::weight_t*, config11::bias_t*) (.29)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type (*) [config14::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config14::in_width> (*) [config14::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14_mult::weight_t*, config14_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config14::in_width> (*) [config14::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config14::weight_t*, config14::bias_t*) (.27)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:75:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long) (.24)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config18>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*) (.23)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.18)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.21)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config18>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*) (.23)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.21)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.18)' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config20>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*) (.17)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long) (.12)' into 'void nnet::res_write<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>(nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&) (.15)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config20>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*) (.17)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>(nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&) (.15)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long) (.12)' into 'void nnet::data_prepare<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config22>(hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*) (.11)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) (.10)' into 'void nnet::res_write<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>(nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.8)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config22>(hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*) (.11)' into 'void nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>(hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>(nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.8)' into 'void nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>(hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[](unsigned long) (.5)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config24>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type*) (.4)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) (.3)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.1)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config24>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type*) (.4)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.1)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-291] Loop 'CastLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:293:9)
INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:205:5)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:208:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:189:5)
INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:192:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:13)
INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:236:5)
INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:239:9)
INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:228:5)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config23>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config16>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 54 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 54 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config13>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely with a factor of 45 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely with a factor of 45 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>' completely with a factor of 5 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 100 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 100 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 50 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 50 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>' completely with a factor of 2 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 25 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_uint<8>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_uint<8>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_uint<8>, ap_uint<1> >::value), ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_latency<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_uint<8>*, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>(hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>(hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(config5_mult::accum_t)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5_mult::weight_t*, config5_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(config8_mult::accum_t)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8_mult::weight_t*, config8_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>(config11_mult::accum_t)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11_mult::weight_t*, config11_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type, config11::in_width> (*) [config11::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config13>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config13>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config14::in_width> (*) [config14::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>(config14_mult::accum_t)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14_mult::weight_t*, config14_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config14::in_width> (*) [config14::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config16>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config16>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(config20::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(config22::accum_t)' into 'void nnet::dense_latency<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config23>(hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config23>(hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(config24::accum_t)' into 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixedILi20ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEE7config2EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:19:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b5': Complete partitioning on dimension 1. (firmware/weights/b5.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b14': Complete partitioning on dimension 1. (firmware/weights/b14.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b20': Complete partitioning on dimension 1. (firmware/weights/b20.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b22': Complete partitioning on dimension 1. (firmware/weights/b22.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b24': Complete partitioning on dimension 1. (firmware/weights/b24.h:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixedILi20ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:274:29)
INFO: [HLS 214-248] Applying array_partition to 'mult': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_latency.h:17:32)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)
INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer23_out' with compact=bit mode in 6-bits (firmware/myproject.cpp:99:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer22_out' with compact=bit mode in 37-bits (firmware/myproject.cpp:95:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer20_out' with compact=bit mode in 135-bits (firmware/myproject.cpp:91:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer18_out' with compact=bit mode in 160-bits (firmware/myproject.cpp:87:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer16_out' with compact=bit mode in 36-bits (firmware/myproject.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_out' with compact=bit mode in 36-bits (firmware/myproject.cpp:74:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 114-bits (firmware/myproject.cpp:78:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out' with compact=bit mode in 114-bits (firmware/myproject.cpp:70:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer10_out' with compact=bit mode in 30-bits (firmware/myproject.cpp:66:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 100-bits (firmware/myproject.cpp:62:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 24-bits (firmware/myproject.cpp:58:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 76-bits (firmware/myproject.cpp:54:39)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 12-bits (firmware/myproject.cpp:50:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 40-bits (firmware/myproject.cpp:46:30)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_latency_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)::line_buffer' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_5' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_5' with compact=bit mode in 6-bits
INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)
INFO: [HLS 214-364] Automatically inlining function 'void nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*)' to improve effectiveness of pipeline pragma in function 'void nnet::dense_latency_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:17:2)
INFO: [HLS 214-449] Automatically partitioning array 'alloca' dimension 1 completely based on constant index.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma (firmware/nnet_utils/nnet_conv2d_stream.h:28:9)
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.93 seconds. CPU system time: 0.76 seconds. Elapsed time: 10.36 seconds; current allocated memory: 300.609 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 300.609 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.47 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 310.020 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.52 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 320.301 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:8), detected/extracted 15 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>'
	 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config13>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>'
	 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config16>'
	 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>'
	 'nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>'
	 'nnet::relu<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config23>'
	 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>'.
Command           transform done; 1.18 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config23>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config16>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config13>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:13:1)...17 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' (firmware/nnet_utils/nnet_dense_stream.h:13:1)...31 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:55)...41 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:32)...395 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:21)...166 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:32)...276 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_latency.h:13:21)...229 expression(s) balanced.
Command           transform done; 0.38 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.57 seconds; current allocated memory: 353.195 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:24:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'.
Execute             auto_get_db
Command           transform done; 0.88 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.05 seconds; current allocated memory: 698.219 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 3.66 sec.
Command       elaborate done; 18.72 sec.
Execute       ap_eval exec zip -j /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>' to 'dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>' to 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4>' to 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>' to 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>' to 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5>' to 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>' to 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>' to 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>' to 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8>' to 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10>' to 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>' to 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>' to 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11>' to 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13>' to 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>' to 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>' to 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14>' to 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16>' to 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>' to 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18>' to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20>' to 'dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20>' to 'dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22>' to 'dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22>' to 'dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23>' to 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24>' to 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24>' to 'dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         preproc_iomode -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
Execute         preproc_iomode -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         preproc_iomode -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         preproc_iomode -model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         preproc_iomode -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         preproc_iomode -model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         preproc_iomode -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         preproc_iomode -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         preproc_iomode -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         preproc_iomode -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         preproc_iomode -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         preproc_iomode -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         preproc_iomode -model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} {dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> myproject
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_uint<8>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO-FLOW: Configuring Module : dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> ...
Execute         set_default_model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         apply_spec_resource_limit dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> ...
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> ...
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> ...
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> ...
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> ...
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
INFO-FLOW: Configuring Module : dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> ...
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
Execute         apply_spec_resource_limit dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
INFO-FLOW: Configuring Module : dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> ...
Execute         set_default_model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         apply_spec_resource_limit dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO-FLOW: Configuring Module : dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> ...
Execute         set_default_model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         apply_spec_resource_limit dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
INFO-FLOW: Configuring Module : dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> ...
Execute         set_default_model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         apply_spec_resource_limit dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> ...
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
INFO-FLOW: Configuring Module : dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> ...
Execute         set_default_model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         apply_spec_resource_limit dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> ...
Execute         set_default_model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> ...
Execute         set_default_model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
INFO-FLOW: Configuring Module : dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> ...
Execute         set_default_model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
Execute         apply_spec_resource_limit dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
WARNING: [SYN 201-223] Checking resource limit in 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24>': cannot find any operation of 'mul'.
INFO-FLOW: Configuring Module : dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> ...
Execute         set_default_model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         apply_spec_resource_limit dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} {dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> myproject
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_uint<8>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> ...
Execute         set_default_model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         cdfg_preprocess -model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         rtl_gen_preprocess dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> ...
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> ...
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> ...
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> ...
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> ...
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> ...
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
Execute         cdfg_preprocess -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
INFO-FLOW: Preprocessing Module: dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> ...
Execute         set_default_model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         cdfg_preprocess -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         rtl_gen_preprocess dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO-FLOW: Preprocessing Module: dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> ...
Execute         set_default_model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         cdfg_preprocess -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
INFO-FLOW: Preprocessing Module: dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> ...
Execute         set_default_model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         cdfg_preprocess -model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         rtl_gen_preprocess dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> ...
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
INFO-FLOW: Preprocessing Module: dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> ...
Execute         set_default_model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         cdfg_preprocess -model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         rtl_gen_preprocess dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> ...
Execute         set_default_model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> ...
Execute         set_default_model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
INFO-FLOW: Preprocessing Module: dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> ...
Execute         set_default_model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
Execute         cdfg_preprocess -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
Execute         rtl_gen_preprocess dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
INFO-FLOW: Preprocessing Module: dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> ...
Execute         set_default_model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         cdfg_preprocess -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} {dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_uint_8_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         schedule -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 701.477 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_uint<8>, 1u>, config2>.
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         bind -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 701.477 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_uint<8>, 1u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         schedule -model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, function 'dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 702.703 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.
Execute         set_default_model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         bind -model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 702.852 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 40 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 40 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation 40 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation 40 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'call' operation 40 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'call' operation 40 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 14, function 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 704.262 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 704.262 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         schedule -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 13, Depth = 15, loop 'ReadInputHeight_ReadInputWidth'
WARNING: [HLS 200-871] Estimated clock period (3.752 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s' consists of the following:
	axis read operation ('input_1_read', firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75) on port 'input_1' (firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75) [46]  (0.518 ns)
	'call' operation 0 bit ('_ln31', firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75) to 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>' [47]  (3.234 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 704.641 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>.
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         bind -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 704.641 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln41', firmware/nnet_utils/nnet_activation_stream.h:41)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s' (loop 'ReLUActLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('i1_write_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) of variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 on local variable 'i1' and 'add' operation 10 bit ('i', firmware/nnet_utils/nnet_activation_stream.h:41).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 705.051 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 705.051 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 705.809 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         bind -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 705.809 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
Execute         schedule -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.14 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 711.262 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>.
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
Execute         bind -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 711.262 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 76 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 76 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation 76 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation 76 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'call' operation 76 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'call' operation 76 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>'): Unable to enforce a carried dependence constraint (II = 16, distance = 1, offset = 1) between 'call' operation 76 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 18, function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 712.652 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 712.652 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 17, Depth = 19, loop 'ReadInputHeight_ReadInputWidth'
WARNING: [HLS 200-871] Estimated clock period (5.059 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s' consists of the following:
	fifo read operation ('layer4_out_read', firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75) on port 'layer4_out' (firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75) [75]  (1.825 ns)
	'call' operation 0 bit ('_ln31', firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75) to 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>' [78]  (3.234 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 713.152 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 713.164 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln41', firmware/nnet_utils/nnet_activation_stream.h:41)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s' (loop 'ReLUActLoop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('i1_write_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) of variable 'i', firmware/nnet_utils/nnet_activation_stream.h:41 on local variable 'i1' and 'add' operation 8 bit ('i', firmware/nnet_utils/nnet_activation_stream.h:41).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 714.512 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 714.570 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 716.023 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         bind -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 716.207 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
Execute         schedule -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 22, function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 728.289 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>.
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
Execute         bind -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.18 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 728.289 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 100 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 100 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation 100 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation 100 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation 100 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'call' operation 100 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'call' operation 100 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 26, function 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 728.625 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 729.262 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         schedule -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 25, Depth = 27, loop 'ReadInputHeight_ReadInputWidth'
WARNING: [HLS 200-871] Estimated clock period (5.059 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s' consists of the following:
	fifo read operation ('layer7_out_read', firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75) on port 'layer7_out' (firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75) [133]  (1.825 ns)
	'call' operation 0 bit ('_ln31', firmware/nnet_utils/nnet_conv2d_stream.h:31->firmware/nnet_utils/nnet_conv2d_stream.h:75) to 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>' [138]  (3.234 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 730.051 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         bind -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 730.797 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         schedule -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 732.082 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10>.
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         bind -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.445 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 733.785 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         bind -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 734.035 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
Execute         schedule -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 740.160 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>.
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
Execute         bind -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 740.227 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 17, function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 741.531 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 741.871 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         schedule -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 18, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 742.242 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11>.
Execute         set_default_model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         bind -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 742.867 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         schedule -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 743.941 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13>.
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         bind -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 744.441 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 745.117 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         bind -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 745.613 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
Execute         schedule -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 16, function 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 753.414 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>.
Execute         set_default_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
Execute         bind -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 753.414 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'.
WARNING: [HLS 200-880] The II Violation in module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' (function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>'): Unable to enforce a carried dependence constraint (II = 17, distance = 1, offset = 1) between 'call' operation 114 bit ('tmp', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_conv_stream.h:288) to 'dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>' and 'call' operation 0 bit ('_ln281', firmware/nnet_utils/nnet_conv_stream.h:281) to 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 18, Depth = 19, function 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 754.496 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 755.090 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         schedule -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReadInputHeight_ReadInputWidth'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 18, Depth = 20, loop 'ReadInputHeight_ReadInputWidth'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 755.457 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14>.
Execute         set_default_model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         bind -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 756.164 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         schedule -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 757.121 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16>.
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         bind -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 757.613 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         schedule -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, function 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>'
WARNING: [HLS 200-871] Estimated clock period (4.549 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s' consists of the following:
	wire read operation ('data_1_val2_read', firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17) on port 'data_1_val2' (firmware/nnet_utils/nnet_mult.h:70->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17) [13]  (0.000 ns)
	'mul' operation 11 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42->firmware/nnet_utils/nnet_dense_stream.h:17) [53]  (4.549 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 759.742 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>.
Execute         set_default_model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         bind -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 759.742 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         schedule -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.549 ns) exceeds the target (target clock period: 5.000 ns, clock uncertainty: 1.350 ns, effective delay budget: 3.650 ns).
WARNING: [HLS 200-1016] The critical path in module 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s' consists of the following:
	'call' operation 160 bit ('call_ret', firmware/nnet_utils/nnet_dense_stream.h:95) to 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>' [12]  (4.549 ns)

INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 760.203 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18>.
Execute         set_default_model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         bind -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 760.211 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         schedule -model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, function 'dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 761.496 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20>.
Execute         set_default_model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         bind -model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 761.996 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         schedule -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 762.418 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20>.
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         bind -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 762.469 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         schedule -model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, function 'dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 762.840 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22>.
Execute         set_default_model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         bind -model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 762.844 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         schedule -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 763.008 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22>.
Execute         set_default_model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         bind -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 763.184 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         schedule -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 763.379 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23>.
Execute         set_default_model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         bind -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 763.621 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
Execute         schedule -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, function 'dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 763.828 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24>.
Execute         set_default_model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
Execute         bind -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 763.828 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s.bind.adb -f 
INFO-FLOW: Finish binding dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         schedule -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 763.891 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24>.
Execute         set_default_model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         bind -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 764.047 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer14_out (from conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0 to relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer16_out (from relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 to dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer18_out (from dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 to dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer20_out (from dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 to dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer22_out (from dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 to relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer23_out (from relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 to dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 764.820 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 765.406 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         rtl_gen_preprocess dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         rtl_gen_preprocess dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         rtl_gen_preprocess dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         rtl_gen_preprocess dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         rtl_gen_preprocess dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         rtl_gen_preprocess dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} {dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_uint_8_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_clbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_clcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_cldEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_cleOg' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shift_line_buffer_array_ap_uint_8_1u_config2_s' pipeline 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_uint_8_1u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 765.996 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_uint<8>, 1u>, config2> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s 
Execute         gen_rtl shift_line_buffer<array<ap_uint<8>, 1u>, config2> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_uint_8_1u_config2_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_uint_8_1u_config2_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_uint<8>, 1u>, config2> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 768.816 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s 
Execute         gen_rtl dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s 
Execute         syn_report -csynth -model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.adb 
Execute         db_write -model dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
Command         create_rtl_model done; 0.13 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 774.605 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 776.559 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 777.559 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.adb 
Execute         db_write -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_45_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_43_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_41_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_39_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_44_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_42_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_40_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_38_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_mb6' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s' pipeline 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 779.516 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 786.820 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s 
Execute         gen_rtl dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
Command         create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 802.820 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 805.117 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 806.801 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.adb 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_37_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_ncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_33_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_ocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_29_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_25_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_36_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_32_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_28_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_24_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_35_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_31_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_27_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_34_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_30_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_26_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_CeG' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s' pipeline 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 811.164 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s' is 7706 from HDL expression: ((1'b1 == ap_ce_reg) & (1'b0 == ap_block_pp0_stage0_11001))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s'.
Command         create_rtl_model done; 0.25 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 825.961 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s 
Execute         gen_rtl dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' is 8606 from HDL expression: ((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp93) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp92) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp91) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp90) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp89) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp88) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp87) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp86) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp85) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp84) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp83) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp82) 
    & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp81) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp80) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp77) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp71) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp67) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp63) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp54) & (1'b1 == ap_CS_fsm_pp0_stage2))))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
Command         create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 857.492 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s' is 9202 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp69) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp68) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp67) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp66) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp65) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp64) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp63) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp62) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp61) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp59) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp58) 
    & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp57) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp56) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp54) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp50) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp45) 
    & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp41_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 861.906 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 865.004 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s 
Execute         gen_rtl relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.adb 
Execute         db_write -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dMgi' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 867.121 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s' is 5208 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 874.797 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s 
Execute         gen_rtl dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' is 5820 from HDL expression: ((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp74) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp73) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp72) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp71) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp70) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp69) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp68) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp67) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp66) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp62) 
    & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp57) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp40) & (1'b1 == ap_CS_fsm_pp0_stage1))))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 893.906 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s' is 6354 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp50) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp46) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp44) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp41) 
    & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp40) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp39) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp38) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp33_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 902.660 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s' pipeline 'ReLUActLoop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 905.035 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.adb 
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dYie' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 907.309 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s' is 6156 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s'.
Command         create_rtl_model done; 0.14 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 912.984 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s 
Execute         gen_rtl dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s 
Execute         syn_report -csynth -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s.adb 
Execute         db_write -model dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' pipeline 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' is 6822 from HDL expression: ((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp81) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp80) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp79) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp78) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp77) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp76) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp75) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp74) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp73) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp72) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp71) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp70) 
    & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp69) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp65) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp60) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage1))))
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s'.
Command         create_rtl_model done; 0.31 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 936.469 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s' pipeline 'ReadInputHeight_ReadInputWidth' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s' is 7369 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp57) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp56) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp55) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp54) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp53) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp52) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp51) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp50) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp49) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp48) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp47) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp46) 
    & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp45) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp44) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp43) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp42) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp41) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp36_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 948.070 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 950.594 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.adb 
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_6ns_5s_11_5_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 952.734 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s 
Execute         gen_rtl dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s 
Execute         syn_report -csynth -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.adb 
Execute         db_write -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 958.430 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s 
Execute         gen_rtl dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s 
Execute         syn_report -csynth -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.adb 
Execute         db_write -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5ns_21_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_5s_21_2_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 963.672 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s 
Execute         gen_rtl dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s 
Execute         syn_report -csynth -model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.adb 
Execute         db_write -model dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 965.930 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s 
Execute         gen_rtl dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.adb 
Execute         db_write -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 970.770 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s 
Execute         gen_rtl dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s 
Execute         syn_report -csynth -model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.adb 
Execute         db_write -model dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 971.656 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s 
Execute         gen_rtl dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.adb 
Execute         db_write -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 972.707 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s 
Execute         gen_rtl relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.adb 
Execute         db_write -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 973.496 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s 
Execute         gen_rtl dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s 
Execute         syn_report -csynth -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s.adb 
Execute         db_write -model dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 974.410 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s 
Execute         gen_rtl dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s 
Execute         syn_report -csynth -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.adb 
Execute         db_write -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer24_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
WARNING: [HLS 200-656] Deadlocks can occur since process conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8Zio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config110iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config141iI' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w40_d900_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w12_d900_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w76_d169_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(myproject_fifo_w24_d169_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(myproject_fifo_w100_d25_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_U(myproject_fifo_w30_d25_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(myproject_fifo_w114_d9_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(myproject_fifo_w36_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(myproject_fifo_w114_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_U(myproject_fifo_w36_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_U(myproject_fifo_w160_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_U(myproject_fifo_w135_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_U(myproject_fifo_w37_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_U(myproject_fifo_w6_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_U(myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0_U(myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8Zio_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8Zio)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0_U(myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config110iy_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config110iy)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0_U(myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config141iI_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config141iI)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0_U(myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0_U(myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0_U(myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0_U(myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0_U(myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0_U(myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0)' using Shift Registers.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 974.887 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model myproject -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 0.18 sec.
Execute         syn_report -csynthDesign -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -wcfg -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} {dense_latency<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config5_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<20, 10, 5, 3, 0>, config8_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config11_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>} {dense_latency<ap_ufixed<6, 0, 4, 0, 0>, ap_fixed<19, 9, 5, 3, 0>, config14_mult>} compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> dense_latency_wrapper<ap_fixed,ap_fixed<27,13,5,3,0>,config20> dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> dense_latency_wrapper<ap_fixed,ap_fixed<37,19,5,3,0>,config22> dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> dense_latency_wrapper<ap_ufixed,ap_fixed<16,6,5,3,0>,config24> dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> myproject
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_uint_8_1u_config2_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_clbkb.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_clbkb
INFO-FLOW: Handling components in module [dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_regslice_both.
INFO-FLOW: Append model myproject_regslice_both
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_delay_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_fYi.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_fYi
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_delay_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_delay_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_ncg.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_ncg
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dDeQ.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dDeQ
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dNgs.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dNgs
INFO-FLOW: Handling components in module [dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s.compgen.tcl 
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_6ns_5s_11_5_1.
INFO-FLOW: Append model myproject_mul_6ns_5s_11_5_1
INFO-FLOW: Handling components in module [dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.compgen.tcl 
INFO-FLOW: Found component myproject_mul_16s_5s_21_2_1.
INFO-FLOW: Append model myproject_mul_16s_5s_21_2_1
INFO-FLOW: Found component myproject_mul_16s_5ns_21_2_1.
INFO-FLOW: Append model myproject_mul_16s_5ns_21_2_1
INFO-FLOW: Handling components in module [dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.compgen.tcl 
INFO-FLOW: Found component myproject_regslice_both.
INFO-FLOW: Append model myproject_regslice_both
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w40_d900_A.
INFO-FLOW: Append model myproject_fifo_w40_d900_A
INFO-FLOW: Found component myproject_fifo_w12_d900_A.
INFO-FLOW: Append model myproject_fifo_w12_d900_A
INFO-FLOW: Found component myproject_fifo_w76_d169_A.
INFO-FLOW: Append model myproject_fifo_w76_d169_A
INFO-FLOW: Found component myproject_fifo_w24_d169_A.
INFO-FLOW: Append model myproject_fifo_w24_d169_A
INFO-FLOW: Found component myproject_fifo_w100_d25_A.
INFO-FLOW: Append model myproject_fifo_w100_d25_A
INFO-FLOW: Found component myproject_fifo_w30_d25_S.
INFO-FLOW: Append model myproject_fifo_w30_d25_S
INFO-FLOW: Found component myproject_fifo_w114_d9_A.
INFO-FLOW: Append model myproject_fifo_w114_d9_A
INFO-FLOW: Found component myproject_fifo_w36_d9_S.
INFO-FLOW: Append model myproject_fifo_w36_d9_S
INFO-FLOW: Found component myproject_fifo_w114_d1_S.
INFO-FLOW: Append model myproject_fifo_w114_d1_S
INFO-FLOW: Found component myproject_fifo_w36_d1_S.
INFO-FLOW: Append model myproject_fifo_w36_d1_S
INFO-FLOW: Found component myproject_fifo_w160_d1_S.
INFO-FLOW: Append model myproject_fifo_w160_d1_S
INFO-FLOW: Found component myproject_fifo_w135_d1_S.
INFO-FLOW: Append model myproject_fifo_w135_d1_S
INFO-FLOW: Found component myproject_fifo_w37_d1_S.
INFO-FLOW: Append model myproject_fifo_w37_d1_S
INFO-FLOW: Found component myproject_fifo_w6_d1_S.
INFO-FLOW: Append model myproject_fifo_w6_d1_S
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8Zio.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8Zio
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config110iy.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config110iy
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config141iI.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config141iI
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0
INFO-FLOW: Append model shift_line_buffer_array_ap_uint_8_1u_config2_s
INFO-FLOW: Append model dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: Append model conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
INFO-FLOW: Append model dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
INFO-FLOW: Append model dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: Append model conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: Append model relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s
INFO-FLOW: Append model dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s
INFO-FLOW: Append model conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s
INFO-FLOW: Append model relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s
INFO-FLOW: Append model dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s
INFO-FLOW: Append model conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s
INFO-FLOW: Append model relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s
INFO-FLOW: Append model dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: Append model dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s
INFO-FLOW: Append model dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s
INFO-FLOW: Append model dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s
INFO-FLOW: Append model dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s
INFO-FLOW: Append model dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
INFO-FLOW: Append model relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s
INFO-FLOW: Append model dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s
INFO-FLOW: Append model dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_clbkb myproject_regslice_both myproject_flow_control_loop_pipe myproject_flow_control_loop_delay_pipe myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_fYi myproject_flow_control_loop_pipe myproject_flow_control_loop_delay_pipe myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_ncg myproject_flow_control_loop_pipe myproject_flow_control_loop_pipe myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dDeQ myproject_flow_control_loop_pipe myproject_flow_control_loop_pipe myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dNgs myproject_flow_control_loop_pipe myproject_mul_6ns_5s_11_5_1 myproject_mul_16s_5s_21_2_1 myproject_mul_16s_5ns_21_2_1 myproject_regslice_both myproject_fifo_w40_d900_A myproject_fifo_w12_d900_A myproject_fifo_w76_d169_A myproject_fifo_w24_d169_A myproject_fifo_w100_d25_A myproject_fifo_w30_d25_S myproject_fifo_w114_d9_A myproject_fifo_w36_d9_S myproject_fifo_w114_d1_S myproject_fifo_w36_d1_S myproject_fifo_w160_d1_S myproject_fifo_w135_d1_S myproject_fifo_w37_d1_S myproject_fifo_w6_d1_S myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8Zio myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config110iy myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0 myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config141iI myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0 shift_line_buffer_array_ap_uint_8_1u_config2_s dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s myproject
INFO-FLOW: Generating /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_clbkb
INFO-FLOW: To file: write model myproject_regslice_both
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_fYi
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_flow_control_loop_delay_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_ncg
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dDeQ
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dNgs
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_mul_6ns_5s_11_5_1
INFO-FLOW: To file: write model myproject_mul_16s_5s_21_2_1
INFO-FLOW: To file: write model myproject_mul_16s_5ns_21_2_1
INFO-FLOW: To file: write model myproject_regslice_both
INFO-FLOW: To file: write model myproject_fifo_w40_d900_A
INFO-FLOW: To file: write model myproject_fifo_w12_d900_A
INFO-FLOW: To file: write model myproject_fifo_w76_d169_A
INFO-FLOW: To file: write model myproject_fifo_w24_d169_A
INFO-FLOW: To file: write model myproject_fifo_w100_d25_A
INFO-FLOW: To file: write model myproject_fifo_w30_d25_S
INFO-FLOW: To file: write model myproject_fifo_w114_d9_A
INFO-FLOW: To file: write model myproject_fifo_w36_d9_S
INFO-FLOW: To file: write model myproject_fifo_w114_d1_S
INFO-FLOW: To file: write model myproject_fifo_w36_d1_S
INFO-FLOW: To file: write model myproject_fifo_w160_d1_S
INFO-FLOW: To file: write model myproject_fifo_w135_d1_S
INFO-FLOW: To file: write model myproject_fifo_w37_d1_S
INFO-FLOW: To file: write model myproject_fifo_w6_d1_S
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8Zio
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config110iy
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config141iI
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0
INFO-FLOW: To file: write model shift_line_buffer_array_ap_uint_8_1u_config2_s
INFO-FLOW: To file: write model dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: To file: write model relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s
INFO-FLOW: To file: write model relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s
INFO-FLOW: To file: write model dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s
INFO-FLOW: To file: write model relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s
INFO-FLOW: To file: write model dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: To file: write model dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s
INFO-FLOW: To file: write model dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s
INFO-FLOW: To file: write model dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s
INFO-FLOW: To file: write model dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s
INFO-FLOW: To file: write model dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
INFO-FLOW: To file: write model relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s
INFO-FLOW: To file: write model dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s
INFO-FLOW: To file: write model dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db' modelList='myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_clbkb
myproject_regslice_both
myproject_flow_control_loop_pipe
myproject_flow_control_loop_delay_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_fYi
myproject_flow_control_loop_pipe
myproject_flow_control_loop_delay_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_ncg
myproject_flow_control_loop_pipe
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dDeQ
myproject_flow_control_loop_pipe
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dNgs
myproject_flow_control_loop_pipe
myproject_mul_6ns_5s_11_5_1
myproject_mul_16s_5s_21_2_1
myproject_mul_16s_5ns_21_2_1
myproject_regslice_both
myproject_fifo_w40_d900_A
myproject_fifo_w12_d900_A
myproject_fifo_w76_d169_A
myproject_fifo_w24_d169_A
myproject_fifo_w100_d25_A
myproject_fifo_w30_d25_S
myproject_fifo_w114_d9_A
myproject_fifo_w36_d9_S
myproject_fifo_w114_d1_S
myproject_fifo_w36_d1_S
myproject_fifo_w160_d1_S
myproject_fifo_w135_d1_S
myproject_fifo_w37_d1_S
myproject_fifo_w6_d1_S
myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8Zio
myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config110iy
myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config141iI
myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0
myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0
myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0
myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0
myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0
myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0
shift_line_buffer_array_ap_uint_8_1u_config2_s
dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s
dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s
conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s
relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s
dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s
conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s
relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s
dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s
dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s
dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s
dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s
dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s
dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s
dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s
myproject
' expOnly='0'
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 977.359 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s
INFO-FLOW: No bind nodes found for module_name dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s
INFO-FLOW: No bind nodes found for module_name dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
INFO-FLOW: No bind nodes found for module_name dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_latency_clbkb
myproject_regslice_both
myproject_flow_control_loop_pipe
myproject_flow_control_loop_delay_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet25conv_2d_fYi
myproject_flow_control_loop_pipe
myproject_flow_control_loop_delay_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet25conv_2d_ncg
myproject_flow_control_loop_pipe
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet25conv_2dDeQ
myproject_flow_control_loop_pipe
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet25conv_2dNgs
myproject_flow_control_loop_pipe
myproject_mul_6ns_5s_11_5_1
myproject_mul_16s_5s_21_2_1
myproject_mul_16s_5ns_21_2_1
myproject_regslice_both
myproject_fifo_w40_d900_A
myproject_fifo_w12_d900_A
myproject_fifo_w76_d169_A
myproject_fifo_w24_d169_A
myproject_fifo_w100_d25_A
myproject_fifo_w30_d25_S
myproject_fifo_w114_d9_A
myproject_fifo_w36_d9_S
myproject_fifo_w114_d1_S
myproject_fifo_w36_d1_S
myproject_fifo_w160_d1_S
myproject_fifo_w135_d1_S
myproject_fifo_w37_d1_S
myproject_fifo_w6_d1_S
myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8Zio
myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config110iy
myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config141iI
myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0
myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0
myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0
myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0
myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0
myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0
shift_line_buffer_array_ap_uint_8_1u_config2_s
dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s
dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s
conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s
relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s
dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s
conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s
relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s
dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s
dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s
dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s
dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s
dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s
dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s
dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_116 shift_line_buffer_array_ap_uint_8_1u_config2_s grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128 dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192 relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194 dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318 relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_326 dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s_fu_570 relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_U0 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_fu_182 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_210 dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s_fu_334 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0 conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_fu_208 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_fu_240 dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s_fu_388 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s grp_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_fu_57 dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s grp_dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_fu_73 dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s grp_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_51 relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0 dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s res_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s_fu_39} INST2MODULE {myproject myproject conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_116 compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128 shift_line_buffer_array_ap_uint_8_1u_config2_s grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192 dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318 dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300 compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_326 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s_fu_570 dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_U0 conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_fu_182 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_210 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s_fu_334 dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0 conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_fu_208 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_fu_240 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s_fu_388 dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s grp_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_fu_57 dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s grp_dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_fu_73 dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s grp_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_51 dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0 dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s res_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s_fu_39 dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s} INSTDATA {myproject {DEPTH 1 CHILDREN {conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_U0 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0 conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0}} conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_116} grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_116 {DEPTH 3 CHILDREN {grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128 grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192}} grp_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_128 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_192 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176} grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176 {DEPTH 3 CHILDREN {grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194 grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318}} grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_194 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s_fu_318 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300} grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300 {DEPTH 3 CHILDREN {grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_326 grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s_fu_570}} grp_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_326 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s_fu_570 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_fu_182} grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_fu_182 {DEPTH 3 CHILDREN {call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_210 grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s_fu_334}} call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_210 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s_fu_334 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_fu_208} grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_fu_208 {DEPTH 3 CHILDREN {call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_fu_240 grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s_fu_388}} call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_fu_240 {DEPTH 4 CHILDREN {}} grp_dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s_fu_388 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 {DEPTH 2 CHILDREN {}} dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 {DEPTH 2 CHILDREN grp_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_fu_57} grp_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_fu_57 {DEPTH 3 CHILDREN {}} dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 {DEPTH 2 CHILDREN grp_dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_fu_73} grp_dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_fu_73 {DEPTH 3 CHILDREN {}} dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 {DEPTH 2 CHILDREN grp_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_51} grp_dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_51 {DEPTH 3 CHILDREN {}} relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 {DEPTH 2 CHILDREN {}} dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0 {DEPTH 2 CHILDREN res_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s_fu_39} res_dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s_fu_39 {DEPTH 3 CHILDREN {}}} MODULEDATA {shift_line_buffer_array_ap_uint_8_1u_config2_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_3_U SOURCE {} VARIABLE void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2_U SOURCE {} VARIABLE void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1_U SOURCE {} VARIABLE void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer_U SOURCE {} VARIABLE void_conv_2d_buffer_latency_cl_stream_stream_weight_t_bias_t_line_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_64_fu_108_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_347_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_65_fu_173_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_66_fu_191_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_6_fu_138_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_144_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_67_fu_381_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_7_fu_220_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_3_fu_234_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_4_fu_248_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_68_fu_404_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_69_fu_286_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_70_fu_448_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_71_fu_312_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_8_fu_477_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_72_fu_483_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_73_fu_505_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_9_fu_633_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_74_fu_647_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_75_fu_535_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_5_fu_541_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_76_fu_563_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_77_fu_723_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_78_fu_998_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_79_fu_741_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_6_fu_1011_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_7_fu_755_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_80_fu_777_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_81_fu_1026_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_82_fu_1038_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_83_fu_799_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_84_fu_825_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_8_fu_831_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_85_fu_1074_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_86_fu_853_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_10_fu_1100_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_87_fu_1128_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_88_fu_875_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_89_fu_913_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_9_fu_919_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_90_fu_941_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_321_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_85_fu_416_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_86_fu_575_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_87_fu_424_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_88_fu_584_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_88 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_89_fu_659_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_90_fu_430_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_90 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_91_fu_590_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_92_fu_436_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_93_fu_327_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_94_fu_598_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_95_fu_667_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_96_fu_681_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_97_fu_962_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_97 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_98_fu_687_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_99_fu_971_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_100_fu_1146_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_101_fu_695_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_102_fu_980_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_103_fu_701_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_104_fu_989_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_105_fu_1154_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_106_fu_1246_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_107_fu_1175_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_108_fu_1255_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_109_fu_1318_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_110_fu_1261_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_111_fu_1181_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_112_fu_1270_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_113_fu_1329_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_114_fu_1350_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_115_fu_1189_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_116_fu_1279_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_117_fu_1195_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_118_fu_1288_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_119_fu_1338_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_120_fu_1201_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_121_fu_1297_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_122_fu_1207_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_123_fu_1213_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_124_fu_1309_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_125_fu_1343_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_126_fu_1362_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_250_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_1_fu_290_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_2_fu_306_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_3_fu_270_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_335_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_1_fu_339_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_276_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_312_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_317_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_324_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_329_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_366_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_371_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_381_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_388_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_198_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:24 VARIABLE add_ln24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_204_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:24 VARIABLE icmp_ln24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_147_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_152_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_157_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_162_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_46_fu_212_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_46 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_219_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_223_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_0_0_0_0_0_load_fu_231_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_0_0_0_0_0_load LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_1_fu_168_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_1_fu_173_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_2_fu_178_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_2_fu_183_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_47_fu_255_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_47 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_3_fu_262_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_3_fu_266_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge_fu_274_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE storemerge LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_189_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_195_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE icmp_ln41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_45_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_43_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_41_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_39_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_44_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_42_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_40_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_38_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config5_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_164_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_194_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_284_fu_208_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_285_fu_234_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_286_fu_252_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_20_fu_282_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_287_fu_288_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_288_fu_294_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_289_fu_352_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_290_fu_316_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_291_fu_361_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_292_fu_369_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_293_fu_564_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_40_fu_383_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_41_fu_401_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_294_fu_415_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_295_fu_601_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_296_fu_437_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_297_fu_455_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_298_fu_644_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_299_fu_658_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_300_fu_481_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_301_fu_1089_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_302_fu_681_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_303_fu_499_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_304_fu_1116_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_305_fu_860_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_42_fu_695_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_306_fu_882_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_43_fu_1128_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_307_fu_900_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_308_fu_1157_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_44_fu_914_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_309_fu_1480_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_310_fu_932_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_311_fu_1180_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_312_fu_954_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_313_fu_1189_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_45_fu_1194_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_314_fu_721_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_315_fu_1220_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_316_fu_1226_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_46_fu_971_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_317_fu_1514_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_318_fu_2454_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_319_fu_1256_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_320_fu_1753_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_47_fu_2466_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_321_fu_1776_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_48_fu_1782_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_322_fu_1534_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_49_fu_1543_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_323_fu_1549_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_324_fu_1814_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_21_fu_1832_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_50_fu_1862_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_325_fu_1876_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_326_fu_1906_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_327_fu_2484_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_328_fu_1912_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_51_fu_1926_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_329_fu_2500_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_330_fu_2549_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_331_fu_1952_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_52_fu_1958_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_332_fu_1980_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_22_fu_2006_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_333_fu_2012_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_334_fu_3154_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_335_fu_2034_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_336_fu_2590_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_337_fu_1570_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_338_fu_2043_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_339_fu_2610_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_23_fu_2068_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_340_fu_2094_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_53_fu_2108_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_341_fu_3174_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_342_fu_1592_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_343_fu_2117_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_54_fu_2638_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_344_fu_2133_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_345_fu_2675_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_346_fu_2681_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_347_fu_2155_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_348_fu_2173_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_55_fu_2195_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_24_fu_3802_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_349_fu_2213_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_56_fu_2231_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_350_fu_2245_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_351_fu_2255_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_352_fu_2705_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_353_fu_2277_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_354_fu_2303_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_355_fu_2719_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_356_fu_2309_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_357_fu_2727_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_358_fu_2753_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_359_fu_2779_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_360_fu_2805_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_361_fu_3223_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_362_fu_2815_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_57_fu_3231_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_363_fu_3259_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_58_fu_2323_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_364_fu_2850_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_365_fu_2856_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_366_fu_3576_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_367_fu_2878_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_368_fu_3281_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_369_fu_3983_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_370_fu_3826_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_371_fu_3846_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_372_fu_4049_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_373_fu_3598_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_374_fu_3869_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_8_fu_326_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_517_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_526_fu_525_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_526 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_527_fu_736_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_527 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_528_fu_531_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_529_fu_748_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_529 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_530_fu_536_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_531_fu_542_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_532_fu_757_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_532 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_533_fu_989_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_534_fu_774_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_534 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_535_fu_1001_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_536_fu_780_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_536 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_537_fu_1007_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_538_fu_1336_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_538 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_539_fu_786_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_539 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_540_fu_1018_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_541_fu_791_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_541 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_542_fu_797_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_542 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_543_fu_1030_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_543 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_544_fu_1341_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_544 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_545_fu_803_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_546_fu_809_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_547_fu_1039_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_547 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_548_fu_814_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_548 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_549_fu_820_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_549 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_550_fu_1050_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_550 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_551_fu_1348_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_551 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_552_fu_1621_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_553_fu_1627_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_554_fu_2332_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_554 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_555_fu_1633_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_555 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_556_fu_1366_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_557_fu_1642_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_557 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_558_fu_2337_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_558 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_559_fu_2895_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_560_fu_1648_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_560 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_561_fu_1654_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_561 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_562_fu_2350_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_562 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_563_fu_2903_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_564_fu_1660_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_564 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_1375_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_565_fu_1669_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_565 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_566_fu_2362_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_567_fu_3296_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_568_fu_1381_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_569_fu_1678_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_570_fu_1387_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_570 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_571_fu_1393_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_571 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_572_fu_1690_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_572 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_573_fu_2374_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_574_fu_1399_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_575_fu_1696_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_575 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_576_fu_1404_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_576 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_577_fu_1410_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_577 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_578_fu_1707_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_578 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_579_fu_2385_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_580_fu_2914_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_580 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_581_fu_2955_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_581 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_582_fu_3319_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_582 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_583_fu_2961_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_584_fu_3328_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_584 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_585_fu_3613_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_585 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_586_fu_2967_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_586 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_587_fu_3337_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_588_fu_2395_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_588 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_589_fu_3346_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_590_fu_3624_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_590 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_591_fu_3878_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_591 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_592_fu_2400_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_593_fu_2976_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_594_fu_2982_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_594 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_595_fu_3355_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_595 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_596_fu_3633_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_597_fu_2406_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_597 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_598_fu_2991_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_599_fu_2997_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_599 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_600_fu_3003_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_600 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_601_fu_3366_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_601 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_602_fu_3644_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_602 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_603_fu_3889_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_604_fu_3995_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_604 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_605_fu_3384_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_605 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_606_fu_3012_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_606 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_607_fu_3392_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_607 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_608_fu_3656_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_609_fu_3398_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_609 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_610_fu_3018_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_610 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_611_fu_3407_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_612_fu_3668_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_612 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_613_fu_3898_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_613 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_614_fu_3024_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_614 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_615_fu_3029_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_616_fu_3413_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_617_fu_3680_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_617 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_618_fu_3418_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_619_fu_3035_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_620_fu_3424_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_621_fu_3692_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_621 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_622_fu_3909_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_622 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_623_fu_4003_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_623 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_624_fu_3698_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_625_fu_4063_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_625 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_626_fu_4011_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_626 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_627_fu_4072_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_627 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_628_fu_4113_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_629_fu_3428_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_630_fu_3707_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_630 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_631_fu_3434_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_632_fu_3716_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_632 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_633_fu_3924_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_634_fu_3440_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_634 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_635_fu_3725_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_635 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_636_fu_3446_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_636 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_637_fu_3733_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_638_fu_3935_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_638 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_639_fu_4019_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_640_fu_3041_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_640 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_641_fu_3455_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_642_fu_3047_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_642 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_643_fu_3464_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_644_fu_3745_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_644 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_645_fu_3053_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_646_fu_3473_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_646 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_647_fu_3059_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_648_fu_3482_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_649_fu_3754_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_649 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_650_fu_3944_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_651_fu_4081_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_651 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_652_fu_4125_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_652 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_653_fu_1063_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_654_fu_1419_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_654 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_655_fu_1068_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_655 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_656_fu_1425_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_656 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_657_fu_1716_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_657 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_658_fu_1074_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_659_fu_1433_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_659 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_660_fu_1080_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_660 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_661_fu_1442_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_661 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_662_fu_1727_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_662 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_663_fu_2415_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_664_fu_3065_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_664 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_665_fu_2420_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_665 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_666_fu_3073_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_667_fu_3494_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_668_fu_3079_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_669_fu_2426_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_669 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_670_fu_3088_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_670 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_671_fu_3506_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_671 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_672_fu_3762_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_672 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_673_fu_3094_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_673 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_674_fu_2432_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_674 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_675_fu_3103_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_675 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_676_fu_3518_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_676 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_677_fu_3109_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_677 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_678_fu_2438_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_678 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_679_fu_3118_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_679 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_680_fu_3530_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_680 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_681_fu_3770_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_681 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_682_fu_3952_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_682 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_683_fu_4027_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_683 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_684_fu_3536_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_684 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_685_fu_3775_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_685 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_686_fu_4089_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_686 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_687_fu_3957_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_687 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_688_fu_4036_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_688 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_689_fu_3542_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_689 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_690_fu_3782_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_690 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_691_fu_4097_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_691 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_692_fu_4138_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_692 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_693_fu_4102_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_693 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_694_fu_3963_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_694 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_695_fu_4042_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_695 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_696_fu_4153_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_696 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_426_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_10_fu_466_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_11_fu_482_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_12_fu_446_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_511_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_4_fu_515_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_452_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_488_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_493_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_500_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_505_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_542_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_547_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_557_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_564_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_332_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:24 VARIABLE add_ln24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_338_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:24 VARIABLE icmp_ln24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_305_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_184_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_340_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_345_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_355_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_23_fu_361_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_23 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_119_fu_374_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_119 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_36_fu_380_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_36 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_fu_386_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_35_fu_665_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_35 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_669_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_36_fu_674_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_36 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_679_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_35_fu_685_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_35 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_36_fu_693_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_36 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_fu_700_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_11_fu_392_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_24_fu_218_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_24 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_37_fu_427_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_37 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_11_fu_432_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_11_fu_442_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_25_fu_448_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_25 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_126_fu_461_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_126 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_38_fu_467_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_38 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_58_fu_473_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_58 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_38_fu_707_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_38 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_11_fu_711_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_39_fu_716_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_39 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_37_fu_721_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_37 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_38_fu_727_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_38 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_39_fu_735_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_39 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_6_fu_742_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_12_fu_479_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_26_fu_252_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_26 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_40_fu_514_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_40 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_12_fu_519_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_12_fu_529_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_27_fu_535_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_27 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_133_fu_548_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_133 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_40_fu_554_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_40 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_59_fu_560_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_59 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_41_fu_749_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_12_fu_753_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_42_fu_758_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_42 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_40_fu_763_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_40 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_41_fu_769_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_42_fu_777_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_42 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_7_fu_784_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_13_fu_566_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_28_fu_286_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_28 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_43_fu_601_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_43 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_13_fu_606_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_13_fu_616_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_29_fu_622_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_29 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_140_fu_635_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_140 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_41_fu_641_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_60_fu_647_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_60 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_44_fu_791_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_44 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_13_fu_795_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_45_fu_800_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_45 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_43_fu_805_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_43 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_44_fu_811_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_44 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_45_fu_819_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_45 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_8_fu_826_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_653_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_659_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE icmp_ln41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_37_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_33_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_29_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_25_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_36_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_32_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_28_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_24_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_35_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_31_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_27_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_23_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_34_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_30_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_26_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_22_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_20_10_5_3_0_config8_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_91_fu_288_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_91 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_92_fu_248_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_92 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_401_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_94_fu_414_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_2_fu_525_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_3_fu_531_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_4_fu_431_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_6_fu_262_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_7_fu_328_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_8_fu_451_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_9_fu_565_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_660_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_11_fu_677_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_12_fu_350_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_104_fu_699_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_14_fu_729_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_106_fu_767_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_18_fu_777_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_19_fu_789_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_109_fu_587_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_20_fu_795_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_22_fu_820_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_112_fu_834_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_23_fu_860_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_11_fu_866_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_24_fu_1701_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_25_fu_892_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_26_fu_1294_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_27_fu_1300_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_118_fu_1314_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_29_fu_1045_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_30_fu_914_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_32_fu_1074_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_122_fu_1336_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_123_fu_1352_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_34_fu_1358_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_35_fu_1374_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_36_fu_1096_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_38_fu_1402_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_39_fu_1420_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_129_fu_1426_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_12_fu_1432_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_41_fu_1114_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_42_fu_1767_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_13_fu_1773_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_43_fu_1449_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_133_fu_1792_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_134_fu_1471_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_44_fu_2088_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_45_fu_1493_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_137_fu_1503_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_46_fu_1804_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_47_fu_1525_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_140_fu_2435_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_48_fu_3096_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_49_fu_2100_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_143_fu_1551_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_53_fu_2117_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_145_fu_1561_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_54_fu_1815_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_55_fu_1828_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_58_fu_2471_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_149_fu_1870_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_60_fu_1880_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_61_fu_3107_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_152_fu_2145_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_62_fu_2163_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_63_fu_2488_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_155_fu_3126_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_64_fu_3143_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_65_fu_3160_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_66_fu_2497_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_67_fu_2185_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_68_fu_3175_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_69_fu_2211_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_70_fu_3181_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_163_fu_2217_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_73_fu_2243_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_74_fu_2249_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_76_fu_3215_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_77_fu_3221_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_78_fu_2523_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_169_fu_1902_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_80_fu_2258_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_81_fu_2543_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_82_fu_2561_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_173_fu_2579_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_83_fu_3242_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_175_fu_2585_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_84_fu_2603_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_177_fu_3260_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_85_fu_2625_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_85 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_179_fu_2647_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_180_fu_2681_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_89_fu_2687_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_93_fu_3852_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_93 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_14_fu_3308_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_94_fu_3314_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_94 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_95_fu_3328_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_95 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_96_fu_3874_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_96 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_98_fu_2713_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_98 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_99_fu_2731_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_99 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_100_fu_2757_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_101_fu_3367_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_102_fu_2787_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_191_fu_2793_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_103_fu_2799_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_105_fu_3389_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_15_fu_2825_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_106_fu_3395_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_107_fu_2831_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_109_fu_2861_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_197_fu_2867_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_110_fu_2881_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_199_fu_3431_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_114_fu_2895_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_115_fu_5728_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_202_fu_3906_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_117_fu_3460_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_3474_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_118_fu_5744_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_12_fu_2909_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_120_fu_2935_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_121_fu_3502_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_123_fu_5776_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_16_fu_5796_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_208_fu_4723_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_125_fu_4252_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_126_fu_4258_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_211_fu_4748_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_127_fu_4754_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_213_fu_4280_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_129_fu_4768_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_215_fu_4786_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_130_fu_5811_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_131_fu_4808_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_132_fu_5833_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_219_fu_4828_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_133_fu_5842_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_134_fu_4306_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_222_fu_4837_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_223_fu_4332_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_136_fu_5850_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_137_fu_4864_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_226_fu_4870_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_227_fu_4358_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_138_fu_4368_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_17_fu_4893_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_16_fu_4382_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_140_fu_5881_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_142_fu_4396_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_231_fu_4927_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_18_fu_4410_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_144_fu_5901_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_145_fu_5910_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_147_fu_5943_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_235_fu_5957_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_148_fu_5967_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_21_fu_4424_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_150_fu_6009_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_151_fu_6015_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_152_fu_6021_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_240_fu_4965_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_153_fu_6030_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_154_fu_4971_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_243_fu_7051_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_156_fu_6049_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_245_fu_6065_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_157_fu_4985_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_25_fu_4999_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_159_fu_5017_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_26_fu_6091_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_161_fu_6108_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_163_fu_5047_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_164_fu_6131_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_165_fu_6137_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_252_fu_6163_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_167_fu_5065_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_169_fu_5083_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_255_fu_5105_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_171_fu_6189_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_172_fu_6209_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_173_fu_6226_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_174_fu_5135_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_175_fu_6249_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_177_fu_6279_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_262_fu_6293_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_180_fu_5161_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_181_fu_6328_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_32_fu_6342_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_182_fu_6368_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_266_fu_5183_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_184_fu_6394_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_18_fu_6402_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_268_fu_6408_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_185_fu_6413_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_186_fu_5201_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_19_fu_6428_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_187_fu_6434_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_272_fu_5215_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_273_fu_5237_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_188_fu_6454_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_189_fu_6460_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_276_fu_5263_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_34_fu_5269_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_190_fu_5287_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_278_fu_5301_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_191_fu_5319_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_36_fu_5333_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_194_fu_5347_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_195_fu_5365_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_38_fu_5379_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_197_fu_5397_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_39_fu_6517_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_283_fu_5419_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_356_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_127_fu_362_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_128_fu_599_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_466_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_129_fu_923_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_130_fu_608_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_131_fu_932_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_132_fu_1135_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_133_fu_1139_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_134_fu_1573_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_135_fu_1143_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_136_fu_475_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_137_fu_1152_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_138_fu_1585_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_139_fu_1911_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_140_fu_2272_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_141_fu_1935_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_142_fu_2281_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_143_fu_2947_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_144_fu_1594_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_145_fu_1943_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_146_fu_1172_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_147_fu_1603_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_148_fu_2290_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_149_fu_3511_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_150_fu_1178_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_151_fu_1184_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_152_fu_1612_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_153_fu_1190_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_154_fu_946_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_155_fu_1199_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_156_fu_1620_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_157_fu_1958_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_158_fu_1963_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_159_fu_2304_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_160_fu_1968_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_161_fu_1974_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_162_fu_2316_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_163_fu_2964_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_164_fu_1625_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_165_fu_1980_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_166_fu_2325_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_167_fu_1986_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_168_fu_1991_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_169_fu_2336_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_170_fu_2975_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_171_fu_3552_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_172_fu_3945_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_173_fu_3557_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_174_fu_3954_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_175_fu_4447_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_176_fu_2981_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_177_fu_3963_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_178_fu_3563_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_179_fu_3972_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_180_fu_4458_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_181_fu_5468_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_182_fu_3569_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_183_fu_3978_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_184_fu_3575_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_185_fu_3986_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_186_fu_4470_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_187_fu_3580_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_188_fu_3995_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_189_fu_2987_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_190_fu_3589_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_191_fu_4482_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_192_fu_5479_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_193_fu_6589_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_194_fu_7155_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_195_fu_7160_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_196_fu_7601_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_197_fu_7166_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_198_fu_6594_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_199_fu_7172_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_200_fu_7613_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_201_fu_7919_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_202_fu_5485_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_203_fu_6600_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_204_fu_7180_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_205_fu_7622_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_206_fu_7186_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_207_fu_6606_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_208_fu_7195_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_209_fu_7633_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_210_fu_7930_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_211_fu_8071_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_212_fu_7201_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_213_fu_6612_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_214_fu_7645_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_215_fu_7207_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_216_fu_6618_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_217_fu_7216_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_218_fu_7657_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_218 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_219_fu_7939_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_220_fu_3594_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_221_fu_4488_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_221 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_222_fu_5494_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_223_fu_6630_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_223 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_224_fu_6636_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_225_fu_5500_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_226_fu_6644_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_226 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_227_fu_7228_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_228_fu_7669_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_229_fu_8082_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_229 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_230_fu_8131_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_231_fu_4001_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_232_fu_4007_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_233_fu_4497_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_234_fu_4013_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_234 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_235_fu_3600_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_236_fu_4022_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_237_fu_4508_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_237 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_238_fu_5509_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_239_fu_3606_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_240_fu_3611_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_241_fu_4030_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_241 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_242_fu_4520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_243_fu_2992_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_244_fu_2342_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_244 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_245_fu_3000_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_245 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_246_fu_3623_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_247_fu_5520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_248_fu_6656_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_249_fu_7237_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_250_fu_3629_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_250 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_251_fu_7246_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_252_fu_7678_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_252 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_253_fu_7252_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_253 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_254_fu_6661_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_255_fu_7261_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_256_fu_7689_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_257_fu_7947_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_257 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_258_fu_6667_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_258 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_259_fu_4526_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_260_fu_5529_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_261_fu_7273_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_262_fu_5535_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_262 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_263_fu_6676_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_264_fu_4036_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_265_fu_6685_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_266_fu_7285_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_266 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_267_fu_7701_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_268_fu_8091_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_268 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_269_fu_5541_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_269 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_270_fu_6691_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_271_fu_7294_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_272_fu_7713_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_273_fu_7300_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_274_fu_6697_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_275_fu_7308_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_276_fu_7725_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_277_fu_7958_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_277 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_278_fu_6703_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_278 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_279_fu_5546_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_280_fu_6712_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_281_fu_7320_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_282_fu_5552_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_283_fu_6721_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_284_fu_5558_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_285_fu_6730_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_286_fu_7332_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_287_fu_7737_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_288_fu_8096_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_289_fu_8139_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_289 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_290_fu_614_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_291_fu_955_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_3_fu_371_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_292_fu_964_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_293_fu_1205_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_294_fu_1209_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_294 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_295_fu_1637_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_296_fu_1215_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_7_fu_1220_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_297_fu_1649_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_297 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_298_fu_1999_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_298 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_299_fu_2351_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_300_fu_2004_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_301_fu_2360_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_302_fu_3009_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_303_fu_2010_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_304_fu_2369_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_305_fu_2016_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_306_fu_2378_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_306 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_307_fu_3020_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_308_fu_3638_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_309_fu_4042_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_310_fu_3643_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_311_fu_4047_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_312_fu_4538_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_312 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_313_fu_3649_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_314_fu_4052_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_315_fu_3655_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_316_fu_4060_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_317_fu_4550_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_318_fu_5567_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_319_fu_3661_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_319 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_320_fu_4069_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_321_fu_3667_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_322_fu_4078_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_323_fu_4562_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_323 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_324_fu_3673_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_324 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_325_fu_4087_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_326_fu_3679_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_327_fu_4095_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_328_fu_4574_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_328 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_329_fu_5575_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_330_fu_6739_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_331_fu_7338_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_332_fu_6744_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_333_fu_7746_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_333 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_334_fu_7343_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_335_fu_6750_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_336_fu_7757_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_337_fu_7970_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_337 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_338_fu_7349_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_339_fu_6756_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_339 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_340_fu_7769_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_341_fu_7355_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_342_fu_7361_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_342 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_343_fu_7781_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_344_fu_7982_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_344 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_345_fu_8103_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_346_fu_6762_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_347_fu_6768_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_347 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_348_fu_7373_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_348 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_349_fu_5580_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_350_fu_6774_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_350 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_351_fu_7385_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_352_fu_7790_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_353_fu_5586_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_354_fu_5591_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_355_fu_6786_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_355 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_356_fu_6792_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_357_fu_5597_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_357 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_358_fu_6801_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_359_fu_7397_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_360_fu_7801_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_361_fu_7994_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_361 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_362_fu_8147_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_1_fu_377_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_363_fu_383_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_364_fu_487_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_4_fu_389_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_365_fu_496_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_366_fu_623_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_367_fu_973_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_368_fu_979_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_369_fu_1229_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_369 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_370_fu_1655_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_371_fu_1660_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_372_fu_2028_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_373_fu_1666_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_373 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_374_fu_1234_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_375_fu_1675_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_376_fu_2040_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_377_fu_2387_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_378_fu_3026_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_379_fu_3031_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_380_fu_3690_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_380 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_381_fu_3037_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_382_fu_3043_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_383_fu_3702_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_384_fu_4104_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_385_fu_3049_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_386_fu_3055_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_387_fu_3714_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_388_fu_3061_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_388 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_389_fu_3723_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_390_fu_4115_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_390 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_391_fu_4583_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_392_fu_5603_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_393_fu_4121_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_393 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_394_fu_6812_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_395_fu_5608_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_396_fu_4588_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_397_fu_6824_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_398_fu_7406_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_399_fu_4126_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_400_fu_5614_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_401_fu_6836_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_402_fu_5620_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_402 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_403_fu_4132_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_404_fu_4597_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_405_fu_6848_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_406_fu_7414_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_406 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_407_fu_7810_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_408_fu_4137_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_409_fu_4143_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_410_fu_4609_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_411_fu_5626_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_412_fu_3728_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_413_fu_5634_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_414_fu_6857_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_415_fu_7425_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_416_fu_5640_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_416 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_417_fu_5646_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_418_fu_6868_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_419_fu_5652_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_420_fu_4615_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_421_fu_5661_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_422_fu_6880_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_423_fu_7437_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_423 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_424_fu_7821_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_425_fu_8003_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_426_fu_7443_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_427_fu_8114_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_427 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_428_fu_6886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_429_fu_7452_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_430_fu_8155_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_431_fu_7458_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_432_fu_7830_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_433_fu_7464_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_434_fu_7839_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_434 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_435_fu_8014_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_436_fu_8171_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_436 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_437_fu_6892_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_438_fu_7473_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_439_fu_6898_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_440_fu_7482_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_441_fu_7844_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_442_fu_5667_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_443_fu_6907_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_444_fu_5673_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_445_fu_6916_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_446_fu_7494_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_446 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_447_fu_8026_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_448_fu_8188_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_449_fu_502_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_449 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_450_fu_631_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_451_fu_985_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_451 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_452_fu_1243_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_453_fu_1249_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_454_fu_1684_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_455_fu_1253_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_456_fu_990_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_457_fu_1695_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_457 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_458_fu_2049_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_459_fu_2054_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_460_fu_2398_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_461_fu_2059_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_462_fu_2065_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_462 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_463_fu_2410_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_464_fu_3070_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_464 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_465_fu_2416_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_466_fu_3740_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_467_fu_3746_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_467 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_468_fu_3075_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_469_fu_4155_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_469 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_470_fu_4624_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_470 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_471_fu_3752_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_471 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_472_fu_4164_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_473_fu_3758_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_473 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_474_fu_3081_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_475_fu_4176_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_475 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_476_fu_4635_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_477_fu_5682_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_478_fu_3087_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_478 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_479_fu_3767_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_479 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_480_fu_3773_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_481_fu_3779_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_481 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_482_fu_4188_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_483_fu_4647_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_484_fu_3784_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_485_fu_4197_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_485 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_486_fu_3789_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_487_fu_3795_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_488_fu_4209_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_488 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_489_fu_4659_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_489 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_490_fu_5693_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_490 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_491_fu_6925_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_491 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_492_fu_7500_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_492 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_493_fu_7505_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_494_fu_7851_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_494 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_495_fu_7511_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_495 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_496_fu_7517_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_496 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_497_fu_7862_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_498_fu_8038_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_498 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_499_fu_7523_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_499 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_500_fu_5699_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_500 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_501_fu_7874_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_502_fu_7529_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_503_fu_6930_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_504_fu_7538_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_504 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_505_fu_7886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_506_fu_8050_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_506 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_507_fu_8123_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_507 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_508_fu_6936_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_508 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_509_fu_6942_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_509 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_510_fu_7550_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_510 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_511_fu_6948_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_512_fu_5705_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_513_fu_6954_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_514_fu_7562_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_514 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_515_fu_7898_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_515 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_516_fu_6959_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_516 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_517_fu_6965_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_517 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_518_fu_7574_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_519_fu_6971_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_519 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_520_fu_5711_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_520 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_521_fu_6980_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_522_fu_7586_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_522 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_523_fu_7910_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_523 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_524_fu_8062_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_525_fu_8163_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_778_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_4_fu_818_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_5_fu_834_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_6_fu_798_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_863_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_2_fu_867_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_804_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_840_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_845_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_852_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_857_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_894_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_899_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_909_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_916_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_596_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:24 VARIABLE add_ln24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_602_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:24 VARIABLE icmp_ln24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_380_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_211_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_415_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_420_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_430_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_3_fu_436_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_8_fu_449_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_5_fu_455_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_fu_461_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_4_fu_815_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_819_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_5_fu_824_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_829_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_4_fu_835_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_5_fu_843_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_fu_850_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_2_fu_467_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_4_fu_245_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_6_fu_502_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_3_fu_507_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_517_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_5_fu_523_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_10_fu_536_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_7_fu_542_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_54_fu_548_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_54 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_7_fu_857_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_2_fu_861_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_8_fu_866_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_6_fu_871_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_7_fu_877_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_8_fu_885_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_1_fu_892_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_3_fu_554_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_6_fu_279_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_9_fu_589_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_4_fu_594_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_2_fu_604_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_7_fu_610_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_17_fu_623_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_9_fu_629_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_55_fu_635_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_55 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_10_fu_899_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_3_fu_903_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_11_fu_908_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_9_fu_913_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_10_fu_919_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_11_fu_927_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_2_fu_934_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_4_fu_641_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_8_fu_313_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_12_fu_676_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_6_fu_681_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_3_fu_691_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_9_fu_697_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_24_fu_710_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_24 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_11_fu_716_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_56_fu_722_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_56 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_13_fu_941_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_4_fu_945_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_14_fu_950_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_14 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_12_fu_955_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_13_fu_961_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_14_fu_969_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_14 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_3_fu_976_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_5_fu_728_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_10_fu_347_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_15_fu_763_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_15 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_8_fu_768_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_4_fu_778_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_11_fu_784_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_31_fu_797_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_31 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_12_fu_803_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_57_fu_809_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_57 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_16_fu_983_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_16 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_5_fu_987_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_17_fu_992_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_15_fu_997_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_15 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_16_fu_1003_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_16 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_17_fu_1011_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_4_fu_1018_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_363_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_369_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE icmp_ln41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_21_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_16_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_20_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_15_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_19_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_14_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_18_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_13_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_17_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_12_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config11_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_531_fu_150_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_531 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_193_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_533_fu_156_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_533 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_345_fu_162_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_345 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_535_fu_184_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_535 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_346_fu_207_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_346 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_537_fu_212_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_537 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_349_fu_252_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_349 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_351_fu_270_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_351 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_540_fu_300_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_540 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_352_fu_470_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_352 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_353_fu_486_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_353 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_354_fu_503_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_354 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_356_fu_314_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_356 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_545_fu_348_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_358_fu_358_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_358 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_359_fu_376_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_359 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_406_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_360_fu_412_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_360 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_362_fu_418_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_362 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_363_fu_670_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_363 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_364_fu_688_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_364 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_365_fu_694_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_365 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_553_fu_700_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_366_fu_718_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_366 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_367_fu_744_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_367 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_556_fu_758_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_556 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_368_fu_788_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_368 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_370_fu_806_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_370 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_559_fu_812_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_559 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_371_fu_818_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_371 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_372_fu_844_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_372 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_38_fu_1200_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_374_fu_866_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_374 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_39_fu_884_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_375_fu_902_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_377_fu_920_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_377 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_379_fu_934_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_379 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_40_fu_1229_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_566_fu_1241_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_566 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_567_fu_964_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_567 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_568_fu_1254_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_568 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_569_fu_1274_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_569 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_381_fu_978_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_381 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_382_fu_1294_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_41_fu_1300_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_383_fu_1997_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_383 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_573_fu_1330_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_573 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_574_fu_1344_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_575_fu_1000_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_575 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_385_fu_1611_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_385 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_386_fu_1631_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_387_fu_1014_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_387 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_579_fu_1637_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_579 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_389_fu_1654_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_581_fu_1680_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_581 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_391_fu_1698_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_391 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_42_fu_2024_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_392_fu_1704_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_392 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_394_fu_1036_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_394 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_395_fu_1046_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_395 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_396_fu_1373_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_396 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_587_fu_1727_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_587 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_397_fu_1395_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_589_fu_1740_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_589 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_398_fu_2036_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_398 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_399_fu_2055_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_399 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_592_fu_1417_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_592 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_593_fu_2085_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_593 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_401_fu_2095_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_401 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_403_fu_2121_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_596_fu_3247_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_596 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_404_fu_3265_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_404 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_598_fu_3271_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_598 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_405_fu_2147_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_405 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_407_fu_3294_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_408_fu_3300_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_409_fu_2165_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_409 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_603_fu_1762_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_603 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_410_fu_3326_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_410 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_2174_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_411_fu_2192_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_411 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_412_fu_2210_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_413_fu_2216_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_608_fu_2250_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_608 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_414_fu_2256_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_414 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_415_fu_2262_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_415 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_611_fu_2268_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_611 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_417_fu_2294_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_417 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_418_fu_2300_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_419_fu_2318_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_419 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_615_fu_2328_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_615 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_420_fu_3356_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_420 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_421_fu_2358_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_421 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_618_fu_2372_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_618 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_424_fu_2378_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_424 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_620_fu_2404_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_620 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_621_fu_3373_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_621 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_425_fu_4054_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_425 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_426_fu_4070_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_624_fu_2430_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_624 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_625_fu_2440_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_625 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_428_fu_3382_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_428 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_429_fu_2450_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_429 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_79_fu_2456_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_430_fu_3399_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_430 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_629_fu_2478_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_431_fu_3405_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_631_fu_3410_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_631 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_432_fu_3426_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_432 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_633_fu_2504_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_633 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_433_fu_2522_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_433 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_635_fu_2528_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_635 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_435_fu_3446_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_637_fu_2554_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_637 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_80_fu_2560_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_437_fu_3465_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_81_fu_2574_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_639_fu_3478_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_639 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_438_fu_3484_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_641_fu_3507_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_641 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_439_fu_3513_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_439 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_643_fu_2608_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_643 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_440_fu_2618_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_645_fu_3523_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_441_fu_4103_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_647_fu_2648_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_647 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_648_fu_2658_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_648 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_442_fu_2664_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_442 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_43_fu_2670_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_650_fu_2690_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_650 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_651_fu_2696_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_651 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_443_fu_1776_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_443 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_653_fu_2723_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_653 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_444_fu_2753_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_445_fu_2771_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_445 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_447_fu_2781_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_447 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_448_fu_2787_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_86_fu_3553_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_86 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_658_fu_2809_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_658 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_450_fu_3559_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_452_fu_2843_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_452 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_453_fu_2877_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_454_fu_2883_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_663_fu_2889_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_663 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_455_fu_3584_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_456_fu_2895_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_666_fu_4126_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_666 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_667_fu_2921_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_667 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_668_fu_4132_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_668 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_459_fu_4539_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_459 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_460_fu_2927_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_461_fu_3607_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_461 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_89_fu_2941_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_89 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_463_fu_3613_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_463 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_532_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_980_fu_542_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_980 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_981_fu_424_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_981 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_430_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_982_fu_554_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_982 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_983_fu_560_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_983 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_984_fu_565_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_984 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_985_fu_1064_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_985 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_986_fu_1069_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_986 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_987_fu_574_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_987 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_988_fu_1078_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_988 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_989_fu_1426_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_989 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_990_fu_1084_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_990 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_991_fu_583_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_991 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_992_fu_1093_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_992 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_993_fu_1430_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_993 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_994_fu_589_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_994 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_995_fu_1437_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_995 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_996_fu_1099_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_996 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_997_fu_1105_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_997 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_998_fu_1446_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_998 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_999_fu_1797_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_999 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1000_fu_2965_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1000 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1001_fu_1464_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1001 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1002_fu_1809_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1002 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1003_fu_3622_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1003 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1004_fu_1470_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1004 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1005_fu_1818_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1005 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1006_fu_1476_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1006 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1007_fu_1482_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1007 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1008_fu_1830_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1008 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1009_fu_2974_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1009 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1010_fu_1494_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1010 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1011_fu_1866_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1011 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1012_fu_1500_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1012 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1013_fu_1875_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1013 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1014_fu_2985_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1014 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1015_fu_1506_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1015 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1016_fu_1881_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1016 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1017_fu_1511_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1017 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1018_fu_1889_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1018 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1019_fu_2996_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1019 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1020_fu_3633_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1020 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1021_fu_3704_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1021 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1022_fu_3031_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1022 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1023_fu_3713_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1023 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1024_fu_4180_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1024 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1025_fu_3719_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1025 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1026_fu_3037_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1026 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1027_fu_3728_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1027 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1028_fu_4191_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1028 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1029_fu_4553_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1029 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1030_fu_3734_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1030 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1031_fu_3042_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1031 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1032_fu_3742_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1032 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1033_fu_4203_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1033 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1034_fu_3048_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1034 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1035_fu_3054_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1035 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1036_fu_3751_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1036 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1037_fu_4215_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1037 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1038_fu_4561_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1038 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1039_fu_4778_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1039 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1040_fu_4221_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1040 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1041_fu_4886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1041 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1042_fu_3756_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1042 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1043_fu_4230_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1043 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1044_fu_4939_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1044 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1045_fu_3762_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1045 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1046_fu_4239_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1046 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_5_fu_3768_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1047_fu_4248_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1047 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1048_fu_4566_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1048 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1049_fu_4998_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1049 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1050_fu_4254_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1050 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1051_fu_4259_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1051 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1052_fu_4576_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1052 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1053_fu_3776_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1053 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1054_fu_4265_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1054 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1055_fu_4588_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1055 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1056_fu_4786_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1056 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1057_fu_3781_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1057 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1058_fu_3787_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1058 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1059_fu_4277_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1059 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1060_fu_3792_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1060 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1061_fu_3060_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1061 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1062_fu_3800_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1062 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1063_fu_4289_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1063 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1064_fu_4600_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1064 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1065_fu_4895_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1065 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1066_fu_3806_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1066 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1067_fu_4950_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1067 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1068_fu_4606_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1068 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1069_fu_3812_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1069 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1070_fu_4797_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1070 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1071_fu_5010_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1071 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1072_fu_436_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1072 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1073_fu_598_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1073 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1074_fu_1117_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1074 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1075_fu_1520_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1075 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1076_fu_1123_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1076 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_9_fu_1529_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1077_fu_1900_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1077 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1078_fu_1534_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1078 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1079_fu_3072_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1079 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1080_fu_1905_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1080 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1081_fu_1910_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1081 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1082_fu_3084_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1082 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1083_fu_3821_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1083 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1084_fu_1916_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1084 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1085_fu_3090_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1085 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1086_fu_1540_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1086 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1087_fu_1545_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1087 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1088_fu_1928_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1088 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1089_fu_3832_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1089 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1090_fu_4298_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1090 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1091_fu_4614_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1091 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1092_fu_4303_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1092 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1093_fu_4620_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1093 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1094_fu_4806_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1094 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1095_fu_3838_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1095 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1096_fu_4309_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1096 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1097_fu_3844_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1097 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1098_fu_4316_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1098 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1099_fu_4631_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1099 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1100_fu_4903_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1101_fu_3850_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1101 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1102_fu_4325_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1102 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1103_fu_3856_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1103 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1104_fu_4331_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1104 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1105_fu_4643_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1105 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1106_fu_3862_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1106 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1107_fu_4338_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1107 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1108_fu_3095_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1108 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1109_fu_3871_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1109 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1110_fu_4655_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1111_fu_4814_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1112_fu_4959_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1112 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1113_fu_1550_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1113 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1114_fu_1937_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_10_fu_1129_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1115_fu_1135_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1116_fu_1561_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1117_fu_3104_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1118_fu_3880_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1118 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1119_fu_3109_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1120_fu_3886_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1121_fu_4347_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1121 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1122_fu_3115_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1122 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1123_fu_3893_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1123 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1124_fu_3121_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1124 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1125_fu_3902_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1125 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1126_fu_4358_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1127_fu_4664_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1127 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1128_fu_4819_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1128 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1129_fu_3907_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1129 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1130_fu_4367_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1130 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1131_fu_4914_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1131 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1132_fu_4373_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1132 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1133_fu_4378_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1133 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1134_fu_4669_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1134 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1135_fu_4830_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1135 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1136_fu_4967_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1136 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1137_fu_3913_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1137 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1138_fu_3126_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1138 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1139_fu_3919_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1139 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1140_fu_4390_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1140 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1141_fu_3132_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1141 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1142_fu_3927_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1142 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1143_fu_3138_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1143 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1144_fu_3936_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1144 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1145_fu_4402_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1146_fu_4680_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1146 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1147_fu_5025_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1147 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1148_fu_3942_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1149_fu_4411_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1150_fu_3948_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1151_fu_4419_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1151 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1152_fu_4692_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1152 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1153_fu_3952_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1153 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1154_fu_4428_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1155_fu_3958_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1155 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1156_fu_3964_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1156 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1157_fu_4440_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1157 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1158_fu_4704_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1158 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1159_fu_4839_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1159 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1160_fu_1567_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1161_fu_1946_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1161 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1162_fu_1952_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1162 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1163_fu_3147_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1163 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1164_fu_3970_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1164 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1165_fu_3974_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1165 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1166_fu_4449_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1166 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1167_fu_3980_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1167 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1168_fu_3153_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1168 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1169_fu_4458_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1169 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1170_fu_4716_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1170 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1171_fu_4850_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1171 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1172_fu_4923_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1172 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1173_fu_3986_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1174_fu_4978_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1174 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1175_fu_4463_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1175 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1176_fu_4725_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1177_fu_5037_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1177 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1178_fu_441_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1178 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1179_fu_607_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1179 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1180_fu_612_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1180 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1181_fu_1147_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1181 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1182_fu_1576_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1182 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1183_fu_1582_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1183 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1184_fu_1961_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1184 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1185_fu_1966_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1185 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1186_fu_3165_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1186 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1187_fu_1972_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1187 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1188_fu_3171_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1189_fu_3995_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1189 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1190_fu_1978_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1190 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1191_fu_3179_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1191 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1192_fu_1588_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1193_fu_3188_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1194_fu_4006_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1195_fu_4471_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1196_fu_4731_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1197_fu_4476_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1198_fu_4736_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1198 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1199_fu_4862_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1200_fu_4482_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1201_fu_4012_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1202_fu_4490_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1203_fu_4743_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1204_fu_4931_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1205_fu_4496_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1206_fu_4018_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1207_fu_4505_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1208_fu_4754_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1208 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1209_fu_4024_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1210_fu_4513_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1211_fu_4030_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1212_fu_4519_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1212 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1213_fu_4766_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1214_fu_4874_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1214 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1215_fu_4987_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1216_fu_5049_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_432_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_7_fu_446_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_9_fu_488_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_10_fu_462_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_494_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_3_fu_499_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_468_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_504_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_509_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_514_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_521_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_549_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_554_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_559_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_564_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_368_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:24 VARIABLE add_ln24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_374_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:24 VARIABLE icmp_ln24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_438_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_235_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_473_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_478_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_488_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_12_fu_494_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_78_fu_507_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_78 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_25_fu_513_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_25 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_fu_519_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_18_fu_960_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_18 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_964_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_19_fu_969_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_19 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_974_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_18_fu_980_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_18 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_19_fu_988_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_19 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_fu_995_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_6_fu_525_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_13_fu_269_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_20_fu_560_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_20 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_6_fu_565_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_6_fu_575_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_14_fu_581_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_14 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_85_fu_594_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_85 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_27_fu_600_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_27 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_49_fu_606_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_49 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_21_fu_1002_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_21 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_6_fu_1006_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_22_fu_1011_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_22 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_20_fu_1016_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_20 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_21_fu_1022_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_21 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_22_fu_1030_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_22 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_1_fu_1037_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_7_fu_612_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_15_fu_303_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_15 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_23_fu_647_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_23 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_7_fu_652_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_7_fu_662_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_16_fu_668_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_16 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_92_fu_681_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_92 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_29_fu_687_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_29 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_50_fu_693_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_50 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_24_fu_1044_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_24 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_7_fu_1048_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_25_fu_1053_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_25 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_23_fu_1058_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_23 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_24_fu_1064_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_24 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_25_fu_1072_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_25 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_2_fu_1079_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_8_fu_699_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_17_fu_337_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_26_fu_734_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_26 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_8_fu_739_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_8_fu_749_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_18_fu_755_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_18 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_99_fu_768_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_99 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_31_fu_774_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_31 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_51_fu_780_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_27_fu_1086_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_27 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_8_fu_1090_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_28_fu_1095_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_28 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_26_fu_1100_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_26 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_27_fu_1106_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_27 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_28_fu_1114_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_28 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_3_fu_1121_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_9_fu_786_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_19_fu_371_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_19 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_29_fu_821_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_29 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_9_fu_826_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_9_fu_836_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_20_fu_842_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_20 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_106_fu_855_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_106 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_33_fu_861_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_33 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_52_fu_867_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_30_fu_1128_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_30 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_9_fu_1132_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_31_fu_1137_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_31 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_29_fu_1142_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_29 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_30_fu_1148_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_30 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_31_fu_1156_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_31 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_4_fu_1163_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_10_fu_873_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_21_fu_405_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_21 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_32_fu_908_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_32 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_10_fu_913_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_10_fu_923_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_22_fu_929_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_22 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_113_fu_942_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_113 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_34_fu_948_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_34 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_53_fu_954_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_53 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_33_fu_1170_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_33 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_10_fu_1174_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_34_fu_1179_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_34 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_32_fu_1184_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_32 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_33_fu_1190_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_33 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_34_fu_1198_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_34 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_5_fu_1205_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_421_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_427_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE icmp_ln41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_11_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_5_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_10_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_4_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_9_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_3_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_8_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_2_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_7_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_1_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_6_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL_U SOURCE {} VARIABLE p_ZZN4nnet25conv_2d_buffer_latency_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 3 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_ap_ufixed_6_0_4_0_0_ap_fixed_19_9_5_3_0_config14_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_375_fu_237_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_375 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_376_fu_160_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_376 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_fu_243_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_199_fu_251_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_199 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_201_fu_277_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_201 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_202_fu_295_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_202 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_203_fu_301_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_382_fu_198_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_382 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_205_fu_317_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_325_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_384_fu_352_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_384 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_209_fu_212_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_386_fu_365_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_386 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_210_fu_466_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_210 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_211_fu_391_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_389_fu_405_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_389 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_213_fu_488_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_213 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_25_fu_505_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_215_fu_515_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_215 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_216_fu_541_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_216 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_26_fu_547_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_217_fu_565_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_217 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_219_fu_733_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_219 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_220_fu_739_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_220 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_222_fu_757_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_222 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_397_fu_1111_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_397 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_224_fu_587_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_224 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_225_fu_782_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_225 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_400_fu_796_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_400 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_227_fu_818_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_227 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_27_fu_824_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_228_fu_1129_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_228 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_403_fu_846_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_403 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_28_fu_1135_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_29_fu_872_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_231_fu_878_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_231 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_232_fu_904_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_232 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_233_fu_922_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_407_fu_940_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_407 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_408_fu_1177_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_408 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_235_fu_1474_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_235 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_236_fu_962_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_236 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_238_fu_984_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_238 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_412_fu_1797_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_412 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_239_fu_1505_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_239 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_240_fu_1195_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_240 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_242_fu_1820_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_242 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_243_fu_1221_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_243 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_30_fu_1826_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_246_fu_1247_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_246 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_418_fu_1265_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_418 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_247_fu_1283_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_247 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_248_fu_1289_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_248 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_249_fu_1542_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_249 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_422_fu_1556_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_422 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_251_fu_1566_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_251 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_31_fu_1841_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_254_fu_1846_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_254 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_255_fu_1865_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_255 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_426_fu_609_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_426 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_256_fu_993_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_256 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_32_fu_2406_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_259_fu_1301_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_259 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_260_fu_2415_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_260 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_261_fu_2443_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_261 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_431_fu_1898_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_263_fu_2459_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_263 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_264_fu_1908_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_264 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_265_fu_2467_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_265 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_33_fu_1914_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_2481_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_435_fu_3375_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_267_fu_3396_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_267 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_437_fu_2507_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_437 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_270_fu_2525_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_270 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_271_fu_3408_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_271 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_440_fu_1940_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_440 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_34_fu_1950_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_441_fu_1956_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_441 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_272_fu_1962_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_272 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_60_fu_2546_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_273_fu_2564_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_273 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_444_fu_2582_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_444 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_274_fu_2588_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_274 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_275_fu_2619_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_275 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_276_fu_1976_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_276 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_448_fu_2639_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_448 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_279_fu_2661_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_279 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_450_fu_1998_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_450 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_280_fu_2673_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_280 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_281_fu_3459_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_281 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_453_fu_2695_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_453 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_454_fu_2020_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_454 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_455_fu_2701_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_455 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_456_fu_2706_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_456 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_35_fu_2735_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_62_fu_2741_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_282_fu_2747_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_282 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_458_fu_2757_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_458 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_283_fu_3468_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_283 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_460_fu_2046_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_460 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_285_fu_2076_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_285 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_286_fu_2777_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_286 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_287_fu_2082_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_287 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_288_fu_2088_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_288 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_64_fu_2114_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_465_fu_2128_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_465 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_466_fu_2806_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_466 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_65_fu_2824_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_290_fu_2839_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_290 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_468_fu_2154_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_468 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_291_fu_2845_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_291 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_292_fu_2861_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_292 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_293_fu_3497_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_293 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_472_fu_3506_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_472 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_295_fu_2903_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_295 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_474_fu_2913_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_474 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_296_fu_3514_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_296 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_476_fu_2935_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_476 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_477_fu_3535_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_477 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_299_fu_2957_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_299 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_300_fu_2975_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_300 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_480_fu_2985_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_480 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_301_fu_3547_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_301 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_482_fu_2176_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_482 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_483_fu_2997_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_483 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_484_fu_4462_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_484 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_302_fu_3002_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_302 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_486_fu_3564_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_486 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_36_fu_3569_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_487_fu_2198_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_487 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_304_fu_3011_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_304 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_305_fu_3027_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_305 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_307_fu_3589_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_308_fu_3057_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_308 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_309_fu_3063_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_309 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_493_fu_3621_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_493 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_310_fu_3627_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_310 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_311_fu_3645_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_311 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_313_fu_5477_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_497_fu_4487_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_497 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_314_fu_5494_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_314 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_315_fu_3077_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_315 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_317_fu_3678_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_317 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_501_fu_3684_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_501 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_502_fu_3690_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_502 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_503_fu_3710_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_503 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_320_fu_3727_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_320 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_505_fu_3099_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_505 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_321_fu_3757_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_321 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_322_fu_3763_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_322 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_325_fu_3798_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_326_fu_3804_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_326 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_327_fu_3810_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_327 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_511_fu_3121_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_511 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_512_fu_5077_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_512 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_513_fu_5087_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_513 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_329_fu_5503_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_329 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_330_fu_4532_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_330 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_331_fu_3844_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_331 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_332_fu_4550_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_332 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_518_fu_3854_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_518 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_334_fu_4556_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_334 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_37_fu_3860_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_335_fu_3906_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_335 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_521_fu_3920_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_521 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_336_fu_3930_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_336 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_338_fu_3964_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_338 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_524_fu_3978_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_524 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_525_fu_3988_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_525 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_340_fu_4575_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_340 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_341_fu_4002_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_341 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_528_fu_4599_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_528 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mult_343_fu_5105_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mult_343 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_530_fu_5774_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_530 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_618_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_419_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_697_fu_626_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_697 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_698_fu_635_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_698 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_699_fu_640_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_699 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_700_fu_1004_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_700 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_701_fu_648_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_701 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_702_fu_425_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_702 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_703_fu_654_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_703 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_704_fu_1012_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_704 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_705_fu_659_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_705 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_706_fu_1316_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_706 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_707_fu_1020_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_707 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_708_fu_665_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_708 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_709_fu_1028_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_709 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_710_fu_1328_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_710 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_711_fu_1037_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_711 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_712_fu_671_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_713_fu_1046_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_713 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_714_fu_1337_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_714 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_715_fu_1052_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_715 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_716_fu_1348_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_716 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_717_fu_1058_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_717 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_718_fu_1357_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_718 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_719_fu_1629_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_719 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_720_fu_677_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_720 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_721_fu_1063_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_721 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_722_fu_1366_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_722 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_723_fu_1069_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_723 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_724_fu_1074_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_724 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_725_fu_1377_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_725 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_726_fu_1637_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_726 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_727_fu_1651_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_727 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_728_fu_1392_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_728 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_729_fu_2216_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_729 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_730_fu_1657_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_730 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_731_fu_1398_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_731 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_732_fu_2227_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_732 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_733_fu_3130_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_733 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_734_fu_1662_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_734 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_735_fu_2236_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_735 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_736_fu_1668_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_736 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_737_fu_2245_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_737 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_738_fu_3141_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_738 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_739_fu_1403_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_739 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_740_fu_1677_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_740 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_741_fu_2251_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_741 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_742_fu_3149_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_742 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_743_fu_4017_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_743 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_744_fu_1409_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_744 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_745_fu_1683_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_745 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_746_fu_1414_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_746 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_747_fu_1691_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_747 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_748_fu_2263_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_748 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_749_fu_4608_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_749 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_750_fu_4089_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_750 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_751_fu_3173_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_751 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_752_fu_4097_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_752 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_753_fu_4628_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_753 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_754_fu_3179_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_754 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_755_fu_4106_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_755 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_756_fu_3185_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_756 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_757_fu_4115_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_757 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_758_fu_4636_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_758 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_759_fu_5119_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_759 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_760_fu_4121_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_760 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_761_fu_3190_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_761 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_762_fu_4130_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_762 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_763_fu_4647_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_763 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_764_fu_3196_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_764 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_765_fu_4139_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_765 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_766_fu_3202_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_766 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_767_fu_4148_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_767 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_768_fu_4659_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_768 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_769_fu_5131_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_769 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_770_fu_5514_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_770 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_771_fu_1419_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_771 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_772_fu_1700_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_772 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_773_fu_1425_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_773 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_774_fu_1706_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_774 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_775_fu_2288_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_775 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_776_fu_1431_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_776 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_777_fu_1714_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_777 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_778_fu_1437_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_778 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_779_fu_1723_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_779 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_780_fu_2299_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_780 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_781_fu_3211_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_781 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_782_fu_4173_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_782 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_783_fu_4179_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_783 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_784_fu_4695_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_784 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_785_fu_4185_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_785 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_786_fu_4191_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_786 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_787_fu_4703_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_787 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_788_fu_5152_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_788 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_789_fu_4197_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_789 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_790_fu_4203_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_790 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_791_fu_4714_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_791 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_792_fu_4209_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_792 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_793_fu_2305_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_793 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_794_fu_3219_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_794 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_795_fu_4726_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_795 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_796_fu_5163_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_796 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_797_fu_5525_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_797 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_798_fu_5694_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_798 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_799_fu_5700_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_799 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_800_fu_5786_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_800 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_801_fu_4732_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_801 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_802_fu_5530_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_802 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_803_fu_5712_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_803 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_804_fu_5839_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_804 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_805_fu_4738_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_805 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_806_fu_4744_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_806 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_807_fu_5175_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_807 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_808_fu_4749_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_808 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_809_fu_4214_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_809 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_810_fu_5187_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_810 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_811_fu_5542_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_811 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_812_fu_5899_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_812 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_813_fu_4761_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_813 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_814_fu_5721_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_814 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_815_fu_5193_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_815 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_816_fu_5199_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_816 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_817_fu_5554_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_817 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_818_fu_5797_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_818 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_819_fu_4767_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_819 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_820_fu_5208_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_820 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_821_fu_4773_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_821 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_822_fu_4778_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_822 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_823_fu_5220_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_823 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_824_fu_5566_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_824 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_825_fu_5847_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_825 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_826_fu_2311_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_826 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_827_fu_1729_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_827 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_828_fu_2319_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_828 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_829_fu_3231_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_829 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_830_fu_1735_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_830 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_831_fu_2327_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_831 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_832_fu_1741_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_832 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_833_fu_2336_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_833 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_834_fu_3243_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_834 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_835_fu_4223_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_835 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_836_fu_4784_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_836 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_837_fu_3249_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_837 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_838_fu_4228_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_838 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_839_fu_5232_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_839 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_840_fu_4788_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_840 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_841_fu_4233_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_841 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_842_fu_4794_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_842 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_843_fu_5244_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_843 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_844_fu_5575_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_844 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_845_fu_3255_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_845 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_846_fu_4239_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_846 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_847_fu_4801_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_847 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_848_fu_5256_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_848 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_849_fu_3261_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_849 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_850_fu_4248_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_850 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_851_fu_3267_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_851 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_852_fu_4257_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_852 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_853_fu_4813_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_853 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_854_fu_5586_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_854 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_855_fu_5729_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_855 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_856_fu_5734_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_856 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_857_fu_5806_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_857 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_858_fu_4819_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_858 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_859_fu_5265_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_859 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_860_fu_5858_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_860 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_861_fu_4825_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_861 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_862_fu_5274_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_862 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_863_fu_4831_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_863 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_864_fu_4837_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_864 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_865_fu_5283_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_865 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_866_fu_5598_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_866 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_867_fu_5914_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_867 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_868_fu_4263_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_868 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_869_fu_4846_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_869 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_870_fu_4269_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_870 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_871_fu_3273_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_871 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_872_fu_4857_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_872 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_873_fu_5294_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_873 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_874_fu_4274_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_874 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_875_fu_4280_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_875 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_876_fu_4869_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_876 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_877_fu_4286_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_877 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_878_fu_4292_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_878 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_879_fu_4881_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_879 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_880_fu_5306_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_880 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_881_fu_5607_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_881 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_882_fu_3279_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_882 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_883_fu_4890_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_883 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_884_fu_4298_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_884 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_885_fu_4304_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_885 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_886_fu_4902_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_887_fu_5318_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_887 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_888_fu_4310_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_888 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_889_fu_4911_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_889 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_890_fu_2342_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_890 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_891_fu_2347_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_891 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_892_fu_3290_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_892 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_893_fu_5330_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_893 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_894_fu_5618_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_894 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_895_fu_5743_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_895 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_896_fu_5814_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_896 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_897_fu_4917_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_897 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_898_fu_5339_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_898 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_899_fu_5867_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_899 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_900_fu_4922_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_900 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_901_fu_4316_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_901 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_902_fu_4930_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_902 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_903_fu_5351_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_903 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_904_fu_5926_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_904 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_905_fu_218_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_905 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_906_fu_434_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_906 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_907_fu_440_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_907 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_908_fu_686_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_908 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_909_fu_1083_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_909 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_910_fu_1443_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_910 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_911_fu_1752_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_911 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_912_fu_1449_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_912 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_913_fu_1454_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_913 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_914_fu_1761_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_914 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_915_fu_2356_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_915 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_916_fu_3299_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_916 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_917_fu_1766_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_917 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_918_fu_2364_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_918 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_919_fu_4325_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_919 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_920_fu_2370_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_920 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_921_fu_1460_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_921 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_922_fu_1775_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_922 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_923_fu_3311_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_923 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_924_fu_4938_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_924 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_925_fu_4943_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_925 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_926_fu_5363_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_926 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_927_fu_3317_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_927 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_928_fu_5369_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_928 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_929_fu_5627_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_929 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_930_fu_4949_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_930 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_931_fu_5376_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_931 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_932_fu_4330_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_932 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_933_fu_4958_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_933 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_934_fu_5635_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_934 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_935_fu_5751_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_935 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_936_fu_4336_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_936 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_937_fu_4967_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_937 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_938_fu_3323_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_938 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_939_fu_4345_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_939 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_940_fu_5388_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_940 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_941_fu_4351_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_941 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_942_fu_4976_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_942 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_943_fu_3329_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_943 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_944_fu_4359_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_944 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_945_fu_5400_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_945 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_946_fu_5646_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_946 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_947_fu_5823_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_947 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_948_fu_5652_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_948 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_949_fu_5878_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_949 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_950_fu_4982_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_950 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_951_fu_5409_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_951 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_952_fu_4364_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_952 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_953_fu_4988_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_953 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_954_fu_5421_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_954 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_955_fu_5659_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_955 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_956_fu_4370_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_956 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_957_fu_4376_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_957 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_958_fu_5000_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_958 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_959_fu_4382_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_959 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_960_fu_2375_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_960 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_961_fu_5012_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_961 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_962_fu_5433_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_962 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_963_fu_5759_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_963 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_964_fu_4388_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_964 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_965_fu_5021_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_965 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_966_fu_4394_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_966 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_967_fu_4400_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_967 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_968_fu_5033_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_968 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_969_fu_5445_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_969 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_970_fu_4405_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_970 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_971_fu_2381_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_971 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_972_fu_5045_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_972 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_973_fu_4411_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_973 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_974_fu_4417_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_974 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_975_fu_5057_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_975 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_976_fu_5457_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_976 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_977_fu_5670_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_977 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_978_fu_5831_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_978 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_979_fu_5890_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_979 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_504_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_4_fu_518_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_7_fu_560_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_8_fu_534_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_566_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_2_fu_571_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_540_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_576_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_581_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_586_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_593_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_621_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_626_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_631_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_636_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_428_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:24 VARIABLE add_ln24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_434_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:24 VARIABLE icmp_ln24 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_391_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_205_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_426_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_431_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_441_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_1_fu_447_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_37_fu_460_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_14_fu_466_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_fu_472_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_1_fu_913_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_917_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_2_fu_922_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_927_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_1_fu_933_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_2_fu_941_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_0_0_0_0_0_load_fu_948_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_0_0_0_0_0_load LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_1_fu_478_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_2_fu_239_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_3_fu_513_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_1_fu_518_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_528_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_3_fu_534_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_44_fu_547_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_16_fu_553_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_44_fu_559_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_4_fu_955_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_1_fu_959_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_5_fu_964_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_3_fu_969_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_4_fu_975_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_5_fu_983_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_0_1_0_0_0_load_fu_990_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_0_1_0_0_0_load LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_2_fu_565_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_4_fu_273_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_6_fu_600_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_2_fu_605_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_2_fu_615_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_5_fu_621_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_51_fu_634_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_18_fu_640_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_45_fu_646_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_7_fu_997_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_2_fu_1001_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_8_fu_1006_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_6_fu_1011_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_7_fu_1017_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_8_fu_1025_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_0_2_0_0_0_load_fu_1032_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_0_2_0_0_0_load LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_3_fu_652_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_6_fu_307_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_9_fu_687_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_3_fu_692_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_3_fu_702_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_7_fu_708_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_58_fu_721_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_20_fu_727_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_46_fu_733_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_10_fu_1039_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_3_fu_1043_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_11_fu_1048_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_9_fu_1053_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_10_fu_1059_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_11_fu_1067_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_0_3_0_0_0_load_fu_1074_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_0_3_0_0_0_load LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_4_fu_739_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_8_fu_341_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_12_fu_774_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_4_fu_779_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_4_fu_789_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_9_fu_795_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_65_fu_808_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_22_fu_814_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_47_fu_820_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_13_fu_1081_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_4_fu_1085_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_14_fu_1090_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_12_fu_1095_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_13_fu_1101_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_14_fu_1109_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_0_4_0_0_0_load_fu_1116_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_0_4_0_0_0_load LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_5_fu_826_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_10_fu_375_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_15_fu_861_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_5_fu_866_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_5_fu_876_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_11_fu_882_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_72_fu_895_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_23_fu_901_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_48_fu_907_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_16_fu_1123_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_5_fu_1127_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_17_fu_1132_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_15_fu_1137_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_16_fu_1143_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_17_fu_1151_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_0_5_0_0_0_load_fu_1158_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_0_5_0_0_0_load LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_1176_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_3_fu_1193_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_4_fu_1337_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_5_fu_1206_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_6_fu_1216_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_7_fu_1235_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_8_fu_1245_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_9_fu_1357_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_10_fu_1366_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_11_fu_1579_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_12_fu_1124_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_13_fu_1255_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_5s_11_5_1_U617 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_1_fu_1147_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_14_fu_1282_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_2_fu_1386_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_5s_11_5_1_U619 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_15_fu_1292_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_16_fu_1391_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_1298_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_17_fu_1153_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_18_fu_1600_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_19_fu_1315_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_20_fu_1415_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_21_fu_1610_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_22_fu_1431_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_23_fu_1441_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_24_fu_1621_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_25_fu_1465_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_26_fu_1638_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_1_fu_1644_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_27_fu_1486_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_3_fu_1661_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_28_fu_1496_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_29_fu_1667_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_30_fu_1515_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_5s_11_5_1_U618 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_31_fu_1689_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_32_fu_1710_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 4 OPTYPE mul PRAGMA {} RTLNAME mul_6ns_5s_11_5_1_U616 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_2_fu_1521_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_33_fu_1716_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1527_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_1_fu_1532_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_2_fu_1728_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_1537_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_1739_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_5_fu_1745_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_6_fu_1324_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_7_fu_1545_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_8_fu_1550_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_9_fu_1756_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_10_fu_1556_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_11_fu_1764_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_12_fu_1864_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_13_fu_1770_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_14_fu_1872_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_15_fu_1782_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_16_fu_1787_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_17_fu_1880_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_18_fu_1885_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_19_fu_1791_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_20_fu_1984_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_21_fu_1891_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_22_fu_1996_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_23_fu_1898_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_24_fu_1904_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_25_fu_2012_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_26_fu_1909_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_27_fu_2024_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_28_fu_1915_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_29_fu_2034_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_30_fu_1921_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_31_fu_1799_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_32_fu_1927_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_33_fu_2046_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_34_fu_1330_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_1565_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_35_fu_1808_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_36_fu_1934_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_37_fu_2058_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_38_fu_2068_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_39_fu_1940_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_40_fu_2081_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_41_fu_1814_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_42_fu_1570_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_43_fu_1822_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_44_fu_1947_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_45_fu_2094_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_wrapper_ap_fixed_ap_fixed_27_13_5_3_0_config20_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_fu_1005_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_35_fu_1011_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_36_fu_1067_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_37_fu_1082_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_38_fu_1104_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_39_fu_1110_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_40_fu_1029_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_41_fu_1127_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_42_fu_1154_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_2_1_U632 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_1160_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_43_fu_1188_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_44_fu_1051_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5ns_21_2_1_U630 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_45_fu_1243_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_4_fu_1270_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_46_fu_1287_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_47_fu_1297_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_48_fu_1320_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_2_1_U631 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_5 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_49_fu_1337_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_50_fu_1511_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_51_fu_1527_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_52_fu_1715_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_53_fu_1727_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_54_fu_1744_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_55_fu_1357_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_56_fu_1555_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_57_fu_1374_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_58_fu_1565_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_16s_5s_21_2_1_U629 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_59_fu_1581_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln70_fu_1387_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE add_ln70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_60_fu_1407_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_61_fu_1600_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln73_5_fu_1424_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE add_ln73_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_62_fu_1434_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_63_fu_1605_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_1197_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_48_fu_1443_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_1205_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_49_fu_1450_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_50_fu_1616_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_51_fu_1455_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_52_fu_1210_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_53_fu_1460_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_54_fu_1465_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_3_fu_1469_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_55_fu_1627_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_56_fu_1635_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_57_fu_1762_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_58_fu_1639_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_4_fu_1644_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_59_fu_1771_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_60_fu_1475_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_61_fu_1652_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_1_fu_1479_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_62_fu_1661_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_63_fu_1779_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_63 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_64_fu_1666_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_64 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_65_fu_1787_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_65 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_66_fu_1671_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_66 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_67_fu_1796_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_68_fu_1842_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_69_fu_1801_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_69 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_70_fu_1850_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_70 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_71_fu_1856_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_71 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_72_fu_1899_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_72 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_73_fu_1861_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_5_fu_1485_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_74_fu_1678_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_74 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_75_fu_1912_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_75 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_76_fu_1867_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_77_fu_1805_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_78_fu_1876_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_79_fu_1924_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_79 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_6_fu_1687_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_80_fu_1692_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_80 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_81_fu_1813_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_82_fu_1884_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_82 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_2_fu_1491_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_83_fu_1699_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_84_fu_1936_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_84 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} dense_latency_wrapper_ap_fixed_ap_fixed_37_19_5_3_0_config22_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME p_neg12_fu_94_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE p_neg12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul_ln73_34_fu_181_p2 SOURCE firmware/nnet_utils/nnet_mult.h:70 VARIABLE mul_ln73_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_fu_124_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln73_34_fu_158_p2 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln58_fu_164_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE sub_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_193_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_46_fu_186_p2 SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ap_return SOURCE firmware/nnet_utils/nnet_dense_latency.h:58 VARIABLE add_ln58_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_93_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_83_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_128_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_133_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_143_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_1_fu_88_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_3_fu_157_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_1_fu_163_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_fu_169_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_1_fu_174_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_178_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_2_fu_183_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_188_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_1_fu_194_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_2_fu_202_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME p_02_fu_209_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE p_02 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} dense_latency_wrapper_ap_ufixed_ap_fixed_16_6_5_3_0_config24_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ap_return SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE sub_ln73 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} myproject {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer2_out_U SOURCE :0 VARIABLE layer2_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE stream STORAGESIZE {40 900 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer4_out_U SOURCE :0 VARIABLE layer4_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {12 900 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer5_out_U SOURCE :0 VARIABLE layer5_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 5 URAM 0 STORAGESUBTYPE stream STORAGESIZE {76 169 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer7_out_U SOURCE :0 VARIABLE layer7_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE stream STORAGESIZE {24 169 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer8_out_U SOURCE :0 VARIABLE layer8_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE stream STORAGESIZE {100 25 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer10_out_U SOURCE :0 VARIABLE layer10_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {30 25 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer11_out_U SOURCE :0 VARIABLE layer11_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 7 URAM 0 STORAGESUBTYPE stream STORAGESIZE {114 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer13_out_U SOURCE :0 VARIABLE layer13_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {36 9 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer14_out_U SOURCE :0 VARIABLE layer14_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {114 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer16_out_U SOURCE :0 VARIABLE layer16_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {36 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer18_out_U SOURCE :0 VARIABLE layer18_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {160 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer20_out_U SOURCE :0 VARIABLE layer20_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {135 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer22_out_U SOURCE :0 VARIABLE layer22_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {37 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME layer23_out_U SOURCE :0 VARIABLE layer23_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {6 1 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 4 BRAM 24 URAM 0}} dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s {AREA {DSP 0 BRAM 0 URAM 0}} dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s {AREA {DSP 4 BRAM 0 URAM 0}} dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s {AREA {DSP 0 BRAM 0 URAM 0}} dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1006.844 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 197.67 MHz
Command       autosyn done; 11.2 sec.
Command     csynth_design done; 29.97 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:29; Allocated memory: 744.973 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1 opened at Mon Apr 28 17:01:26 CDT 2025
Execute       ap_set_clock -name default -period 5 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       ap_set_clock -name default -uncertainty 1.35 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.35ns.
Execute       set_part xc7a35t-cpg236-1 
Execute         create_platform xc7a35t-cpg236-1 -board  
DBG:HLSDevice: Trying to load device library: /opt/Xilinx/Vitis/2024.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/Xilinx/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7a35t-cpg236-1'
Command         create_platform done; 0.16 sec.
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 0.21 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_compile -name_max_length=80 
INFO: [HLS 200-1464] Running solution command: config_compile -name_max_length=80
Execute       config_compile -name_max_length=80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_compile -complex-mul-dsp=0 
INFO: [HLS 200-1464] Running solution command: config_compile -complex-mul-dsp=0
Execute       config_compile -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute       send_msg_by_id INFO @200-1464@%s config_schedule -enable_dsp_full_reg=0 
INFO: [HLS 200-1464] Running solution command: config_schedule -enable_dsp_full_reg=0
Execute       config_schedule -enable_dsp_full_reg=0 
Command     open_solution done; 0.21 sec.
Execute     config_array_partition -maximum_size 4096 
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
ERROR: [HLS 200-101] config_array_partition: Unknown option '-maximum_size'.
ERROR: [HLS 200-101] config_array_partition: Unknown option '4096'.
Execute       ::HLS_INI_HELP::ininames_for_cmd_iniglob config_array_partition * 0
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.complete_threshold
Execute       ::HLS_INI_HELP::inilhs2maninfo syn.array_partition.throughput_driven
Command     config_array_partition done; error code: 1; 
Execute     config_compile -name_max_length 80 
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     set_part xc7a35tcpg236-1 
INFO: [HLS 200-1510] Running: set_part xc7a35tcpg236-1 
Execute       create_platform xc7a35tcpg236-1 -board  
Execute       source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7a35t-cpg236-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
Execute     config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 20 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 20 -name default 
Execute       ap_set_clock -name default -period 20 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     set_clock_uncertainty 27% default 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 27% default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 262.645 MB.
Execute         set_directive_top myproject -name=myproject 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang firmware/myproject.cpp -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --gcc-toolchain=/opt/Xilinx/Vivado/2024.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -E -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=20 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5538] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  -directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.76 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -target fpga  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /opt/Xilinx/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 1.29 sec.
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:48:74)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:48:78)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:56:81)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:56:85)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:64:83)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:64:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:72:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:72:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:87)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:80:92)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:89:79)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:89:84)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:93:88)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:93:93)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:97:90)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:97:95)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:105:72)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (firmware/myproject.cpp:105:77)
Execute         send_msg_by_id WARNING @200-471@%s%s 18 firmware/myproject.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 18 issue(s) in file firmware/myproject.cpp
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -std=c++0x -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=20 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot -I /opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:42:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:42:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:43:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:44:49)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:51:29)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:51:80)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:52:50)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:53:48)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_code_gen.h:16:39)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_code_gen.h:17:38)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_code_gen.h:18:60)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_code_gen.h:19:58)
WARNING: [HLS 207-5584] there are more than one pragma inline in the function scope, ignore the pragma  (/opt/Xilinx/Vitis/2024.2/common/technology/autopilot/ap_shift_reg.h:47:9)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.28 seconds. CPU system time: 0.36 seconds. Elapsed time: 4.67 seconds; current allocated memory: 269.094 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc"  
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.g.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsm_39.bc /opt/Xilinx/Vitis/2024.2/lnx64/lib/libhlsmc++_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.76 sec.
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=myproject -reflow-float-conversion -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.34 sec.
Execute         run_link_or_opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/Xilinx/Vitis/2024.2/lnx64/lib/libfloatconversion_39.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject 
INFO-FLOW: run_clang exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /opt/Xilinx/Vitis/2024.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=myproject -mllvm -hls-db-dir -mllvm /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=20 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=5.4 -x ir /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/platform.db -hls-platform-name=artix7_slow -device-resource-info=BRAM_100.000000_DSP_90.000000_FF_41600.000000_LUT_20800.000000_SLICE_8150.000000_URAM_0.000000 -device-name-info=xc7a35tcpg236-1 2> /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 12,973 Compile/Link /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 12,973 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 36,456 Unroll/Inline (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 36,456 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 14,991 Unroll/Inline (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 14,991 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,075 Unroll/Inline (step 3) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 9,075 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,511 Unroll/Inline (step 4) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,511 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,448 Array/Struct (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,448 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,301 Array/Struct (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,301 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,349 Array/Struct (step 3) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,349 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 11,453 Array/Struct (step 4) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 11,453 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,655 Array/Struct (step 5) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,655 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,698 Performance (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,698 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,457 Performance (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,457 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,268 Performance (step 3) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,268 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,268 Performance (step 4) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,268 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,003 HW Transforms (step 1) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,003 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,393 HW Transforms (step 2) /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 8,393 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>' (firmware/nnet_utils/nnet_conv2d_stream.h:73:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense_resource<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' (firmware/nnet_utils/nnet_dense_resource.h:259:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)', Pragma conflict happens on 'INLINE' and 'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' (firmware/nnet_utils/nnet_dense_resource.h:259:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)', Pragma conflict happens on 'INLINE' and 'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense_resource<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' (firmware/nnet_utils/nnet_dense_resource.h:259:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)', Pragma conflict happens on 'INLINE' and 'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense_resource<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' (firmware/nnet_utils/nnet_dense_resource.h:259:9)
WARNING: [HLS 214-273] In function 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*)', Pragma conflict happens on 'INLINE' and 'FUNCTION_INSTANTIATE' pragmas: same function (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-415] Performing recursive inline in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>' (firmware/nnet_utils/nnet_dense_stream.h:85:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_uint<8>, 1u>, config2>(nnet::array<ap_uint<8>, 1u>::value_type (*) [config2::n_chan], nnet::array<ap_uint<8>, 1u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_uint<8>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_uint<8>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_uint<8>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_uint<8>*, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>::dense(ap_uint<8>*, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*) (.49)' into 'void nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type (*) [config5::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5_mult::weight_t*, config5_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*) (.45)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type (*) [config8::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8_mult::weight_t*, config8_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*) (.41)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type (*) [config11::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11_mult::weight_t*, config11_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type, config11::in_width> (*) [config11::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config11::weight_t*, config11::bias_t*) (.37)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)
INFO: [HLS 214-131] Inlining function 'void nnet::kernel_shift_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type (*) [config14::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config14::in_width> (*) [config14::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:247:5)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14_mult::weight_t*, config14_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'nnet::DenseResource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>::dense(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config14::in_width> (*) [config14::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:288:9)
INFO: [HLS 214-131] Inlining function 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config14::weight_t*, config14::bias_t*) (.35)' into 'void nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_conv2d_stream.h:77:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long) (.32)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config18>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*) (.31)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*) (.30)' into 'void nnet::dense_resource_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*) (.29)' (firmware/nnet_utils/nnet_dense_stream.h:24:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.24)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.27)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config18>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*) (.31)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&) (.27)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*) (.29)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:97:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::operator[](unsigned long) (.24)' into 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config20>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*) (.23)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*) (.22)' into 'void nnet::dense_resource_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*) (.21)' (firmware/nnet_utils/nnet_dense_stream.h:24:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long) (.16)' into 'void nnet::res_write<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>(nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&) (.19)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config20>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>::value_type*) (.23)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>(nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*, hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&) (.19)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*) (.21)' into 'void nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, 0>&, hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:97:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long) (.16)' into 'void nnet::data_prepare<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config22>(hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*) (.15)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*) (.14)' into 'void nnet::dense_resource_wrapper<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*) (.13)' (firmware/nnet_utils/nnet_dense_stream.h:24:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) (.12)' into 'void nnet::res_write<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>(nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.10)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config22>(hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::value_type*) (.15)' into 'void nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>(hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>(nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.10)' into 'void nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>(hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_wrapper<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*) (.13)' into 'void nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>(hls::stream<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:97:9)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[](unsigned long) (.7)' into 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config24>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type*) (.6)' (firmware/nnet_utils/nnet_dense_stream.h:47:17)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<6, 2, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:59:17)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*) (.5)' into 'void nnet::dense_resource_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*) (.4)' (firmware/nnet_utils/nnet_dense_stream.h:24:5)
INFO: [HLS 214-131] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long) (.3)' into 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.1)' (firmware/nnet_utils/nnet_dense_stream.h:75:2)
INFO: [HLS 214-131] Inlining function 'void nnet::data_prepare<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, config24>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::value_type*) (.6)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:93:2)
INFO: [HLS 214-131] Inlining function 'void nnet::res_write<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>(nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::value_type*, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&) (.1)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:100:5)
INFO: [HLS 214-131] Inlining function 'void nnet::dense_resource_wrapper<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*) (.4)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:97:9)
INFO: [HLS 214-291] Loop 'LinearPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:27:9)
INFO: [HLS 214-291] Loop 'MultLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_resource.h:55:9)
INFO: [HLS 214-291] Loop 'ReLUPackLoop' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation_stream.h:49:9)
INFO: [HLS 214-291] Loop 'KernelPushHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:205:5)
INFO: [HLS 214-291] Loop 'KernelPushChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:208:9)
INFO: [HLS 214-291] Loop 'KernelShiftWidth' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:189:5)
INFO: [HLS 214-291] Loop 'KernelShiftHeight' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:192:9)
INFO: [HLS 214-291] Loop 'KernelShiftChannel' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:194:13)
INFO: [HLS 214-291] Loop 'LineBufferDataIn' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:236:5)
INFO: [HLS 214-291] Loop 'LineBufferShift' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:239:9)
INFO: [HLS 214-291] Loop 'UpdateBuffer' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_conv_stream.h:228:5)
INFO: [HLS 214-186] Unrolling loop 'LinearPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:27:9) in function 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, linear_config25>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation_stream.h:17:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config23>' completely with a factor of 1 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>' completely with a factor of 1 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:73:9) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'DataPackSingle' (firmware/nnet_utils/nnet_dense_stream.h:45:9) in function 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 20 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config16>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 108 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config13>' completely with a factor of 6 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>' completely with a factor of 6 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely with a factor of 90 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' completely with a factor of 6 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 3 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>' completely with a factor of 5 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 125 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' completely with a factor of 5 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>' completely with a factor of 4 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 40 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'ReLUPackLoop' (firmware/nnet_utils/nnet_activation_stream.h:49:9) in function 'nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>' completely with a factor of 2 (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'CastLoop' (firmware/nnet_utils/nnet_conv_stream.h:293:9) in function 'nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>' completely with a factor of 2 (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_resource.h:80:5) in function 'nnet::dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'MultLoop' (firmware/nnet_utils/nnet_dense_resource.h:55:9) in function 'nnet::dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 10 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'InitAccum' (firmware/nnet_utils/nnet_dense_resource.h:40:5) in function 'nnet::dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushHeight' (firmware/nnet_utils/nnet_conv_stream.h:205:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelPushChannel' (firmware/nnet_utils/nnet_conv_stream.h:208:9) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'KernelShiftWidth' (firmware/nnet_utils/nnet_conv_stream.h:189:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftHeight' (firmware/nnet_utils/nnet_conv_stream.h:192:9) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 5 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'KernelShiftChannel' (firmware/nnet_utils/nnet_conv_stream.h:194:13) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferDataIn' (firmware/nnet_utils/nnet_conv_stream.h:236:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'LineBufferShift' (firmware/nnet_utils/nnet_conv_stream.h:239:9) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 4 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'UpdateBuffer' (firmware/nnet_utils/nnet_conv_stream.h:228:5) in function 'nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>' completely with a factor of 1 (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_uint<8>, 1u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_uint<8>, 1u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], nnet::array<ap_uint<8>, 1u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_uint<8>, ap_uint<1> >::value), ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(config2_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>(ap_uint<8>*, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*, config2_mult::weight_t*, config2_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(nnet::array<ap_uint<8>, 1u> const&, ap_shift_reg<nnet::array<ap_uint<8>, 1u>::value_type, config2::in_width> (*) [config2::n_chan], hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>(hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>(hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(config5_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config5_mult::weight_t*, config5_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>::value_type, config5::in_width> (*) [config5::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, config5::weight_t*, config5::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(config8_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>*, config8_mult::weight_t*, config8_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>::value_type, config8::in_width> (*) [config8::n_chan], hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, config8::weight_t*, config8::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>(hls::stream<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, config11>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type, config11::in_width> (*) [config11::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>(config11_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config11_mult::weight_t*, config11_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>::value_type, config11::in_width> (*) [config11::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config11::weight_t*, config11::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config13>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config13>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long) const' into 'void nnet::shift_line_buffer<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, config14>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config14::in_width> (*) [config14::n_chan], nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type*)' (firmware/nnet_utils/nnet_conv_stream.h:219:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>(config14_mult::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>*, config14_mult::weight_t*, config14_mult::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::compute_output_buffer_2d<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>(nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u> const&, ap_shift_reg<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::value_type, config14::in_width> (*) [config14::n_chan], hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, config14::weight_t*, config14::bias_t*)' (firmware/nnet_utils/nnet_conv_stream.h:257:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config16>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config16>(hls::stream<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(config18::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config18>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config18::weight_t*, config18::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(config20::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config20>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config20::weight_t*, config20::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(config22::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, config22>(ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>*, config22::weight_t*, config22::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config23>(hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>::operator[](unsigned long)' into 'void nnet::relu<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config23>(hls::stream<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:39:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_uint<1> >::value), ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(config24::accum_t)' into 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_resource.h:15:0)
INFO: [HLS 214-178] Inlining function 'void nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, config24>(ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, config24::weight_t*, config24::bias_t*)' into 'void nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>(hls::stream<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, config24::weight_t*, config24::bias_t*)' (firmware/nnet_utils/nnet_dense_stream.h:84:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, linear_config25>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)
INFO: [HLS 214-178] Inlining function 'nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>::operator[](unsigned long)' into 'void nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, linear_config25>(hls::stream<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, 0>&)' (firmware/nnet_utils/nnet_activation_stream.h:17:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixedILi20ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEE7config2EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_conv2d_stream.h:46:0)
INFO: [HLS 214-248] Applying array_partition to 'b2': Complete partitioning on dimension 1. (firmware/weights/b2.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b5': Complete partitioning on dimension 1. (firmware/weights/b5.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b8': Complete partitioning on dimension 1. (firmware/weights/b8.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b11': Complete partitioning on dimension 1. (firmware/weights/b11.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b14': Complete partitioning on dimension 1. (firmware/weights/b14.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b18': Complete partitioning on dimension 1. (firmware/weights/b18.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b20': Complete partitioning on dimension 1. (firmware/weights/b20.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b22': Complete partitioning on dimension 1. (firmware/weights/b22.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'b24': Complete partitioning on dimension 1. (firmware/weights/b24.h:12:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixedILi20ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EELj2EEE7config2EEvRKT_PAsrT1_6n_chan_12ap_shift_regINSB_10value_typeEXsrSE_8in_widthEERN3hls6streamIT0_Li0EEEPNSE_8weight_tEPNSE_6bias_tEE11kernel_data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:271:0)
INFO: [HLS 214-248] Applying array_partition to 'res_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_conv_stream.h:274:29)
INFO: [HLS 214-248] Applying array_partition to 'data': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:87:30)
INFO: [HLS 214-248] Applying array_partition to 'res': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_dense_stream.h:90:29)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer24_out' with compact=bit mode in 16-bits (firmware/myproject.cpp:103:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer23_out' with compact=bit mode in 6-bits (firmware/myproject.cpp:99:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer22_out' with compact=bit mode in 37-bits (firmware/myproject.cpp:95:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer20_out' with compact=bit mode in 135-bits (firmware/myproject.cpp:91:37)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer18_out' with compact=bit mode in 160-bits (firmware/myproject.cpp:87:35)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer16_out' with compact=bit mode in 36-bits (firmware/myproject.cpp:82:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer13_out' with compact=bit mode in 36-bits (firmware/myproject.cpp:74:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer14_out' with compact=bit mode in 114-bits (firmware/myproject.cpp:78:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer11_out' with compact=bit mode in 114-bits (firmware/myproject.cpp:70:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer10_out' with compact=bit mode in 30-bits (firmware/myproject.cpp:66:28)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer8_out' with compact=bit mode in 100-bits (firmware/myproject.cpp:62:38)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer7_out' with compact=bit mode in 24-bits (firmware/myproject.cpp:58:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer5_out' with compact=bit mode in 76-bits (firmware/myproject.cpp:54:36)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer4_out' with compact=bit mode in 12-bits (firmware/myproject.cpp:50:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'layer2_out' with compact=bit mode in 40-bits (firmware/myproject.cpp:46:30)
INFO: [HLS 214-241] Aggregating bram variable 'void nnet::conv_2d_buffer_resource_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>(hls::stream<nnet::array<ap_uint<8>, 1u>, 0>&, hls::stream<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, 0>&, config2::weight_t*, config2::bias_t*)::line_buffer' with compact=bit mode in 8-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj2EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj4EEE7config5EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_2_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj4EEENS1_I8ap_fixedILi20ELi10ELS3_5ELS4_3ELi0EELj5EEE7config8EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_3_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj5EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config11EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_4' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_0_5' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_0' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_1' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_2' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_3' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_4' with compact=bit mode in 6-bits
INFO: [HLS 214-241] Aggregating bram variable '_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9ap_o_mode0ELi0EELj6EEENS1_I8ap_fixedILi19ELi9ELS3_5ELS4_3ELi0EELj6EEE8config14EEvRN3hls6streamIT_Li0EEERNSC_IT0_Li0EEEPNT1_8weight_tEPNSJ_6bias_tEE11line_buffer_1_5' with compact=bit mode in 6-bits
INFO: [HLS 214-248] Applying array_reshape to 'w2': Block reshaping with factor 10 on dimension 1. (firmware/weights/w2.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w5': Block reshaping with factor 40 on dimension 1. (firmware/weights/w5.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w8': Block reshaping with factor 125 on dimension 1. (firmware/weights/w8.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w11': Block reshaping with factor 90 on dimension 1. (firmware/weights/w11.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w14': Block reshaping with factor 108 on dimension 1. (firmware/weights/w14.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w18': Block reshaping with factor 20 on dimension 1. (firmware/weights/w18.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w20': Block reshaping with factor 10 on dimension 1. (firmware/weights/w20.h:12:0)
INFO: [HLS 214-248] Applying array_reshape to 'w24': Complete reshaping on dimension 1. (firmware/weights/w24.h:12:0)
INFO: [HLS 214-449] Automatically partitioning array 'alloca' dimension 1 completely based on constant index.
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=1' for array 'ref.tmp.i' due to pipeline pragma
INFO: [HLS 214-248] Applying array_partition to 'ref.tmp.i': Complete partitioning on dimension 1.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 6.26 seconds. CPU system time: 0.74 seconds. Elapsed time: 8.89 seconds; current allocated memory: 288.836 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 288.836 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.56 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 297.633 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.58 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 308.480 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'myproject' (firmware/myproject.cpp:8), detected/extracted 16 process function(s): 
	 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>'
	 'nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'
	 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>'
	 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>'
	 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config13>'
	 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>'
	 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config16>'
	 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, config18>'
	 'nnet::dense<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 10u>, nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config20>'
	 'nnet::dense<nnet::array<ap_fixed<27, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config22>'
	 'nnet::relu<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config23>'
	 'nnet::dense<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, config24>'
	 'nnet::linear<nnet::array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_fixed<4, 0, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, linear_config25>'.
Command           transform done; 1.41 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<37, 19, (ap_q_mode)5, (ap_o_mode)3, 0>, 1u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 1u>, relu_config23>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, relu_config4>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, relu_config10>'... converting 21 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (firmware/nnet_utils/nnet_activation_stream.h:59:1) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config16>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, relu_config13>'... converting 25 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation_stream.h:42:9) to (firmware/nnet_utils/nnet_activation_stream.h:41:5) in function 'nnet::relu<nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, relu_config7>'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2_mult>' (firmware/nnet_utils/nnet_dense_resource.h:46:5)...10 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, config8_mult>' (firmware/nnet_utils/nnet_dense_resource.h:46:17)...125 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config5_mult>' (firmware/nnet_utils/nnet_dense_resource.h:46:5)...40 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config14_mult>' (firmware/nnet_utils/nnet_mult.h:46:11)...108 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_resource_rf_leq_nin<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, config11_mult>' (firmware/nnet_utils/nnet_dense_resource.h:46:5)...90 expression(s) balanced.
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.83 seconds; current allocated memory: 340.613 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_uint<8>, 1u>, nnet::array<ap_fixed<20, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, 2u>, config2>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 6u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config14>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 5u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 6u>, config11>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 4u>, nnet::array<ap_fixed<20, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 5u>, config8>'.
INFO: [XFORM 203-541] Flattening a loop nest 'ReadInputHeight' (firmware/nnet_utils/nnet_conv2d_stream.h:51:5) in function 'nnet::conv_2d_cl<nnet::array<ap_ufixed<6, 0, (ap_q_mode)4, (ap_o_mode)0, 0>, 2u>, nnet::array<ap_fixed<19, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4u>, config5>'.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1992] Performance of loop 'ReuseLoop'(firmware/nnet_utils/nnet_dense_resource.h:46:5) in function 'dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20>' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>'.
INFO: [XFORM 203-531] Rewinding loop 'ReuseLoop' (firmware/nnet_utils/nnet_dense_resource.h:46) in function 'dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20>'.
Execute             auto_get_db
Command           transform done; 0.84 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Command           transform done; 0.16 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 1 seconds; current allocated memory: 681.371 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 4.01 sec.
Command       elaborate done; 17.58 sec.
Execute       ap_eval exec zip -j /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>' to 'dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>' to 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>' to 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4>' to 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>' to 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5>' to 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>' to 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>' to 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8>' to 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10>' to 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>' to 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11>' to 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13>' to 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s'.
WARNING: [SYN 201-103] Legalizing function name 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s'.
WARNING: [SYN 201-103] Legalizing function name 'compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>' to 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14>' to 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16>' to 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18>' to 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20>' to 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20>' to 'dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>' to 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22>' to 'dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s'.
WARNING: [SYN 201-103] Legalizing function name 'relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23>' to 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24>' to 'dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s'.
WARNING: [SYN 201-103] Legalizing function name 'linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25>' to 'linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
Execute         preproc_iomode -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         preproc_iomode -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         preproc_iomode -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         preproc_iomode -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         preproc_iomode -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         preproc_iomode -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         preproc_iomode -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         preproc_iomode -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         preproc_iomode -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         preproc_iomode -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         preproc_iomode -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         preproc_iomode -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         preproc_iomode -model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         preproc_iomode -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} {dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> myproject
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_uint<8>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> ...
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> ...
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
INFO-FLOW: Configuring Module : shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         apply_spec_resource_limit shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
INFO-FLOW: Configuring Module : compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         apply_spec_resource_limit compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO-FLOW: Configuring Module : conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         apply_spec_resource_limit conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO-FLOW: Configuring Module : dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> ...
Execute         set_default_model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         apply_spec_resource_limit dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> ...
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
INFO-FLOW: Configuring Module : dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         apply_spec_resource_limit dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
INFO-FLOW: Configuring Module : dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> ...
Execute         set_default_model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         apply_spec_resource_limit dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
INFO-FLOW: Configuring Module : relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> ...
Execute         set_default_model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         apply_spec_resource_limit relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
INFO-FLOW: Configuring Module : dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> ...
Execute         set_default_model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         apply_spec_resource_limit dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
INFO-FLOW: Configuring Module : linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> ...
Execute         set_default_model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
Execute         apply_spec_resource_limit linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} {dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> myproject
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_uint<8>, 1u>, config2> ...
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> ...
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> ...
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> ...
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> ...
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
INFO-FLOW: Preprocessing Module: shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> ...
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         cdfg_preprocess -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
INFO-FLOW: Preprocessing Module: compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> ...
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         cdfg_preprocess -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO-FLOW: Preprocessing Module: conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> ...
Execute         set_default_model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         cdfg_preprocess -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> ...
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO-FLOW: Preprocessing Module: dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> ...
Execute         set_default_model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         cdfg_preprocess -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> ...
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
INFO-FLOW: Preprocessing Module: dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> ...
Execute         set_default_model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         cdfg_preprocess -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
INFO-FLOW: Preprocessing Module: dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> ...
Execute         set_default_model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         cdfg_preprocess -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
INFO-FLOW: Preprocessing Module: relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> ...
Execute         set_default_model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         cdfg_preprocess -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
INFO-FLOW: Preprocessing Module: dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> ...
Execute         set_default_model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         cdfg_preprocess -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
INFO-FLOW: Preprocessing Module: linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> ...
Execute         set_default_model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
Execute         cdfg_preprocess -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
Execute         rtl_gen_preprocess linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} {dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_uint_8_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         schedule -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_uint<8>, 1u>, config2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 684.012 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_uint<8>, 1u>, config2>.
Execute         set_default_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         bind -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 684.262 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_uint<8>, 1u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 686.918 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         bind -model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 686.918 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 686.918 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 686.918 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         schedule -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 686.918 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>.
Execute         set_default_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         bind -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 686.918 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         schedule -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 687.902 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4>.
Execute         set_default_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         bind -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 687.902 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 688.188 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         bind -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 688.434 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 694.258 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         bind -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.258 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.258 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 694.258 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         schedule -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 694.258 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
Execute         set_default_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         bind -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 694.258 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         schedule -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 694.258 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>.
Execute         set_default_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         bind -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 694.336 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 695.402 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         bind -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 695.891 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.24 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 712.410 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         bind -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 712.410 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 712.410 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 712.410 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         schedule -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 712.410 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
Execute         set_default_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         bind -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 712.410 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         schedule -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 712.410 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10>.
Execute         set_default_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         bind -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 712.410 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 712.410 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         bind -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 712.410 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 717.449 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
Execute         bind -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 717.449 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 717.449 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 717.449 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         schedule -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 717.449 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11>.
Execute         set_default_model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         bind -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 717.449 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         schedule -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReLUActLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ReLUActLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 717.449 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13>.
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         bind -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 717.449 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         schedule -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 717.449 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>.
Execute         set_default_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         bind -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 717.449 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.bind.adb -f 
INFO-FLOW: Finish binding shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.19 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 728.648 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
Execute         bind -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 728.648 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         schedule -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 728.648 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>.
Execute         set_default_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         bind -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.648 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.bind.adb -f 
INFO-FLOW: Finish binding compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         schedule -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 728.648 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14>.
Execute         set_default_model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         bind -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.648 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.bind.adb -f 
INFO-FLOW: Finish binding conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         schedule -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 728.648 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16>.
Execute         set_default_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         bind -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 728.648 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 728.648 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         bind -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 728.648 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         schedule -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 729.328 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18>.
Execute         set_default_model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         bind -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 729.328 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 730.398 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         bind -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 730.398 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         schedule -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 730.512 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20>.
Execute         set_default_model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         bind -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 730.723 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         schedule -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ReuseLoop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'ReuseLoop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 731.055 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>.
Execute         set_default_model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         bind -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 731.516 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.bind.adb -f 
INFO-FLOW: Finish binding dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         schedule -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 731.516 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22>.
Execute         set_default_model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         bind -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 731.516 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         schedule -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 731.527 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23>.
Execute         set_default_model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         bind -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 731.766 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.bind.adb -f 
INFO-FLOW: Finish binding relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         schedule -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 731.891 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.sched.adb -f 
INFO-FLOW: Finish scheduling dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24>.
Execute         set_default_model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         bind -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.027 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.bind.adb -f 
INFO-FLOW: Finish binding dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
Execute         schedule -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.152 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s.sched.adb -f 
INFO-FLOW: Finish scheduling linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25>.
Execute         set_default_model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
Execute         bind -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 732.223 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s.bind.adb -f 
INFO-FLOW: Finish binding linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer14_out (from conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0 to relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer16_out (from relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 to dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer18_out (from dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 to dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer20_out (from dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 to dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer22_out (from dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 to relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer23_out (from relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 to dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0) to 2 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1018] Consider increasing the depth of FIFO layer24_out (from dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0 to linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_U0) to 2 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 733.082 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 733.598 MB.
Execute         syn_report -verbosereport -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_uint<8>, 1u>, config2> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> 
Execute         rtl_gen_preprocess shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> 
Execute         rtl_gen_preprocess compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         rtl_gen_preprocess conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> 
Execute         rtl_gen_preprocess dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> 
Execute         rtl_gen_preprocess dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> 
Execute         rtl_gen_preprocess relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> 
Execute         rtl_gen_preprocess dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> 
Execute         rtl_gen_preprocess linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} {dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_uint_8_1u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_ccud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_ceOg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_uint_8_1u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 734.215 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_uint<8>, 1u>, config2> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s 
Execute         gen_rtl shift_line_buffer<array<ap_uint<8>, 1u>, config2> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_uint_8_1u_config2_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_uint_8_1u_config2_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_uint<8>, 1u>, config2> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_uint<8>, 1u>, config2> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_4ns_14s_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_14s_15_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_6s_15s_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_6s_14_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_8_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 736.816 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 741.066 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 742.539 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         gen_rtl conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 743.371 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s 
Execute         gen_rtl relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.adb 
Execute         db_write -model relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_45_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_43_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_41_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_39_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_44_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_kbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_42_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_lbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_40_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_mb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_38_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_ncg' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 745.223 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_4s_12s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_12s_13_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_13s_14_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6ns_12_1_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_6_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 750.824 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_4' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 762.934 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 764.676 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 766.070 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s 
Execute         gen_rtl relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.adb 
Execute         db_write -model relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_37_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_pcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_33_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_qcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_29_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_rcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_25_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_sc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_36_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_tde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_32_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_udo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_28_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_vdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_24_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_wdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_35_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_xdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_31_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_yd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_27_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_zec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_23_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_Aem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_34_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_Bew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_30_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_CeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_26_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_DeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_22_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_Ee0' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 770.266 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_4s_12s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_12s_13_1_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_13s_14_1_1': 35 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6ns_12_1_1': 45 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_6_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa' using block ROMs.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 782.902 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_3' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
Command         create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 806.348 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 807.309 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 808.930 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s 
Execute         gen_rtl relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.adb 
Execute         db_write -model relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_21_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_20_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_19_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_18_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dPgM' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 812.562 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_3s_12s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_12s_13_1_1': 41 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_13s_14_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6ns_12_1_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_6_1_1': 15 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 820.066 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s'.
Command         create_rtl_model done; 0.2 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 833.836 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 837.641 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 839.574 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.adb 
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_11_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_5_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_10_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_4_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_9_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_3_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_8_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_2_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_7_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_1_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_6_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_SHIFTREG_AUTO_0R0W' to 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2d2iS' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 841.734 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s 
Execute         gen_rtl shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s 
Execute         syn_report -csynth -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.adb 
Execute         db_write -model shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_4s_12s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_12s_13_1_1': 47 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_13s_14_1_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6ns_12_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_6_1_1': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 850.535 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4EL9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sX_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pY_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pX_1' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 867.105 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s 
Execute         gen_rtl compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s 
Execute         syn_report -csynth -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.adb 
Execute         db_write -model compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 874.250 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s 
Execute         gen_rtl conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s 
Execute         syn_report -csynth -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.adb 
Execute         db_write -model conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 876.281 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s 
Execute         gen_rtl relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.adb 
Execute         db_write -model relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_NP4jc' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_5s_12s_13_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6s_6ns_12s_13_1_1': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_6s_6ns_12_1_1': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_6_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_NP4jc' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 878.289 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 881.297 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s 
Execute         gen_rtl dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s 
Execute         syn_report -csynth -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.adb 
Execute         db_write -model dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_w20_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_w20_ROM_NP5jm' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_5s_22s_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_6s_22s_23_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_6s_22_1_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_w20_ROM_NP5jm' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 887.602 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 889.277 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s 
Execute         gen_rtl dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.adb 
Execute         db_write -model dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_w22_ROM_NP_BRAM_1R' to 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_w22_ROM_NP6jw' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mul_27s_6s_33_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_3_27_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_w22_ROM_NP6jw' using block ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 892.125 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s 
Execute         gen_rtl dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s 
Execute         syn_report -csynth -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.adb 
Execute         db_write -model dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 893.211 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s 
Execute         gen_rtl dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s 
Execute         syn_report -csynth -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.adb 
Execute         db_write -model dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 894.520 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s 
Execute         gen_rtl relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s 
Execute         syn_report -csynth -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.adb 
Execute         db_write -model relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 895.250 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s 
Execute         gen_rtl dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s 
Execute         syn_report -csynth -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.adb 
Execute         db_write -model dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> -top_prefix myproject_ -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 896.191 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s 
Execute         gen_rtl linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s 
Execute         syn_report -csynth -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s.adb 
Execute         db_write -model linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model myproject -top_prefix  -sub_prefix myproject_ -mg_file /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer25_out' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config87jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config118jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0' to 'start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config149j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_U0' to 'start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config2bak' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [RTMG 210-285] Implementing FIFO 'layer2_out_U(myproject_fifo_w40_d900_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer4_out_U(myproject_fifo_w12_d900_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer5_out_U(myproject_fifo_w76_d169_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer7_out_U(myproject_fifo_w24_d169_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer8_out_U(myproject_fifo_w100_d25_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer10_out_U(myproject_fifo_w30_d25_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer11_out_U(myproject_fifo_w114_d9_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'layer13_out_U(myproject_fifo_w36_d9_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer14_out_U(myproject_fifo_w114_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer16_out_U(myproject_fifo_w36_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer18_out_U(myproject_fifo_w160_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer20_out_U(myproject_fifo_w135_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer22_out_U(myproject_fifo_w37_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer23_out_U(myproject_fifo_w6_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'layer24_out_U(myproject_fifo_w16_d1_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0_U(myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0_U(myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config87jG_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config87jG)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0_U(myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config118jQ_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config118jQ)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0_U(myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config149j0_U(myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config149j0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0_U(myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0_U(myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0_U(myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0_U(myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0_U(myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0_U(myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config2bak_U(myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config2bak)' using Shift Registers.
Command         create_rtl_model done; 0.19 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 896.684 MB.
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -rtlxml -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -verbosereport -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         db_write -model myproject -f -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.adb 
Execute         db_write -model myproject -bindview -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info myproject -p /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Execute         syn_report -csynthDesign -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth.rpt -MHOut /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xc7a35t-cpg236-1 
Execute             ap_family_info -name xc7a35t-cpg236-1 -data names 
Execute             ap_part_info -quiet -name xc7a35t-cpg236-1 -data family 
Execute         syn_report -wcfg -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         sc_get_clocks myproject 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: {shift_line_buffer<array<ap_uint<8>, 1u>, config2>} {dense_resource_rf_leq_nin<ap_uint<8>, ap_fixed<20, 16, 5, 3, 0>, config2_mult>} compute_output_buffer_2d<array,array<ap_fixed<20,16,5,3,0>,2u>,config2> {conv_2d_cl<array<ap_uint<8>, 1u>, array<ap_fixed<20, 16, 5, 3, 0>, 2u>, config2>} relu<array<ap_fixed,2u>,array<ap_ufixed<6,0,4,0,0>,2u>,relu_config4> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 2u>, config5>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config5_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,4u>,config5> conv_2d_cl<array<ap_ufixed,2u>,array<ap_fixed<19,9,5,3,0>,4u>,config5> relu<array<ap_fixed,4u>,array<ap_ufixed<6,0,4,0,0>,4u>,relu_config7> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 4u>, config8>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<20,10,5,3,0>,config8_mult> compute_output_buffer_2d<array,array<ap_fixed<20,10,5,3,0>,5u>,config8> conv_2d_cl<array<ap_ufixed,4u>,array<ap_fixed<20,10,5,3,0>,5u>,config8> relu<array<ap_fixed,5u>,array<ap_ufixed<6,0,4,0,0>,5u>,relu_config10> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 5u>, config11>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config11_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config11> conv_2d_cl<array<ap_ufixed,5u>,array<ap_fixed<19,9,5,3,0>,6u>,config11> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config13> {shift_line_buffer<array<ap_ufixed<6, 0, 4, 0, 0>, 6u>, config14>} dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<19,9,5,3,0>,config14_mult> compute_output_buffer_2d<array,array<ap_fixed<19,9,5,3,0>,6u>,config14> conv_2d_cl<array<ap_ufixed,6u>,array<ap_fixed<19,9,5,3,0>,6u>,config14> relu<array<ap_fixed,6u>,array<ap_ufixed<6,0,4,0,0>,6u>,relu_config16> dense_resource_rf_leq_nin<ap_ufixed,ap_fixed<16,6,5,3,0>,config18> dense<array<ap_ufixed,6u>,array<ap_fixed<16,6,5,3,0>,10u>,config18> dense_resource_rf_leq_nin<ap_fixed,ap_fixed<27,13,5,3,0>,config20> dense<array<ap_fixed,10u>,array<ap_fixed<27,13,5,3,0>,5u>,config20> dense_resource_rf_leq_nin<ap_fixed,ap_fixed<37,19,5,3,0>,config22> dense<array<ap_fixed,5u>,array<ap_fixed<37,19,5,3,0>,1u>,config22> relu<array<ap_fixed,1u>,array<ap_ufixed<6,0,4,0,0>,1u>,relu_config23> dense<array<ap_ufixed,1u>,array<ap_fixed<16,6,5,3,0>,1u>,config24> linear<array<ap_fixed,1u>,array<ap_fixed<4,0,5,3,0>,1u>,linear_config25> myproject
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_uint_8_1u_config2_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_11_3_8_1_1.
INFO-FLOW: Append model myproject_sparsemux_11_3_8_1_1
INFO-FLOW: Found component myproject_mul_8ns_6s_14_1_1.
INFO-FLOW: Append model myproject_mul_8ns_6s_14_1_1
INFO-FLOW: Found component myproject_mac_muladd_8ns_6s_14s_15_1_1.
INFO-FLOW: Append model myproject_mac_muladd_8ns_6s_14s_15_1_1
INFO-FLOW: Found component myproject_mac_muladd_8ns_6s_15s_16_1_1.
INFO-FLOW: Append model myproject_mac_muladd_8ns_6s_15s_16_1_1
INFO-FLOW: Found component myproject_mac_muladd_8ns_4ns_14s_15_1_1.
INFO-FLOW: Append model myproject_mac_muladd_8ns_4ns_14s_15_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
INFO-FLOW: Found component myproject_regslice_both.
INFO-FLOW: Append model myproject_regslice_both
INFO-FLOW: Handling components in module [relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_g8j.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_g8j
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_11_3_6_1_1.
INFO-FLOW: Append model myproject_sparsemux_11_3_6_1_1
INFO-FLOW: Found component myproject_mul_6s_6ns_12_1_1.
INFO-FLOW: Append model myproject_mul_6s_6ns_12_1_1
INFO-FLOW: Found component myproject_mac_muladd_6s_6ns_12s_13_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6s_6ns_12s_13_1_1
INFO-FLOW: Found component myproject_mac_muladd_6s_6ns_13s_14_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6s_6ns_13s_14_1_1
INFO-FLOW: Found component myproject_mac_muladd_6ns_4s_12s_13_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6ns_4s_12s_13_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_pcA.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_pcA
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_9_2_6_1_1.
INFO-FLOW: Append model myproject_sparsemux_9_2_6_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dGfk.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dGfk
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_7_2_6_1_1.
INFO-FLOW: Append model myproject_sparsemux_7_2_6_1_1
INFO-FLOW: Found component myproject_mac_muladd_6ns_3s_12s_13_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6ns_3s_12s_13_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.compgen.tcl 
INFO-FLOW: Found component myproject_flow_control_loop_pipe.
INFO-FLOW: Append model myproject_flow_control_loop_pipe
INFO-FLOW: Handling components in module [shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.compgen.tcl 
INFO-FLOW: Found component myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dRg6.
INFO-FLOW: Append model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dRg6
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s.compgen.tcl 
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2
INFO-FLOW: Handling components in module [compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
INFO-FLOW: Found component myproject_mac_muladd_6ns_5s_12s_13_1_1.
INFO-FLOW: Append model myproject_mac_muladd_6ns_5s_12s_13_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_NP4jc.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_NP4jc
INFO-FLOW: Handling components in module [dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_11_3_16_1_1.
INFO-FLOW: Append model myproject_sparsemux_11_3_16_1_1
INFO-FLOW: Found component myproject_mul_16s_6s_22_1_1.
INFO-FLOW: Append model myproject_mul_16s_6s_22_1_1
INFO-FLOW: Found component myproject_mac_muladd_16s_6s_22s_23_1_1.
INFO-FLOW: Append model myproject_mac_muladd_16s_6s_22s_23_1_1
INFO-FLOW: Found component myproject_mac_muladd_16s_5s_22s_22_1_1.
INFO-FLOW: Append model myproject_mac_muladd_16s_5s_22s_22_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_w20_ROM_NP5jm.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_w20_ROM_NP5jm
INFO-FLOW: Handling components in module [dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.compgen.tcl 
INFO-FLOW: Found component myproject_sparsemux_11_3_27_1_1.
INFO-FLOW: Append model myproject_sparsemux_11_3_27_1_1
INFO-FLOW: Found component myproject_mul_27s_6s_33_1_1.
INFO-FLOW: Append model myproject_mul_27s_6s_33_1_1
INFO-FLOW: Found component myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_w22_ROM_NP6jw.
INFO-FLOW: Append model myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_w22_ROM_NP6jw
INFO-FLOW: Handling components in module [dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.compgen.tcl 
INFO-FLOW: Handling components in module [relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.compgen.tcl 
INFO-FLOW: Handling components in module [linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s.compgen.tcl 
INFO-FLOW: Found component myproject_regslice_both.
INFO-FLOW: Append model myproject_regslice_both
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Found component myproject_fifo_w40_d900_A.
INFO-FLOW: Append model myproject_fifo_w40_d900_A
INFO-FLOW: Found component myproject_fifo_w12_d900_A.
INFO-FLOW: Append model myproject_fifo_w12_d900_A
INFO-FLOW: Found component myproject_fifo_w76_d169_A.
INFO-FLOW: Append model myproject_fifo_w76_d169_A
INFO-FLOW: Found component myproject_fifo_w24_d169_A.
INFO-FLOW: Append model myproject_fifo_w24_d169_A
INFO-FLOW: Found component myproject_fifo_w100_d25_A.
INFO-FLOW: Append model myproject_fifo_w100_d25_A
INFO-FLOW: Found component myproject_fifo_w30_d25_S.
INFO-FLOW: Append model myproject_fifo_w30_d25_S
INFO-FLOW: Found component myproject_fifo_w114_d9_A.
INFO-FLOW: Append model myproject_fifo_w114_d9_A
INFO-FLOW: Found component myproject_fifo_w36_d9_S.
INFO-FLOW: Append model myproject_fifo_w36_d9_S
INFO-FLOW: Found component myproject_fifo_w114_d1_S.
INFO-FLOW: Append model myproject_fifo_w114_d1_S
INFO-FLOW: Found component myproject_fifo_w36_d1_S.
INFO-FLOW: Append model myproject_fifo_w36_d1_S
INFO-FLOW: Found component myproject_fifo_w160_d1_S.
INFO-FLOW: Append model myproject_fifo_w160_d1_S
INFO-FLOW: Found component myproject_fifo_w135_d1_S.
INFO-FLOW: Append model myproject_fifo_w135_d1_S
INFO-FLOW: Found component myproject_fifo_w37_d1_S.
INFO-FLOW: Append model myproject_fifo_w37_d1_S
INFO-FLOW: Found component myproject_fifo_w6_d1_S.
INFO-FLOW: Append model myproject_fifo_w6_d1_S
INFO-FLOW: Found component myproject_fifo_w16_d1_S.
INFO-FLOW: Append model myproject_fifo_w16_d1_S
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config87jG.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config87jG
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config118jQ.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config118jQ
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0
INFO-FLOW: Found component myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config149j0.
INFO-FLOW: Append model myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config149j0
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0
INFO-FLOW: Found component myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0.
INFO-FLOW: Append model myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0
INFO-FLOW: Found component myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0.
INFO-FLOW: Append model myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0
INFO-FLOW: Found component myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config2bak.
INFO-FLOW: Append model myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config2bak
INFO-FLOW: Append model shift_line_buffer_array_ap_uint_8_1u_config2_s
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: Append model conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: Append model relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: Append model conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: Append model relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: Append model conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: Append model relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s
INFO-FLOW: Append model conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s
INFO-FLOW: Append model relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s
INFO-FLOW: Append model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s
INFO-FLOW: Append model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s
INFO-FLOW: Append model conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s
INFO-FLOW: Append model relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: Append model dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s
INFO-FLOW: Append model dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s
INFO-FLOW: Append model dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s
INFO-FLOW: Append model dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
INFO-FLOW: Append model relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s
INFO-FLOW: Append model dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s
INFO-FLOW: Append model linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb myproject_sparsemux_11_3_8_1_1 myproject_mul_8ns_6s_14_1_1 myproject_mac_muladd_8ns_6s_14s_15_1_1 myproject_mac_muladd_8ns_6s_15s_16_1_1 myproject_mac_muladd_8ns_4ns_14s_15_1_1 myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi myproject_regslice_both myproject_flow_control_loop_pipe myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_g8j myproject_sparsemux_11_3_6_1_1 myproject_mul_6s_6ns_12_1_1 myproject_mac_muladd_6s_6ns_12s_13_1_1 myproject_mac_muladd_6s_6ns_13s_14_1_1 myproject_mac_muladd_6ns_4s_12s_13_1_1 myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq myproject_flow_control_loop_pipe myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_pcA myproject_sparsemux_9_2_6_1_1 myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa myproject_flow_control_loop_pipe myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dGfk myproject_sparsemux_7_2_6_1_1 myproject_mac_muladd_6ns_3s_12s_13_1_1 myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW myproject_flow_control_loop_pipe myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dRg6 myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2 myproject_mac_muladd_6ns_5s_12s_13_1_1 myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_NP4jc myproject_sparsemux_11_3_16_1_1 myproject_mul_16s_6s_22_1_1 myproject_mac_muladd_16s_6s_22s_23_1_1 myproject_mac_muladd_16s_5s_22s_22_1_1 myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_w20_ROM_NP5jm myproject_sparsemux_11_3_27_1_1 myproject_mul_27s_6s_33_1_1 myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_w22_ROM_NP6jw myproject_regslice_both myproject_fifo_w40_d900_A myproject_fifo_w12_d900_A myproject_fifo_w76_d169_A myproject_fifo_w24_d169_A myproject_fifo_w100_d25_A myproject_fifo_w30_d25_S myproject_fifo_w114_d9_A myproject_fifo_w36_d9_S myproject_fifo_w114_d1_S myproject_fifo_w36_d1_S myproject_fifo_w160_d1_S myproject_fifo_w135_d1_S myproject_fifo_w37_d1_S myproject_fifo_w6_d1_S myproject_fifo_w16_d1_S myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config87jG myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config118jQ myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0 myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config149j0 myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0 myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config2bak shift_line_buffer_array_ap_uint_8_1u_config2_s dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s myproject
INFO-FLOW: Generating /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb
INFO-FLOW: To file: write model myproject_sparsemux_11_3_8_1_1
INFO-FLOW: To file: write model myproject_mul_8ns_6s_14_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_8ns_6s_14s_15_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_8ns_6s_15s_16_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_8ns_4ns_14s_15_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi
INFO-FLOW: To file: write model myproject_regslice_both
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_g8j
INFO-FLOW: To file: write model myproject_sparsemux_11_3_6_1_1
INFO-FLOW: To file: write model myproject_mul_6s_6ns_12_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_6s_6ns_12s_13_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_6s_6ns_13s_14_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_6ns_4s_12s_13_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_pcA
INFO-FLOW: To file: write model myproject_sparsemux_9_2_6_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dGfk
INFO-FLOW: To file: write model myproject_sparsemux_7_2_6_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_6ns_3s_12s_13_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW
INFO-FLOW: To file: write model myproject_flow_control_loop_pipe
INFO-FLOW: To file: write model myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dRg6
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2
INFO-FLOW: To file: write model myproject_mac_muladd_6ns_5s_12s_13_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_NP4jc
INFO-FLOW: To file: write model myproject_sparsemux_11_3_16_1_1
INFO-FLOW: To file: write model myproject_mul_16s_6s_22_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_16s_6s_22s_23_1_1
INFO-FLOW: To file: write model myproject_mac_muladd_16s_5s_22s_22_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_w20_ROM_NP5jm
INFO-FLOW: To file: write model myproject_sparsemux_11_3_27_1_1
INFO-FLOW: To file: write model myproject_mul_27s_6s_33_1_1
INFO-FLOW: To file: write model myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_w22_ROM_NP6jw
INFO-FLOW: To file: write model myproject_regslice_both
INFO-FLOW: To file: write model myproject_fifo_w40_d900_A
INFO-FLOW: To file: write model myproject_fifo_w12_d900_A
INFO-FLOW: To file: write model myproject_fifo_w76_d169_A
INFO-FLOW: To file: write model myproject_fifo_w24_d169_A
INFO-FLOW: To file: write model myproject_fifo_w100_d25_A
INFO-FLOW: To file: write model myproject_fifo_w30_d25_S
INFO-FLOW: To file: write model myproject_fifo_w114_d9_A
INFO-FLOW: To file: write model myproject_fifo_w36_d9_S
INFO-FLOW: To file: write model myproject_fifo_w114_d1_S
INFO-FLOW: To file: write model myproject_fifo_w36_d1_S
INFO-FLOW: To file: write model myproject_fifo_w160_d1_S
INFO-FLOW: To file: write model myproject_fifo_w135_d1_S
INFO-FLOW: To file: write model myproject_fifo_w37_d1_S
INFO-FLOW: To file: write model myproject_fifo_w6_d1_S
INFO-FLOW: To file: write model myproject_fifo_w16_d1_S
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config87jG
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config118jQ
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0
INFO-FLOW: To file: write model myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config149j0
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0
INFO-FLOW: To file: write model myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0
INFO-FLOW: To file: write model myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0
INFO-FLOW: To file: write model myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config2bak
INFO-FLOW: To file: write model shift_line_buffer_array_ap_uint_8_1u_config2_s
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
INFO-FLOW: To file: write model relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
INFO-FLOW: To file: write model relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
INFO-FLOW: To file: write model relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s
INFO-FLOW: To file: write model relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s
INFO-FLOW: To file: write model shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s
INFO-FLOW: To file: write model compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s
INFO-FLOW: To file: write model conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s
INFO-FLOW: To file: write model relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
INFO-FLOW: To file: write model dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s
INFO-FLOW: To file: write model dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s
INFO-FLOW: To file: write model dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s
INFO-FLOW: To file: write model dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
INFO-FLOW: To file: write model relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s
INFO-FLOW: To file: write model dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s
INFO-FLOW: To file: write model linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s
INFO-FLOW: To file: write model myproject
INFO-FLOW: Generating /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name artix7 -data parts 
Execute         ap_part_info -name xc7a12ticsg325-1L -data info 
Execute         source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/Xilinx/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/vhdl' dstVlogDir='/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/vlog' tclDir='/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db' modelList='myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb
myproject_sparsemux_11_3_8_1_1
myproject_mul_8ns_6s_14_1_1
myproject_mac_muladd_8ns_6s_14s_15_1_1
myproject_mac_muladd_8ns_6s_15s_16_1_1
myproject_mac_muladd_8ns_4ns_14s_15_1_1
myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi
myproject_regslice_both
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_g8j
myproject_sparsemux_11_3_6_1_1
myproject_mul_6s_6ns_12_1_1
myproject_mac_muladd_6s_6ns_12s_13_1_1
myproject_mac_muladd_6s_6ns_13s_14_1_1
myproject_mac_muladd_6ns_4s_12s_13_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_pcA
myproject_sparsemux_9_2_6_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dGfk
myproject_sparsemux_7_2_6_1_1
myproject_mac_muladd_6ns_3s_12s_13_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dRg6
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2
myproject_mac_muladd_6ns_5s_12s_13_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_NP4jc
myproject_sparsemux_11_3_16_1_1
myproject_mul_16s_6s_22_1_1
myproject_mac_muladd_16s_6s_22s_23_1_1
myproject_mac_muladd_16s_5s_22s_22_1_1
myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_w20_ROM_NP5jm
myproject_sparsemux_11_3_27_1_1
myproject_mul_27s_6s_33_1_1
myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_w22_ROM_NP6jw
myproject_regslice_both
myproject_fifo_w40_d900_A
myproject_fifo_w12_d900_A
myproject_fifo_w76_d169_A
myproject_fifo_w24_d169_A
myproject_fifo_w100_d25_A
myproject_fifo_w30_d25_S
myproject_fifo_w114_d9_A
myproject_fifo_w36_d9_S
myproject_fifo_w114_d1_S
myproject_fifo_w36_d1_S
myproject_fifo_w160_d1_S
myproject_fifo_w135_d1_S
myproject_fifo_w37_d1_S
myproject_fifo_w6_d1_S
myproject_fifo_w16_d1_S
myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config87jG
myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config118jQ
myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config149j0
myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0
myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0
myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0
myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0
myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0
myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0
myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config2bak
shift_line_buffer_array_ap_uint_8_1u_config2_s
dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s
conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s
relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s
conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s
relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s
dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s
dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s
dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s
linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s
myproject
' expOnly='0'
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s.compgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 899.320 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='myproject_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s
INFO-FLOW: No bind nodes found for module_name dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s
INFO-FLOW: No bind nodes found for module_name dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
INFO-FLOW: No bind nodes found for module_name linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='myproject_shift_line_buffer_array_ap_uint_8_1u_config2_s_void_conv_2d_buffer_resource_cbkb
myproject_sparsemux_11_3_8_1_1
myproject_mul_8ns_6s_14_1_1
myproject_mac_muladd_8ns_6s_14s_15_1_1
myproject_mac_muladd_8ns_6s_15s_16_1_1
myproject_mac_muladd_8ns_4ns_14s_15_1_1
myproject_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_w2_ROfYi
myproject_regslice_both
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_p_ZZN4nnet26conv_2d_g8j
myproject_sparsemux_11_3_6_1_1
myproject_mul_6s_6ns_12_1_1
myproject_mac_muladd_6s_6ns_12s_13_1_1
myproject_mac_muladd_6s_6ns_13s_14_1_1
myproject_mac_muladd_6ns_4s_12s_13_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_w5_ROMocq
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_p_ZZN4nnet26conv_2d_pcA
myproject_sparsemux_9_2_6_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_w8_ROFfa
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_p_ZZN4nnet26conv_2dGfk
myproject_sparsemux_7_2_6_1_1
myproject_mac_muladd_6ns_3s_12s_13_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_w11_RQgW
myproject_flow_control_loop_pipe
myproject_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_p_ZZN4nnet26conv_2dRg6
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_w14_R3i2
myproject_mac_muladd_6ns_5s_12s_13_1_1
myproject_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_w18_ROM_NP4jc
myproject_sparsemux_11_3_16_1_1
myproject_mul_16s_6s_22_1_1
myproject_mac_muladd_16s_6s_22s_23_1_1
myproject_mac_muladd_16s_5s_22s_22_1_1
myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_w20_ROM_NP5jm
myproject_sparsemux_11_3_27_1_1
myproject_mul_27s_6s_33_1_1
myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_w22_ROM_NP6jw
myproject_regslice_both
myproject_fifo_w40_d900_A
myproject_fifo_w12_d900_A
myproject_fifo_w76_d169_A
myproject_fifo_w24_d169_A
myproject_fifo_w100_d25_A
myproject_fifo_w30_d25_S
myproject_fifo_w114_d9_A
myproject_fifo_w36_d9_S
myproject_fifo_w114_d1_S
myproject_fifo_w36_d1_S
myproject_fifo_w160_d1_S
myproject_fifo_w135_d1_S
myproject_fifo_w37_d1_S
myproject_fifo_w6_d1_S
myproject_fifo_w16_d1_S
myproject_start_for_relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0
myproject_start_for_relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config87jG
myproject_start_for_relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config118jQ
myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0
myproject_start_for_conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config149j0
myproject_start_for_relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0
myproject_start_for_dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0
myproject_start_for_dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0
myproject_start_for_dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0
myproject_start_for_relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0
myproject_start_for_dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0
myproject_start_for_linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config2bak
shift_line_buffer_array_ap_uint_8_1u_config2_s
dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s
conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s
relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s
conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s
relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s
compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s
conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s
relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s
conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s
relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s
shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s
compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s
conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s
relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s
dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s
dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s
dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s
dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s
dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s
relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s
dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s
linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s
myproject
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_uint_8_1u_config2_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data names -quiet 
Execute         ap_part_info -name xc7a35t-cpg236-1 -data info -quiet 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         source /home/petertso/Documents/deeppicarmicro/NAS/All/tmp/tmp_prj/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} cache_nodes {} report_dict {TOPINST myproject MODULE2INSTS {myproject myproject conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_116 shift_line_buffer_array_ap_uint_8_1u_config2_s call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_129 dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s grp_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_193 relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319 relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_327 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_fu_571 relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_U0 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_fu_182 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_211 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_fu_335 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0 conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_fu_208 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_fu_241 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_fu_389 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_fu_59 dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_fu_75 dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_53 relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0 linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_U0} INST2MODULE {myproject myproject conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_116 compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_129 shift_line_buffer_array_ap_uint_8_1u_config2_s grp_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_193 dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300 compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_327 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_fu_571 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_U0 conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_fu_182 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_211 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_fu_335 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_s conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0 conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_s grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_fu_208 compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_fu_241 shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_fu_389 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_s dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_s grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_fu_59 dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_s grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_fu_75 dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_s grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_53 dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_s dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0 dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_s linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_U0 linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_s} INSTDATA {myproject {DEPTH 1 CHILDREN {conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_U0 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0 conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0 relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0 linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_U0}} conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_116} grp_compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s_fu_116 {DEPTH 3 CHILDREN {call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_129 grp_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_193}} call_ln281_shift_line_buffer_array_ap_uint_8_1u_config2_s_fu_129 {DEPTH 4 CHILDREN {}} grp_dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s_fu_193 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176} grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s_fu_176 {DEPTH 3 CHILDREN {call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195 grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319}} call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s_fu_195 {DEPTH 4 CHILDREN {}} grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s_fu_319 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300} grp_compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s_fu_300 {DEPTH 3 CHILDREN {call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_327 grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_fu_571}} call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s_fu_327 {DEPTH 4 CHILDREN {}} grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s_fu_571 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_ufixed_5u_array_ap_fixed_19_9_5_3_0_6u_config11_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_fu_182} grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config11_s_fu_182 {DEPTH 3 CHILDREN {call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_211 grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_fu_335}} call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s_fu_211 {DEPTH 4 CHILDREN {}} grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s_fu_335 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config13_U0 {DEPTH 2 CHILDREN {}} conv_2d_cl_array_ap_ufixed_6u_array_ap_fixed_19_9_5_3_0_6u_config14_U0 {DEPTH 2 CHILDREN grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_fu_208} grp_compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_6u_config14_s_fu_208 {DEPTH 3 CHILDREN {call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_fu_241 grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_fu_389}} call_ln281_shift_line_buffer_array_ap_ufixed_6_0_4_0_0_6u_config14_s_fu_241 {DEPTH 4 CHILDREN {}} grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config14_mult_s_fu_389 {DEPTH 4 CHILDREN {}} relu_array_ap_fixed_6u_array_ap_ufixed_6_0_4_0_0_6u_relu_config16_U0 {DEPTH 2 CHILDREN {}} dense_array_ap_ufixed_6u_array_ap_fixed_16_6_5_3_0_10u_config18_U0 {DEPTH 2 CHILDREN grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_fu_59} grp_dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_16_6_5_3_0_config18_s_fu_59 {DEPTH 3 CHILDREN {}} dense_array_ap_fixed_10u_array_ap_fixed_27_13_5_3_0_5u_config20_U0 {DEPTH 2 CHILDREN grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_fu_75} grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_27_13_5_3_0_config20_s_fu_75 {DEPTH 3 CHILDREN {}} dense_array_ap_fixed_5u_array_ap_fixed_37_19_5_3_0_1u_config22_U0 {DEPTH 2 CHILDREN grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_53} grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_37_19_5_3_0_config22_s_fu_53 {DEPTH 3 CHILDREN {}} relu_array_ap_fixed_1u_array_ap_ufixed_6_0_4_0_0_1u_relu_config23_U0 {DEPTH 2 CHILDREN {}} dense_array_ap_ufixed_1u_array_ap_fixed_16_6_5_3_0_1u_config24_U0 {DEPTH 2 CHILDREN {}} linear_array_ap_fixed_1u_array_ap_fixed_4_0_5_3_0_1u_linear_config25_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {shift_line_buffer_array_ap_uint_8_1u_config2_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer_U SOURCE {} VARIABLE void_conv_2d_buffer_resource_cl_stream_stream_weight_t_bias_t_line_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 64 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_rf_leq_nin_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_8_1_1_U28 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_14_1_1_U29 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_8_1_1_U30 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U37 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U37 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_1_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_8_1_1_U31 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_16_1_1_U38 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_16_1_1_U38 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_2_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_8_1_1_U32 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_14_1_1_U33 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_8_1_1_U34 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U39 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U39 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U37 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U39 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_1 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_16_1_1_U38 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_2 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_3_fu_1236_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_3 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_4_fu_1350_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_4 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_14_1_1_U35 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U40 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U40 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_6_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_16_1_1_U41 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_16_1_1_U41 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_7_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_6s_14_1_1_U36 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_4ns_14s_15_1_1_U42 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_4ns_14s_15_1_1_U42 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE zext_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_14s_15_1_1_U40 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_4ns_14s_15_1_1_U42 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_6s_15s_16_1_1_U41 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_8_fu_1341_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_9_fu_1359_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_967_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_973_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE icmp_ln46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_np PRAGMA pragma RTLNAME w2_U SOURCE {} VARIABLE w2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {58 5 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 6 BRAM 2 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_20_16_5_3_0_2u_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_253_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_1_fu_271_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_2_fu_287_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_3_fu_303_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_309_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_1_fu_315_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_338_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_343_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_355_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_362_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_385_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_390_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_402_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_407_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_415_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 6 BRAM 2 URAM 0}} conv_2d_cl_array_ap_uint_8_1u_array_ap_fixed_20_16_5_3_0_2u_config2_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_200_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE icmp_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_206_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE add_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 6 BRAM 2 URAM 0}} relu_array_ap_fixed_2u_array_ap_ufixed_6_0_4_0_0_2u_relu_config4_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_111_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_147_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_153_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_159_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_46_fu_165_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_46 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_173_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_179_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_0_0_0_0_0_load_fu_187_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_0_0_0_0_0_load LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_1_fu_195_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_1_fu_237_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_2_fu_243_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_2_fu_249_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_47_fu_255_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_47 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_3_fu_263_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_3_fu_269_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME storemerge_fu_277_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE storemerge LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_294_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_300_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE icmp_ln41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_ufixed_6_0_4_0_0_2u_config5_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_45_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_43_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_41_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_39_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_44_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_42_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_40_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_38_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 30 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config5_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_6_1_1_U134 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U135 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_6_1_1_U136 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_29 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U160 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_134 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U160 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_134_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_6_1_1_U137 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_30 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U161 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_135 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U161 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_135_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_6_1_1_U138 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_31 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U139 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_136 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_6_1_1_U140 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_32 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U162 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_137 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U162 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_137_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_6_1_1_U141 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U142 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_138 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_6_1_1_U143 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U163 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_139 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U163 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_139_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_6_1_1_U144 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_35 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U164 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_140 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U164 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_140_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_6_1_1_U145 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U146 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_141 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_3_6_1_1_U147 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U165 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_142 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U165 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U160 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U162 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_134 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U161 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_135 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_136_fu_2434_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_136 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U163 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_137 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U165 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_138 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U164 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_139 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_140_fu_2449_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_140 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_141_fu_3091_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_141 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_142_fu_3101_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_142 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U148 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_143 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U166 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_144 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U166 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_144_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U167 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_145 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U167 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_145_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U149 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_146 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U168 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_147 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U168 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_147_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U150 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_148 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U169 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_149 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U169 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_149_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U170 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_150 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U170 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_150_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U151 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_151 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U171 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_152 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U171 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_142 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U166 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_143 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U168 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_144 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U167 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_145 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_146_fu_2644_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_146 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U169 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_147 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U171 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_148 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U170 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_149 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_150_fu_2659_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_150 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_151_fu_3113_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_151 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_152_fu_3123_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_152 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U152 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_153 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U172 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_154 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U172 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_154_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U173 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_155 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U173 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_155_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U153 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_156 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U174 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_157 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U174 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_157_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U154 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_158 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U175 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_159 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U175 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_159_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U176 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_160 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U176 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_160_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U155 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_161 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U177 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_162 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U177 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_152 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U172 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_153 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U174 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_154 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U173 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_155 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_156_fu_2854_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_156 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U175 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_157 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U177 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_158 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U176 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_159 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_160_fu_2869_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_160 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_161_fu_3135_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_161 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_162_fu_3145_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_162 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U156 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_163 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U178 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_164 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U178 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_164_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U179 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_165 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U179 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_165_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U157 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_166 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U180 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_167 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U180 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_167_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U158 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_168 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U181 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_169 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U181 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_169_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U182 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_170 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U182 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_170_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U159 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_171 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U183 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_172 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U183 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_162 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U178 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_163 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U180 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_164 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U179 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_165 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_166_fu_3064_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_166 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U181 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_167 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U183 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_168 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U182 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_169 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_170_fu_3079_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_170 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_171_fu_3157_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_171 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_172_fu_3167_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_172 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_1915_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_1921_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE icmp_ln46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_np PRAGMA pragma RTLNAME w5_U SOURCE {} VARIABLE w5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 7 URAM 0 STORAGESUBTYPE {} STORAGESIZE {238 5 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 24 BRAM 7 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_19_9_5_3_0_4u_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_429_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_10_fu_447_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_11_fu_463_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_12_fu_479_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_485_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_4_fu_491_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_526_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_531_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_543_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_550_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_573_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_578_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_590_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_595_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_603_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 24 BRAM 7 URAM 0}} conv_2d_cl_array_ap_ufixed_2u_array_ap_fixed_19_9_5_3_0_4u_config5_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_318_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE icmp_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_324_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE add_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 24 BRAM 7 URAM 0}} relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config7_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_175_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_211_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_233_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_239_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_249_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_23_fu_265_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_23 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_119_fu_279_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_119 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_36_fu_285_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_36 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_fu_291_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_35_fu_297_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_35 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_303_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_36_fu_309_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_36 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_315_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_35_fu_323_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_35 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_36_fu_331_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_36 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_fu_339_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_11_fu_347_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_24_fu_389_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_24 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_37_fu_411_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_37 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_11_fu_417_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_11_fu_427_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_25_fu_443_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_25 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_126_fu_457_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_126 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_38_fu_463_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_38 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_75_fu_469_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_75 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_38_fu_475_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_38 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_11_fu_481_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_39_fu_487_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_39 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_37_fu_493_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_37 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_38_fu_501_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_38 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_39_fu_509_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_39 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_6_fu_517_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_12_fu_525_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_26_fu_567_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_26 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_40_fu_589_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_40 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_12_fu_595_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_12_fu_605_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_27_fu_621_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_27 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_133_fu_635_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_133 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_40_fu_641_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_40 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_76_fu_647_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_76 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_41_fu_653_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_12_fu_659_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_42_fu_665_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_42 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_40_fu_671_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_40 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_41_fu_679_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_42_fu_687_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_42 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_7_fu_695_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_13_fu_703_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_28_fu_745_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_28 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_43_fu_767_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_43 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_13_fu_773_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_13_fu_783_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_29_fu_799_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_29 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_140_fu_813_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_140 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_41_fu_819_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_77_fu_825_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_77 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_44_fu_831_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_44 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_13_fu_837_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_45_fu_843_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_45 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_43_fu_849_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_43 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_44_fu_857_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_44 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_45_fu_865_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_45 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_8_fu_873_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_894_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_900_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE icmp_ln41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_ufixed_6_0_4_0_0_4u_config8_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_37_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_33_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_29_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_25_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_36_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_32_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_28_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_24_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_35_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_31_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_27_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_23_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_34_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_30_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_26_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_22_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 13 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_20_10_5_3_0_config8_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U352 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U422 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U353 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_5 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U354 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U355 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_6 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U423 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_11_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U356 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_7 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U424 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_12_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U357 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_8 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U358 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U359 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_9 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U425 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_14_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U360 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U426 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_15_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U361 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U362 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U363 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U427 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_17_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U364 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_18 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U428 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_18_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U365 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U366 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_19 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U367 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_20 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U429 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_20_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U368 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_21 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U430 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_21_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U369 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U370 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_22 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U371 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_18 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_23 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U431 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_23_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U372 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_19 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_24 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U432 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_24_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U373 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_20 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U374 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_25 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U375 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_21 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U433 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_26_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U376 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_22 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_27 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U434 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_27_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U377 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_23 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U378 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_28 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U379 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_24 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_29 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U435 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_29_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U380 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_25 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U381 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_30 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U382 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_31 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U436 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_31_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U383 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_27 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U384 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_32 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_9_2_6_1_1_U385 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_28 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U437 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U437 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U423 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U422 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_10 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U425 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_11 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U424 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_12 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_13_fu_5029_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_13 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U427 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_14 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U426 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_15 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U429 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_16 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U428 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_17 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_18_fu_5047_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_18 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_19_fu_7193_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_19 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U431 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_20 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U430 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_21 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U433 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_22 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U432 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_23 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_24_fu_5065_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_24 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U435 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_25 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U434 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_26 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U436 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_27 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U437 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_28 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_29_fu_5083_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_29 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_30_fu_5093_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_30 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_31_fu_7209_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_31 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_32_fu_7219_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_32 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_33_fu_7229_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U438 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_34_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U386 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_35 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U439 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_36_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U440 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_37_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U387 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_39 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U441 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_39_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U442 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_40_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U388 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_41 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_42 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U443 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_42_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_43 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U444 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_43_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U389 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_44 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_45 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U445 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_45_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_46 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U446 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_46_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U390 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U447 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_48_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_49 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U448 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_49_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U391 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_50 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_51 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U449 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_51_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_52 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U450 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_52_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U392 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_53 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_54 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U451 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_54_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U393 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_55 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_56 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U452 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_56_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U394 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_57 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U453 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U453 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_33 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U439 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_34 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U438 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_35 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U441 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_36 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U440 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_37 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_38_fu_5551_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_38 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U443 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_39 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U442 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_40 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U445 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_41 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U444 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_42 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_43_fu_5569_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_43 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_44_fu_7241_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_44 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U447 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_45 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U446 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_46 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U449 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_47 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U448 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_48 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_49_fu_5587_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_49 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U451 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_50 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U450 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_51 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U452 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_52 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U453 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_53 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_54_fu_5605_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_54 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_55_fu_5615_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_55 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_56_fu_7257_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_56 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_57_fu_7267_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_57 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_58_fu_7277_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_58 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_59 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U454 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_59_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U395 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_60 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_61 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U455 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_61_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_62 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U456 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_62_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U396 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_63 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_64 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U457 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_64_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_65 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U458 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_65_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U397 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_66 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_67 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U459 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_67_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_68 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U460 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_68_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U398 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_69 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_70 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U461 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_70_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_71 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U462 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_71_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U399 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_72 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_73 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U463 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_73_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_74 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U464 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_74_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U400 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_75 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_76 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U465 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_76_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_77 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U466 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_77_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U401 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_78 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_79 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U467 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_79_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U402 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_80 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_81 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U468 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_81_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U403 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_82 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U469 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_83 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U469 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U455 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_59 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U454 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_60 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U457 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_61 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U456 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_62 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_63_fu_6073_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_63 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U459 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_64 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U458 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_65 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U461 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_66 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U460 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_67 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_68_fu_6091_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_68 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_69_fu_7289_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_69 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U463 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_70 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U462 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_71 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U465 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_72 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U464 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_73 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_74_fu_6109_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_74 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U467 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_75 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U466 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_76 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U468 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_77 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U469 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_78 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_79_fu_6127_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_79 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_80_fu_6137_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_80 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_81_fu_7305_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_81 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_82_fu_7315_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_82 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_83_fu_7325_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_83 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_84 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U470 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_84_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U404 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_85 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_86 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U471 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_86_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_87 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U472 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_87_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U405 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_88 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_89 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U473 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_89_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_90 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U474 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_90_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U406 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_91 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_92 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U475 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_92_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_93 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U476 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_93_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U407 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_94 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_95 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U477 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_95_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_96 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U478 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_96_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U408 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_97 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_98 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U479 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_98_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_99 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U480 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_99_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U409 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_100 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_101 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U481 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_101_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_102 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U482 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_102_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U410 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_103 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_104 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U483 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_104_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U411 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_105 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_106 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U484 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_106_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U412 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_107 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U485 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_108 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U485 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_83 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U471 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_84 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U470 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_85 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U473 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_86 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U472 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_87 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_88_fu_6595_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_88 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U475 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_89 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U474 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_90 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U477 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_91 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U476 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_92 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_93_fu_6613_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_93 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_94_fu_7337_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_94 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U479 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_95 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U478 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_96 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U481 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_97 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U480 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_98 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_99_fu_6631_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_99 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U483 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_100 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U482 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_101 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U484 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_102 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U485 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_103 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_104_fu_6649_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_104 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_105_fu_6659_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_105 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_106_fu_7353_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_106 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_107_fu_7363_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_107 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_108_fu_7373_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_108 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_109 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U486 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_109_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U413 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_110 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_111 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U487 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_111_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_112 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U488 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_112_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U414 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_113 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_114 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U489 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_114_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_115 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U490 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_115_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U415 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_116 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_117 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U491 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_117_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_118 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U492 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_118_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U416 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_119 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_120 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U493 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_120_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_121 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U494 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_121_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U417 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_122 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_123 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U495 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_123_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_124 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U496 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_124_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U418 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_125 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_126 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U497 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_126_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_127 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U498 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_127_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U419 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_128 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_129 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U499 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_129_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U420 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_130 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_131 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U500 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_131_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U421 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_132 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U501 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_133 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U501 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_108 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U487 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_109 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U486 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_110 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U489 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_111 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U488 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_112 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_113_fu_7117_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_113 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U491 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_114 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U490 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_115 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U493 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_116 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U492 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_117 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_118_fu_7135_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_118 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_119_fu_7385_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_119 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U495 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_120 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U494 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_121 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U497 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_122 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U496 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_123 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_124_fu_7153_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_124 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U499 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_125 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U498 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_126 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U500 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_127 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6ns_4s_12s_13_1_1_U501 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_128 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_129_fu_7171_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_129 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_130_fu_7181_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_130 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_131_fu_7401_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_131 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_132_fu_7411_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_132 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_133_fu_7421_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_133 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w_index_fu_3867_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE w_index LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln46_fu_3873_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE icmp_ln46 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE rom_np PRAGMA pragma RTLNAME w8_U SOURCE {} VARIABLE w8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 21 URAM 0 STORAGESUBTYPE {} STORAGESIZE {748 4 1} STORAGEUSAGE rom_np DISPNAME {bind_storage rom_np} VISIBLE true}} AREA {DSP 80 BRAM 21 URAM 0}} compute_output_buffer_2d_array_array_ap_fixed_20_10_5_3_0_5u_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_fu_781_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln284_4_fu_799_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_5_fu_815_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln284_6_fu_831_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE icmp_ln284_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_fu_837_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln284_2_fu_843_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:284 VARIABLE and_ln284_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln303_fu_884_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE add_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln303_fu_889_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:303 VARIABLE icmp_ln303 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln318_fu_901_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE select_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln318_fu_908_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:318 VARIABLE add_ln318 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln307_fu_931_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE add_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln307_fu_936_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:307 VARIABLE icmp_ln307 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln313_fu_948_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE icmp_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln313_fu_953_p3 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE select_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln313_fu_961_p2 SOURCE firmware/nnet_utils/nnet_conv_stream.h:313 VARIABLE add_ln313 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 80 BRAM 21 URAM 0}} conv_2d_cl_array_ap_ufixed_4u_array_ap_fixed_20_10_5_3_0_5u_config8_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln51_fu_560_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE icmp_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln51_fu_566_p2 SOURCE firmware/nnet_utils/nnet_conv2d_stream.h:51 VARIABLE add_ln51 LOOP ReadInputHeight_ReadInputWidth BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 80 BRAM 21 URAM 0}} relu_array_ap_fixed_5u_array_ap_ufixed_6_0_4_0_0_5u_relu_config10_s {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_fu_199_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_fu_235_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_fu_257_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_fu_263_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_273_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_3_fu_289_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_8_fu_303_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_5_fu_309_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_fu_315_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_4_fu_321_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_fu_327_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_5_fu_333_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_fu_339_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_4_fu_347_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_5_fu_355_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_fu_363_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_2_fu_371_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_4_fu_413_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_6_fu_435_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_3_fu_441_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_1_fu_451_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_5_fu_467_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_10_fu_481_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_7_fu_487_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_71_fu_493_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_71 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_7_fu_499_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_2_fu_505_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_8_fu_511_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_6_fu_517_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_7_fu_525_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_8_fu_533_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_1_fu_541_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_1 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_3_fu_549_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_6_fu_591_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_9_fu_613_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_4_fu_619_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_2_fu_629_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_7_fu_645_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_7 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_17_fu_659_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_9_fu_665_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_72_fu_671_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_72 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_10_fu_677_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_3_fu_683_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_11_fu_689_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_9_fu_695_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_10_fu_703_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_11_fu_711_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_2_fu_719_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_2 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_4_fu_727_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_8_fu_769_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_12_fu_791_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_6_fu_797_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_6 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_3_fu_807_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_9_fu_823_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_9 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_24_fu_837_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_24 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_11_fu_843_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_73_fu_849_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_73 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_13_fu_855_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_4_fu_861_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_14_fu_867_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_14 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_12_fu_873_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_13_fu_881_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_13 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_14_fu_889_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_14 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_3_fu_897_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_3 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln51_5_fu_905_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE icmp_ln51_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln52_10_fu_947_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_10 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_15_fu_969_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_15 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln52_8_fu_975_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_8 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_4_fu_985_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE add_ln52_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_11_fu_1001_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE icmp_ln52_11 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_tmp_31_fu_1015_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE not_tmp_31 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME and_ln52_12_fu_1021_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE and_ln52_12 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME empty_74_fu_1027_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE empty_74 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_16_fu_1033_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_16 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln52_5_fu_1039_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE xor_ln52_5 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln52_17_fu_1045_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE or_ln52_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_15_fu_1051_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_15 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_16_fu_1059_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_16 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln52_17_fu_1067_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:52 VARIABLE select_ln52_17 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_data_4_fu_1075_p3 SOURCE firmware/nnet_utils/nnet_activation_stream.h:51 VARIABLE out_data_4 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_1098_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE i LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_1104_p2 SOURCE firmware/nnet_utils/nnet_activation_stream.h:41 VARIABLE icmp_ln41 LOOP ReLUActLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} shift_line_buffer_array_ap_ufixed_6_0_4_0_0_5u_config11_s {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_21_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_20_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_19_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_18_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 0 OPTYPE ram_1p PRAGMA {} RTLNAME p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12_U SOURCE {} VARIABLE p_ZZN4nnet26conv_2d_buffer_resource_clINS_5arrayI9ap_ufixedILi6ELi0EL9ap_q_mode4E_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {6 5 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} dense_resource_rf_leq_nin_ap_ufixed_ap_fixed_19_9_5_3_0_config11_mult_s {BINDINFO {{BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U664 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U721 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U665 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_55 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U666 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_280 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U667 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_56 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_281 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U722 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_281_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U668 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_57 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U669 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_282 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U670 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_58 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_283 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U723 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_283_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U671 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_59 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U672 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_284 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U673 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_60 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_285 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U724 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_285_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U674 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_61 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U675 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_286 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U676 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_62 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_287 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U725 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_287_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U677 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_63 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U678 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_288 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U679 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_64 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_289 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U726 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_289_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U680 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_65 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U681 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_290 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U682 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_66 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_291 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U727 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_291_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U683 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_67 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U684 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_292 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_7_2_6_1_1_U685 SOURCE firmware/nnet_utils/nnet_dense_resource.h:46 VARIABLE a_68 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U728 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_293 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U728 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U722 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U721 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_280 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U723 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_281 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U724 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_282 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_283_fu_2641_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_283 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_284_fu_2651_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_284 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U725 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_285 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U726 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_286 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_287_fu_2663_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_287 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U727 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_288 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U728 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_289 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_290_fu_2679_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_290 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_291_fu_2689_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_291 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_292_fu_4455_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_292 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_293_fu_4465_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_293 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_294 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U729 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_294_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U686 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_295 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_296 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U730 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_296_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U687 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_297 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_298 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U731 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_298_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U688 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_299 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_300 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U732 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_300_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U689 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_301 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_302 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U733 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_302_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U690 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_303 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_304 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U734 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_304_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U691 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_305 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_306 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U735 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_306_cast LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_6s_6ns_12_1_1_U692 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_307 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U736 SOURCE firmware/nnet_utils/nnet_mult.h:73 VARIABLE mul_ln73_308 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U736 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE sext_ln58_293 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U730 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_294 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_13s_14_1_1_U729 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_295 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U731 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_296 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U732 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_297 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_298_fu_2987_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_298 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_299_fu_2997_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_299 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U733 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_300 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U734 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_301 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_302_fu_3009_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_302 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U735 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_303 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mac_muladd_6s_6ns_12s_13_1_1_U736 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_304 LOOP ReuseLoop BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_305_fu_3025_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_305 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_306_fu_3035_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 VARIABLE add_ln58_306 LOOP ReuseLoop BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_307_fu_4485_p2 SOURCE firmware/nnet_utils/nnet_dense_resource.h:58 