// Seed: 3977563119
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  tri id_3 = id_1 && ~id_1;
  wire  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output tri id_1,
    input supply1 id_2,
    output tri1 id_3,
    output uwire id_4,
    input wire id_5,
    input wire id_6,
    output wand id_7,
    input wire id_8,
    input wor id_9,
    output wor id_10,
    input tri1 id_11,
    input wand id_12,
    output tri id_13,
    output supply0 id_14,
    output tri0 id_15,
    output tri1 id_16,
    input uwire id_17,
    output supply1 id_18,
    output uwire id_19,
    output wire id_20,
    input tri1 id_21,
    input wor id_22,
    input wor id_23,
    output wand id_24,
    output wire id_25
);
endmodule
module module_3 (
    output wire id_0,
    input supply0 id_1,
    output tri id_2,
    output wor id_3,
    input tri0 id_4,
    input uwire id_5,
    input wand id_6,
    output tri id_7
    , id_10,
    output tri id_8
);
  wire id_11;
  id_12(
      1, (id_3)
  );
  wor id_13;
  module_2 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_2,
      id_7,
      id_6,
      id_6,
      id_8,
      id_5,
      id_4,
      id_3,
      id_1,
      id_5,
      id_7,
      id_7,
      id_0,
      id_8,
      id_6,
      id_7,
      id_3,
      id_8,
      id_1,
      id_5,
      id_1,
      id_8,
      id_2
  );
  assign modCall_1.type_14 = 0;
  wire id_14;
  xnor primCall (id_2, id_1, id_6, id_4, id_10, id_12, id_13, id_11, id_5);
endmodule
