// Seed: 1222557834
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0
    , id_7,
    input wor void id_1,
    input supply0 id_2,
    output tri id_3,
    input tri0 id_4,
    output supply0 id_5
);
  assign id_5 = 1;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7
  );
  logic id_8;
  ;
endmodule
module module_2 (
    output wor id_0,
    input wand id_1,
    input tri0 id_2,
    output wor id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6[1 : -1],
    output logic id_7,
    output uwire id_8[1  &&  1 : -1 'd0],
    output wor id_9,
    input tri0 id_10
);
  logic id_12;
  logic id_13;
  always if (1) id_7 <= 1;
  wire id_14;
  localparam id_15 = 1 ** -1;
  logic [1 : -1] id_16, id_17 = (1);
  logic id_18;
  assign id_7 = id_1 ? | -1 : id_10;
  module_0 modCall_1 (
      id_16,
      id_17,
      id_18
  );
endmodule
