Analysis & Synthesis report for multiplier
Sun Nov 14 17:16:24 2021
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Parameter Settings for User Entity Instance: next_state_mul:U0_next_state_mul
 11. Parameter Settings for User Entity Instance: add_logic:U6_add_logic
 12. Port Connectivity Checks: "add_logic:U6_add_logic|cla64:U3_cla64"
 13. Port Connectivity Checks: "add_logic:U6_add_logic|cla64:U2_cla64"
 14. Port Connectivity Checks: "add_logic:U6_add_logic|cla64:U1_cla64"
 15. Port Connectivity Checks: "add_logic:U6_add_logic|cla64:U0_cla64"
 16. Port Connectivity Checks: "register128_r_en:U5_register_128_r_en"
 17. Port Connectivity Checks: "register64_r_en:U4_register_64_r_en"
 18. Port Connectivity Checks: "register64_r_en:U3_register_64_r_en"
 19. Port Connectivity Checks: "register10_r_en:U2_register_10_r_en"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 14 17:16:24 2021       ;
; Quartus Prime Version           ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                   ; multiplier                                  ;
; Top-level Entity Name           ; multiplier                                  ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 266                                         ;
; Total pins                      ; 261                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; multiplier         ; multiplier         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ; < 0.1%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                       ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                         ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------+---------+
; register10_r_en.v                ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/register10_r_en.v  ;         ;
; shift_logic.v                    ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/shift_logic.v      ;         ;
; register64_r_en.v                ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/register64_r_en.v  ;         ;
; register128_r_en.v               ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/register128_r_en.v ;         ;
; next_state_mul.v                 ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/next_state_mul.v   ;         ;
; multiplier.v                     ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/multiplier.v       ;         ;
; gates.v                          ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/gates.v            ;         ;
; fa_v2.v                          ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/fa_v2.v            ;         ;
; counter_mul.v                    ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/counter_mul.v      ;         ;
; clb4.v                           ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/clb4.v             ;         ;
; cla64.v                          ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/cla64.v            ;         ;
; cla4.v                           ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/cla4.v             ;         ;
; cla32.v                          ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/cla32.v            ;         ;
; add_logic.v                      ; yes             ; User Verilog HDL File  ; C:/altera_lite/15.1/VL/multiplier/add_logic.v        ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 497       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 725       ;
;     -- 7 input functions                    ; 27        ;
;     -- 6 input functions                    ; 170       ;
;     -- 5 input functions                    ; 129       ;
;     -- 4 input functions                    ; 107       ;
;     -- <=3 input functions                  ; 292       ;
;                                             ;           ;
; Dedicated logic registers                   ; 266       ;
;                                             ;           ;
; I/O pins                                    ; 261       ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 266       ;
; Total fan-out                               ; 4589      ;
; Average fan-out                             ; 3.03      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                   ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                 ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                             ; Library Name ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
; |multiplier                                ; 725 (1)           ; 266 (0)      ; 0                 ; 0          ; 261  ; 0            ; |multiplier                                                                                                     ;              ;
;    |add_logic:U6_add_logic|                ; 580 (249)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic                                                                              ; work         ;
;       |cla64:U0_cla64|                     ; 77 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64                                                               ; work         ;
;          |cla32:U1_cla32|                  ; 41 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32                                                ; work         ;
;             |cla4:U1_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and4:and4Co|           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_and4:and4Co         ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U2_cla4|                 ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U2_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P1|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:P1              ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U3_cla4|                 ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U3_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P1|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or2:P1              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                |fa_v2:U2_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U3_cla4|fa_v2:U2_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U3_cla4|fa_v2:U2_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U3_cla4|fa_v2:U2_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U4_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U4_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U5_cla4|                 ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U5_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U5_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U5_cla4|fa_v2:U1_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U5_cla4|fa_v2:U1_fa|_xor2:xor2|_or2:or0   ; work         ;
;             |cla4:U6_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U6_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:or2C1|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:or2C1           ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U0_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U0_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U0_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U0_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U7_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U7_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P1|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or2:P1              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U3_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U3_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U3_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U3_fa|_xor2:xor2|_or2:or0   ; work         ;
;             |cla4:U8_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U8_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U2_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U8_cla4|fa_v2:U2_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U8_cla4|fa_v2:U2_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U8_cla4|fa_v2:U2_fa|_xor2:xor1|_and2:and1 ; work         ;
;          |cla32:U2_cla32|                  ; 36 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32                                                ; work         ;
;             |cla4:U1_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U1_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U2_cla4|                 ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U2_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U1_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U1_fa|_xor2:xor2|_or2:or0   ; work         ;
;             |cla4:U3_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U3_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:or2C1|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or2:or2C1           ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U4_cla4|                 ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U4_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:G1|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_and2:G1             ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U3_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U4_cla4|fa_v2:U3_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U4_cla4|fa_v2:U3_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U4_cla4|fa_v2:U3_fa|_xor2:xor2|_or2:or0   ; work         ;
;             |cla4:U5_cla4|                 ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U5_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:G2|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_and2:G2             ; work         ;
;                   |_or4:or4C3|             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;             |cla4:U6_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U6_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U0_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U0_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U0_fa|_xor2:xor1            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U0_fa|_xor2:xor1|_or2:or0   ; work         ;
;             |cla4:U7_cla4|                 ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U7_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U1_fa|               ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor2|             ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U1_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U1_fa|_xor2:xor2|_or2:or0   ; work         ;
;             |cla4:U8_cla4|                 ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U8_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:or2C1|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_or2:or2C1           ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U0_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;       |cla64:U1_cla64|                     ; 79 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64                                                               ; work         ;
;          |cla32:U1_cla32|                  ; 38 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32                                                ; work         ;
;             |cla4:U1_cla4|                 ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U1_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U2_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U2_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                |fa_v2:U2_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U2_cla4|fa_v2:U2_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U2_cla4|fa_v2:U2_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U2_cla4|fa_v2:U2_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U3_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U3_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U4_cla4|                 ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U4_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;             |cla4:U5_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U5_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:or2C1|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:or2C1           ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U6_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U6_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P1|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:P1              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U7_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U2_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U2_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:xor1|_and2:and1 ; work         ;
;                |fa_v2:U3_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U3_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U3_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U3_fa|_xor2:xor2|_or2:or0   ; work         ;
;             |cla4:U8_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U8_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;          |cla32:U2_cla32|                  ; 41 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32                                                ; work         ;
;             |cla4:U1_cla4|                 ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U1_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U2_cla4|                 ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U2_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:or2C1|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:or2C1           ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;             |cla4:U3_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U3_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U1_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U1_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U4_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U4_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:G2|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_and2:G2             ; work         ;
;                   |_or4:or4C3|             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U0_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U4_cla4|fa_v2:U0_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U4_cla4|fa_v2:U0_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U4_cla4|fa_v2:U0_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U5_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U5_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U6_cla4|                 ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U6_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U7_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U7_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:or2C1|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or2:or2C1           ; work         ;
;                   |_or4:or4C3|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                |fa_v2:U2_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U8_cla4|                 ; 9 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:G1|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_and2:G1             ; work         ;
;                   |_and3:and3C3|           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_and3:and3C3         ; work         ;
;                   |_and4:and4C3|           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_and4:and4C3         ; work         ;
;                   |_or3:or3C2|             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                |fa_v2:U0_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U0_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U0_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U0_fa|_xor2:xor2|_or2:or0   ; work         ;
;                |fa_v2:U2_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U2_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U2_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U1_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U2_fa|_xor2:xor2|_or2:or0   ; work         ;
;       |cla64:U2_cla64|                     ; 86 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64                                                               ; work         ;
;          |cla32:U1_cla32|                  ; 39 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32                                                ; work         ;
;             |cla4:U1_cla4|                 ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U1_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 3 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or5:or5Co|             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U2_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U2_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:G1|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_and2:G1             ; work         ;
;                   |_or2:P1|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:P1              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U2_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U2_cla4|fa_v2:U1_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U2_cla4|fa_v2:U1_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U3_cla4|                 ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U3_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U4_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U4_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U5_cla4|                 ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U5_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or5:or5Co|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U6_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U6_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:and2C1|           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_and2:and2C1         ; work         ;
;                   |_or2:P0|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:P0              ; work         ;
;                   |_or5:or5Co|             ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U0_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U0_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U0_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U0_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U7_cla4|                 ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:G1|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_and2:G1             ; work         ;
;                   |_or2:P1|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or2:P1              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U1_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U1_fa|_xor2:xor1|_and2:and1 ; work         ;
;                |fa_v2:U3_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U3_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U3_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U3_fa|_xor2:xor2|_or2:or0   ; work         ;
;             |cla4:U8_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U8_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U2_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U8_cla4|fa_v2:U2_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U8_cla4|fa_v2:U2_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U1_cla32|cla4:U8_cla4|fa_v2:U2_fa|_xor2:xor1|_and2:and1 ; work         ;
;          |cla32:U2_cla32|                  ; 47 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32                                                ; work         ;
;             |cla4:U1_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U1_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U2_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U2_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U3_cla4|                 ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U3_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U0_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U0_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U0_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U0_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U4_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U4_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U4_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U4_cla4|fa_v2:U1_fa|_xor2:xor1            ; work         ;
;                      |_and2:and0|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U4_cla4|fa_v2:U1_fa|_xor2:xor1|_and2:and0 ; work         ;
;             |cla4:U5_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U5_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U6_cla4|                 ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U6_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U3_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U3_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U3_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U6_cla4|fa_v2:U3_fa|_xor2:xor2|_or2:or0   ; work         ;
;             |cla4:U7_cla4|                 ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U7_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U1_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U1_fa|_xor2:xor2|_or2:or0   ; work         ;
;             |cla4:U8_cla4|                 ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U8_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U1_fa|_xor2:xor1            ; work         ;
;                      |_and2:and0|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U2_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U1_fa|_xor2:xor1|_and2:and0 ; work         ;
;       |cla64:U3_cla64|                     ; 89 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64                                                               ; work         ;
;          |cla32:U1_cla32|                  ; 38 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32                                                ; work         ;
;             |cla4:U1_cla4|                 ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U1_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or5:or5Co|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U2_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U2_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U2_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U2_cla4|fa_v2:U1_fa|_xor2:xor1            ; work         ;
;                      |_and2:and0|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U2_cla4|fa_v2:U1_fa|_xor2:xor1|_and2:and0 ; work         ;
;             |cla4:U3_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U3_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U4_cla4|                 ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U4_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or5:or5Co|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U5_cla4|                 ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U5_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:G0|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_and2:G0             ; work         ;
;                   |_and2:and2C1|           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_and2:and2C1         ; work         ;
;                   |_or2:P0|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:P0              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U0_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U5_cla4|fa_v2:U0_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U5_cla4|fa_v2:U0_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U6_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U6_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P1|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:P1              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U1_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U6_cla4|fa_v2:U1_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U7_cla4|                 ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U7_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U7_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U2_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U2_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U7_cla4|fa_v2:U2_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U8_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U8_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U1_cla32|cla4:U8_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;          |cla32:U2_cla32|                  ; 51 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32                                                ; work         ;
;             |cla4:U1_cla4|                 ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U1_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or5:or5Co|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U2_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U2_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:G0|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_and2:G0             ; work         ;
;                   |_and2:and2C1|           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_and2:and2C1         ; work         ;
;                   |_or2:P0|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or2:P0              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U2_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U0_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U0_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U0_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U2_cla4|fa_v2:U0_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U3_cla4|                 ; 10 (0)            ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U3_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 8 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P1|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or2:P1              ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U3_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U1_fa|               ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U1_fa                       ; work         ;
;                   |_xor2:xor1|             ; 2 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U1_fa|_xor2:xor1            ; work         ;
;                      |_and2:and0|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U1_fa|_xor2:xor1|_and2:and0 ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U3_cla4|fa_v2:U1_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U4_cla4|                 ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U4_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:and2C1|           ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_and2:and2C1         ; work         ;
;                   |_or2:P0|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or2:P0              ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U4_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U5_cla4|                 ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U5_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U5_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U6_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U6_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U6_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;             |cla4:U7_cla4|                 ; 7 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U7_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4                      ; work         ;
;                   |_or2:P2|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or2:P2              ; work         ;
;                   |_or3:or3C2|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or5:or5Co|             ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U7_cla4|clb4:U4_clb4|_or5:or5Co           ; work         ;
;                |fa_v2:U0_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U0_fa                       ; work         ;
;                   |_xor2:xor1|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U0_fa|_xor2:xor1            ; work         ;
;                      |_and2:and1|          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U7_cla4|fa_v2:U0_fa|_xor2:xor1|_and2:and1 ; work         ;
;             |cla4:U8_cla4|                 ; 6 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U8_cla4                                   ; work         ;
;                |clb4:U4_clb4|              ; 5 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4                      ; work         ;
;                   |_and2:G1|               ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_and2:G1             ; work         ;
;                   |_or2:P1|                ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_or2:P1              ; work         ;
;                   |_or3:or3C2|             ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_or3:or3C2           ; work         ;
;                   |_or4:or4C3|             ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U8_cla4|clb4:U4_clb4|_or4:or4C3           ; work         ;
;                |fa_v2:U0_fa|               ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U0_fa                       ; work         ;
;                   |_xor2:xor2|             ; 1 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U0_fa|_xor2:xor2            ; work         ;
;                      |_or2:or0|            ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|add_logic:U6_add_logic|cla64:U3_cla64|cla32:U2_cla32|cla4:U8_cla4|fa_v2:U0_fa|_xor2:xor2|_or2:or0   ; work         ;
;    |counter_mul:U1_counter_mul|            ; 8 (8)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|counter_mul:U1_counter_mul                                                                          ; work         ;
;    |next_state_mul:U0_next_state_mul|      ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|next_state_mul:U0_next_state_mul                                                                    ; work         ;
;    |register10_r_en:U2_register_10_r_en|   ; 2 (2)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |multiplier|register10_r_en:U2_register_10_r_en                                                                 ; work         ;
;    |register128_r_en:U5_register_128_r_en| ; 0 (0)             ; 128 (128)    ; 0                 ; 0          ; 0    ; 0            ; |multiplier|register128_r_en:U5_register_128_r_en                                                               ; work         ;
;    |register64_r_en:U3_register_64_r_en|   ; 0 (0)             ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |multiplier|register64_r_en:U3_register_64_r_en                                                                 ; work         ;
;    |register64_r_en:U4_register_64_r_en|   ; 2 (2)             ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |multiplier|register64_r_en:U4_register_64_r_en                                                                 ; work         ;
;    |shift_logic:U7_shift_logic|            ; 128 (128)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |multiplier|shift_logic:U7_shift_logic                                                                          ; work         ;
+--------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 266   ;
; Number of registers using Synchronous Clear  ; 129   ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 266   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 128   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 4:1                ; 65 bits   ; 130 LEs       ; 0 LEs                ; 130 LEs                ; Yes        ; |multiplier|register64_r_en:U3_register_64_r_en|q[5]  ;
; 4:1                ; 63 bits   ; 126 LEs       ; 0 LEs                ; 126 LEs                ; Yes        ; |multiplier|register64_r_en:U4_register_64_r_en|q[42] ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |multiplier|register10_r_en:U2_register_10_r_en|q[6]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: next_state_mul:U0_next_state_mul ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; CLEAR          ; 00    ; Unsigned Binary                                      ;
; FINISH         ; 01    ; Unsigned Binary                                      ;
; START          ; 10    ; Unsigned Binary                                      ;
; DOING          ; 11    ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add_logic:U6_add_logic ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; ADD_0          ; 000   ; Unsigned Binary                            ;
; ADD_M_1        ; 001   ; Unsigned Binary                            ;
; ADD_M_2        ; 010   ; Unsigned Binary                            ;
; ADD_2M         ; 011   ; Unsigned Binary                            ;
; SUB_2M         ; 100   ; Unsigned Binary                            ;
; SUB_M_1        ; 101   ; Unsigned Binary                            ;
; SUB_M_2        ; 110   ; Unsigned Binary                            ;
; SUB_0          ; 111   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Port Connectivity Checks: "add_logic:U6_add_logic|cla64:U3_cla64" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; ci   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "add_logic:U6_add_logic|cla64:U2_cla64" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; ci   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "add_logic:U6_add_logic|cla64:U1_cla64" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; b[0] ; Input ; Info     ; Stuck at GND                            ;
; ci   ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "add_logic:U6_add_logic|cla64:U0_cla64"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; co   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ci   ; Input  ; Info     ; Stuck at GND                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "register128_r_en:U5_register_128_r_en" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                            ;
+------+-------+----------+-----------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "register64_r_en:U4_register_64_r_en" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "register64_r_en:U3_register_64_r_en" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "register10_r_en:U2_register_10_r_en" ;
+------+-------+----------+---------------------------------------+
; Port ; Type  ; Severity ; Details                               ;
+------+-------+----------+---------------------------------------+
; en   ; Input ; Info     ; Stuck at VCC                          ;
+------+-------+----------+---------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 266                         ;
;     CLR               ; 137                         ;
;     CLR SCLR          ; 1                           ;
;     ENA CLR SCLR      ; 65                          ;
;     ENA CLR SCLR SLD  ; 63                          ;
; arriav_lcell_comb     ; 725                         ;
;     extend            ; 27                          ;
;         7 data inputs ; 27                          ;
;     normal            ; 698                         ;
;         2 data inputs ; 140                         ;
;         3 data inputs ; 152                         ;
;         4 data inputs ; 107                         ;
;         5 data inputs ; 129                         ;
;         6 data inputs ; 170                         ;
; boundary_port         ; 261                         ;
;                       ;                             ;
; Max LUT depth         ; 27.00                       ;
; Average LUT depth     ; 11.56                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Sun Nov 14 17:16:14 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off multiplier -c multiplier
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file register10_r_en.v
    Info (12023): Found entity 1: register10_r_en File: C:/altera_lite/15.1/VL/multiplier/register10_r_en.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_multiplier.v
    Info (12023): Found entity 1: tb_multiplier File: C:/altera_lite/15.1/VL/multiplier/tb_multiplier.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file shift_logic.v
    Info (12023): Found entity 1: shift_logic File: C:/altera_lite/15.1/VL/multiplier/shift_logic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register64_r_en.v
    Info (12023): Found entity 1: register64_r_en File: C:/altera_lite/15.1/VL/multiplier/register64_r_en.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register128_r_en.v
    Info (12023): Found entity 1: register128_r_en File: C:/altera_lite/15.1/VL/multiplier/register128_r_en.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file next_state_mul.v
    Info (12023): Found entity 1: next_state_mul File: C:/altera_lite/15.1/VL/multiplier/next_state_mul.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/altera_lite/15.1/VL/multiplier/multiplier.v Line: 1
Info (12021): Found 11 design units, including 11 entities, in source file gates.v
    Info (12023): Found entity 1: _inv File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 1
    Info (12023): Found entity 2: _nand2 File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 8
    Info (12023): Found entity 3: _and2 File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 15
    Info (12023): Found entity 4: _or2 File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 22
    Info (12023): Found entity 5: _xor2 File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 29
    Info (12023): Found entity 6: _and3 File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 44
    Info (12023): Found entity 7: _and4 File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 51
    Info (12023): Found entity 8: _and5 File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 58
    Info (12023): Found entity 9: _or3 File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 65
    Info (12023): Found entity 10: _or4 File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 72
    Info (12023): Found entity 11: _or5 File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file fa_v2.v
    Info (12023): Found entity 1: fa_v2 File: C:/altera_lite/15.1/VL/multiplier/fa_v2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_mul.v
    Info (12023): Found entity 1: counter_mul File: C:/altera_lite/15.1/VL/multiplier/counter_mul.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clb4.v
    Info (12023): Found entity 1: clb4 File: C:/altera_lite/15.1/VL/multiplier/clb4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla64.v
    Info (12023): Found entity 1: cla64 File: C:/altera_lite/15.1/VL/multiplier/cla64.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla4.v
    Info (12023): Found entity 1: cla4 File: C:/altera_lite/15.1/VL/multiplier/cla4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla32.v
    Info (12023): Found entity 1: cla32 File: C:/altera_lite/15.1/VL/multiplier/cla32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_logic.v
    Info (12023): Found entity 1: add_logic File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at multiplier.v(14): created implicit net for "next_op_done" File: C:/altera_lite/15.1/VL/multiplier/multiplier.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at fa_v2.v(5): created implicit net for "w0" File: C:/altera_lite/15.1/VL/multiplier/fa_v2.v Line: 5
Warning (10236): Verilog HDL Implicit Net warning at add_logic.v(27): created implicit net for "w0" File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 27
Info (12127): Elaborating entity "multiplier" for the top level hierarchy
Info (12128): Elaborating entity "next_state_mul" for hierarchy "next_state_mul:U0_next_state_mul" File: C:/altera_lite/15.1/VL/multiplier/multiplier.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at next_state_mul.v(34): variable "input_multiplier" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/next_state_mul.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at next_state_mul.v(35): variable "input_multiplicand" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/next_state_mul.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at next_state_mul.v(42): variable "cur_multiplier" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/next_state_mul.v Line: 42
Warning (10235): Verilog HDL Always Construct warning at next_state_mul.v(52): variable "cur_multiplier" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/next_state_mul.v Line: 52
Info (12128): Elaborating entity "counter_mul" for hierarchy "counter_mul:U1_counter_mul" File: C:/altera_lite/15.1/VL/multiplier/multiplier.v Line: 15
Warning (10230): Verilog HDL assignment warning at counter_mul.v(8): truncated value with size 32 to match size of target (6) File: C:/altera_lite/15.1/VL/multiplier/counter_mul.v Line: 8
Warning (10235): Verilog HDL Always Construct warning at counter_mul.v(13): variable "dec_count" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/counter_mul.v Line: 13
Info (12128): Elaborating entity "register10_r_en" for hierarchy "register10_r_en:U2_register_10_r_en" File: C:/altera_lite/15.1/VL/multiplier/multiplier.v Line: 18
Info (12128): Elaborating entity "register64_r_en" for hierarchy "register64_r_en:U3_register_64_r_en" File: C:/altera_lite/15.1/VL/multiplier/multiplier.v Line: 19
Info (12128): Elaborating entity "register128_r_en" for hierarchy "register128_r_en:U5_register_128_r_en" File: C:/altera_lite/15.1/VL/multiplier/multiplier.v Line: 21
Info (12128): Elaborating entity "add_logic" for hierarchy "add_logic:U6_add_logic" File: C:/altera_lite/15.1/VL/multiplier/multiplier.v Line: 24
Warning (10235): Verilog HDL Always Construct warning at add_logic.v(35): variable "mul_0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at add_logic.v(36): variable "mul_add_m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 36
Warning (10235): Verilog HDL Always Construct warning at add_logic.v(37): variable "mul_add_m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 37
Warning (10235): Verilog HDL Always Construct warning at add_logic.v(38): variable "mul_add_2m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 38
Warning (10235): Verilog HDL Always Construct warning at add_logic.v(39): variable "mul_sub_2m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 39
Warning (10235): Verilog HDL Always Construct warning at add_logic.v(40): variable "mul_sub_m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 40
Warning (10235): Verilog HDL Always Construct warning at add_logic.v(41): variable "mul_sub_m" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at add_logic.v(42): variable "mul_0" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 42
Info (12128): Elaborating entity "cla64" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64" File: C:/altera_lite/15.1/VL/multiplier/add_logic.v Line: 27
Info (12128): Elaborating entity "cla32" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32" File: C:/altera_lite/15.1/VL/multiplier/cla64.v Line: 9
Info (12128): Elaborating entity "cla4" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4" File: C:/altera_lite/15.1/VL/multiplier/cla32.v Line: 9
Info (12128): Elaborating entity "fa_v2" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|fa_v2:U0_fa" File: C:/altera_lite/15.1/VL/multiplier/cla4.v Line: 9
Info (12128): Elaborating entity "_xor2" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|fa_v2:U0_fa|_xor2:xor1" File: C:/altera_lite/15.1/VL/multiplier/fa_v2.v Line: 5
Info (12128): Elaborating entity "_inv" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|fa_v2:U0_fa|_xor2:xor1|_inv:invA" File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 35
Info (12128): Elaborating entity "_and2" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|fa_v2:U0_fa|_xor2:xor1|_and2:and0" File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 38
Info (12128): Elaborating entity "_or2" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|fa_v2:U0_fa|_xor2:xor1|_or2:or0" File: C:/altera_lite/15.1/VL/multiplier/gates.v Line: 41
Info (12128): Elaborating entity "clb4" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4" File: C:/altera_lite/15.1/VL/multiplier/cla4.v Line: 13
Info (12128): Elaborating entity "_and3" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_and3:and3C2" File: C:/altera_lite/15.1/VL/multiplier/clb4.v Line: 32
Info (12128): Elaborating entity "_or3" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_or3:or3C2" File: C:/altera_lite/15.1/VL/multiplier/clb4.v Line: 33
Info (12128): Elaborating entity "_and4" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_and4:and4C3" File: C:/altera_lite/15.1/VL/multiplier/clb4.v Line: 39
Info (12128): Elaborating entity "_or4" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_or4:or4C3" File: C:/altera_lite/15.1/VL/multiplier/clb4.v Line: 40
Info (12128): Elaborating entity "_and5" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_and5:and5Co" File: C:/altera_lite/15.1/VL/multiplier/clb4.v Line: 51
Info (12128): Elaborating entity "_or5" for hierarchy "add_logic:U6_add_logic|cla64:U0_cla64|cla32:U1_cla32|cla4:U1_cla4|clb4:U4_clb4|_or5:or5Co" File: C:/altera_lite/15.1/VL/multiplier/clb4.v Line: 52
Info (12128): Elaborating entity "shift_logic" for hierarchy "shift_logic:U7_shift_logic" File: C:/altera_lite/15.1/VL/multiplier/multiplier.v Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/altera_lite/15.1/VL/multiplier/output_files/multiplier.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1243 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 132 input pins
    Info (21059): Implemented 129 output pins
    Info (21061): Implemented 982 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 5091 megabytes
    Info: Processing ended: Sun Nov 14 17:16:24 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/altera_lite/15.1/VL/multiplier/output_files/multiplier.map.smsg.


