#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Jan 26 10:45:48 2025
# Process ID: 21425
# Current directory: /home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.runs/synth_1
# Command line: vivado -log EncryptionEngineTop.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source EncryptionEngineTop.tcl
# Log file: /home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.runs/synth_1/EncryptionEngineTop.vds
# Journal file: /home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.runs/synth_1/vivado.jou
# Running On        :kry-atp
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :AMD Ryzen 3 PRO 4450U with Radeon Graphics
# CPU Frequency     :3777.281 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :16098 MB
# Swap memory       :4294 MB
# Total Virtual     :20393 MB
# Available Virtual :13383 MB
#-----------------------------------------------------------
source EncryptionEngineTop.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1405.203 ; gain = 0.023 ; free physical = 4693 ; free virtual = 12432
Command: read_checkpoint -auto_incremental -incremental /home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/utils_1/imports/synth_1/EncryptionEngine.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/utils_1/imports/synth_1/EncryptionEngine.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top EncryptionEngineTop -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21482
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2110.020 ; gain = 412.715 ; free physical = 3603 ; free virtual = 11348
---------------------------------------------------------------------------------
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:14]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:18]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:19]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:20]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:21]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:22]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:23]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:24]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:25]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:26]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:27]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:28]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:29]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:32]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:33]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:34]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:35]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:36]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:37]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:38]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:39]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:42]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:43]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:44]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:45]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:46]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:47]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:48]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:49]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:52]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:53]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:54]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:55]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:56]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:57]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:58]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:59]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:62]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:63]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:66]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:67]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:70]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:71]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:72]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:73]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:76]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:77]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:80]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:82]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:83]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:86]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:87]
WARNING: [Synth 8-11065] parameter 'STATE_UNDEFINED' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:79]
WARNING: [Synth 8-11065] parameter 'STATE_IDLE' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:80]
WARNING: [Synth 8-11065] parameter 'STATE_SENDING_COMMAND' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:81]
WARNING: [Synth 8-11065] parameter 'STATE_INITIALIZING' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:82]
WARNING: [Synth 8-11065] parameter 'STATE_PUSHING_DATA' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:83]
WARNING: [Synth 8-11065] parameter 'STATE_UPDATING_TX_PTR' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:84]
WARNING: [Synth 8-11065] parameter 'STATE_SENDING_PACKET' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:85]
WARNING: [Synth 8-11065] parameter 'TX_BUFFER_FREE_SPACE_THRESHOLD' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:87]
WARNING: [Synth 8-11065] parameter 'SET_PHY_MODE' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:14]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:18]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:19]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:20]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:21]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_2' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:22]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_2' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:23]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_3' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:24]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_3' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:25]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_4' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:26]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_4' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:27]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_5' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:28]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_5' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:29]
WARNING: [Synth 8-11065] parameter 'SET_SOURCE_IP_ADDRESS_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:32]
WARNING: [Synth 8-11065] parameter 'READ_SOURCE_IP_ADDRESS_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:33]
WARNING: [Synth 8-11065] parameter 'SET_SOURCE_IP_ADDRESS_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:34]
WARNING: [Synth 8-11065] parameter 'READ_SOURCE_IP_ADDRESS_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:35]
WARNING: [Synth 8-11065] parameter 'SET_SOURCE_IP_ADDRESS_2' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:36]
WARNING: [Synth 8-11065] parameter 'READ_SOURCE_IP_ADDRESS_2' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:37]
WARNING: [Synth 8-11065] parameter 'SET_SOURCE_IP_ADDRESS_3' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:38]
WARNING: [Synth 8-11065] parameter 'READ_SOURCE_IP_ADDRESS_3' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:39]
WARNING: [Synth 8-11065] parameter 'SET_GATEWAY_ADDRESS_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:42]
WARNING: [Synth 8-11065] parameter 'READ_GATEWAY_ADDRESS_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:43]
WARNING: [Synth 8-11065] parameter 'SET_GATEWAY_ADDRESS_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:44]
WARNING: [Synth 8-11065] parameter 'READ_GATEWAY_ADDRESS_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:45]
WARNING: [Synth 8-11065] parameter 'SET_GATEWAY_ADDRESS_2' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:46]
WARNING: [Synth 8-11065] parameter 'READ_GATEWAY_ADDRESS_2' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:47]
WARNING: [Synth 8-11065] parameter 'SET_GATEWAY_ADDRESS_3' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:48]
WARNING: [Synth 8-11065] parameter 'READ_GATEWAY_ADDRESS_3' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:49]
WARNING: [Synth 8-11065] parameter 'SET_SUBNET_MASK_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:52]
WARNING: [Synth 8-11065] parameter 'READ_SUBNET_MASK_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:53]
WARNING: [Synth 8-11065] parameter 'SET_SUBNET_MASK_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:54]
WARNING: [Synth 8-11065] parameter 'READ_SUBNET_MASK_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:55]
WARNING: [Synth 8-11065] parameter 'SET_SUBNET_MASK_2' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:56]
WARNING: [Synth 8-11065] parameter 'READ_SUBNET_MASK_2' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:57]
WARNING: [Synth 8-11065] parameter 'SET_SUBNET_MASK_3' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:58]
WARNING: [Synth 8-11065] parameter 'READ_SUBNET_MASK_3' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:59]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_MODE' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:62]
WARNING: [Synth 8-11065] parameter 'READ_SOCKET_0_MODE' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:63]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_SRC_PORT_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:66]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_SRC_PORT_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:67]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_DST_IP_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:70]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_DST_IP_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:71]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_DST_IP_2' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:72]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_DST_IP_3' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:73]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_DST_PRT_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:76]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_DST_PRT_1' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:77]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_TX_BFR_SZ' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:80]
WARNING: [Synth 8-11065] parameter 'OPEN_SOCKET_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:82]
WARNING: [Synth 8-11065] parameter 'READ_SOCKET_0_STATE' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:83]
WARNING: [Synth 8-11065] parameter 'SEND_PACKET_SOCKET_0' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:86]
WARNING: [Synth 8-11065] parameter 'READ_CHIP_VERSION' becomes localparam in 'W5500Driver' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:87]
INFO: [Synth 8-11241] undeclared symbol 'raw_data_frames', assumed default net type 'wire' [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:144]
WARNING: [Synth 8-11065] parameter 'SET_PHY_MODE' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:14]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_0' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:18]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_0' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:19]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_1' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:20]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_1' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:21]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_2' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:22]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_2' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:23]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_3' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:24]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_3' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:25]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_4' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:26]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_4' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:27]
WARNING: [Synth 8-11065] parameter 'SET_MAC_ADDRESS_BYTE_5' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:28]
WARNING: [Synth 8-11065] parameter 'READ_MAC_ADDRESS_BYTE_5' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:29]
WARNING: [Synth 8-11065] parameter 'SET_SOURCE_IP_ADDRESS_0' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:32]
WARNING: [Synth 8-11065] parameter 'READ_SOURCE_IP_ADDRESS_0' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:33]
WARNING: [Synth 8-11065] parameter 'SET_SOURCE_IP_ADDRESS_1' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:34]
WARNING: [Synth 8-11065] parameter 'READ_SOURCE_IP_ADDRESS_1' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:35]
WARNING: [Synth 8-11065] parameter 'SET_SOURCE_IP_ADDRESS_2' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:36]
WARNING: [Synth 8-11065] parameter 'READ_SOURCE_IP_ADDRESS_2' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:37]
WARNING: [Synth 8-11065] parameter 'SET_SOURCE_IP_ADDRESS_3' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:38]
WARNING: [Synth 8-11065] parameter 'READ_SOURCE_IP_ADDRESS_3' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:39]
WARNING: [Synth 8-11065] parameter 'SET_GATEWAY_ADDRESS_0' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:42]
WARNING: [Synth 8-11065] parameter 'READ_GATEWAY_ADDRESS_0' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:43]
WARNING: [Synth 8-11065] parameter 'SET_GATEWAY_ADDRESS_1' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:44]
WARNING: [Synth 8-11065] parameter 'READ_GATEWAY_ADDRESS_1' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:45]
WARNING: [Synth 8-11065] parameter 'SET_GATEWAY_ADDRESS_2' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:46]
WARNING: [Synth 8-11065] parameter 'READ_GATEWAY_ADDRESS_2' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:47]
WARNING: [Synth 8-11065] parameter 'SET_GATEWAY_ADDRESS_3' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:48]
WARNING: [Synth 8-11065] parameter 'READ_GATEWAY_ADDRESS_3' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:49]
WARNING: [Synth 8-11065] parameter 'SET_SUBNET_MASK_0' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:52]
WARNING: [Synth 8-11065] parameter 'READ_SUBNET_MASK_0' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:53]
WARNING: [Synth 8-11065] parameter 'SET_SUBNET_MASK_1' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:54]
WARNING: [Synth 8-11065] parameter 'READ_SUBNET_MASK_1' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:55]
WARNING: [Synth 8-11065] parameter 'SET_SUBNET_MASK_2' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:56]
WARNING: [Synth 8-11065] parameter 'READ_SUBNET_MASK_2' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:57]
WARNING: [Synth 8-11065] parameter 'SET_SUBNET_MASK_3' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:58]
WARNING: [Synth 8-11065] parameter 'READ_SUBNET_MASK_3' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:59]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_MODE' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:62]
WARNING: [Synth 8-11065] parameter 'READ_SOCKET_0_MODE' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:63]
WARNING: [Synth 8-11065] parameter 'SET_SOCKET_0_SRC_PORT_0' becomes localparam in 'EncryptionEngineTop' with formal parameter declaration list [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/w5500_parameters.v:66]
INFO: [Common 17-14] Message 'Synth 8-11065' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'EncryptionEngineTop' [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:70]
INFO: [Synth 8-6157] synthesizing module 'W5500Driver' [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:192]
INFO: [Synth 8-6155] done synthesizing module 'W5500Driver' (0#1) [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/W5500Driver.v:31]
WARNING: [Synth 8-7071] port 'data_read' of module 'W5500Driver' is unconnected for instance 'eth_iface' [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:101]
WARNING: [Synth 8-7023] instance 'eth_iface' of module 'W5500Driver' has 10 connections declared, but only 9 given [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:101]
INFO: [Synth 8-6157] synthesizing module 'FIFO_RAM' [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/FIFO_RAM.v:16]
INFO: [Synth 8-6155] done synthesizing module 'FIFO_RAM' (0#1) [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/FIFO_RAM.v:16]
WARNING: [Synth 8-689] width (1) of port connection 'i_wr_data' does not match port width (48) of module 'FIFO_RAM' [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:144]
WARNING: [Synth 8-689] width (7) of port connection 'o_count' does not match port width (11) of module 'FIFO_RAM' [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:152]
INFO: [Synth 8-6155] done synthesizing module 'EncryptionEngineTop' (0#1) [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:70]
WARNING: [Synth 8-3848] Net o_w5500_rst in module/entity EncryptionEngineTop does not have driver. [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:84]
WARNING: [Synth 8-3848] Net raw_data_frames in module/entity EncryptionEngineTop does not have driver. [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:144]
WARNING: [Synth 8-3848] Net fifo_wr_en in module/entity EncryptionEngineTop does not have driver. [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:133]
WARNING: [Synth 8-3848] Net fifo_rd_en in module/entity EncryptionEngineTop does not have driver. [/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.srcs/sources_1/new/EncryptionEngineTop.v:134]
WARNING: [Synth 8-7129] Port o_w5500_rst in module EncryptionEngineTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_w5500_int in module EncryptionEngineTop is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2196.988 ; gain = 499.684 ; free physical = 3511 ; free virtual = 11259
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2211.832 ; gain = 514.527 ; free physical = 3503 ; free virtual = 11250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2211.832 ; gain = 514.527 ; free physical = 3503 ; free virtual = 11250
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.832 ; gain = 0.000 ; free physical = 3503 ; free virtual = 11250
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kryozek/Shrine/FPGA/Encryption_Engine/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'JA[6]'. [/home/kryozek/Shrine/FPGA/Encryption_Engine/Basys-3-Master.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kryozek/Shrine/FPGA/Encryption_Engine/Basys-3-Master.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JA[7]'. [/home/kryozek/Shrine/FPGA/Encryption_Engine/Basys-3-Master.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/kryozek/Shrine/FPGA/Encryption_Engine/Basys-3-Master.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/kryozek/Shrine/FPGA/Encryption_Engine/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kryozek/Shrine/FPGA/Encryption_Engine/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/EncryptionEngineTop_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/EncryptionEngineTop_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2362.582 ; gain = 0.000 ; free physical = 3461 ; free virtual = 11204
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2362.582 ; gain = 0.000 ; free physical = 3461 ; free virtual = 11204
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2362.582 ; gain = 665.277 ; free physical = 3490 ; free virtual = 11233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3490 ; free virtual = 11233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3490 ; free virtual = 11233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3484 ; free virtual = 11229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---RAMs : 
	              48K Bit	(1024 X 48 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   32 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 42    
	   3 Input    1 Bit        Muxes := 10    
	  32 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port o_w5500_rst in module EncryptionEngineTop is either unconnected or has no load
WARNING: [Synth 8-7129] Port i_w5500_int in module EncryptionEngineTop is either unconnected or has no load
WARNING: [Synth 8-6014] Unused sequential element fifo/ram_reg was removed. 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3476 ; free virtual = 11225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3491 ; free virtual = 11241
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3486 ; free virtual = 11236
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3485 ; free virtual = 11235
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3460 ; free virtual = 11213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3460 ; free virtual = 11213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3460 ; free virtual = 11213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3460 ; free virtual = 11213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3460 ; free virtual = 11213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3460 ; free virtual = 11213
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     2|
|3     |LUT2  |     4|
|4     |LUT3  |     5|
|5     |LUT4  |     9|
|6     |LUT5  |    14|
|7     |LUT6  |    26|
|8     |FDRE  |    44|
|9     |IBUF  |     2|
|10    |OBUF  |     3|
|11    |OBUFT |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.586 ; gain = 673.281 ; free physical = 3460 ; free virtual = 11213
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2370.586 ; gain = 522.531 ; free physical = 3459 ; free virtual = 11213
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2370.594 ; gain = 673.281 ; free physical = 3459 ; free virtual = 11213
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2370.594 ; gain = 0.000 ; free physical = 3459 ; free virtual = 11212
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2426.613 ; gain = 0.000 ; free physical = 3759 ; free virtual = 11509
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 840a0af7
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 168 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:30 . Memory (MB): peak = 2426.613 ; gain = 1021.410 ; free physical = 3759 ; free virtual = 11509
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1924.420; main = 1577.340; forked = 397.962
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3396.637; main = 2426.617; forked = 1026.047
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2450.625 ; gain = 0.000 ; free physical = 3752 ; free virtual = 11502
INFO: [Common 17-1381] The checkpoint '/home/kryozek/Shrine/FPGA/Encryption_Engine/Encryption_Engine.runs/synth_1/EncryptionEngineTop.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file EncryptionEngineTop_utilization_synth.rpt -pb EncryptionEngineTop_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan 26 10:46:28 2025...
