<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="tb" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="454770fs"></ZoomStartTime>
      <ZoomEndTime time="569771fs"></ZoomEndTime>
      <Cursor1Time time="315000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="264"></NameColumnWidth>
      <ValueColumnWidth column_width="118"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="75" />
   <wvobject fp_name="/tb/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/rst" type="logic">
      <obj_property name="ElementShortName">rst</obj_property>
      <obj_property name="ObjectShortName">rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Data_in" type="array">
      <obj_property name="ElementShortName">Data_in[31:0]</obj_property>
      <obj_property name="ObjectShortName">Data_in[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/if_en" type="logic">
      <obj_property name="ElementShortName">if_en</obj_property>
      <obj_property name="ObjectShortName">if_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/id_en" type="logic">
      <obj_property name="ElementShortName">id_en</obj_property>
      <obj_property name="ObjectShortName">id_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ex_en" type="logic">
      <obj_property name="ElementShortName">ex_en</obj_property>
      <obj_property name="ObjectShortName">ex_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/mem_en" type="logic">
      <obj_property name="ElementShortName">mem_en</obj_property>
      <obj_property name="ObjectShortName">mem_en</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/if_rst" type="logic">
      <obj_property name="ElementShortName">if_rst</obj_property>
      <obj_property name="ObjectShortName">if_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/id_rst" type="logic">
      <obj_property name="ElementShortName">id_rst</obj_property>
      <obj_property name="ObjectShortName">id_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ex_rst" type="logic">
      <obj_property name="ElementShortName">ex_rst</obj_property>
      <obj_property name="ObjectShortName">ex_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/mem_rst" type="logic">
      <obj_property name="ElementShortName">mem_rst</obj_property>
      <obj_property name="ObjectShortName">mem_rst</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ImmSel" type="array">
      <obj_property name="ElementShortName">ImmSel[1:0]</obj_property>
      <obj_property name="ObjectShortName">ImmSel[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ALUSrc_B" type="logic">
      <obj_property name="ElementShortName">ALUSrc_B</obj_property>
      <obj_property name="ObjectShortName">ALUSrc_B</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/MemtoReg" type="array">
      <obj_property name="ElementShortName">MemtoReg[1:0]</obj_property>
      <obj_property name="ObjectShortName">MemtoReg[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ALU_Control" type="array">
      <obj_property name="ElementShortName">ALU_Control[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_Control[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/MemRW" type="logic">
      <obj_property name="ElementShortName">MemRW</obj_property>
      <obj_property name="ObjectShortName">MemRW</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/RegWrite" type="logic">
      <obj_property name="ElementShortName">RegWrite</obj_property>
      <obj_property name="ObjectShortName">RegWrite</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/pc_src_control" type="array">
      <obj_property name="ElementShortName">pc_src_control[1:0]</obj_property>
      <obj_property name="ObjectShortName">pc_src_control[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/instr" type="array">
      <obj_property name="ElementShortName">instr[31:0]</obj_property>
      <obj_property name="ObjectShortName">instr[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rs1_used" type="logic">
      <obj_property name="ElementShortName">Rs1_used</obj_property>
      <obj_property name="ObjectShortName">Rs1_used</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rs2_used" type="logic">
      <obj_property name="ElementShortName">Rs2_used</obj_property>
      <obj_property name="ObjectShortName">Rs2_used</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/inst_if" type="array">
      <obj_property name="ElementShortName">inst_if[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_if[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/inst_id" type="array">
      <obj_property name="ElementShortName">inst_id[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_id[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/PC_if" type="array">
      <obj_property name="ElementShortName">PC_if[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_if[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/PC_id" type="array">
      <obj_property name="ElementShortName">PC_id[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_id[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/PC_ex" type="array">
      <obj_property name="ElementShortName">PC_ex[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_ex[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/PC_mem" type="array">
      <obj_property name="ElementShortName">PC_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_mem[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/PC_out" type="array">
      <obj_property name="ElementShortName">PC_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ALU_out_ex" type="array">
      <obj_property name="ElementShortName">ALU_out_ex[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_out_ex[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Data_out" type="array">
      <obj_property name="ElementShortName">Data_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">Data_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Wt_data" type="array">
      <obj_property name="ElementShortName">Wt_data[31:0]</obj_property>
      <obj_property name="ObjectShortName">Wt_data[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Addr_out" type="array">
      <obj_property name="ElementShortName">Addr_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">Addr_out[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/MemRW_mem" type="logic">
      <obj_property name="ElementShortName">MemRW_mem</obj_property>
      <obj_property name="ObjectShortName">MemRW_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/MemRW_ex" type="logic">
      <obj_property name="ElementShortName">MemRW_ex</obj_property>
      <obj_property name="ObjectShortName">MemRW_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/pc_src_id" type="array">
      <obj_property name="ElementShortName">pc_src_id[1:0]</obj_property>
      <obj_property name="ObjectShortName">pc_src_id[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rd_addr_ex" type="array">
      <obj_property name="ElementShortName">Rd_addr_ex[4:0]</obj_property>
      <obj_property name="ObjectShortName">Rd_addr_ex[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rd_addr_mem" type="array">
      <obj_property name="ElementShortName">Rd_addr_mem[4:0]</obj_property>
      <obj_property name="ObjectShortName">Rd_addr_mem[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rs1_used_id" type="logic">
      <obj_property name="ElementShortName">Rs1_used_id</obj_property>
      <obj_property name="ObjectShortName">Rs1_used_id</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rs2_used_id" type="logic">
      <obj_property name="ElementShortName">Rs2_used_id</obj_property>
      <obj_property name="ObjectShortName">Rs2_used_id</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/PC_next" type="array">
      <obj_property name="ElementShortName">PC_next[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_next[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/PC_jump" type="array">
      <obj_property name="ElementShortName">PC_jump[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_jump[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/PC_branch" type="array">
      <obj_property name="ElementShortName">PC_branch[31:0]</obj_property>
      <obj_property name="ObjectShortName">PC_branch[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Imm_id" type="array">
      <obj_property name="ElementShortName">Imm_id[31:0]</obj_property>
      <obj_property name="ObjectShortName">Imm_id[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/rs1_rs2_eq" type="logic">
      <obj_property name="ElementShortName">rs1_rs2_eq</obj_property>
      <obj_property name="ObjectShortName">rs1_rs2_eq</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Imm_ex" type="array">
      <obj_property name="ElementShortName">Imm_ex[31:0]</obj_property>
      <obj_property name="ObjectShortName">Imm_ex[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/pc_src_ex" type="array">
      <obj_property name="ElementShortName">pc_src_ex[1:0]</obj_property>
      <obj_property name="ObjectShortName">pc_src_ex[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rs1_addr_id" type="array">
      <obj_property name="ElementShortName">Rs1_addr_id[4:0]</obj_property>
      <obj_property name="ObjectShortName">Rs1_addr_id[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rs2_addr_id" type="array">
      <obj_property name="ElementShortName">Rs2_addr_id[4:0]</obj_property>
      <obj_property name="ObjectShortName">Rs2_addr_id[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rd_addr_id" type="array">
      <obj_property name="ElementShortName">Rd_addr_id[4:0]</obj_property>
      <obj_property name="ObjectShortName">Rd_addr_id[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rs1_data_id" type="array">
      <obj_property name="ElementShortName">Rs1_data_id[31:0]</obj_property>
      <obj_property name="ObjectShortName">Rs1_data_id[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rs2_data_id" type="array">
      <obj_property name="ElementShortName">Rs2_data_id[31:0]</obj_property>
      <obj_property name="ObjectShortName">Rs2_data_id[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rd_addr_wb" type="array">
      <obj_property name="ElementShortName">Rd_addr_wb[4:0]</obj_property>
      <obj_property name="ObjectShortName">Rd_addr_wb[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ALUSrc_B_id" type="logic">
      <obj_property name="ElementShortName">ALUSrc_B_id</obj_property>
      <obj_property name="ObjectShortName">ALUSrc_B_id</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/MemtoReg_id" type="array">
      <obj_property name="ElementShortName">MemtoReg_id[1:0]</obj_property>
      <obj_property name="ObjectShortName">MemtoReg_id[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/RegWrite_id" type="logic">
      <obj_property name="ElementShortName">RegWrite_id</obj_property>
      <obj_property name="ObjectShortName">RegWrite_id</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/MemRW_id" type="logic">
      <obj_property name="ElementShortName">MemRW_id</obj_property>
      <obj_property name="ObjectShortName">MemRW_id</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ALU_Control_id" type="array">
      <obj_property name="ElementShortName">ALU_Control_id[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_Control_id[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/RegWrite_wb" type="logic">
      <obj_property name="ElementShortName">RegWrite_wb</obj_property>
      <obj_property name="ObjectShortName">RegWrite_wb</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/RegWrite_mem" type="logic">
      <obj_property name="ElementShortName">RegWrite_mem</obj_property>
      <obj_property name="ObjectShortName">RegWrite_mem</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ImmSel_id" type="array">
      <obj_property name="ElementShortName">ImmSel_id[1:0]</obj_property>
      <obj_property name="ObjectShortName">ImmSel_id[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/inst_ex" type="array">
      <obj_property name="ElementShortName">inst_ex[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_ex[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rs1_data_ex" type="array">
      <obj_property name="ElementShortName">Rs1_data_ex[31:0]</obj_property>
      <obj_property name="ObjectShortName">Rs1_data_ex[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Rs2_data_ex" type="array">
      <obj_property name="ElementShortName">Rs2_data_ex[31:0]</obj_property>
      <obj_property name="ObjectShortName">Rs2_data_ex[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ALUSrc_B_ex" type="logic">
      <obj_property name="ElementShortName">ALUSrc_B_ex</obj_property>
      <obj_property name="ObjectShortName">ALUSrc_B_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/MemtoReg_ex" type="array">
      <obj_property name="ElementShortName">MemtoReg_ex[1:0]</obj_property>
      <obj_property name="ObjectShortName">MemtoReg_ex[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/RegWrite_ex" type="logic">
      <obj_property name="ElementShortName">RegWrite_ex</obj_property>
      <obj_property name="ObjectShortName">RegWrite_ex</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ALU_Control_ex" type="array">
      <obj_property name="ElementShortName">ALU_Control_ex[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_Control_ex[2:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/A" type="array">
      <obj_property name="ElementShortName">A[31:0]</obj_property>
      <obj_property name="ObjectShortName">A[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/B" type="array">
      <obj_property name="ElementShortName">B[31:0]</obj_property>
      <obj_property name="ObjectShortName">B[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/inst_mem" type="array">
      <obj_property name="ElementShortName">inst_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">inst_mem[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/Imm_mem" type="array">
      <obj_property name="ElementShortName">Imm_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">Imm_mem[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/MemtoReg_mem" type="array">
      <obj_property name="ElementShortName">MemtoReg_mem[1:0]</obj_property>
      <obj_property name="ObjectShortName">MemtoReg_mem[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/tb/u/simPipeCPU_i/pCPU_0/inst/datapath/ALU_out_mem" type="array">
      <obj_property name="ElementShortName">ALU_out_mem[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALU_out_mem[31:0]</obj_property>
   </wvobject>
</wave_config>
