Source Block: oh/spi/hdl/spi_slave.v@13:23@HdlIdDef
   );

   //parameters
   parameter  REGS  = 16;                // total regs   
   parameter  AW    = 32;                // addresss width
   localparam PW    = (2*AW+40);         // packet width
 
   //clk,reset, cfg
   input 	        nreset;          // async active low reset
   input [7:0] 		chipid;          // chip id
   output [REGS*8-1:0]  spi_regs;        // all registers for control

Diff Content:
+ 18    input 		clk;             // core clock

Clone Blocks:
