
LogicDesignProject.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000069c0  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00030db8  08006b48  08006b48  00007b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08037900  08037900  00039030  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08037900  08037900  00038900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08037908  08037908  00039030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08037908  08037908  00038908  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0803790c  0803790c  0003890c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000030  20000000  08037910  00039000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00039030  2**0
                  CONTENTS
 10 .bss          00000214  20000030  20000030  00039030  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000244  20000244  00039030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00039030  2**0
                  CONTENTS, READONLY
 13 .debug_line   0001416a  00000000  00000000  00039060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000079  00000000  00000000  0004d1ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   00010b27  00000000  00000000  0004d243  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00003084  00000000  00000000  0005dd6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00001088  00000000  00000000  00060df0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ce6c5  00000000  00000000  00061e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 00000c90  00000000  00000000  0013053d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00022c69  00000000  00000000  001311cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000043  00000000  00000000  00153e36  2**0
                  CONTENTS, READONLY
 22 .debug_frame  000042e4  00000000  00000000  00153e7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08006b30 	.word	0x08006b30

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	08006b30 	.word	0x08006b30

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b988 	b.w	8000500 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	468e      	mov	lr, r1
 8000210:	4604      	mov	r4, r0
 8000212:	4688      	mov	r8, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d962      	bls.n	80002e4 <__udivmoddi4+0xdc>
 800021e:	fab2 f682 	clz	r6, r2
 8000222:	b14e      	cbz	r6, 8000238 <__udivmoddi4+0x30>
 8000224:	f1c6 0320 	rsb	r3, r6, #32
 8000228:	fa01 f806 	lsl.w	r8, r1, r6
 800022c:	fa20 f303 	lsr.w	r3, r0, r3
 8000230:	40b7      	lsls	r7, r6
 8000232:	ea43 0808 	orr.w	r8, r3, r8
 8000236:	40b4      	lsls	r4, r6
 8000238:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800023c:	fa1f fc87 	uxth.w	ip, r7
 8000240:	fbb8 f1fe 	udiv	r1, r8, lr
 8000244:	0c23      	lsrs	r3, r4, #16
 8000246:	fb0e 8811 	mls	r8, lr, r1, r8
 800024a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800024e:	fb01 f20c 	mul.w	r2, r1, ip
 8000252:	429a      	cmp	r2, r3
 8000254:	d909      	bls.n	800026a <__udivmoddi4+0x62>
 8000256:	18fb      	adds	r3, r7, r3
 8000258:	f101 30ff 	add.w	r0, r1, #4294967295
 800025c:	f080 80ea 	bcs.w	8000434 <__udivmoddi4+0x22c>
 8000260:	429a      	cmp	r2, r3
 8000262:	f240 80e7 	bls.w	8000434 <__udivmoddi4+0x22c>
 8000266:	3902      	subs	r1, #2
 8000268:	443b      	add	r3, r7
 800026a:	1a9a      	subs	r2, r3, r2
 800026c:	b2a3      	uxth	r3, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800027a:	fb00 fc0c 	mul.w	ip, r0, ip
 800027e:	459c      	cmp	ip, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x8e>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f100 32ff 	add.w	r2, r0, #4294967295
 8000288:	f080 80d6 	bcs.w	8000438 <__udivmoddi4+0x230>
 800028c:	459c      	cmp	ip, r3
 800028e:	f240 80d3 	bls.w	8000438 <__udivmoddi4+0x230>
 8000292:	443b      	add	r3, r7
 8000294:	3802      	subs	r0, #2
 8000296:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029a:	eba3 030c 	sub.w	r3, r3, ip
 800029e:	2100      	movs	r1, #0
 80002a0:	b11d      	cbz	r5, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40f3      	lsrs	r3, r6
 80002a4:	2200      	movs	r2, #0
 80002a6:	e9c5 3200 	strd	r3, r2, [r5]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d905      	bls.n	80002be <__udivmoddi4+0xb6>
 80002b2:	b10d      	cbz	r5, 80002b8 <__udivmoddi4+0xb0>
 80002b4:	e9c5 0100 	strd	r0, r1, [r5]
 80002b8:	2100      	movs	r1, #0
 80002ba:	4608      	mov	r0, r1
 80002bc:	e7f5      	b.n	80002aa <__udivmoddi4+0xa2>
 80002be:	fab3 f183 	clz	r1, r3
 80002c2:	2900      	cmp	r1, #0
 80002c4:	d146      	bne.n	8000354 <__udivmoddi4+0x14c>
 80002c6:	4573      	cmp	r3, lr
 80002c8:	d302      	bcc.n	80002d0 <__udivmoddi4+0xc8>
 80002ca:	4282      	cmp	r2, r0
 80002cc:	f200 8105 	bhi.w	80004da <__udivmoddi4+0x2d2>
 80002d0:	1a84      	subs	r4, r0, r2
 80002d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80002d6:	2001      	movs	r0, #1
 80002d8:	4690      	mov	r8, r2
 80002da:	2d00      	cmp	r5, #0
 80002dc:	d0e5      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002de:	e9c5 4800 	strd	r4, r8, [r5]
 80002e2:	e7e2      	b.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	f000 8090 	beq.w	800040a <__udivmoddi4+0x202>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	f040 80a4 	bne.w	800043c <__udivmoddi4+0x234>
 80002f4:	1a8a      	subs	r2, r1, r2
 80002f6:	0c03      	lsrs	r3, r0, #16
 80002f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002fc:	b280      	uxth	r0, r0
 80002fe:	b2bc      	uxth	r4, r7
 8000300:	2101      	movs	r1, #1
 8000302:	fbb2 fcfe 	udiv	ip, r2, lr
 8000306:	fb0e 221c 	mls	r2, lr, ip, r2
 800030a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800030e:	fb04 f20c 	mul.w	r2, r4, ip
 8000312:	429a      	cmp	r2, r3
 8000314:	d907      	bls.n	8000326 <__udivmoddi4+0x11e>
 8000316:	18fb      	adds	r3, r7, r3
 8000318:	f10c 38ff 	add.w	r8, ip, #4294967295
 800031c:	d202      	bcs.n	8000324 <__udivmoddi4+0x11c>
 800031e:	429a      	cmp	r2, r3
 8000320:	f200 80e0 	bhi.w	80004e4 <__udivmoddi4+0x2dc>
 8000324:	46c4      	mov	ip, r8
 8000326:	1a9b      	subs	r3, r3, r2
 8000328:	fbb3 f2fe 	udiv	r2, r3, lr
 800032c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000330:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000334:	fb02 f404 	mul.w	r4, r2, r4
 8000338:	429c      	cmp	r4, r3
 800033a:	d907      	bls.n	800034c <__udivmoddi4+0x144>
 800033c:	18fb      	adds	r3, r7, r3
 800033e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000342:	d202      	bcs.n	800034a <__udivmoddi4+0x142>
 8000344:	429c      	cmp	r4, r3
 8000346:	f200 80ca 	bhi.w	80004de <__udivmoddi4+0x2d6>
 800034a:	4602      	mov	r2, r0
 800034c:	1b1b      	subs	r3, r3, r4
 800034e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000352:	e7a5      	b.n	80002a0 <__udivmoddi4+0x98>
 8000354:	f1c1 0620 	rsb	r6, r1, #32
 8000358:	408b      	lsls	r3, r1
 800035a:	fa22 f706 	lsr.w	r7, r2, r6
 800035e:	431f      	orrs	r7, r3
 8000360:	fa0e f401 	lsl.w	r4, lr, r1
 8000364:	fa20 f306 	lsr.w	r3, r0, r6
 8000368:	fa2e fe06 	lsr.w	lr, lr, r6
 800036c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000370:	4323      	orrs	r3, r4
 8000372:	fa00 f801 	lsl.w	r8, r0, r1
 8000376:	fa1f fc87 	uxth.w	ip, r7
 800037a:	fbbe f0f9 	udiv	r0, lr, r9
 800037e:	0c1c      	lsrs	r4, r3, #16
 8000380:	fb09 ee10 	mls	lr, r9, r0, lr
 8000384:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000388:	fb00 fe0c 	mul.w	lr, r0, ip
 800038c:	45a6      	cmp	lr, r4
 800038e:	fa02 f201 	lsl.w	r2, r2, r1
 8000392:	d909      	bls.n	80003a8 <__udivmoddi4+0x1a0>
 8000394:	193c      	adds	r4, r7, r4
 8000396:	f100 3aff 	add.w	sl, r0, #4294967295
 800039a:	f080 809c 	bcs.w	80004d6 <__udivmoddi4+0x2ce>
 800039e:	45a6      	cmp	lr, r4
 80003a0:	f240 8099 	bls.w	80004d6 <__udivmoddi4+0x2ce>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443c      	add	r4, r7
 80003a8:	eba4 040e 	sub.w	r4, r4, lr
 80003ac:	fa1f fe83 	uxth.w	lr, r3
 80003b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b4:	fb09 4413 	mls	r4, r9, r3, r4
 80003b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80003c0:	45a4      	cmp	ip, r4
 80003c2:	d908      	bls.n	80003d6 <__udivmoddi4+0x1ce>
 80003c4:	193c      	adds	r4, r7, r4
 80003c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80003ca:	f080 8082 	bcs.w	80004d2 <__udivmoddi4+0x2ca>
 80003ce:	45a4      	cmp	ip, r4
 80003d0:	d97f      	bls.n	80004d2 <__udivmoddi4+0x2ca>
 80003d2:	3b02      	subs	r3, #2
 80003d4:	443c      	add	r4, r7
 80003d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003da:	eba4 040c 	sub.w	r4, r4, ip
 80003de:	fba0 ec02 	umull	lr, ip, r0, r2
 80003e2:	4564      	cmp	r4, ip
 80003e4:	4673      	mov	r3, lr
 80003e6:	46e1      	mov	r9, ip
 80003e8:	d362      	bcc.n	80004b0 <__udivmoddi4+0x2a8>
 80003ea:	d05f      	beq.n	80004ac <__udivmoddi4+0x2a4>
 80003ec:	b15d      	cbz	r5, 8000406 <__udivmoddi4+0x1fe>
 80003ee:	ebb8 0203 	subs.w	r2, r8, r3
 80003f2:	eb64 0409 	sbc.w	r4, r4, r9
 80003f6:	fa04 f606 	lsl.w	r6, r4, r6
 80003fa:	fa22 f301 	lsr.w	r3, r2, r1
 80003fe:	431e      	orrs	r6, r3
 8000400:	40cc      	lsrs	r4, r1
 8000402:	e9c5 6400 	strd	r6, r4, [r5]
 8000406:	2100      	movs	r1, #0
 8000408:	e74f      	b.n	80002aa <__udivmoddi4+0xa2>
 800040a:	fbb1 fcf2 	udiv	ip, r1, r2
 800040e:	0c01      	lsrs	r1, r0, #16
 8000410:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000414:	b280      	uxth	r0, r0
 8000416:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800041a:	463b      	mov	r3, r7
 800041c:	4638      	mov	r0, r7
 800041e:	463c      	mov	r4, r7
 8000420:	46b8      	mov	r8, r7
 8000422:	46be      	mov	lr, r7
 8000424:	2620      	movs	r6, #32
 8000426:	fbb1 f1f7 	udiv	r1, r1, r7
 800042a:	eba2 0208 	sub.w	r2, r2, r8
 800042e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000432:	e766      	b.n	8000302 <__udivmoddi4+0xfa>
 8000434:	4601      	mov	r1, r0
 8000436:	e718      	b.n	800026a <__udivmoddi4+0x62>
 8000438:	4610      	mov	r0, r2
 800043a:	e72c      	b.n	8000296 <__udivmoddi4+0x8e>
 800043c:	f1c6 0220 	rsb	r2, r6, #32
 8000440:	fa2e f302 	lsr.w	r3, lr, r2
 8000444:	40b7      	lsls	r7, r6
 8000446:	40b1      	lsls	r1, r6
 8000448:	fa20 f202 	lsr.w	r2, r0, r2
 800044c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000450:	430a      	orrs	r2, r1
 8000452:	fbb3 f8fe 	udiv	r8, r3, lr
 8000456:	b2bc      	uxth	r4, r7
 8000458:	fb0e 3318 	mls	r3, lr, r8, r3
 800045c:	0c11      	lsrs	r1, r2, #16
 800045e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000462:	fb08 f904 	mul.w	r9, r8, r4
 8000466:	40b0      	lsls	r0, r6
 8000468:	4589      	cmp	r9, r1
 800046a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800046e:	b280      	uxth	r0, r0
 8000470:	d93e      	bls.n	80004f0 <__udivmoddi4+0x2e8>
 8000472:	1879      	adds	r1, r7, r1
 8000474:	f108 3cff 	add.w	ip, r8, #4294967295
 8000478:	d201      	bcs.n	800047e <__udivmoddi4+0x276>
 800047a:	4589      	cmp	r9, r1
 800047c:	d81f      	bhi.n	80004be <__udivmoddi4+0x2b6>
 800047e:	eba1 0109 	sub.w	r1, r1, r9
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fb09 f804 	mul.w	r8, r9, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	b292      	uxth	r2, r2
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	4542      	cmp	r2, r8
 8000496:	d229      	bcs.n	80004ec <__udivmoddi4+0x2e4>
 8000498:	18ba      	adds	r2, r7, r2
 800049a:	f109 31ff 	add.w	r1, r9, #4294967295
 800049e:	d2c4      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a0:	4542      	cmp	r2, r8
 80004a2:	d2c2      	bcs.n	800042a <__udivmoddi4+0x222>
 80004a4:	f1a9 0102 	sub.w	r1, r9, #2
 80004a8:	443a      	add	r2, r7
 80004aa:	e7be      	b.n	800042a <__udivmoddi4+0x222>
 80004ac:	45f0      	cmp	r8, lr
 80004ae:	d29d      	bcs.n	80003ec <__udivmoddi4+0x1e4>
 80004b0:	ebbe 0302 	subs.w	r3, lr, r2
 80004b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b8:	3801      	subs	r0, #1
 80004ba:	46e1      	mov	r9, ip
 80004bc:	e796      	b.n	80003ec <__udivmoddi4+0x1e4>
 80004be:	eba7 0909 	sub.w	r9, r7, r9
 80004c2:	4449      	add	r1, r9
 80004c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80004cc:	fb09 f804 	mul.w	r8, r9, r4
 80004d0:	e7db      	b.n	800048a <__udivmoddi4+0x282>
 80004d2:	4673      	mov	r3, lr
 80004d4:	e77f      	b.n	80003d6 <__udivmoddi4+0x1ce>
 80004d6:	4650      	mov	r0, sl
 80004d8:	e766      	b.n	80003a8 <__udivmoddi4+0x1a0>
 80004da:	4608      	mov	r0, r1
 80004dc:	e6fd      	b.n	80002da <__udivmoddi4+0xd2>
 80004de:	443b      	add	r3, r7
 80004e0:	3a02      	subs	r2, #2
 80004e2:	e733      	b.n	800034c <__udivmoddi4+0x144>
 80004e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e8:	443b      	add	r3, r7
 80004ea:	e71c      	b.n	8000326 <__udivmoddi4+0x11e>
 80004ec:	4649      	mov	r1, r9
 80004ee:	e79c      	b.n	800042a <__udivmoddi4+0x222>
 80004f0:	eba1 0109 	sub.w	r1, r1, r9
 80004f4:	46c4      	mov	ip, r8
 80004f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004fa:	fb09 f804 	mul.w	r8, r9, r4
 80004fe:	e7c4      	b.n	800048a <__udivmoddi4+0x282>

08000500 <__aeabi_idiv0>:
 8000500:	4770      	bx	lr
 8000502:	bf00      	nop

08000504 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000504:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800053c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000508:	f003 f9f0 	bl	80038ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800050c:	480c      	ldr	r0, [pc, #48]	@ (8000540 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800050e:	490d      	ldr	r1, [pc, #52]	@ (8000544 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000510:	4a0d      	ldr	r2, [pc, #52]	@ (8000548 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000512:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000514:	e002      	b.n	800051c <LoopCopyDataInit>

08000516 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000516:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000518:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800051a:	3304      	adds	r3, #4

0800051c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800051c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800051e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000520:	d3f9      	bcc.n	8000516 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000522:	4a0a      	ldr	r2, [pc, #40]	@ (800054c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000524:	4c0a      	ldr	r4, [pc, #40]	@ (8000550 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000526:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000528:	e001      	b.n	800052e <LoopFillZerobss>

0800052a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800052a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800052c:	3204      	adds	r2, #4

0800052e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800052e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000530:	d3fb      	bcc.n	800052a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000532:	f006 fad9 	bl	8006ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000536:	f002 ff97 	bl	8003468 <main>
  bx  lr    
 800053a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800053c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000540:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000544:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 8000548:	08037910 	.word	0x08037910
  ldr r2, =_sbss
 800054c:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8000550:	20000244 	.word	0x20000244

08000554 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000554:	e7fe      	b.n	8000554 <ADC_IRQHandler>
	...

08000558 <button_init>:
/**
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void button_init() {
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 800055c:	2201      	movs	r2, #1
 800055e:	2108      	movs	r1, #8
 8000560:	4802      	ldr	r0, [pc, #8]	@ (800056c <button_init+0x14>)
 8000562:	f003 fe9d 	bl	80042a0 <HAL_GPIO_WritePin>
}
 8000566:	bf00      	nop
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40020c00 	.word	0x40020c00

08000570 <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 8000570:	b580      	push	{r7, lr}
 8000572:	b084      	sub	sp, #16
 8000574:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000576:	2200      	movs	r2, #0
 8000578:	2108      	movs	r1, #8
 800057a:	482f      	ldr	r0, [pc, #188]	@ (8000638 <button_scan+0xc8>)
 800057c:	f003 fe90 	bl	80042a0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000580:	2201      	movs	r2, #1
 8000582:	2108      	movs	r1, #8
 8000584:	482c      	ldr	r0, [pc, #176]	@ (8000638 <button_scan+0xc8>)
 8000586:	f003 fe8b 	bl	80042a0 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 800058a:	230a      	movs	r3, #10
 800058c:	2202      	movs	r2, #2
 800058e:	492b      	ldr	r1, [pc, #172]	@ (800063c <button_scan+0xcc>)
 8000590:	482b      	ldr	r0, [pc, #172]	@ (8000640 <button_scan+0xd0>)
 8000592:	f004 fcea 	bl	8004f6a <HAL_SPI_Receive>

	int button_index = 0;
 8000596:	2300      	movs	r3, #0
 8000598:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 800059a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800059e:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 80005a0:	2300      	movs	r3, #0
 80005a2:	607b      	str	r3, [r7, #4]
 80005a4:	e03f      	b.n	8000626 <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	db06      	blt.n	80005ba <button_scan+0x4a>
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	2b03      	cmp	r3, #3
 80005b0:	dc03      	bgt.n	80005ba <button_scan+0x4a>
			button_index = i + 4;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	3304      	adds	r3, #4
 80005b6:	60fb      	str	r3, [r7, #12]
 80005b8:	e018      	b.n	80005ec <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	2b03      	cmp	r3, #3
 80005be:	dd07      	ble.n	80005d0 <button_scan+0x60>
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	2b07      	cmp	r3, #7
 80005c4:	dc04      	bgt.n	80005d0 <button_scan+0x60>
			button_index = 7 - i;
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	f1c3 0307 	rsb	r3, r3, #7
 80005cc:	60fb      	str	r3, [r7, #12]
 80005ce:	e00d      	b.n	80005ec <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2b07      	cmp	r3, #7
 80005d4:	dd06      	ble.n	80005e4 <button_scan+0x74>
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	2b0b      	cmp	r3, #11
 80005da:	dc03      	bgt.n	80005e4 <button_scan+0x74>
			button_index = i + 4;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	3304      	adds	r3, #4
 80005e0:	60fb      	str	r3, [r7, #12]
 80005e2:	e003      	b.n	80005ec <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	f1c3 0317 	rsb	r3, r3, #23
 80005ea:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 80005ec:	4b13      	ldr	r3, [pc, #76]	@ (800063c <button_scan+0xcc>)
 80005ee:	881a      	ldrh	r2, [r3, #0]
 80005f0:	897b      	ldrh	r3, [r7, #10]
 80005f2:	4013      	ands	r3, r2
 80005f4:	b29b      	uxth	r3, r3
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d005      	beq.n	8000606 <button_scan+0x96>
			button_count[button_index] = 0;
 80005fa:	4a12      	ldr	r2, [pc, #72]	@ (8000644 <button_scan+0xd4>)
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	2100      	movs	r1, #0
 8000600:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000604:	e009      	b.n	800061a <button_scan+0xaa>
		else
			button_count[button_index]++;
 8000606:	4a0f      	ldr	r2, [pc, #60]	@ (8000644 <button_scan+0xd4>)
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800060e:	3301      	adds	r3, #1
 8000610:	b299      	uxth	r1, r3
 8000612:	4a0c      	ldr	r2, [pc, #48]	@ (8000644 <button_scan+0xd4>)
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 800061a:	897b      	ldrh	r3, [r7, #10]
 800061c:	085b      	lsrs	r3, r3, #1
 800061e:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	3301      	adds	r3, #1
 8000624:	607b      	str	r3, [r7, #4]
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	2b0f      	cmp	r3, #15
 800062a:	ddbc      	ble.n	80005a6 <button_scan+0x36>
	}
}
 800062c:	bf00      	nop
 800062e:	bf00      	nop
 8000630:	3710      	adds	r7, #16
 8000632:	46bd      	mov	sp, r7
 8000634:	bd80      	pop	{r7, pc}
 8000636:	bf00      	nop
 8000638:	40020c00 	.word	0x40020c00
 800063c:	2000006c 	.word	0x2000006c
 8000640:	20000110 	.word	0x20000110
 8000644:	2000004c 	.word	0x2000004c

08000648 <buzzer_init>:
#include "buzzer.h"
#include "tim.h"

void buzzer_init(){
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, 0);
 800064c:	4b04      	ldr	r3, [pc, #16]	@ (8000660 <buzzer_init+0x18>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	2200      	movs	r2, #0
 8000652:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8000654:	2100      	movs	r1, #0
 8000656:	4802      	ldr	r0, [pc, #8]	@ (8000660 <buzzer_init+0x18>)
 8000658:	f005 f9ee 	bl	8005a38 <HAL_TIM_PWM_Start>
}
 800065c:	bf00      	nop
 800065e:	bd80      	pop	{r7, pc}
 8000660:	200001f8 	.word	0x200001f8

08000664 <buzzer_SetVolume>:

void buzzer_SetVolume(uint8_t duty_cycle){
 8000664:	b480      	push	{r7}
 8000666:	b083      	sub	sp, #12
 8000668:	af00      	add	r7, sp, #0
 800066a:	4603      	mov	r3, r0
 800066c:	71fb      	strb	r3, [r7, #7]
	if (duty_cycle > 99) duty_cycle = 99;
 800066e:	79fb      	ldrb	r3, [r7, #7]
 8000670:	2b63      	cmp	r3, #99	@ 0x63
 8000672:	d901      	bls.n	8000678 <buzzer_SetVolume+0x14>
 8000674:	2363      	movs	r3, #99	@ 0x63
 8000676:	71fb      	strb	r3, [r7, #7]
	__HAL_TIM_SET_COMPARE(&htim13, TIM_CHANNEL_1, duty_cycle);
 8000678:	4b04      	ldr	r3, [pc, #16]	@ (800068c <buzzer_SetVolume+0x28>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	79fa      	ldrb	r2, [r7, #7]
 800067e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000680:	bf00      	nop
 8000682:	370c      	adds	r7, #12
 8000684:	46bd      	mov	sp, r7
 8000686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068a:	4770      	bx	lr
 800068c:	200001f8 	.word	0x200001f8

08000690 <buzzer_Stop>:

void buzzer_Stop(){
 8000690:	b580      	push	{r7, lr}
 8000692:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Stop(&htim13, TIM_CHANNEL_1);
 8000694:	2100      	movs	r1, #0
 8000696:	4802      	ldr	r0, [pc, #8]	@ (80006a0 <buzzer_Stop+0x10>)
 8000698:	f005 fa96 	bl	8005bc8 <HAL_TIM_PWM_Stop>
}
 800069c:	bf00      	nop
 800069e:	bd80      	pop	{r7, pc}
 80006a0:	200001f8 	.word	0x200001f8

080006a4 <fsm_electronic_lock_run>:

//update password
uint8_t update_stage = 0;
uint8_t new_password[4] = {0};

void fsm_electronic_lock_run() {
 80006a4:	b580      	push	{r7, lr}
 80006a6:	af00      	add	r7, sp, #0
	switch(electronic_lock_state) {
 80006a8:	4b2a      	ldr	r3, [pc, #168]	@ (8000754 <fsm_electronic_lock_run+0xb0>)
 80006aa:	781b      	ldrb	r3, [r3, #0]
 80006ac:	2b0d      	cmp	r3, #13
 80006ae:	d84e      	bhi.n	800074e <fsm_electronic_lock_run+0xaa>
 80006b0:	a201      	add	r2, pc, #4	@ (adr r2, 80006b8 <fsm_electronic_lock_run+0x14>)
 80006b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80006b6:	bf00      	nop
 80006b8:	080006f1 	.word	0x080006f1
 80006bc:	08000701 	.word	0x08000701
 80006c0:	08000707 	.word	0x08000707
 80006c4:	0800070d 	.word	0x0800070d
 80006c8:	08000713 	.word	0x08000713
 80006cc:	08000719 	.word	0x08000719
 80006d0:	0800071f 	.word	0x0800071f
 80006d4:	08000725 	.word	0x08000725
 80006d8:	0800072b 	.word	0x0800072b
 80006dc:	08000731 	.word	0x08000731
 80006e0:	08000737 	.word	0x08000737
 80006e4:	08000743 	.word	0x08000743
 80006e8:	08000749 	.word	0x08000749
 80006ec:	0800073d 	.word	0x0800073d
		case INIT:
			init();
 80006f0:	f000 fae6 	bl	8000cc0 <init>
			if (1) {
				init_idle();
 80006f4:	f000 f8aa 	bl	800084c <init_idle>
				electronic_lock_state = IDLE;
 80006f8:	4b16      	ldr	r3, [pc, #88]	@ (8000754 <fsm_electronic_lock_run+0xb0>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	701a      	strb	r2, [r3, #0]
			}
			break;
 80006fe:	e027      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case IDLE:
			idle();
 8000700:	f000 fae6 	bl	8000cd0 <idle>

			break;
 8000704:	e024      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case RECEIVE_PASSWORD_NUMBER:
			receive_password_number();
 8000706:	f000 fc07 	bl	8000f18 <receive_password_number>

			break;
 800070a:	e021      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case RECEIVE_PASSWORD_CHARACTER:
			receive_password_character();
 800070c:	f000 fcdc 	bl	80010c8 <receive_password_character>

			break;
 8000710:	e01e      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case PROCESS_AND_CONTROL:
			process_and_control();
 8000712:	f000 fe0f 	bl	8001334 <process_and_control>
			break;
 8000716:	e01b      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case UNLOCK_DOOR:
			unlock_door();
 8000718:	f000 ff84 	bl	8001624 <unlock_door>
			break;
 800071c:	e018      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case DOOR_OPEN:
			door_open();
 800071e:	f000 ffbd 	bl	800169c <door_open>
			break;
 8000722:	e015      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case DOOR_CLOSE:
			door_close();
 8000724:	f000 fff0 	bl	8001708 <door_close>
			break;
 8000728:	e012      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case ALERT:
			alert();
 800072a:	f001 f813 	bl	8001754 <alert>
			break;
 800072e:	e00f      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case LOCK_DOOR:
			lock_door();
 8000730:	f001 f850 	bl	80017d4 <lock_door>
			break;
 8000734:	e00c      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case PASSWORD_INCORRECT:
			password_incorrect();
 8000736:	f000 fe71 	bl	800141c <password_incorrect>
			break;
 800073a:	e009      	b.n	8000750 <fsm_electronic_lock_run+0xac>
			//lockout
		case LOCK_OUT:
			lockout();
 800073c:	f000 ff32 	bl	80015a4 <lockout>
			break;
 8000740:	e006      	b.n	8000750 <fsm_electronic_lock_run+0xac>
//			break;
//		case UPDATE_PASSWORD_CHARACTER:
//			update_password_character();
//			break;
		case CHANGE_PASSWORD_NUMBER:
			change_password_number();
 8000742:	f001 fa2b 	bl	8001b9c <change_password_number>
			break;
 8000746:	e003      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		case CHANGE_PASSWORD_CHARACTER:
			change_password_character();
 8000748:	f001 fc88 	bl	800205c <change_password_character>
			break;
 800074c:	e000      	b.n	8000750 <fsm_electronic_lock_run+0xac>
		default:
			break;
 800074e:	bf00      	nop
	}
}
 8000750:	bf00      	nop
 8000752:	bd80      	pop	{r7, pc}
 8000754:	2000006e 	.word	0x2000006e

08000758 <reset_inputs>:

static void reset_inputs(void) {
 8000758:	b580      	push	{r7, lr}
 800075a:	b082      	sub	sp, #8
 800075c:	af00      	add	r7, sp, #0
	entered_index = 0;
 800075e:	4b0c      	ldr	r3, [pc, #48]	@ (8000790 <reset_inputs+0x38>)
 8000760:	2200      	movs	r2, #0
 8000762:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; ++i) {
 8000764:	2300      	movs	r3, #0
 8000766:	607b      	str	r3, [r7, #4]
 8000768:	e00a      	b.n	8000780 <reset_inputs+0x28>
		entered_password[i] = 0;
 800076a:	4a0a      	ldr	r2, [pc, #40]	@ (8000794 <reset_inputs+0x3c>)
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	4413      	add	r3, r2
 8000770:	2200      	movs	r2, #0
 8000772:	701a      	strb	r2, [r3, #0]
		// Blank the display instead of showing '0' for cleared positions
		led_7seg_clear_pos(i);
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f002 fe5f 	bl	8003438 <led_7seg_clear_pos>
	for (int i = 0; i < 4; ++i) {
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	3301      	adds	r3, #1
 800077e:	607b      	str	r3, [r7, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	2b03      	cmp	r3, #3
 8000784:	ddf1      	ble.n	800076a <reset_inputs+0x12>
	}


}
 8000786:	bf00      	nop
 8000788:	bf00      	nop
 800078a:	3708      	adds	r7, #8
 800078c:	46bd      	mov	sp, r7
 800078e:	bd80      	pop	{r7, pc}
 8000790:	2000006f 	.word	0x2000006f
 8000794:	20000070 	.word	0x20000070

08000798 <read_edges>:

static uint8_t prev_pressed[16] = {0};

static void read_edges(uint8_t edges[16]) {
 8000798:	b480      	push	{r7}
 800079a:	b085      	sub	sp, #20
 800079c:	af00      	add	r7, sp, #0
 800079e:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 16; ++i) {
 80007a0:	2300      	movs	r3, #0
 80007a2:	60fb      	str	r3, [r7, #12]
 80007a4:	e022      	b.n	80007ec <read_edges+0x54>
		uint8_t now = (button_count[i] > 0) ? 1 : 0;
 80007a6:	4a16      	ldr	r2, [pc, #88]	@ (8000800 <read_edges+0x68>)
 80007a8:	68fb      	ldr	r3, [r7, #12]
 80007aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80007ae:	2b00      	cmp	r3, #0
 80007b0:	bf14      	ite	ne
 80007b2:	2301      	movne	r3, #1
 80007b4:	2300      	moveq	r3, #0
 80007b6:	b2db      	uxtb	r3, r3
 80007b8:	72fb      	strb	r3, [r7, #11]
		edges[i] = (now && !prev_pressed[i]) ? 1 : 0;
 80007ba:	7afb      	ldrb	r3, [r7, #11]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d007      	beq.n	80007d0 <read_edges+0x38>
 80007c0:	4a10      	ldr	r2, [pc, #64]	@ (8000804 <read_edges+0x6c>)
 80007c2:	68fb      	ldr	r3, [r7, #12]
 80007c4:	4413      	add	r3, r2
 80007c6:	781b      	ldrb	r3, [r3, #0]
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d101      	bne.n	80007d0 <read_edges+0x38>
 80007cc:	2101      	movs	r1, #1
 80007ce:	e000      	b.n	80007d2 <read_edges+0x3a>
 80007d0:	2100      	movs	r1, #0
 80007d2:	68fb      	ldr	r3, [r7, #12]
 80007d4:	687a      	ldr	r2, [r7, #4]
 80007d6:	4413      	add	r3, r2
 80007d8:	b2ca      	uxtb	r2, r1
 80007da:	701a      	strb	r2, [r3, #0]
		prev_pressed[i] = now;
 80007dc:	4a09      	ldr	r2, [pc, #36]	@ (8000804 <read_edges+0x6c>)
 80007de:	68fb      	ldr	r3, [r7, #12]
 80007e0:	4413      	add	r3, r2
 80007e2:	7afa      	ldrb	r2, [r7, #11]
 80007e4:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; ++i) {
 80007e6:	68fb      	ldr	r3, [r7, #12]
 80007e8:	3301      	adds	r3, #1
 80007ea:	60fb      	str	r3, [r7, #12]
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	2b0f      	cmp	r3, #15
 80007f0:	ddd9      	ble.n	80007a6 <read_edges+0xe>
	}
}
 80007f2:	bf00      	nop
 80007f4:	bf00      	nop
 80007f6:	3714      	adds	r7, #20
 80007f8:	46bd      	mov	sp, r7
 80007fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fe:	4770      	bx	lr
 8000800:	2000004c 	.word	0x2000004c
 8000804:	20000074 	.word	0x20000074

08000808 <check_password>:

uint8_t check_password() {
 8000808:	b480      	push	{r7}
 800080a:	b083      	sub	sp, #12
 800080c:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < 4; i++) {
 800080e:	2300      	movs	r3, #0
 8000810:	71fb      	strb	r3, [r7, #7]
 8000812:	e00c      	b.n	800082e <check_password+0x26>
		if (correct_password[i] != entered_password[i]) {
 8000814:	79fb      	ldrb	r3, [r7, #7]
 8000816:	4a0b      	ldr	r2, [pc, #44]	@ (8000844 <check_password+0x3c>)
 8000818:	5cd2      	ldrb	r2, [r2, r3]
 800081a:	79fb      	ldrb	r3, [r7, #7]
 800081c:	490a      	ldr	r1, [pc, #40]	@ (8000848 <check_password+0x40>)
 800081e:	5ccb      	ldrb	r3, [r1, r3]
 8000820:	429a      	cmp	r2, r3
 8000822:	d001      	beq.n	8000828 <check_password+0x20>
			return 0;
 8000824:	2300      	movs	r3, #0
 8000826:	e006      	b.n	8000836 <check_password+0x2e>
	for(uint8_t i = 0; i < 4; i++) {
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	3301      	adds	r3, #1
 800082c:	71fb      	strb	r3, [r7, #7]
 800082e:	79fb      	ldrb	r3, [r7, #7]
 8000830:	2b03      	cmp	r3, #3
 8000832:	d9ef      	bls.n	8000814 <check_password+0xc>
		}
	}
	return 1;
 8000834:	2301      	movs	r3, #1
}
 8000836:	4618      	mov	r0, r3
 8000838:	370c      	adds	r7, #12
 800083a:	46bd      	mov	sp, r7
 800083c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	20000004 	.word	0x20000004
 8000848:	20000070 	.word	0x20000070

0800084c <init_idle>:

void init_idle() {
 800084c:	b580      	push	{r7, lr}
 800084e:	b084      	sub	sp, #16
 8000850:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, BLACK);
 8000852:	2300      	movs	r3, #0
 8000854:	9300      	str	r3, [sp, #0]
 8000856:	2314      	movs	r3, #20
 8000858:	22f0      	movs	r2, #240	@ 0xf0
 800085a:	2100      	movs	r1, #0
 800085c:	2000      	movs	r0, #0
 800085e:	f002 f8ed 	bl	8002a3c <lcd_fill>
	lcd_fill(0, 150, 240, 170, BLACK);
 8000862:	2300      	movs	r3, #0
 8000864:	9300      	str	r3, [sp, #0]
 8000866:	23aa      	movs	r3, #170	@ 0xaa
 8000868:	22f0      	movs	r2, #240	@ 0xf0
 800086a:	2196      	movs	r1, #150	@ 0x96
 800086c:	2000      	movs	r0, #0
 800086e:	f002 f8e5 	bl	8002a3c <lcd_fill>
	lcd_fill(0, 20, 240, 172, BLACK);
 8000872:	2300      	movs	r3, #0
 8000874:	9300      	str	r3, [sp, #0]
 8000876:	23ac      	movs	r3, #172	@ 0xac
 8000878:	22f0      	movs	r2, #240	@ 0xf0
 800087a:	2114      	movs	r1, #20
 800087c:	2000      	movs	r0, #0
 800087e:	f002 f8dd 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "IDLE", LIGHTBLUE, BLACK, 16, 0);
 8000882:	2300      	movs	r3, #0
 8000884:	9302      	str	r3, [sp, #8]
 8000886:	2310      	movs	r3, #16
 8000888:	9301      	str	r3, [sp, #4]
 800088a:	2300      	movs	r3, #0
 800088c:	9300      	str	r3, [sp, #0]
 800088e:	f647 537c 	movw	r3, #32124	@ 0x7d7c
 8000892:	4a13      	ldr	r2, [pc, #76]	@ (80008e0 <init_idle+0x94>)
 8000894:	2100      	movs	r1, #0
 8000896:	2000      	movs	r0, #0
 8000898:	f002 fcc6 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 800089c:	4b11      	ldr	r3, [pc, #68]	@ (80008e4 <init_idle+0x98>)
 800089e:	9300      	str	r3, [sp, #0]
 80008a0:	2378      	movs	r3, #120	@ 0x78
 80008a2:	2248      	movs	r2, #72	@ 0x48
 80008a4:	211e      	movs	r1, #30
 80008a6:	2054      	movs	r0, #84	@ 0x54
 80008a8:	f002 fa80 	bl	8002dac <lcd_show_picture>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 80008ac:	4b0e      	ldr	r3, [pc, #56]	@ (80008e8 <init_idle+0x9c>)
 80008ae:	9300      	str	r3, [sp, #0]
 80008b0:	2394      	movs	r3, #148	@ 0x94
 80008b2:	22f0      	movs	r2, #240	@ 0xf0
 80008b4:	21ac      	movs	r1, #172	@ 0xac
 80008b6:	2000      	movs	r0, #0
 80008b8:	f002 fa78 	bl	8002dac <lcd_show_picture>
	lcd_show_picture(195, 75, 30, 30, gImage_locked);
 80008bc:	4b0b      	ldr	r3, [pc, #44]	@ (80008ec <init_idle+0xa0>)
 80008be:	9300      	str	r3, [sp, #0]
 80008c0:	231e      	movs	r3, #30
 80008c2:	221e      	movs	r2, #30
 80008c4:	214b      	movs	r1, #75	@ 0x4b
 80008c6:	20c3      	movs	r0, #195	@ 0xc3
 80008c8:	f002 fa70 	bl	8002dac <lcd_show_picture>

	keyboard_state = KEYBOARD_NUMBER;
 80008cc:	4b08      	ldr	r3, [pc, #32]	@ (80008f0 <init_idle+0xa4>)
 80008ce:	2214      	movs	r2, #20
 80008d0:	701a      	strb	r2, [r3, #0]
	idle_first_input = 1;
 80008d2:	4b08      	ldr	r3, [pc, #32]	@ (80008f4 <init_idle+0xa8>)
 80008d4:	2201      	movs	r2, #1
 80008d6:	701a      	strb	r2, [r3, #0]
}
 80008d8:	bf00      	nop
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	08006b48 	.word	0x08006b48
 80008e4:	0801b1b4 	.word	0x0801b1b4
 80008e8:	08009c34 	.word	0x08009c34
 80008ec:	08030ab4 	.word	0x08030ab4
 80008f0:	20000000 	.word	0x20000000
 80008f4:	20000008 	.word	0x20000008

080008f8 <init_receive_password_number>:
void init_receive_password_number() {
 80008f8:	b580      	push	{r7, lr}
 80008fa:	b084      	sub	sp, #16
 80008fc:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 80008fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000902:	9300      	str	r3, [sp, #0]
 8000904:	2314      	movs	r3, #20
 8000906:	22f0      	movs	r2, #240	@ 0xf0
 8000908:	2100      	movs	r1, #0
 800090a:	2000      	movs	r0, #0
 800090c:	f002 f896 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "RECEIVE PASSWORD NUMBER", BLACK, WHITE, 16, 0);
 8000910:	2300      	movs	r3, #0
 8000912:	9302      	str	r3, [sp, #8]
 8000914:	2310      	movs	r3, #16
 8000916:	9301      	str	r3, [sp, #4]
 8000918:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800091c:	9300      	str	r3, [sp, #0]
 800091e:	2300      	movs	r3, #0
 8000920:	4a0b      	ldr	r2, [pc, #44]	@ (8000950 <init_receive_password_number+0x58>)
 8000922:	2100      	movs	r1, #0
 8000924:	2000      	movs	r0, #0
 8000926:	f002 fc7f 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 800092a:	4b0a      	ldr	r3, [pc, #40]	@ (8000954 <init_receive_password_number+0x5c>)
 800092c:	9300      	str	r3, [sp, #0]
 800092e:	2378      	movs	r3, #120	@ 0x78
 8000930:	2248      	movs	r2, #72	@ 0x48
 8000932:	211e      	movs	r1, #30
 8000934:	2054      	movs	r0, #84	@ 0x54
 8000936:	f002 fa39 	bl	8002dac <lcd_show_picture>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 800093a:	4b07      	ldr	r3, [pc, #28]	@ (8000958 <init_receive_password_number+0x60>)
 800093c:	9300      	str	r3, [sp, #0]
 800093e:	2394      	movs	r3, #148	@ 0x94
 8000940:	22f0      	movs	r2, #240	@ 0xf0
 8000942:	21ac      	movs	r1, #172	@ 0xac
 8000944:	2000      	movs	r0, #0
 8000946:	f002 fa31 	bl	8002dac <lcd_show_picture>
}
 800094a:	bf00      	nop
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	08006b50 	.word	0x08006b50
 8000954:	0801b1b4 	.word	0x0801b1b4
 8000958:	08009c34 	.word	0x08009c34

0800095c <init_receive_password_character>:
void init_receive_password_character() {
 800095c:	b580      	push	{r7, lr}
 800095e:	b084      	sub	sp, #16
 8000960:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8000962:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000966:	9300      	str	r3, [sp, #0]
 8000968:	2314      	movs	r3, #20
 800096a:	22f0      	movs	r2, #240	@ 0xf0
 800096c:	2100      	movs	r1, #0
 800096e:	2000      	movs	r0, #0
 8000970:	f002 f864 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "RECEIVE PASSWORD CHARACTER", BLACK, WHITE, 16, 0);
 8000974:	2300      	movs	r3, #0
 8000976:	9302      	str	r3, [sp, #8]
 8000978:	2310      	movs	r3, #16
 800097a:	9301      	str	r3, [sp, #4]
 800097c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000980:	9300      	str	r3, [sp, #0]
 8000982:	2300      	movs	r3, #0
 8000984:	4a0b      	ldr	r2, [pc, #44]	@ (80009b4 <init_receive_password_character+0x58>)
 8000986:	2100      	movs	r1, #0
 8000988:	2000      	movs	r0, #0
 800098a:	f002 fc4d 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 800098e:	4b0a      	ldr	r3, [pc, #40]	@ (80009b8 <init_receive_password_character+0x5c>)
 8000990:	9300      	str	r3, [sp, #0]
 8000992:	2378      	movs	r3, #120	@ 0x78
 8000994:	2248      	movs	r2, #72	@ 0x48
 8000996:	211e      	movs	r1, #30
 8000998:	2054      	movs	r0, #84	@ 0x54
 800099a:	f002 fa07 	bl	8002dac <lcd_show_picture>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_char);
 800099e:	4b07      	ldr	r3, [pc, #28]	@ (80009bc <init_receive_password_character+0x60>)
 80009a0:	9300      	str	r3, [sp, #0]
 80009a2:	2394      	movs	r3, #148	@ 0x94
 80009a4:	22f0      	movs	r2, #240	@ 0xf0
 80009a6:	21ac      	movs	r1, #172	@ 0xac
 80009a8:	2000      	movs	r0, #0
 80009aa:	f002 f9ff 	bl	8002dac <lcd_show_picture>
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	bd80      	pop	{r7, pc}
 80009b4:	08006b68 	.word	0x08006b68
 80009b8:	0801b1b4 	.word	0x0801b1b4
 80009bc:	0801f534 	.word	0x0801f534

080009c0 <init_process_and_control>:
void init_process_and_control() {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b084      	sub	sp, #16
 80009c4:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 80009c6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009ca:	9300      	str	r3, [sp, #0]
 80009cc:	2314      	movs	r3, #20
 80009ce:	22f0      	movs	r2, #240	@ 0xf0
 80009d0:	2100      	movs	r1, #0
 80009d2:	2000      	movs	r0, #0
 80009d4:	f002 f832 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "PROCESS AND CONTROL", BLACK, WHITE, 16, 0);
 80009d8:	2300      	movs	r3, #0
 80009da:	9302      	str	r3, [sp, #8]
 80009dc:	2310      	movs	r3, #16
 80009de:	9301      	str	r3, [sp, #4]
 80009e0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80009e4:	9300      	str	r3, [sp, #0]
 80009e6:	2300      	movs	r3, #0
 80009e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000a18 <init_process_and_control+0x58>)
 80009ea:	2100      	movs	r1, #0
 80009ec:	2000      	movs	r0, #0
 80009ee:	f002 fc1b 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_locked);
 80009f2:	4b0a      	ldr	r3, [pc, #40]	@ (8000a1c <init_process_and_control+0x5c>)
 80009f4:	9300      	str	r3, [sp, #0]
 80009f6:	231e      	movs	r3, #30
 80009f8:	221e      	movs	r2, #30
 80009fa:	214b      	movs	r1, #75	@ 0x4b
 80009fc:	20c3      	movs	r0, #195	@ 0xc3
 80009fe:	f002 f9d5 	bl	8002dac <lcd_show_picture>

	electronic_lock_state = PROCESS_AND_CONTROL;
 8000a02:	4b07      	ldr	r3, [pc, #28]	@ (8000a20 <init_process_and_control+0x60>)
 8000a04:	2204      	movs	r2, #4
 8000a06:	701a      	strb	r2, [r3, #0]
	setTimer(SYSTEM_TIMER, 1000);
 8000a08:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000a0c:	2000      	movs	r0, #0
 8000a0e:	f002 fe17 	bl	8003640 <setTimer>
}
 8000a12:	bf00      	nop
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bd80      	pop	{r7, pc}
 8000a18:	08006b84 	.word	0x08006b84
 8000a1c:	08030ab4 	.word	0x08030ab4
 8000a20:	2000006e 	.word	0x2000006e

08000a24 <init_unlock_door>:

void init_unlock_door() {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b084      	sub	sp, #16
 8000a28:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8000a2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a2e:	9300      	str	r3, [sp, #0]
 8000a30:	2314      	movs	r3, #20
 8000a32:	22f0      	movs	r2, #240	@ 0xf0
 8000a34:	2100      	movs	r1, #0
 8000a36:	2000      	movs	r0, #0
 8000a38:	f002 f800 	bl	8002a3c <lcd_fill>
	lcd_fill(84, 30, 177, 153, WHITE);
 8000a3c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a40:	9300      	str	r3, [sp, #0]
 8000a42:	2399      	movs	r3, #153	@ 0x99
 8000a44:	22b1      	movs	r2, #177	@ 0xb1
 8000a46:	211e      	movs	r1, #30
 8000a48:	2054      	movs	r0, #84	@ 0x54
 8000a4a:	f001 fff7 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "UNLOCK DOOR", BLACK, WHITE, 16, 0);
 8000a4e:	2300      	movs	r3, #0
 8000a50:	9302      	str	r3, [sp, #8]
 8000a52:	2310      	movs	r3, #16
 8000a54:	9301      	str	r3, [sp, #4]
 8000a56:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a5a:	9300      	str	r3, [sp, #0]
 8000a5c:	2300      	movs	r3, #0
 8000a5e:	4a0c      	ldr	r2, [pc, #48]	@ (8000a90 <init_unlock_door+0x6c>)
 8000a60:	2100      	movs	r1, #0
 8000a62:	2000      	movs	r0, #0
 8000a64:	f002 fbe0 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000a68:	4b0a      	ldr	r3, [pc, #40]	@ (8000a94 <init_unlock_door+0x70>)
 8000a6a:	9300      	str	r3, [sp, #0]
 8000a6c:	231e      	movs	r3, #30
 8000a6e:	221e      	movs	r2, #30
 8000a70:	214b      	movs	r1, #75	@ 0x4b
 8000a72:	20c3      	movs	r0, #195	@ 0xc3
 8000a74:	f002 f99a 	bl	8002dac <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 8000a78:	4b07      	ldr	r3, [pc, #28]	@ (8000a98 <init_unlock_door+0x74>)
 8000a7a:	9300      	str	r3, [sp, #0]
 8000a7c:	2378      	movs	r3, #120	@ 0x78
 8000a7e:	2248      	movs	r2, #72	@ 0x48
 8000a80:	211e      	movs	r1, #30
 8000a82:	2054      	movs	r0, #84	@ 0x54
 8000a84:	f002 f992 	bl	8002dac <lcd_show_picture>
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	bd80      	pop	{r7, pc}
 8000a8e:	bf00      	nop
 8000a90:	08006b98 	.word	0x08006b98
 8000a94:	080311bc 	.word	0x080311bc
 8000a98:	0801b1b4 	.word	0x0801b1b4

08000a9c <init_door_open>:

void init_door_open() {
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b084      	sub	sp, #16
 8000aa0:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8000aa2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aa6:	9300      	str	r3, [sp, #0]
 8000aa8:	2314      	movs	r3, #20
 8000aaa:	22f0      	movs	r2, #240	@ 0xf0
 8000aac:	2100      	movs	r1, #0
 8000aae:	2000      	movs	r0, #0
 8000ab0:	f001 ffc4 	bl	8002a3c <lcd_fill>
	lcd_fill(84, 30, 177, 153, WHITE);
 8000ab4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ab8:	9300      	str	r3, [sp, #0]
 8000aba:	2399      	movs	r3, #153	@ 0x99
 8000abc:	22b1      	movs	r2, #177	@ 0xb1
 8000abe:	211e      	movs	r1, #30
 8000ac0:	2054      	movs	r0, #84	@ 0x54
 8000ac2:	f001 ffbb 	bl	8002a3c <lcd_fill>
	lcd_fill(0, 150, 240, 170, WHITE);
 8000ac6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000aca:	9300      	str	r3, [sp, #0]
 8000acc:	23aa      	movs	r3, #170	@ 0xaa
 8000ace:	22f0      	movs	r2, #240	@ 0xf0
 8000ad0:	2196      	movs	r1, #150	@ 0x96
 8000ad2:	2000      	movs	r0, #0
 8000ad4:	f001 ffb2 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "DOOR OPEN", BLACK, WHITE, 16, 0);
 8000ad8:	2300      	movs	r3, #0
 8000ada:	9302      	str	r3, [sp, #8]
 8000adc:	2310      	movs	r3, #16
 8000ade:	9301      	str	r3, [sp, #4]
 8000ae0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ae4:	9300      	str	r3, [sp, #0]
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	4a0b      	ldr	r2, [pc, #44]	@ (8000b18 <init_door_open+0x7c>)
 8000aea:	2100      	movs	r1, #0
 8000aec:	2000      	movs	r0, #0
 8000aee:	f002 fb9b 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000af2:	4b0a      	ldr	r3, [pc, #40]	@ (8000b1c <init_door_open+0x80>)
 8000af4:	9300      	str	r3, [sp, #0]
 8000af6:	231e      	movs	r3, #30
 8000af8:	221e      	movs	r2, #30
 8000afa:	214b      	movs	r1, #75	@ 0x4b
 8000afc:	20c3      	movs	r0, #195	@ 0xc3
 8000afe:	f002 f955 	bl	8002dac <lcd_show_picture>
	lcd_show_picture(84, 30, 93, 123, gImage_door_open);
 8000b02:	4b07      	ldr	r3, [pc, #28]	@ (8000b20 <init_door_open+0x84>)
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	237b      	movs	r3, #123	@ 0x7b
 8000b08:	225d      	movs	r2, #93	@ 0x5d
 8000b0a:	211e      	movs	r1, #30
 8000b0c:	2054      	movs	r0, #84	@ 0x54
 8000b0e:	f002 f94d 	bl	8002dac <lcd_show_picture>
}
 8000b12:	bf00      	nop
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	08006ba4 	.word	0x08006ba4
 8000b1c:	080311bc 	.word	0x080311bc
 8000b20:	080318c4 	.word	0x080318c4

08000b24 <init_door_close>:

void init_door_close() {
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8000b2a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b2e:	9300      	str	r3, [sp, #0]
 8000b30:	2314      	movs	r3, #20
 8000b32:	22f0      	movs	r2, #240	@ 0xf0
 8000b34:	2100      	movs	r1, #0
 8000b36:	2000      	movs	r0, #0
 8000b38:	f001 ff80 	bl	8002a3c <lcd_fill>
	lcd_fill(84, 30, 177, 153, WHITE);
 8000b3c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b40:	9300      	str	r3, [sp, #0]
 8000b42:	2399      	movs	r3, #153	@ 0x99
 8000b44:	22b1      	movs	r2, #177	@ 0xb1
 8000b46:	211e      	movs	r1, #30
 8000b48:	2054      	movs	r0, #84	@ 0x54
 8000b4a:	f001 ff77 	bl	8002a3c <lcd_fill>
	lcd_fill(30, 75, 60, 105, WHITE);
 8000b4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b52:	9300      	str	r3, [sp, #0]
 8000b54:	2369      	movs	r3, #105	@ 0x69
 8000b56:	223c      	movs	r2, #60	@ 0x3c
 8000b58:	214b      	movs	r1, #75	@ 0x4b
 8000b5a:	201e      	movs	r0, #30
 8000b5c:	f001 ff6e 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "DOOR CLOSE", BLACK, WHITE, 16, 0);
 8000b60:	2300      	movs	r3, #0
 8000b62:	9302      	str	r3, [sp, #8]
 8000b64:	2310      	movs	r3, #16
 8000b66:	9301      	str	r3, [sp, #4]
 8000b68:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b6c:	9300      	str	r3, [sp, #0]
 8000b6e:	2300      	movs	r3, #0
 8000b70:	4a0b      	ldr	r2, [pc, #44]	@ (8000ba0 <init_door_close+0x7c>)
 8000b72:	2100      	movs	r1, #0
 8000b74:	2000      	movs	r0, #0
 8000b76:	f002 fb57 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000b7a:	4b0a      	ldr	r3, [pc, #40]	@ (8000ba4 <init_door_close+0x80>)
 8000b7c:	9300      	str	r3, [sp, #0]
 8000b7e:	231e      	movs	r3, #30
 8000b80:	221e      	movs	r2, #30
 8000b82:	214b      	movs	r1, #75	@ 0x4b
 8000b84:	20c3      	movs	r0, #195	@ 0xc3
 8000b86:	f002 f911 	bl	8002dac <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 8000b8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <init_door_close+0x84>)
 8000b8c:	9300      	str	r3, [sp, #0]
 8000b8e:	2378      	movs	r3, #120	@ 0x78
 8000b90:	2248      	movs	r2, #72	@ 0x48
 8000b92:	211e      	movs	r1, #30
 8000b94:	2054      	movs	r0, #84	@ 0x54
 8000b96:	f002 f909 	bl	8002dac <lcd_show_picture>
}
 8000b9a:	bf00      	nop
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	08006bb0 	.word	0x08006bb0
 8000ba4:	080311bc 	.word	0x080311bc
 8000ba8:	0801b1b4 	.word	0x0801b1b4

08000bac <init_alert>:

void init_alert() {
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8000bb2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bb6:	9300      	str	r3, [sp, #0]
 8000bb8:	2314      	movs	r3, #20
 8000bba:	22f0      	movs	r2, #240	@ 0xf0
 8000bbc:	2100      	movs	r1, #0
 8000bbe:	2000      	movs	r0, #0
 8000bc0:	f001 ff3c 	bl	8002a3c <lcd_fill>
	lcd_fill(84, 30, 177, 153, WHITE);
 8000bc4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000bc8:	9300      	str	r3, [sp, #0]
 8000bca:	2399      	movs	r3, #153	@ 0x99
 8000bcc:	22b1      	movs	r2, #177	@ 0xb1
 8000bce:	211e      	movs	r1, #30
 8000bd0:	2054      	movs	r0, #84	@ 0x54
 8000bd2:	f001 ff33 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "ALERT! DOOR NOT CLOSED", RED, WHITE, 16, 0);
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	9302      	str	r3, [sp, #8]
 8000bda:	2310      	movs	r3, #16
 8000bdc:	9301      	str	r3, [sp, #4]
 8000bde:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000be2:	9300      	str	r3, [sp, #0]
 8000be4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000be8:	4a13      	ldr	r2, [pc, #76]	@ (8000c38 <init_alert+0x8c>)
 8000bea:	2100      	movs	r1, #0
 8000bec:	2000      	movs	r0, #0
 8000bee:	f002 fb1b 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(30, 75, 30, 29, gImage_alert);
 8000bf2:	4b12      	ldr	r3, [pc, #72]	@ (8000c3c <init_alert+0x90>)
 8000bf4:	9300      	str	r3, [sp, #0]
 8000bf6:	231d      	movs	r3, #29
 8000bf8:	221e      	movs	r2, #30
 8000bfa:	214b      	movs	r1, #75	@ 0x4b
 8000bfc:	201e      	movs	r0, #30
 8000bfe:	f002 f8d5 	bl	8002dac <lcd_show_picture>
	lcd_show_picture(195, 75, 30, 30, gImage_unlocked);
 8000c02:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <init_alert+0x94>)
 8000c04:	9300      	str	r3, [sp, #0]
 8000c06:	231e      	movs	r3, #30
 8000c08:	221e      	movs	r2, #30
 8000c0a:	214b      	movs	r1, #75	@ 0x4b
 8000c0c:	20c3      	movs	r0, #195	@ 0xc3
 8000c0e:	f002 f8cd 	bl	8002dac <lcd_show_picture>
	lcd_show_picture(84, 30, 93, 123, gImage_door_open);
 8000c12:	4b0c      	ldr	r3, [pc, #48]	@ (8000c44 <init_alert+0x98>)
 8000c14:	9300      	str	r3, [sp, #0]
 8000c16:	237b      	movs	r3, #123	@ 0x7b
 8000c18:	225d      	movs	r2, #93	@ 0x5d
 8000c1a:	211e      	movs	r1, #30
 8000c1c:	2054      	movs	r0, #84	@ 0x54
 8000c1e:	f002 f8c5 	bl	8002dac <lcd_show_picture>
	setTimer(4, 500);
 8000c22:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8000c26:	2004      	movs	r0, #4
 8000c28:	f002 fd0a 	bl	8003640 <setTimer>
	buzzer_init();
 8000c2c:	f7ff fd0c 	bl	8000648 <buzzer_init>
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	08006bbc 	.word	0x08006bbc
 8000c3c:	08037224 	.word	0x08037224
 8000c40:	080311bc 	.word	0x080311bc
 8000c44:	080318c4 	.word	0x080318c4

08000c48 <init_lock_door>:

void init_lock_door() {
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b084      	sub	sp, #16
 8000c4c:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8000c4e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c52:	9300      	str	r3, [sp, #0]
 8000c54:	2314      	movs	r3, #20
 8000c56:	22f0      	movs	r2, #240	@ 0xf0
 8000c58:	2100      	movs	r1, #0
 8000c5a:	2000      	movs	r0, #0
 8000c5c:	f001 feee 	bl	8002a3c <lcd_fill>
	lcd_fill(84, 30, 177, 153, WHITE);
 8000c60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c64:	9300      	str	r3, [sp, #0]
 8000c66:	2399      	movs	r3, #153	@ 0x99
 8000c68:	22b1      	movs	r2, #177	@ 0xb1
 8000c6a:	211e      	movs	r1, #30
 8000c6c:	2054      	movs	r0, #84	@ 0x54
 8000c6e:	f001 fee5 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "LOCKING DOOR", BLACK, WHITE, 16, 0);
 8000c72:	2300      	movs	r3, #0
 8000c74:	9302      	str	r3, [sp, #8]
 8000c76:	2310      	movs	r3, #16
 8000c78:	9301      	str	r3, [sp, #4]
 8000c7a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c7e:	9300      	str	r3, [sp, #0]
 8000c80:	2300      	movs	r3, #0
 8000c82:	4a0c      	ldr	r2, [pc, #48]	@ (8000cb4 <init_lock_door+0x6c>)
 8000c84:	2100      	movs	r1, #0
 8000c86:	2000      	movs	r0, #0
 8000c88:	f002 face 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(195, 75, 30, 30, gImage_locked);
 8000c8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb8 <init_lock_door+0x70>)
 8000c8e:	9300      	str	r3, [sp, #0]
 8000c90:	231e      	movs	r3, #30
 8000c92:	221e      	movs	r2, #30
 8000c94:	214b      	movs	r1, #75	@ 0x4b
 8000c96:	20c3      	movs	r0, #195	@ 0xc3
 8000c98:	f002 f888 	bl	8002dac <lcd_show_picture>
	lcd_show_picture(84, 30, 72, 120, gImage_door_close);
 8000c9c:	4b07      	ldr	r3, [pc, #28]	@ (8000cbc <init_lock_door+0x74>)
 8000c9e:	9300      	str	r3, [sp, #0]
 8000ca0:	2378      	movs	r3, #120	@ 0x78
 8000ca2:	2248      	movs	r2, #72	@ 0x48
 8000ca4:	211e      	movs	r1, #30
 8000ca6:	2054      	movs	r0, #84	@ 0x54
 8000ca8:	f002 f880 	bl	8002dac <lcd_show_picture>
}
 8000cac:	bf00      	nop
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	08006bd4 	.word	0x08006bd4
 8000cb8:	08030ab4 	.word	0x08030ab4
 8000cbc:	0801b1b4 	.word	0x0801b1b4

08000cc0 <init>:

void idle_receive_password_character() {

}

void init() {
 8000cc0:	b480      	push	{r7}
 8000cc2:	af00      	add	r7, sp, #0
	// DO NOTHING
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
	...

08000cd0 <idle>:

void idle() {
 8000cd0:	b580      	push	{r7, lr}
 8000cd2:	b08a      	sub	sp, #40	@ 0x28
 8000cd4:	af02      	add	r7, sp, #8
//	lcd_fill(0, 150, 240, 20, WHITE);

	if (keyboard_state == KEYBOARD_NUMBER) {
 8000cd6:	4b8a      	ldr	r3, [pc, #552]	@ (8000f00 <idle+0x230>)
 8000cd8:	781b      	ldrb	r3, [r3, #0]
 8000cda:	2b14      	cmp	r3, #20
 8000cdc:	d108      	bne.n	8000cf0 <idle+0x20>
		lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 8000cde:	4b89      	ldr	r3, [pc, #548]	@ (8000f04 <idle+0x234>)
 8000ce0:	9300      	str	r3, [sp, #0]
 8000ce2:	2394      	movs	r3, #148	@ 0x94
 8000ce4:	22f0      	movs	r2, #240	@ 0xf0
 8000ce6:	21ac      	movs	r1, #172	@ 0xac
 8000ce8:	2000      	movs	r0, #0
 8000cea:	f002 f85f 	bl	8002dac <lcd_show_picture>
 8000cee:	e007      	b.n	8000d00 <idle+0x30>
	} else {
		lcd_show_picture(0, 172, 240, 148, gImage_ini_key_char);
 8000cf0:	4b85      	ldr	r3, [pc, #532]	@ (8000f08 <idle+0x238>)
 8000cf2:	9300      	str	r3, [sp, #0]
 8000cf4:	2394      	movs	r3, #148	@ 0x94
 8000cf6:	22f0      	movs	r2, #240	@ 0xf0
 8000cf8:	21ac      	movs	r1, #172	@ 0xac
 8000cfa:	2000      	movs	r0, #0
 8000cfc:	f002 f856 	bl	8002dac <lcd_show_picture>
	}

	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000d00:	2000      	movs	r0, #0
 8000d02:	f002 fcb9 	bl	8003678 <isTimerExpired>
 8000d06:	4603      	mov	r3, r0
 8000d08:	2b00      	cmp	r3, #0
 8000d0a:	f000 80f4 	beq.w	8000ef6 <idle+0x226>

	uint8_t e[16];
	read_edges(e);
 8000d0e:	463b      	mov	r3, r7
 8000d10:	4618      	mov	r0, r3
 8000d12:	f7ff fd41 	bl	8000798 <read_edges>

	if(e[14]){
 8000d16:	7bbb      	ldrb	r3, [r7, #14]
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d009      	beq.n	8000d30 <idle+0x60>
		super_init_change_password_number();
 8000d1c:	f000 fdc4 	bl	80018a8 <super_init_change_password_number>
		electronic_lock_state = CHANGE_PASSWORD_NUMBER;
 8000d20:	4b7a      	ldr	r3, [pc, #488]	@ (8000f0c <idle+0x23c>)
 8000d22:	220b      	movs	r2, #11
 8000d24:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8000d26:	2164      	movs	r1, #100	@ 0x64
 8000d28:	2000      	movs	r0, #0
 8000d2a:	f002 fc89 	bl	8003640 <setTimer>
		return;
 8000d2e:	e0e3      	b.n	8000ef8 <idle+0x228>
	}

	if (e[12]) {
 8000d30:	7b3b      	ldrb	r3, [r7, #12]
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d00d      	beq.n	8000d52 <idle+0x82>
		keyboard_state = (keyboard_state == KEYBOARD_NUMBER) ? KEYBOARD_CHARACTER : KEYBOARD_NUMBER;
 8000d36:	4b72      	ldr	r3, [pc, #456]	@ (8000f00 <idle+0x230>)
 8000d38:	781b      	ldrb	r3, [r3, #0]
 8000d3a:	2b14      	cmp	r3, #20
 8000d3c:	d101      	bne.n	8000d42 <idle+0x72>
 8000d3e:	2215      	movs	r2, #21
 8000d40:	e000      	b.n	8000d44 <idle+0x74>
 8000d42:	2214      	movs	r2, #20
 8000d44:	4b6e      	ldr	r3, [pc, #440]	@ (8000f00 <idle+0x230>)
 8000d46:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8000d48:	2164      	movs	r1, #100	@ 0x64
 8000d4a:	2000      	movs	r0, #0
 8000d4c:	f002 fc78 	bl	8003640 <setTimer>
		return;
 8000d50:	e0d2      	b.n	8000ef8 <idle+0x228>
	}

	if (keyboard_state == KEYBOARD_NUMBER) {
 8000d52:	4b6b      	ldr	r3, [pc, #428]	@ (8000f00 <idle+0x230>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	2b14      	cmp	r3, #20
 8000d58:	d170      	bne.n	8000e3c <idle+0x16c>
		int digit = -1;
 8000d5a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d5e:	61fb      	str	r3, [r7, #28]
		if (e[13] == 1) digit = 0;
 8000d60:	7b7b      	ldrb	r3, [r7, #13]
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d102      	bne.n	8000d6c <idle+0x9c>
 8000d66:	2300      	movs	r3, #0
 8000d68:	61fb      	str	r3, [r7, #28]
 8000d6a:	e034      	b.n	8000dd6 <idle+0x106>
		else if (e[0] == 1) digit = 1;
 8000d6c:	783b      	ldrb	r3, [r7, #0]
 8000d6e:	2b01      	cmp	r3, #1
 8000d70:	d102      	bne.n	8000d78 <idle+0xa8>
 8000d72:	2301      	movs	r3, #1
 8000d74:	61fb      	str	r3, [r7, #28]
 8000d76:	e02e      	b.n	8000dd6 <idle+0x106>
		else if (e[1] == 1) digit = 2;
 8000d78:	787b      	ldrb	r3, [r7, #1]
 8000d7a:	2b01      	cmp	r3, #1
 8000d7c:	d102      	bne.n	8000d84 <idle+0xb4>
 8000d7e:	2302      	movs	r3, #2
 8000d80:	61fb      	str	r3, [r7, #28]
 8000d82:	e028      	b.n	8000dd6 <idle+0x106>
		else if (e[2] == 1) digit = 3;
 8000d84:	78bb      	ldrb	r3, [r7, #2]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d102      	bne.n	8000d90 <idle+0xc0>
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	61fb      	str	r3, [r7, #28]
 8000d8e:	e022      	b.n	8000dd6 <idle+0x106>
		else if (e[4] == 1) digit = 4;
 8000d90:	793b      	ldrb	r3, [r7, #4]
 8000d92:	2b01      	cmp	r3, #1
 8000d94:	d102      	bne.n	8000d9c <idle+0xcc>
 8000d96:	2304      	movs	r3, #4
 8000d98:	61fb      	str	r3, [r7, #28]
 8000d9a:	e01c      	b.n	8000dd6 <idle+0x106>
		else if (e[5] == 1) digit = 5;
 8000d9c:	797b      	ldrb	r3, [r7, #5]
 8000d9e:	2b01      	cmp	r3, #1
 8000da0:	d102      	bne.n	8000da8 <idle+0xd8>
 8000da2:	2305      	movs	r3, #5
 8000da4:	61fb      	str	r3, [r7, #28]
 8000da6:	e016      	b.n	8000dd6 <idle+0x106>
		else if (e[6] == 1) digit = 6;
 8000da8:	79bb      	ldrb	r3, [r7, #6]
 8000daa:	2b01      	cmp	r3, #1
 8000dac:	d102      	bne.n	8000db4 <idle+0xe4>
 8000dae:	2306      	movs	r3, #6
 8000db0:	61fb      	str	r3, [r7, #28]
 8000db2:	e010      	b.n	8000dd6 <idle+0x106>
		else if (e[8] == 1) digit = 7;
 8000db4:	7a3b      	ldrb	r3, [r7, #8]
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d102      	bne.n	8000dc0 <idle+0xf0>
 8000dba:	2307      	movs	r3, #7
 8000dbc:	61fb      	str	r3, [r7, #28]
 8000dbe:	e00a      	b.n	8000dd6 <idle+0x106>
		else if (e[9] == 1) digit = 8;
 8000dc0:	7a7b      	ldrb	r3, [r7, #9]
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d102      	bne.n	8000dcc <idle+0xfc>
 8000dc6:	2308      	movs	r3, #8
 8000dc8:	61fb      	str	r3, [r7, #28]
 8000dca:	e004      	b.n	8000dd6 <idle+0x106>
		else if (e[10] == 1) digit = 9;
 8000dcc:	7abb      	ldrb	r3, [r7, #10]
 8000dce:	2b01      	cmp	r3, #1
 8000dd0:	d101      	bne.n	8000dd6 <idle+0x106>
 8000dd2:	2309      	movs	r3, #9
 8000dd4:	61fb      	str	r3, [r7, #28]

		if (digit >= 0) {
 8000dd6:	69fb      	ldr	r3, [r7, #28]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	f2c0 8087 	blt.w	8000eec <idle+0x21c>
			init_receive_password_number();
 8000dde:	f7ff fd8b 	bl	80008f8 <init_receive_password_number>
			entered_index = 0;
 8000de2:	4b4b      	ldr	r3, [pc, #300]	@ (8000f10 <idle+0x240>)
 8000de4:	2200      	movs	r2, #0
 8000de6:	701a      	strb	r2, [r3, #0]

			for (int i = 0; i < 4; ++i) {
 8000de8:	2300      	movs	r3, #0
 8000dea:	61bb      	str	r3, [r7, #24]
 8000dec:	e00a      	b.n	8000e04 <idle+0x134>
				entered_password[i] = 0;
 8000dee:	4a49      	ldr	r2, [pc, #292]	@ (8000f14 <idle+0x244>)
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	4413      	add	r3, r2
 8000df4:	2200      	movs	r2, #0
 8000df6:	701a      	strb	r2, [r3, #0]
				led_7seg_clear_pos(i);
 8000df8:	69b8      	ldr	r0, [r7, #24]
 8000dfa:	f002 fb1d 	bl	8003438 <led_7seg_clear_pos>
			for (int i = 0; i < 4; ++i) {
 8000dfe:	69bb      	ldr	r3, [r7, #24]
 8000e00:	3301      	adds	r3, #1
 8000e02:	61bb      	str	r3, [r7, #24]
 8000e04:	69bb      	ldr	r3, [r7, #24]
 8000e06:	2b03      	cmp	r3, #3
 8000e08:	ddf1      	ble.n	8000dee <idle+0x11e>
			}

			entered_password[0] = digit;
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	b2da      	uxtb	r2, r3
 8000e0e:	4b41      	ldr	r3, [pc, #260]	@ (8000f14 <idle+0x244>)
 8000e10:	701a      	strb	r2, [r3, #0]
			led_7seg_set_digit(digit, 0, 0);
 8000e12:	2200      	movs	r2, #0
 8000e14:	2100      	movs	r1, #0
 8000e16:	69f8      	ldr	r0, [r7, #28]
 8000e18:	f002 fad2 	bl	80033c0 <led_7seg_set_digit>
			entered_index = 1;
 8000e1c:	4b3c      	ldr	r3, [pc, #240]	@ (8000f10 <idle+0x240>)
 8000e1e:	2201      	movs	r2, #1
 8000e20:	701a      	strb	r2, [r3, #0]
			electronic_lock_state = RECEIVE_PASSWORD_NUMBER;
 8000e22:	4b3a      	ldr	r3, [pc, #232]	@ (8000f0c <idle+0x23c>)
 8000e24:	2202      	movs	r2, #2
 8000e26:	701a      	strb	r2, [r3, #0]
			setTimer(SYSTEM_TIMER, 100);
 8000e28:	2164      	movs	r1, #100	@ 0x64
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f002 fc08 	bl	8003640 <setTimer>
			setTimer(TIMER_15S, TIME_15S);
 8000e30:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000e34:	2002      	movs	r0, #2
 8000e36:	f002 fc03 	bl	8003640 <setTimer>
			return;
 8000e3a:	e05d      	b.n	8000ef8 <idle+0x228>
		}
	} else { // KEYBOARD_CHARACTER
		int character = -1; // A-F -> 10..15
 8000e3c:	f04f 33ff 	mov.w	r3, #4294967295
 8000e40:	617b      	str	r3, [r7, #20]
		if (e[0] == 1) character = 10; // A
 8000e42:	783b      	ldrb	r3, [r7, #0]
 8000e44:	2b01      	cmp	r3, #1
 8000e46:	d102      	bne.n	8000e4e <idle+0x17e>
 8000e48:	230a      	movs	r3, #10
 8000e4a:	617b      	str	r3, [r7, #20]
 8000e4c:	e01c      	b.n	8000e88 <idle+0x1b8>
		else if (e[1] == 1) character = 11; // B
 8000e4e:	787b      	ldrb	r3, [r7, #1]
 8000e50:	2b01      	cmp	r3, #1
 8000e52:	d102      	bne.n	8000e5a <idle+0x18a>
 8000e54:	230b      	movs	r3, #11
 8000e56:	617b      	str	r3, [r7, #20]
 8000e58:	e016      	b.n	8000e88 <idle+0x1b8>
		else if (e[2] == 1) character = 12; // C
 8000e5a:	78bb      	ldrb	r3, [r7, #2]
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d102      	bne.n	8000e66 <idle+0x196>
 8000e60:	230c      	movs	r3, #12
 8000e62:	617b      	str	r3, [r7, #20]
 8000e64:	e010      	b.n	8000e88 <idle+0x1b8>
		else if (e[4] == 1) character = 13; // D
 8000e66:	793b      	ldrb	r3, [r7, #4]
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d102      	bne.n	8000e72 <idle+0x1a2>
 8000e6c:	230d      	movs	r3, #13
 8000e6e:	617b      	str	r3, [r7, #20]
 8000e70:	e00a      	b.n	8000e88 <idle+0x1b8>
		else if (e[5] == 1) character = 14; // E
 8000e72:	797b      	ldrb	r3, [r7, #5]
 8000e74:	2b01      	cmp	r3, #1
 8000e76:	d102      	bne.n	8000e7e <idle+0x1ae>
 8000e78:	230e      	movs	r3, #14
 8000e7a:	617b      	str	r3, [r7, #20]
 8000e7c:	e004      	b.n	8000e88 <idle+0x1b8>
		else if (e[6] == 1) character = 15; // F
 8000e7e:	79bb      	ldrb	r3, [r7, #6]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d101      	bne.n	8000e88 <idle+0x1b8>
 8000e84:	230f      	movs	r3, #15
 8000e86:	617b      	str	r3, [r7, #20]

		if (character >= 0) {
 8000e88:	697b      	ldr	r3, [r7, #20]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	db2e      	blt.n	8000eec <idle+0x21c>
			init_receive_password_character();
 8000e8e:	f7ff fd65 	bl	800095c <init_receive_password_character>
			entered_index = 0;
 8000e92:	4b1f      	ldr	r3, [pc, #124]	@ (8000f10 <idle+0x240>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	701a      	strb	r2, [r3, #0]

			for (int i = 0; i < 4; ++i) {
 8000e98:	2300      	movs	r3, #0
 8000e9a:	613b      	str	r3, [r7, #16]
 8000e9c:	e00a      	b.n	8000eb4 <idle+0x1e4>
				entered_password[i] = 0;
 8000e9e:	4a1d      	ldr	r2, [pc, #116]	@ (8000f14 <idle+0x244>)
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	4413      	add	r3, r2
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	701a      	strb	r2, [r3, #0]
				led_7seg_clear_pos(i);
 8000ea8:	6938      	ldr	r0, [r7, #16]
 8000eaa:	f002 fac5 	bl	8003438 <led_7seg_clear_pos>
			for (int i = 0; i < 4; ++i) {
 8000eae:	693b      	ldr	r3, [r7, #16]
 8000eb0:	3301      	adds	r3, #1
 8000eb2:	613b      	str	r3, [r7, #16]
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	2b03      	cmp	r3, #3
 8000eb8:	ddf1      	ble.n	8000e9e <idle+0x1ce>
			}

			entered_password[0] = character;
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	b2da      	uxtb	r2, r3
 8000ebe:	4b15      	ldr	r3, [pc, #84]	@ (8000f14 <idle+0x244>)
 8000ec0:	701a      	strb	r2, [r3, #0]
			led_7seg_set_digit(character, 0, 0);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	6978      	ldr	r0, [r7, #20]
 8000ec8:	f002 fa7a 	bl	80033c0 <led_7seg_set_digit>
			entered_index = 1;
 8000ecc:	4b10      	ldr	r3, [pc, #64]	@ (8000f10 <idle+0x240>)
 8000ece:	2201      	movs	r2, #1
 8000ed0:	701a      	strb	r2, [r3, #0]
			electronic_lock_state = RECEIVE_PASSWORD_CHARACTER;
 8000ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8000f0c <idle+0x23c>)
 8000ed4:	2203      	movs	r2, #3
 8000ed6:	701a      	strb	r2, [r3, #0]
			setTimer(SYSTEM_TIMER, 10);
 8000ed8:	210a      	movs	r1, #10
 8000eda:	2000      	movs	r0, #0
 8000edc:	f002 fbb0 	bl	8003640 <setTimer>
			setTimer(TIMER_15S, TIME_15S);
 8000ee0:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000ee4:	2002      	movs	r0, #2
 8000ee6:	f002 fbab 	bl	8003640 <setTimer>
			return;
 8000eea:	e005      	b.n	8000ef8 <idle+0x228>
		}
	}

	setTimer(SYSTEM_TIMER, 100);
 8000eec:	2164      	movs	r1, #100	@ 0x64
 8000eee:	2000      	movs	r0, #0
 8000ef0:	f002 fba6 	bl	8003640 <setTimer>
 8000ef4:	e000      	b.n	8000ef8 <idle+0x228>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000ef6:	bf00      	nop
}
 8000ef8:	3720      	adds	r7, #32
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000000 	.word	0x20000000
 8000f04:	08009c34 	.word	0x08009c34
 8000f08:	0801f534 	.word	0x0801f534
 8000f0c:	2000006e 	.word	0x2000006e
 8000f10:	2000006f 	.word	0x2000006f
 8000f14:	20000070 	.word	0x20000070

08000f18 <receive_password_number>:

void receive_password_number() {
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b086      	sub	sp, #24
 8000f1c:	af00      	add	r7, sp, #0
	if (isTimerExpired(TIMER_15S)) {
 8000f1e:	2002      	movs	r0, #2
 8000f20:	f002 fbaa 	bl	8003678 <isTimerExpired>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d007      	beq.n	8000f3a <receive_password_number+0x22>
		reset_inputs();
 8000f2a:	f7ff fc15 	bl	8000758 <reset_inputs>
		init_idle();
 8000f2e:	f7ff fc8d 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 8000f32:	4b61      	ldr	r3, [pc, #388]	@ (80010b8 <receive_password_number+0x1a0>)
 8000f34:	2201      	movs	r2, #1
 8000f36:	701a      	strb	r2, [r3, #0]
		return;
 8000f38:	e0bb      	b.n	80010b2 <receive_password_number+0x19a>
	}

	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8000f3a:	2000      	movs	r0, #0
 8000f3c:	f002 fb9c 	bl	8003678 <isTimerExpired>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	f000 80b4 	beq.w	80010b0 <receive_password_number+0x198>

	uint8_t e[16];
	read_edges(e);
 8000f48:	463b      	mov	r3, r7
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f7ff fc24 	bl	8000798 <read_edges>

	// toggle to character
	if (e[12]) {
 8000f50:	7b3b      	ldrb	r3, [r7, #12]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d011      	beq.n	8000f7a <receive_password_number+0x62>
		init_receive_password_character();
 8000f56:	f7ff fd01 	bl	800095c <init_receive_password_character>
		keyboard_state = KEYBOARD_CHARACTER;
 8000f5a:	4b58      	ldr	r3, [pc, #352]	@ (80010bc <receive_password_number+0x1a4>)
 8000f5c:	2215      	movs	r2, #21
 8000f5e:	701a      	strb	r2, [r3, #0]
		electronic_lock_state = RECEIVE_PASSWORD_CHARACTER;
 8000f60:	4b55      	ldr	r3, [pc, #340]	@ (80010b8 <receive_password_number+0x1a0>)
 8000f62:	2203      	movs	r2, #3
 8000f64:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8000f66:	2164      	movs	r1, #100	@ 0x64
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f002 fb69 	bl	8003640 <setTimer>
		setTimer(TIMER_15S, TIME_15S);
 8000f6e:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8000f72:	2002      	movs	r0, #2
 8000f74:	f002 fb64 	bl	8003640 <setTimer>
		return;
 8000f78:	e09b      	b.n	80010b2 <receive_password_number+0x19a>
	}

	uint8_t processed = 0;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	75fb      	strb	r3, [r7, #23]
	// digits
	int digit = -1;
 8000f7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f82:	613b      	str	r3, [r7, #16]
	if (e[13] == 1) digit = 0;
 8000f84:	7b7b      	ldrb	r3, [r7, #13]
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d102      	bne.n	8000f90 <receive_password_number+0x78>
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	613b      	str	r3, [r7, #16]
 8000f8e:	e034      	b.n	8000ffa <receive_password_number+0xe2>
	else if (e[0] == 1) digit = 1;
 8000f90:	783b      	ldrb	r3, [r7, #0]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d102      	bne.n	8000f9c <receive_password_number+0x84>
 8000f96:	2301      	movs	r3, #1
 8000f98:	613b      	str	r3, [r7, #16]
 8000f9a:	e02e      	b.n	8000ffa <receive_password_number+0xe2>
	else if (e[1] == 1) digit = 2;
 8000f9c:	787b      	ldrb	r3, [r7, #1]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d102      	bne.n	8000fa8 <receive_password_number+0x90>
 8000fa2:	2302      	movs	r3, #2
 8000fa4:	613b      	str	r3, [r7, #16]
 8000fa6:	e028      	b.n	8000ffa <receive_password_number+0xe2>
	else if (e[2] == 1) digit = 3;
 8000fa8:	78bb      	ldrb	r3, [r7, #2]
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d102      	bne.n	8000fb4 <receive_password_number+0x9c>
 8000fae:	2303      	movs	r3, #3
 8000fb0:	613b      	str	r3, [r7, #16]
 8000fb2:	e022      	b.n	8000ffa <receive_password_number+0xe2>
	else if (e[4] == 1) digit = 4;
 8000fb4:	793b      	ldrb	r3, [r7, #4]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d102      	bne.n	8000fc0 <receive_password_number+0xa8>
 8000fba:	2304      	movs	r3, #4
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	e01c      	b.n	8000ffa <receive_password_number+0xe2>
	else if (e[5] == 1) digit = 5;
 8000fc0:	797b      	ldrb	r3, [r7, #5]
 8000fc2:	2b01      	cmp	r3, #1
 8000fc4:	d102      	bne.n	8000fcc <receive_password_number+0xb4>
 8000fc6:	2305      	movs	r3, #5
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	e016      	b.n	8000ffa <receive_password_number+0xe2>
	else if (e[6] == 1) digit = 6;
 8000fcc:	79bb      	ldrb	r3, [r7, #6]
 8000fce:	2b01      	cmp	r3, #1
 8000fd0:	d102      	bne.n	8000fd8 <receive_password_number+0xc0>
 8000fd2:	2306      	movs	r3, #6
 8000fd4:	613b      	str	r3, [r7, #16]
 8000fd6:	e010      	b.n	8000ffa <receive_password_number+0xe2>
	else if (e[8] == 1) digit = 7;
 8000fd8:	7a3b      	ldrb	r3, [r7, #8]
 8000fda:	2b01      	cmp	r3, #1
 8000fdc:	d102      	bne.n	8000fe4 <receive_password_number+0xcc>
 8000fde:	2307      	movs	r3, #7
 8000fe0:	613b      	str	r3, [r7, #16]
 8000fe2:	e00a      	b.n	8000ffa <receive_password_number+0xe2>
	else if (e[9] == 1) digit = 8;
 8000fe4:	7a7b      	ldrb	r3, [r7, #9]
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d102      	bne.n	8000ff0 <receive_password_number+0xd8>
 8000fea:	2308      	movs	r3, #8
 8000fec:	613b      	str	r3, [r7, #16]
 8000fee:	e004      	b.n	8000ffa <receive_password_number+0xe2>
	else if (e[10] == 1) digit = 9;
 8000ff0:	7abb      	ldrb	r3, [r7, #10]
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d101      	bne.n	8000ffa <receive_password_number+0xe2>
 8000ff6:	2309      	movs	r3, #9
 8000ff8:	613b      	str	r3, [r7, #16]
	if (digit >= 0) {
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	db19      	blt.n	8001034 <receive_password_number+0x11c>
		if (entered_index < 4) {
 8001000:	4b2f      	ldr	r3, [pc, #188]	@ (80010c0 <receive_password_number+0x1a8>)
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	2b03      	cmp	r3, #3
 8001006:	d813      	bhi.n	8001030 <receive_password_number+0x118>
			entered_password[entered_index] = digit;
 8001008:	4b2d      	ldr	r3, [pc, #180]	@ (80010c0 <receive_password_number+0x1a8>)
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	461a      	mov	r2, r3
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	b2d9      	uxtb	r1, r3
 8001012:	4b2c      	ldr	r3, [pc, #176]	@ (80010c4 <receive_password_number+0x1ac>)
 8001014:	5499      	strb	r1, [r3, r2]
			led_7seg_set_digit(digit, entered_index, 0);
 8001016:	4b2a      	ldr	r3, [pc, #168]	@ (80010c0 <receive_password_number+0x1a8>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2200      	movs	r2, #0
 800101c:	4619      	mov	r1, r3
 800101e:	6938      	ldr	r0, [r7, #16]
 8001020:	f002 f9ce 	bl	80033c0 <led_7seg_set_digit>
			entered_index++;
 8001024:	4b26      	ldr	r3, [pc, #152]	@ (80010c0 <receive_password_number+0x1a8>)
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	3301      	adds	r3, #1
 800102a:	b2da      	uxtb	r2, r3
 800102c:	4b24      	ldr	r3, [pc, #144]	@ (80010c0 <receive_password_number+0x1a8>)
 800102e:	701a      	strb	r2, [r3, #0]
		}
		processed = 1;
 8001030:	2301      	movs	r3, #1
 8001032:	75fb      	strb	r3, [r7, #23]
	}

	if (e[3] && !processed) { // DELETE
 8001034:	78fb      	ldrb	r3, [r7, #3]
 8001036:	2b00      	cmp	r3, #0
 8001038:	d019      	beq.n	800106e <receive_password_number+0x156>
 800103a:	7dfb      	ldrb	r3, [r7, #23]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d116      	bne.n	800106e <receive_password_number+0x156>
		if (entered_index > 0) {
 8001040:	4b1f      	ldr	r3, [pc, #124]	@ (80010c0 <receive_password_number+0x1a8>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d010      	beq.n	800106a <receive_password_number+0x152>
			entered_index--;
 8001048:	4b1d      	ldr	r3, [pc, #116]	@ (80010c0 <receive_password_number+0x1a8>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	3b01      	subs	r3, #1
 800104e:	b2da      	uxtb	r2, r3
 8001050:	4b1b      	ldr	r3, [pc, #108]	@ (80010c0 <receive_password_number+0x1a8>)
 8001052:	701a      	strb	r2, [r3, #0]
			entered_password[entered_index] = 0;
 8001054:	4b1a      	ldr	r3, [pc, #104]	@ (80010c0 <receive_password_number+0x1a8>)
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	461a      	mov	r2, r3
 800105a:	4b1a      	ldr	r3, [pc, #104]	@ (80010c4 <receive_password_number+0x1ac>)
 800105c:	2100      	movs	r1, #0
 800105e:	5499      	strb	r1, [r3, r2]
			led_7seg_clear_pos(entered_index);
 8001060:	4b17      	ldr	r3, [pc, #92]	@ (80010c0 <receive_password_number+0x1a8>)
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	4618      	mov	r0, r3
 8001066:	f002 f9e7 	bl	8003438 <led_7seg_clear_pos>
		}
		processed = 1;
 800106a:	2301      	movs	r3, #1
 800106c:	75fb      	strb	r3, [r7, #23]
	}
	if (!processed && e[7]) { // DELETE_ALL
 800106e:	7dfb      	ldrb	r3, [r7, #23]
 8001070:	2b00      	cmp	r3, #0
 8001072:	d106      	bne.n	8001082 <receive_password_number+0x16a>
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	2b00      	cmp	r3, #0
 8001078:	d003      	beq.n	8001082 <receive_password_number+0x16a>
		reset_inputs();
 800107a:	f7ff fb6d 	bl	8000758 <reset_inputs>
		processed = 1;
 800107e:	2301      	movs	r3, #1
 8001080:	75fb      	strb	r3, [r7, #23]
	}

	if (processed) {
 8001082:	7dfb      	ldrb	r3, [r7, #23]
 8001084:	2b00      	cmp	r3, #0
 8001086:	d004      	beq.n	8001092 <receive_password_number+0x17a>
		setTimer(TIMER_15S, TIME_15S);
 8001088:	f643 2198 	movw	r1, #15000	@ 0x3a98
 800108c:	2002      	movs	r0, #2
 800108e:	f002 fad7 	bl	8003640 <setTimer>
	}

	// enough 4 character
	if (entered_index >= 4) {
 8001092:	4b0b      	ldr	r3, [pc, #44]	@ (80010c0 <receive_password_number+0x1a8>)
 8001094:	781b      	ldrb	r3, [r3, #0]
 8001096:	2b03      	cmp	r3, #3
 8001098:	d905      	bls.n	80010a6 <receive_password_number+0x18e>
		init_process_and_control();
 800109a:	f7ff fc91 	bl	80009c0 <init_process_and_control>
		electronic_lock_state = PROCESS_AND_CONTROL;
 800109e:	4b06      	ldr	r3, [pc, #24]	@ (80010b8 <receive_password_number+0x1a0>)
 80010a0:	2204      	movs	r2, #4
 80010a2:	701a      	strb	r2, [r3, #0]
		return;
 80010a4:	e005      	b.n	80010b2 <receive_password_number+0x19a>
	}

	setTimer(SYSTEM_TIMER, 100);
 80010a6:	2164      	movs	r1, #100	@ 0x64
 80010a8:	2000      	movs	r0, #0
 80010aa:	f002 fac9 	bl	8003640 <setTimer>
 80010ae:	e000      	b.n	80010b2 <receive_password_number+0x19a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80010b0:	bf00      	nop
}
 80010b2:	3718      	adds	r7, #24
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	2000006e 	.word	0x2000006e
 80010bc:	20000000 	.word	0x20000000
 80010c0:	2000006f 	.word	0x2000006f
 80010c4:	20000070 	.word	0x20000070

080010c8 <receive_password_character>:

void receive_password_character() {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
	if (isTimerExpired(TIMER_15S)) {
 80010ce:	2002      	movs	r0, #2
 80010d0:	f002 fad2 	bl	8003678 <isTimerExpired>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d007      	beq.n	80010ea <receive_password_character+0x22>
		reset_inputs();
 80010da:	f7ff fb3d 	bl	8000758 <reset_inputs>
		init_idle();
 80010de:	f7ff fbb5 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 80010e2:	4b55      	ldr	r3, [pc, #340]	@ (8001238 <receive_password_character+0x170>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	701a      	strb	r2, [r3, #0]
		return;
 80010e8:	e0a3      	b.n	8001232 <receive_password_character+0x16a>
	}

	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80010ea:	2000      	movs	r0, #0
 80010ec:	f002 fac4 	bl	8003678 <isTimerExpired>
 80010f0:	4603      	mov	r3, r0
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	f000 809c 	beq.w	8001230 <receive_password_character+0x168>

	uint8_t e[16];
	read_edges(e);
 80010f8:	463b      	mov	r3, r7
 80010fa:	4618      	mov	r0, r3
 80010fc:	f7ff fb4c 	bl	8000798 <read_edges>

	// toggle back to number
	if (e[12]) {
 8001100:	7b3b      	ldrb	r3, [r7, #12]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d011      	beq.n	800112a <receive_password_character+0x62>
		init_receive_password_number();
 8001106:	f7ff fbf7 	bl	80008f8 <init_receive_password_number>
		keyboard_state = KEYBOARD_NUMBER;
 800110a:	4b4c      	ldr	r3, [pc, #304]	@ (800123c <receive_password_character+0x174>)
 800110c:	2214      	movs	r2, #20
 800110e:	701a      	strb	r2, [r3, #0]
		electronic_lock_state = RECEIVE_PASSWORD_NUMBER;
 8001110:	4b49      	ldr	r3, [pc, #292]	@ (8001238 <receive_password_character+0x170>)
 8001112:	2202      	movs	r2, #2
 8001114:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8001116:	2164      	movs	r1, #100	@ 0x64
 8001118:	2000      	movs	r0, #0
 800111a:	f002 fa91 	bl	8003640 <setTimer>
		setTimer(TIMER_15S, TIME_15S);
 800111e:	f643 2198 	movw	r1, #15000	@ 0x3a98
 8001122:	2002      	movs	r0, #2
 8001124:	f002 fa8c 	bl	8003640 <setTimer>
		return;
 8001128:	e083      	b.n	8001232 <receive_password_character+0x16a>
	}

	uint8_t processed = 0;
 800112a:	2300      	movs	r3, #0
 800112c:	75fb      	strb	r3, [r7, #23]
	int character = -1; // A-F
 800112e:	f04f 33ff 	mov.w	r3, #4294967295
 8001132:	613b      	str	r3, [r7, #16]
	if (e[0] == 1) character = 10; // A
 8001134:	783b      	ldrb	r3, [r7, #0]
 8001136:	2b01      	cmp	r3, #1
 8001138:	d102      	bne.n	8001140 <receive_password_character+0x78>
 800113a:	230a      	movs	r3, #10
 800113c:	613b      	str	r3, [r7, #16]
 800113e:	e01c      	b.n	800117a <receive_password_character+0xb2>
	else if (e[1] == 1) character = 11; // B
 8001140:	787b      	ldrb	r3, [r7, #1]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d102      	bne.n	800114c <receive_password_character+0x84>
 8001146:	230b      	movs	r3, #11
 8001148:	613b      	str	r3, [r7, #16]
 800114a:	e016      	b.n	800117a <receive_password_character+0xb2>
	else if (e[2] == 1) character = 12; // C
 800114c:	78bb      	ldrb	r3, [r7, #2]
 800114e:	2b01      	cmp	r3, #1
 8001150:	d102      	bne.n	8001158 <receive_password_character+0x90>
 8001152:	230c      	movs	r3, #12
 8001154:	613b      	str	r3, [r7, #16]
 8001156:	e010      	b.n	800117a <receive_password_character+0xb2>
	else if (e[4] == 1) character = 13; // D
 8001158:	793b      	ldrb	r3, [r7, #4]
 800115a:	2b01      	cmp	r3, #1
 800115c:	d102      	bne.n	8001164 <receive_password_character+0x9c>
 800115e:	230d      	movs	r3, #13
 8001160:	613b      	str	r3, [r7, #16]
 8001162:	e00a      	b.n	800117a <receive_password_character+0xb2>
	else if (e[5] == 1) character = 14; // E
 8001164:	797b      	ldrb	r3, [r7, #5]
 8001166:	2b01      	cmp	r3, #1
 8001168:	d102      	bne.n	8001170 <receive_password_character+0xa8>
 800116a:	230e      	movs	r3, #14
 800116c:	613b      	str	r3, [r7, #16]
 800116e:	e004      	b.n	800117a <receive_password_character+0xb2>
	else if (e[6] == 1) character = 15; // F
 8001170:	79bb      	ldrb	r3, [r7, #6]
 8001172:	2b01      	cmp	r3, #1
 8001174:	d101      	bne.n	800117a <receive_password_character+0xb2>
 8001176:	230f      	movs	r3, #15
 8001178:	613b      	str	r3, [r7, #16]
	if (character >= 0) {
 800117a:	693b      	ldr	r3, [r7, #16]
 800117c:	2b00      	cmp	r3, #0
 800117e:	db19      	blt.n	80011b4 <receive_password_character+0xec>
		if (entered_index < 4) {
 8001180:	4b2f      	ldr	r3, [pc, #188]	@ (8001240 <receive_password_character+0x178>)
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	2b03      	cmp	r3, #3
 8001186:	d813      	bhi.n	80011b0 <receive_password_character+0xe8>
			entered_password[entered_index] = character;
 8001188:	4b2d      	ldr	r3, [pc, #180]	@ (8001240 <receive_password_character+0x178>)
 800118a:	781b      	ldrb	r3, [r3, #0]
 800118c:	461a      	mov	r2, r3
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	b2d9      	uxtb	r1, r3
 8001192:	4b2c      	ldr	r3, [pc, #176]	@ (8001244 <receive_password_character+0x17c>)
 8001194:	5499      	strb	r1, [r3, r2]
			led_7seg_set_digit(character, entered_index, 0);
 8001196:	4b2a      	ldr	r3, [pc, #168]	@ (8001240 <receive_password_character+0x178>)
 8001198:	781b      	ldrb	r3, [r3, #0]
 800119a:	2200      	movs	r2, #0
 800119c:	4619      	mov	r1, r3
 800119e:	6938      	ldr	r0, [r7, #16]
 80011a0:	f002 f90e 	bl	80033c0 <led_7seg_set_digit>
			entered_index++;
 80011a4:	4b26      	ldr	r3, [pc, #152]	@ (8001240 <receive_password_character+0x178>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	3301      	adds	r3, #1
 80011aa:	b2da      	uxtb	r2, r3
 80011ac:	4b24      	ldr	r3, [pc, #144]	@ (8001240 <receive_password_character+0x178>)
 80011ae:	701a      	strb	r2, [r3, #0]
		}
		processed = 1;
 80011b0:	2301      	movs	r3, #1
 80011b2:	75fb      	strb	r3, [r7, #23]
	}

	if (e[3] && processed) { // DELETE
 80011b4:	78fb      	ldrb	r3, [r7, #3]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d019      	beq.n	80011ee <receive_password_character+0x126>
 80011ba:	7dfb      	ldrb	r3, [r7, #23]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d016      	beq.n	80011ee <receive_password_character+0x126>
		if (entered_index > 0) {
 80011c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001240 <receive_password_character+0x178>)
 80011c2:	781b      	ldrb	r3, [r3, #0]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d010      	beq.n	80011ea <receive_password_character+0x122>
			entered_index--;
 80011c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001240 <receive_password_character+0x178>)
 80011ca:	781b      	ldrb	r3, [r3, #0]
 80011cc:	3b01      	subs	r3, #1
 80011ce:	b2da      	uxtb	r2, r3
 80011d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001240 <receive_password_character+0x178>)
 80011d2:	701a      	strb	r2, [r3, #0]
			entered_password[entered_index] = 0;
 80011d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001240 <receive_password_character+0x178>)
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	461a      	mov	r2, r3
 80011da:	4b1a      	ldr	r3, [pc, #104]	@ (8001244 <receive_password_character+0x17c>)
 80011dc:	2100      	movs	r1, #0
 80011de:	5499      	strb	r1, [r3, r2]
			led_7seg_clear_pos(entered_index);
 80011e0:	4b17      	ldr	r3, [pc, #92]	@ (8001240 <receive_password_character+0x178>)
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	4618      	mov	r0, r3
 80011e6:	f002 f927 	bl	8003438 <led_7seg_clear_pos>
		}
		processed = 1;
 80011ea:	2301      	movs	r3, #1
 80011ec:	75fb      	strb	r3, [r7, #23]
	}
	if (!processed && e[7]) { // DELETE_ALL
 80011ee:	7dfb      	ldrb	r3, [r7, #23]
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d106      	bne.n	8001202 <receive_password_character+0x13a>
 80011f4:	79fb      	ldrb	r3, [r7, #7]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d003      	beq.n	8001202 <receive_password_character+0x13a>
		reset_inputs();
 80011fa:	f7ff faad 	bl	8000758 <reset_inputs>
		processed = 1;
 80011fe:	2301      	movs	r3, #1
 8001200:	75fb      	strb	r3, [r7, #23]
	}

	if (processed) {
 8001202:	7dfb      	ldrb	r3, [r7, #23]
 8001204:	2b00      	cmp	r3, #0
 8001206:	d004      	beq.n	8001212 <receive_password_character+0x14a>
		setTimer(TIMER_15S, TIME_15S);
 8001208:	f643 2198 	movw	r1, #15000	@ 0x3a98
 800120c:	2002      	movs	r0, #2
 800120e:	f002 fa17 	bl	8003640 <setTimer>
	}

	if (entered_index >= 4) {
 8001212:	4b0b      	ldr	r3, [pc, #44]	@ (8001240 <receive_password_character+0x178>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	2b03      	cmp	r3, #3
 8001218:	d905      	bls.n	8001226 <receive_password_character+0x15e>
		init_process_and_control();
 800121a:	f7ff fbd1 	bl	80009c0 <init_process_and_control>
		electronic_lock_state = PROCESS_AND_CONTROL;
 800121e:	4b06      	ldr	r3, [pc, #24]	@ (8001238 <receive_password_character+0x170>)
 8001220:	2204      	movs	r2, #4
 8001222:	701a      	strb	r2, [r3, #0]
		return;
 8001224:	e005      	b.n	8001232 <receive_password_character+0x16a>
	}

	setTimer(SYSTEM_TIMER, 100);
 8001226:	2164      	movs	r1, #100	@ 0x64
 8001228:	2000      	movs	r0, #0
 800122a:	f002 fa09 	bl	8003640 <setTimer>
 800122e:	e000      	b.n	8001232 <receive_password_character+0x16a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001230:	bf00      	nop
}
 8001232:	3718      	adds	r7, #24
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	2000006e 	.word	0x2000006e
 800123c:	20000000 	.word	0x20000000
 8001240:	2000006f 	.word	0x2000006f
 8001244:	20000070 	.word	0x20000070

08001248 <show_7SEGMENT>:
static uint8_t new_password_input[4] = {0};
static uint8_t confirm_password_input[4] = {0};
static uint8_t change_password_index = 0;
static uint8_t change_password_wrong_count = 0; // Count wrong old password attempts

void show_7SEGMENT(uint16_t seconds){
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af00      	add	r7, sp, #0
 800124e:	4603      	mov	r3, r0
 8001250:	80fb      	strh	r3, [r7, #6]
	int d0 = seconds%10;
 8001252:	88fa      	ldrh	r2, [r7, #6]
 8001254:	4b36      	ldr	r3, [pc, #216]	@ (8001330 <show_7SEGMENT+0xe8>)
 8001256:	fba3 1302 	umull	r1, r3, r3, r2
 800125a:	08d9      	lsrs	r1, r3, #3
 800125c:	460b      	mov	r3, r1
 800125e:	009b      	lsls	r3, r3, #2
 8001260:	440b      	add	r3, r1
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	1ad3      	subs	r3, r2, r3
 8001266:	b29b      	uxth	r3, r3
 8001268:	617b      	str	r3, [r7, #20]
	seconds /= 10;
 800126a:	88fb      	ldrh	r3, [r7, #6]
 800126c:	4a30      	ldr	r2, [pc, #192]	@ (8001330 <show_7SEGMENT+0xe8>)
 800126e:	fba2 2303 	umull	r2, r3, r2, r3
 8001272:	08db      	lsrs	r3, r3, #3
 8001274:	80fb      	strh	r3, [r7, #6]
	int d1 = seconds%10;
 8001276:	88fa      	ldrh	r2, [r7, #6]
 8001278:	4b2d      	ldr	r3, [pc, #180]	@ (8001330 <show_7SEGMENT+0xe8>)
 800127a:	fba3 1302 	umull	r1, r3, r3, r2
 800127e:	08d9      	lsrs	r1, r3, #3
 8001280:	460b      	mov	r3, r1
 8001282:	009b      	lsls	r3, r3, #2
 8001284:	440b      	add	r3, r1
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	1ad3      	subs	r3, r2, r3
 800128a:	b29b      	uxth	r3, r3
 800128c:	613b      	str	r3, [r7, #16]
	seconds /= 10;
 800128e:	88fb      	ldrh	r3, [r7, #6]
 8001290:	4a27      	ldr	r2, [pc, #156]	@ (8001330 <show_7SEGMENT+0xe8>)
 8001292:	fba2 2303 	umull	r2, r3, r2, r3
 8001296:	08db      	lsrs	r3, r3, #3
 8001298:	80fb      	strh	r3, [r7, #6]
	int d2 = seconds%10;
 800129a:	88fa      	ldrh	r2, [r7, #6]
 800129c:	4b24      	ldr	r3, [pc, #144]	@ (8001330 <show_7SEGMENT+0xe8>)
 800129e:	fba3 1302 	umull	r1, r3, r3, r2
 80012a2:	08d9      	lsrs	r1, r3, #3
 80012a4:	460b      	mov	r3, r1
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	440b      	add	r3, r1
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	1ad3      	subs	r3, r2, r3
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	60fb      	str	r3, [r7, #12]
	seconds /= 10;
 80012b2:	88fb      	ldrh	r3, [r7, #6]
 80012b4:	4a1e      	ldr	r2, [pc, #120]	@ (8001330 <show_7SEGMENT+0xe8>)
 80012b6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ba:	08db      	lsrs	r3, r3, #3
 80012bc:	80fb      	strh	r3, [r7, #6]
	int d3 = seconds;
 80012be:	88fb      	ldrh	r3, [r7, #6]
 80012c0:	60bb      	str	r3, [r7, #8]
	if(d3 > 0) led_7seg_set_digit(d3, 0, 0);
 80012c2:	68bb      	ldr	r3, [r7, #8]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	dd05      	ble.n	80012d4 <show_7SEGMENT+0x8c>
 80012c8:	2200      	movs	r2, #0
 80012ca:	2100      	movs	r1, #0
 80012cc:	68b8      	ldr	r0, [r7, #8]
 80012ce:	f002 f877 	bl	80033c0 <led_7seg_set_digit>
 80012d2:	e002      	b.n	80012da <show_7SEGMENT+0x92>
	else led_7seg_clear_pos(0);
 80012d4:	2000      	movs	r0, #0
 80012d6:	f002 f8af 	bl	8003438 <led_7seg_clear_pos>
	if(d3 > 0 || d2 > 0) led_7seg_set_digit(d2, 1, 0);
 80012da:	68bb      	ldr	r3, [r7, #8]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	dc02      	bgt.n	80012e6 <show_7SEGMENT+0x9e>
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	dd05      	ble.n	80012f2 <show_7SEGMENT+0xaa>
 80012e6:	2200      	movs	r2, #0
 80012e8:	2101      	movs	r1, #1
 80012ea:	68f8      	ldr	r0, [r7, #12]
 80012ec:	f002 f868 	bl	80033c0 <led_7seg_set_digit>
 80012f0:	e002      	b.n	80012f8 <show_7SEGMENT+0xb0>
	else led_7seg_clear_pos(1);
 80012f2:	2001      	movs	r0, #1
 80012f4:	f002 f8a0 	bl	8003438 <led_7seg_clear_pos>
	if(d3>0 || d2>0 || d1>0) led_7seg_set_digit(d1, 2, 0);
 80012f8:	68bb      	ldr	r3, [r7, #8]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	dc05      	bgt.n	800130a <show_7SEGMENT+0xc2>
 80012fe:	68fb      	ldr	r3, [r7, #12]
 8001300:	2b00      	cmp	r3, #0
 8001302:	dc02      	bgt.n	800130a <show_7SEGMENT+0xc2>
 8001304:	693b      	ldr	r3, [r7, #16]
 8001306:	2b00      	cmp	r3, #0
 8001308:	dd05      	ble.n	8001316 <show_7SEGMENT+0xce>
 800130a:	2200      	movs	r2, #0
 800130c:	2102      	movs	r1, #2
 800130e:	6938      	ldr	r0, [r7, #16]
 8001310:	f002 f856 	bl	80033c0 <led_7seg_set_digit>
 8001314:	e002      	b.n	800131c <show_7SEGMENT+0xd4>
	else led_7seg_clear_pos(2);
 8001316:	2002      	movs	r0, #2
 8001318:	f002 f88e 	bl	8003438 <led_7seg_clear_pos>
	led_7seg_set_digit(d0, 3, 0);
 800131c:	2200      	movs	r2, #0
 800131e:	2103      	movs	r1, #3
 8001320:	6978      	ldr	r0, [r7, #20]
 8001322:	f002 f84d 	bl	80033c0 <led_7seg_set_digit>
}
 8001326:	bf00      	nop
 8001328:	3718      	adds	r7, #24
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	cccccccd 	.word	0xcccccccd

08001334 <process_and_control>:

void process_and_control() {
 8001334:	b580      	push	{r7, lr}
 8001336:	b084      	sub	sp, #16
 8001338:	af04      	add	r7, sp, #16
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800133a:	2000      	movs	r0, #0
 800133c:	f002 f99c 	bl	8003678 <isTimerExpired>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d05c      	beq.n	8001400 <process_and_control+0xcc>
	
	if (check_password()) {
 8001346:	f7ff fa5f 	bl	8000808 <check_password>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d031      	beq.n	80013b4 <process_and_control+0x80>
		// Password correct
		lcd_fill(0, 150, 240, 20, WHITE);
 8001350:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001354:	9300      	str	r3, [sp, #0]
 8001356:	2314      	movs	r3, #20
 8001358:	22f0      	movs	r2, #240	@ 0xf0
 800135a:	2196      	movs	r1, #150	@ 0x96
 800135c:	2000      	movs	r0, #0
 800135e:	f001 fb6d 	bl	8002a3c <lcd_fill>
		lcd_show_string_center(0, 150, "PASSWORD CORRECT", GREEN, WHITE, 16, 0);
 8001362:	2300      	movs	r3, #0
 8001364:	9302      	str	r3, [sp, #8]
 8001366:	2310      	movs	r3, #16
 8001368:	9301      	str	r3, [sp, #4]
 800136a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800136e:	9300      	str	r3, [sp, #0]
 8001370:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001374:	4a24      	ldr	r2, [pc, #144]	@ (8001408 <process_and_control+0xd4>)
 8001376:	2196      	movs	r1, #150	@ 0x96
 8001378:	2000      	movs	r0, #0
 800137a:	f001 ff55 	bl	8003228 <lcd_show_string_center>
		wrong_counter = 0;
 800137e:	4b23      	ldr	r3, [pc, #140]	@ (800140c <process_and_control+0xd8>)
 8001380:	2200      	movs	r2, #0
 8001382:	701a      	strb	r2, [r3, #0]
		lock_level = 0;
 8001384:	4b22      	ldr	r3, [pc, #136]	@ (8001410 <process_and_control+0xdc>)
 8001386:	2200      	movs	r2, #0
 8001388:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 1500);
 800138a:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800138e:	2000      	movs	r0, #0
 8001390:	f002 f956 	bl	8003640 <setTimer>
		electronic_lock_state = UNLOCK_DOOR;
 8001394:	4b1f      	ldr	r3, [pc, #124]	@ (8001414 <process_and_control+0xe0>)
 8001396:	2205      	movs	r2, #5
 8001398:	701a      	strb	r2, [r3, #0]
		init_unlock_door();
 800139a:	f7ff fb43 	bl	8000a24 <init_unlock_door>
		setTimer(TIMER_10S, TIME_10S);
 800139e:	f242 7110 	movw	r1, #10000	@ 0x2710
 80013a2:	2004      	movs	r0, #4
 80013a4:	f002 f94c 	bl	8003640 <setTimer>
		setTimer(TIMER_30S, TIME_30S);
 80013a8:	f247 5130 	movw	r1, #30000	@ 0x7530
 80013ac:	2003      	movs	r0, #3
 80013ae:	f002 f947 	bl	8003640 <setTimer>
 80013b2:	e026      	b.n	8001402 <process_and_control+0xce>
	} else {
		lcd_fill(0, 150, 240, 20, WHITE);
 80013b4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013b8:	9300      	str	r3, [sp, #0]
 80013ba:	2314      	movs	r3, #20
 80013bc:	22f0      	movs	r2, #240	@ 0xf0
 80013be:	2196      	movs	r1, #150	@ 0x96
 80013c0:	2000      	movs	r0, #0
 80013c2:	f001 fb3b 	bl	8002a3c <lcd_fill>
		lcd_show_string_center(0, 150, "PASSWORD INCORRECT", RED, WHITE, 16, 0);
 80013c6:	2300      	movs	r3, #0
 80013c8:	9302      	str	r3, [sp, #8]
 80013ca:	2310      	movs	r3, #16
 80013cc:	9301      	str	r3, [sp, #4]
 80013ce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013d2:	9300      	str	r3, [sp, #0]
 80013d4:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80013d8:	4a0f      	ldr	r2, [pc, #60]	@ (8001418 <process_and_control+0xe4>)
 80013da:	2196      	movs	r1, #150	@ 0x96
 80013dc:	2000      	movs	r0, #0
 80013de:	f001 ff23 	bl	8003228 <lcd_show_string_center>
		wrong_counter++;
 80013e2:	4b0a      	ldr	r3, [pc, #40]	@ (800140c <process_and_control+0xd8>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	3301      	adds	r3, #1
 80013e8:	b2da      	uxtb	r2, r3
 80013ea:	4b08      	ldr	r3, [pc, #32]	@ (800140c <process_and_control+0xd8>)
 80013ec:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 1500); // Wait 1.5s before returning to IDLE
 80013ee:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80013f2:	2000      	movs	r0, #0
 80013f4:	f002 f924 	bl	8003640 <setTimer>
		electronic_lock_state = PASSWORD_INCORRECT;
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <process_and_control+0xe0>)
 80013fa:	220a      	movs	r2, #10
 80013fc:	701a      	strb	r2, [r3, #0]
 80013fe:	e000      	b.n	8001402 <process_and_control+0xce>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001400:	bf00      	nop
	}
}
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
 8001406:	bf00      	nop
 8001408:	08006be4 	.word	0x08006be4
 800140c:	20000084 	.word	0x20000084
 8001410:	20000085 	.word	0x20000085
 8001414:	2000006e 	.word	0x2000006e
 8001418:	08006bf8 	.word	0x08006bf8

0800141c <password_incorrect>:

void password_incorrect() {
 800141c:	b580      	push	{r7, lr}
 800141e:	b082      	sub	sp, #8
 8001420:	af00      	add	r7, sp, #0
	// Wait 1.5s then return to IDLE or reset change password form
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001422:	2000      	movs	r0, #0
 8001424:	f002 f928 	bl	8003678 <isTimerExpired>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d05b      	beq.n	80014e6 <password_incorrect+0xca>
	
	// Check if coming from change password with too many wrong attempts
	if (change_password_wrong_count >= 3) {
 800142e:	4b30      	ldr	r3, [pc, #192]	@ (80014f0 <password_incorrect+0xd4>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	2b02      	cmp	r3, #2
 8001434:	d91f      	bls.n	8001476 <password_incorrect+0x5a>
		// Go to IDLE first, then trigger lockout
		reset_inputs();
 8001436:	f7ff f98f 	bl	8000758 <reset_inputs>
		init_idle();
 800143a:	f7ff fa07 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 800143e:	4b2d      	ldr	r3, [pc, #180]	@ (80014f4 <password_incorrect+0xd8>)
 8001440:	2201      	movs	r2, #1
 8001442:	701a      	strb	r2, [r3, #0]
		
		// Prepare lockout parameters
		uint32_t duration_ms = 60000;
 8001444:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8001448:	603b      	str	r3, [r7, #0]
		duration_ms <<= lock_level;
 800144a:	4b2b      	ldr	r3, [pc, #172]	@ (80014f8 <password_incorrect+0xdc>)
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	461a      	mov	r2, r3
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	4093      	lsls	r3, r2
 8001454:	603b      	str	r3, [r7, #0]
		init_lockout(duration_ms);
 8001456:	6838      	ldr	r0, [r7, #0]
 8001458:	f000 f852 	bl	8001500 <init_lockout>
		electronic_lock_state = LOCK_OUT;
 800145c:	4b25      	ldr	r3, [pc, #148]	@ (80014f4 <password_incorrect+0xd8>)
 800145e:	220d      	movs	r2, #13
 8001460:	701a      	strb	r2, [r3, #0]
		lock_level++;
 8001462:	4b25      	ldr	r3, [pc, #148]	@ (80014f8 <password_incorrect+0xdc>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	3301      	adds	r3, #1
 8001468:	b2da      	uxtb	r2, r3
 800146a:	4b23      	ldr	r3, [pc, #140]	@ (80014f8 <password_incorrect+0xdc>)
 800146c:	701a      	strb	r2, [r3, #0]
		change_password_wrong_count = 0; // Reset for next time
 800146e:	4b20      	ldr	r3, [pc, #128]	@ (80014f0 <password_incorrect+0xd4>)
 8001470:	2200      	movs	r2, #0
 8001472:	701a      	strb	r2, [r3, #0]
		return;
 8001474:	e038      	b.n	80014e8 <password_incorrect+0xcc>
	}
	
	// Check if this was from change password (wrong_counter not incremented)
	if (change_password_wrong_count > 0 && change_password_wrong_count < 3) {
 8001476:	4b1e      	ldr	r3, [pc, #120]	@ (80014f0 <password_incorrect+0xd4>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d00d      	beq.n	800149a <password_incorrect+0x7e>
 800147e:	4b1c      	ldr	r3, [pc, #112]	@ (80014f0 <password_incorrect+0xd4>)
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b02      	cmp	r3, #2
 8001484:	d809      	bhi.n	800149a <password_incorrect+0x7e>
		// Reset change password form and stay in change password state
		reset_change_password_form();
 8001486:	f000 faa1 	bl	80019cc <reset_change_password_form>
		electronic_lock_state = CHANGE_PASSWORD_NUMBER;
 800148a:	4b1a      	ldr	r3, [pc, #104]	@ (80014f4 <password_incorrect+0xd8>)
 800148c:	220b      	movs	r2, #11
 800148e:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8001490:	2164      	movs	r1, #100	@ 0x64
 8001492:	2000      	movs	r0, #0
 8001494:	f002 f8d4 	bl	8003640 <setTimer>
		return;
 8001498:	e026      	b.n	80014e8 <password_incorrect+0xcc>
	}
	
	// Normal password incorrect flow
	if(wrong_counter >= 3){
 800149a:	4b18      	ldr	r3, [pc, #96]	@ (80014fc <password_incorrect+0xe0>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d915      	bls.n	80014ce <password_incorrect+0xb2>
		uint32_t duration_ms = 60000;
 80014a2:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80014a6:	607b      	str	r3, [r7, #4]
		duration_ms <<= lock_level;
 80014a8:	4b13      	ldr	r3, [pc, #76]	@ (80014f8 <password_incorrect+0xdc>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	461a      	mov	r2, r3
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4093      	lsls	r3, r2
 80014b2:	607b      	str	r3, [r7, #4]
		init_lockout(duration_ms);
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f000 f823 	bl	8001500 <init_lockout>
		electronic_lock_state = LOCK_OUT;
 80014ba:	4b0e      	ldr	r3, [pc, #56]	@ (80014f4 <password_incorrect+0xd8>)
 80014bc:	220d      	movs	r2, #13
 80014be:	701a      	strb	r2, [r3, #0]
		lock_level++;
 80014c0:	4b0d      	ldr	r3, [pc, #52]	@ (80014f8 <password_incorrect+0xdc>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	3301      	adds	r3, #1
 80014c6:	b2da      	uxtb	r2, r3
 80014c8:	4b0b      	ldr	r3, [pc, #44]	@ (80014f8 <password_incorrect+0xdc>)
 80014ca:	701a      	strb	r2, [r3, #0]
		return;
 80014cc:	e00c      	b.n	80014e8 <password_incorrect+0xcc>
	}
	
	reset_inputs();
 80014ce:	f7ff f943 	bl	8000758 <reset_inputs>
	init_idle();
 80014d2:	f7ff f9bb 	bl	800084c <init_idle>
	electronic_lock_state = IDLE;
 80014d6:	4b07      	ldr	r3, [pc, #28]	@ (80014f4 <password_incorrect+0xd8>)
 80014d8:	2201      	movs	r2, #1
 80014da:	701a      	strb	r2, [r3, #0]
	setTimer(SYSTEM_TIMER, 100);
 80014dc:	2164      	movs	r1, #100	@ 0x64
 80014de:	2000      	movs	r0, #0
 80014e0:	f002 f8ae 	bl	8003640 <setTimer>
 80014e4:	e000      	b.n	80014e8 <password_incorrect+0xcc>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80014e6:	bf00      	nop
}
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	2000009d 	.word	0x2000009d
 80014f4:	2000006e 	.word	0x2000006e
 80014f8:	20000085 	.word	0x20000085
 80014fc:	20000084 	.word	0x20000084

08001500 <init_lockout>:

void init_lockout(uint32_t ms){
 8001500:	b580      	push	{r7, lr}
 8001502:	b088      	sub	sp, #32
 8001504:	af04      	add	r7, sp, #16
 8001506:	6078      	str	r0, [r7, #4]
	lockout_remaining_ms = ms;
 8001508:	4a22      	ldr	r2, [pc, #136]	@ (8001594 <init_lockout+0x94>)
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	6013      	str	r3, [r2, #0]
	uint16_t seconds = (lockout_remaining_ms + 999) / 1000;
 800150e:	4b21      	ldr	r3, [pc, #132]	@ (8001594 <init_lockout+0x94>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8001516:	4a20      	ldr	r2, [pc, #128]	@ (8001598 <init_lockout+0x98>)
 8001518:	fba2 2303 	umull	r2, r3, r2, r3
 800151c:	099b      	lsrs	r3, r3, #6
 800151e:	81fb      	strh	r3, [r7, #14]
	show_7SEGMENT(seconds);
 8001520:	89fb      	ldrh	r3, [r7, #14]
 8001522:	4618      	mov	r0, r3
 8001524:	f7ff fe90 	bl	8001248 <show_7SEGMENT>
	lcd_fill(0, 0, 240, 20, WHITE);
 8001528:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800152c:	9300      	str	r3, [sp, #0]
 800152e:	2314      	movs	r3, #20
 8001530:	22f0      	movs	r2, #240	@ 0xf0
 8001532:	2100      	movs	r1, #0
 8001534:	2000      	movs	r0, #0
 8001536:	f001 fa81 	bl	8002a3c <lcd_fill>
    lcd_fill(0, 150, 240, 170, WHITE);
 800153a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800153e:	9300      	str	r3, [sp, #0]
 8001540:	23aa      	movs	r3, #170	@ 0xaa
 8001542:	22f0      	movs	r2, #240	@ 0xf0
 8001544:	2196      	movs	r1, #150	@ 0x96
 8001546:	2000      	movs	r0, #0
 8001548:	f001 fa78 	bl	8002a3c <lcd_fill>
    lcd_show_string_center(0, 0,  "LOCKED", RED, WHITE, 16, 0);
 800154c:	2300      	movs	r3, #0
 800154e:	9302      	str	r3, [sp, #8]
 8001550:	2310      	movs	r3, #16
 8001552:	9301      	str	r3, [sp, #4]
 8001554:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001558:	9300      	str	r3, [sp, #0]
 800155a:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800155e:	4a0f      	ldr	r2, [pc, #60]	@ (800159c <init_lockout+0x9c>)
 8001560:	2100      	movs	r1, #0
 8001562:	2000      	movs	r0, #0
 8001564:	f001 fe60 	bl	8003228 <lcd_show_string_center>
    lcd_show_string_center(0, 150, "TRY AGAIN LATER", BLACK, WHITE, 16, 0);
 8001568:	2300      	movs	r3, #0
 800156a:	9302      	str	r3, [sp, #8]
 800156c:	2310      	movs	r3, #16
 800156e:	9301      	str	r3, [sp, #4]
 8001570:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001574:	9300      	str	r3, [sp, #0]
 8001576:	2300      	movs	r3, #0
 8001578:	4a09      	ldr	r2, [pc, #36]	@ (80015a0 <init_lockout+0xa0>)
 800157a:	2196      	movs	r1, #150	@ 0x96
 800157c:	2000      	movs	r0, #0
 800157e:	f001 fe53 	bl	8003228 <lcd_show_string_center>
    setTimer(SYSTEM_TIMER, 1000);
 8001582:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001586:	2000      	movs	r0, #0
 8001588:	f002 f85a 	bl	8003640 <setTimer>
}
 800158c:	bf00      	nop
 800158e:	3710      	adds	r7, #16
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	20000088 	.word	0x20000088
 8001598:	10624dd3 	.word	0x10624dd3
 800159c:	08006c0c 	.word	0x08006c0c
 80015a0:	08006c14 	.word	0x08006c14

080015a4 <lockout>:

void lockout(){
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
	if(!isTimerExpired(SYSTEM_TIMER)) return;
 80015aa:	2000      	movs	r0, #0
 80015ac:	f002 f864 	bl	8003678 <isTimerExpired>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2b00      	cmp	r3, #0
 80015b4:	d02c      	beq.n	8001610 <lockout+0x6c>
	if(lockout_remaining_ms >= 1000){
 80015b6:	4b18      	ldr	r3, [pc, #96]	@ (8001618 <lockout+0x74>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80015be:	d318      	bcc.n	80015f2 <lockout+0x4e>
		lockout_remaining_ms -= 1000;
 80015c0:	4b15      	ldr	r3, [pc, #84]	@ (8001618 <lockout+0x74>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 80015c8:	4a13      	ldr	r2, [pc, #76]	@ (8001618 <lockout+0x74>)
 80015ca:	6013      	str	r3, [r2, #0]
		uint16_t seconds = (lockout_remaining_ms + 999) / 1000;
 80015cc:	4b12      	ldr	r3, [pc, #72]	@ (8001618 <lockout+0x74>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80015d4:	4a11      	ldr	r2, [pc, #68]	@ (800161c <lockout+0x78>)
 80015d6:	fba2 2303 	umull	r2, r3, r2, r3
 80015da:	099b      	lsrs	r3, r3, #6
 80015dc:	80fb      	strh	r3, [r7, #6]
		show_7SEGMENT(seconds);
 80015de:	88fb      	ldrh	r3, [r7, #6]
 80015e0:	4618      	mov	r0, r3
 80015e2:	f7ff fe31 	bl	8001248 <show_7SEGMENT>
		setTimer(SYSTEM_TIMER, 1000);
 80015e6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80015ea:	2000      	movs	r0, #0
 80015ec:	f002 f828 	bl	8003640 <setTimer>
 80015f0:	e00f      	b.n	8001612 <lockout+0x6e>
	}
	else{
		lockout_remaining_ms = 0;
 80015f2:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <lockout+0x74>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
		reset_inputs();
 80015f8:	f7ff f8ae 	bl	8000758 <reset_inputs>
		init_idle();
 80015fc:	f7ff f926 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 8001600:	4b07      	ldr	r3, [pc, #28]	@ (8001620 <lockout+0x7c>)
 8001602:	2201      	movs	r2, #1
 8001604:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8001606:	2164      	movs	r1, #100	@ 0x64
 8001608:	2000      	movs	r0, #0
 800160a:	f002 f819 	bl	8003640 <setTimer>
 800160e:	e000      	b.n	8001612 <lockout+0x6e>
	if(!isTimerExpired(SYSTEM_TIMER)) return;
 8001610:	bf00      	nop
	}
}
 8001612:	3708      	adds	r7, #8
 8001614:	46bd      	mov	sp, r7
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000088 	.word	0x20000088
 800161c:	10624dd3 	.word	0x10624dd3
 8001620:	2000006e 	.word	0x2000006e

08001624 <unlock_door>:

void unlock_door() {
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800162a:	2000      	movs	r0, #0
 800162c:	f002 f824 	bl	8003678 <isTimerExpired>
 8001630:	4603      	mov	r3, r0
 8001632:	2b00      	cmp	r3, #0
 8001634:	d02b      	beq.n	800168e <unlock_door+0x6a>
	
	uint8_t e[16];
	read_edges(e);
 8001636:	463b      	mov	r3, r7
 8001638:	4618      	mov	r0, r3
 800163a:	f7ff f8ad 	bl	8000798 <read_edges>
	
	// Check if user pressed OPEN_DOOR button
	if (e[15]) {
 800163e:	7bfb      	ldrb	r3, [r7, #15]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d00e      	beq.n	8001662 <unlock_door+0x3e>
		// User pressed open door button
		init_door_open();
 8001644:	f7ff fa2a 	bl	8000a9c <init_door_open>
		electronic_lock_state = DOOR_OPEN;
 8001648:	4b13      	ldr	r3, [pc, #76]	@ (8001698 <unlock_door+0x74>)
 800164a:	2206      	movs	r2, #6
 800164c:	701a      	strb	r2, [r3, #0]
		setTimer(TIMER_30S, TIME_30S); // Reset 30s timer for door closing
 800164e:	f247 5130 	movw	r1, #30000	@ 0x7530
 8001652:	2003      	movs	r0, #3
 8001654:	f001 fff4 	bl	8003640 <setTimer>
		setTimer(SYSTEM_TIMER, 100);
 8001658:	2164      	movs	r1, #100	@ 0x64
 800165a:	2000      	movs	r0, #0
 800165c:	f001 fff0 	bl	8003640 <setTimer>
		return;
 8001660:	e016      	b.n	8001690 <unlock_door+0x6c>
	}
	
	// Check if 10s expired without pressing open door button
	if (isTimerExpired(TIMER_10S)) {
 8001662:	2004      	movs	r0, #4
 8001664:	f002 f808 	bl	8003678 <isTimerExpired>
 8001668:	4603      	mov	r3, r0
 800166a:	2b00      	cmp	r3, #0
 800166c:	d00a      	beq.n	8001684 <unlock_door+0x60>
		// Lock door again and return to IDLE
		init_lock_door();
 800166e:	f7ff faeb 	bl	8000c48 <init_lock_door>
		electronic_lock_state = LOCK_DOOR;
 8001672:	4b09      	ldr	r3, [pc, #36]	@ (8001698 <unlock_door+0x74>)
 8001674:	2209      	movs	r2, #9
 8001676:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 2000); // Stay in LOCK_DOOR for 2s
 8001678:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800167c:	2000      	movs	r0, #0
 800167e:	f001 ffdf 	bl	8003640 <setTimer>
		return;
 8001682:	e005      	b.n	8001690 <unlock_door+0x6c>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 8001684:	2164      	movs	r1, #100	@ 0x64
 8001686:	2000      	movs	r0, #0
 8001688:	f001 ffda 	bl	8003640 <setTimer>
 800168c:	e000      	b.n	8001690 <unlock_door+0x6c>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800168e:	bf00      	nop
}
 8001690:	3710      	adds	r7, #16
 8001692:	46bd      	mov	sp, r7
 8001694:	bd80      	pop	{r7, pc}
 8001696:	bf00      	nop
 8001698:	2000006e 	.word	0x2000006e

0800169c <door_open>:

void door_open() {
 800169c:	b580      	push	{r7, lr}
 800169e:	b084      	sub	sp, #16
 80016a0:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80016a2:	2000      	movs	r0, #0
 80016a4:	f001 ffe8 	bl	8003678 <isTimerExpired>
 80016a8:	4603      	mov	r3, r0
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d025      	beq.n	80016fa <door_open+0x5e>
	
	uint8_t e[16];
	read_edges(e);
 80016ae:	463b      	mov	r3, r7
 80016b0:	4618      	mov	r0, r3
 80016b2:	f7ff f871 	bl	8000798 <read_edges>
	
	if (e[15]) {
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d009      	beq.n	80016d0 <door_open+0x34>
		// User closed door
		init_door_close();
 80016bc:	f7ff fa32 	bl	8000b24 <init_door_close>
		electronic_lock_state = DOOR_CLOSE;
 80016c0:	4b10      	ldr	r3, [pc, #64]	@ (8001704 <door_open+0x68>)
 80016c2:	2207      	movs	r2, #7
 80016c4:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100); // Poll for button[11] press
 80016c6:	2164      	movs	r1, #100	@ 0x64
 80016c8:	2000      	movs	r0, #0
 80016ca:	f001 ffb9 	bl	8003640 <setTimer>
		return;
 80016ce:	e015      	b.n	80016fc <door_open+0x60>
	}
	
	// Check if 30s expired without closing door
	if (isTimerExpired(TIMER_30S)) {
 80016d0:	2003      	movs	r0, #3
 80016d2:	f001 ffd1 	bl	8003678 <isTimerExpired>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d009      	beq.n	80016f0 <door_open+0x54>
		// Alert: door not closed in time
		init_alert();
 80016dc:	f7ff fa66 	bl	8000bac <init_alert>
		electronic_lock_state = ALERT;
 80016e0:	4b08      	ldr	r3, [pc, #32]	@ (8001704 <door_open+0x68>)
 80016e2:	2208      	movs	r2, #8
 80016e4:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 80016e6:	2164      	movs	r1, #100	@ 0x64
 80016e8:	2000      	movs	r0, #0
 80016ea:	f001 ffa9 	bl	8003640 <setTimer>
		return;
 80016ee:	e005      	b.n	80016fc <door_open+0x60>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 80016f0:	2164      	movs	r1, #100	@ 0x64
 80016f2:	2000      	movs	r0, #0
 80016f4:	f001 ffa4 	bl	8003640 <setTimer>
 80016f8:	e000      	b.n	80016fc <door_open+0x60>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80016fa:	bf00      	nop
}
 80016fc:	3710      	adds	r7, #16
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	2000006e 	.word	0x2000006e

08001708 <door_close>:

void door_close() {
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800170e:	2000      	movs	r0, #0
 8001710:	f001 ffb2 	bl	8003678 <isTimerExpired>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d016      	beq.n	8001748 <door_close+0x40>
	
	uint8_t e[16];
	read_edges(e);
 800171a:	463b      	mov	r3, r7
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff f83b 	bl	8000798 <read_edges>
	
	// Wait for user to press button[11] to lock the door
	if (e[11]) {
 8001722:	7afb      	ldrb	r3, [r7, #11]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d00a      	beq.n	800173e <door_close+0x36>
		init_lock_door();
 8001728:	f7ff fa8e 	bl	8000c48 <init_lock_door>
		electronic_lock_state = LOCK_DOOR;
 800172c:	4b08      	ldr	r3, [pc, #32]	@ (8001750 <door_close+0x48>)
 800172e:	2209      	movs	r2, #9
 8001730:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 2000);
 8001732:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001736:	2000      	movs	r0, #0
 8001738:	f001 ff82 	bl	8003640 <setTimer>
		return;
 800173c:	e005      	b.n	800174a <door_close+0x42>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 800173e:	2164      	movs	r1, #100	@ 0x64
 8001740:	2000      	movs	r0, #0
 8001742:	f001 ff7d 	bl	8003640 <setTimer>
 8001746:	e000      	b.n	800174a <door_close+0x42>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001748:	bf00      	nop
}
 800174a:	3710      	adds	r7, #16
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	2000006e 	.word	0x2000006e

08001754 <alert>:

void alert() {
 8001754:	b580      	push	{r7, lr}
 8001756:	b084      	sub	sp, #16
 8001758:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 800175a:	2000      	movs	r0, #0
 800175c:	f001 ff8c 	bl	8003678 <isTimerExpired>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d02e      	beq.n	80017c4 <alert+0x70>
	
	uint8_t e[16];
	read_edges(e);
 8001766:	463b      	mov	r3, r7
 8001768:	4618      	mov	r0, r3
 800176a:	f7ff f815 	bl	8000798 <read_edges>
	if(isTimerExpired(4)){
 800176e:	2004      	movs	r0, #4
 8001770:	f001 ff82 	bl	8003678 <isTimerExpired>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d008      	beq.n	800178c <alert+0x38>
		HAL_GPIO_TogglePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin);
 800177a:	2120      	movs	r1, #32
 800177c:	4813      	ldr	r0, [pc, #76]	@ (80017cc <alert+0x78>)
 800177e:	f002 fda8 	bl	80042d2 <HAL_GPIO_TogglePin>
		setTimer(4, 500);
 8001782:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001786:	2004      	movs	r0, #4
 8001788:	f001 ff5a 	bl	8003640 <setTimer>
	}
	buzzer_SetVolume(50);
 800178c:	2032      	movs	r0, #50	@ 0x32
 800178e:	f7fe ff69 	bl	8000664 <buzzer_SetVolume>
	// Wait for user to close door
	if (e[15]) {
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d010      	beq.n	80017ba <alert+0x66>
		// User closed door
		buzzer_Stop();
 8001798:	f7fe ff7a 	bl	8000690 <buzzer_Stop>
		init_door_close();
 800179c:	f7ff f9c2 	bl	8000b24 <init_door_close>
		electronic_lock_state = DOOR_CLOSE;
 80017a0:	4b0b      	ldr	r3, [pc, #44]	@ (80017d0 <alert+0x7c>)
 80017a2:	2207      	movs	r2, #7
 80017a4:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100); // Poll for button[11] press
 80017a6:	2164      	movs	r1, #100	@ 0x64
 80017a8:	2000      	movs	r0, #0
 80017aa:	f001 ff49 	bl	8003640 <setTimer>
		HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, RESET);
 80017ae:	2200      	movs	r2, #0
 80017b0:	2120      	movs	r1, #32
 80017b2:	4806      	ldr	r0, [pc, #24]	@ (80017cc <alert+0x78>)
 80017b4:	f002 fd74 	bl	80042a0 <HAL_GPIO_WritePin>
		return;
 80017b8:	e005      	b.n	80017c6 <alert+0x72>
	}
	
	setTimer(SYSTEM_TIMER, 100);
 80017ba:	2164      	movs	r1, #100	@ 0x64
 80017bc:	2000      	movs	r0, #0
 80017be:	f001 ff3f 	bl	8003640 <setTimer>
 80017c2:	e000      	b.n	80017c6 <alert+0x72>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80017c4:	bf00      	nop
}
 80017c6:	3710      	adds	r7, #16
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	40021000 	.word	0x40021000
 80017d0:	2000006e 	.word	0x2000006e

080017d4 <lock_door>:

void lock_door() {
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80017d8:	2000      	movs	r0, #0
 80017da:	f001 ff4d 	bl	8003678 <isTimerExpired>
 80017de:	4603      	mov	r3, r0
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d00b      	beq.n	80017fc <lock_door+0x28>
	
	reset_inputs();
 80017e4:	f7fe ffb8 	bl	8000758 <reset_inputs>
	init_idle();
 80017e8:	f7ff f830 	bl	800084c <init_idle>
	electronic_lock_state = IDLE;
 80017ec:	4b04      	ldr	r3, [pc, #16]	@ (8001800 <lock_door+0x2c>)
 80017ee:	2201      	movs	r2, #1
 80017f0:	701a      	strb	r2, [r3, #0]
	setTimer(SYSTEM_TIMER, 100);
 80017f2:	2164      	movs	r1, #100	@ 0x64
 80017f4:	2000      	movs	r0, #0
 80017f6:	f001 ff23 	bl	8003640 <setTimer>
 80017fa:	e000      	b.n	80017fe <lock_door+0x2a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 80017fc:	bf00      	nop
}
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	2000006e 	.word	0x2000006e

08001804 <get_digit_from_edges>:

static int get_digit_from_edges(uint8_t e[16]){
 8001804:	b480      	push	{r7}
 8001806:	b083      	sub	sp, #12
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
    if (e[0]) return 1;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	781b      	ldrb	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <get_digit_from_edges+0x14>
 8001814:	2301      	movs	r3, #1
 8001816:	e040      	b.n	800189a <get_digit_from_edges+0x96>
    if (e[1]) return 2;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	3301      	adds	r3, #1
 800181c:	781b      	ldrb	r3, [r3, #0]
 800181e:	2b00      	cmp	r3, #0
 8001820:	d001      	beq.n	8001826 <get_digit_from_edges+0x22>
 8001822:	2302      	movs	r3, #2
 8001824:	e039      	b.n	800189a <get_digit_from_edges+0x96>
    if (e[2]) return 3;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	3302      	adds	r3, #2
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <get_digit_from_edges+0x30>
 8001830:	2303      	movs	r3, #3
 8001832:	e032      	b.n	800189a <get_digit_from_edges+0x96>
    if (e[4]) return 4;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	3304      	adds	r3, #4
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b00      	cmp	r3, #0
 800183c:	d001      	beq.n	8001842 <get_digit_from_edges+0x3e>
 800183e:	2304      	movs	r3, #4
 8001840:	e02b      	b.n	800189a <get_digit_from_edges+0x96>
    if (e[5]) return 5;
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	3305      	adds	r3, #5
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b00      	cmp	r3, #0
 800184a:	d001      	beq.n	8001850 <get_digit_from_edges+0x4c>
 800184c:	2305      	movs	r3, #5
 800184e:	e024      	b.n	800189a <get_digit_from_edges+0x96>
    if (e[6]) return 6;
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3306      	adds	r3, #6
 8001854:	781b      	ldrb	r3, [r3, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d001      	beq.n	800185e <get_digit_from_edges+0x5a>
 800185a:	2306      	movs	r3, #6
 800185c:	e01d      	b.n	800189a <get_digit_from_edges+0x96>
    if (e[8]) return 7;
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	3308      	adds	r3, #8
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b00      	cmp	r3, #0
 8001866:	d001      	beq.n	800186c <get_digit_from_edges+0x68>
 8001868:	2307      	movs	r3, #7
 800186a:	e016      	b.n	800189a <get_digit_from_edges+0x96>
    if (e[9]) return 8;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	3309      	adds	r3, #9
 8001870:	781b      	ldrb	r3, [r3, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <get_digit_from_edges+0x76>
 8001876:	2308      	movs	r3, #8
 8001878:	e00f      	b.n	800189a <get_digit_from_edges+0x96>
    if (e[10]) return 9;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	330a      	adds	r3, #10
 800187e:	781b      	ldrb	r3, [r3, #0]
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <get_digit_from_edges+0x84>
 8001884:	2309      	movs	r3, #9
 8001886:	e008      	b.n	800189a <get_digit_from_edges+0x96>
    if (e[13]) return 0;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	330d      	adds	r3, #13
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <get_digit_from_edges+0x92>
 8001892:	2300      	movs	r3, #0
 8001894:	e001      	b.n	800189a <get_digit_from_edges+0x96>
    return -1;
 8001896:	f04f 33ff 	mov.w	r3, #4294967295
}
 800189a:	4618      	mov	r0, r3
 800189c:	370c      	adds	r7, #12
 800189e:	46bd      	mov	sp, r7
 80018a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018a4:	4770      	bx	lr
	...

080018a8 <super_init_change_password_number>:
void update_password_character() {

}

// Called when first entering change password from IDLE - resets everything including counter
void super_init_change_password_number() {
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b086      	sub	sp, #24
 80018ac:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 80018ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018b2:	9300      	str	r3, [sp, #0]
 80018b4:	2314      	movs	r3, #20
 80018b6:	22f0      	movs	r2, #240	@ 0xf0
 80018b8:	2100      	movs	r1, #0
 80018ba:	2000      	movs	r0, #0
 80018bc:	f001 f8be 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "CHANGE PASSWORD", BLACK, WHITE, 16, 0);
 80018c0:	2300      	movs	r3, #0
 80018c2:	9302      	str	r3, [sp, #8]
 80018c4:	2310      	movs	r3, #16
 80018c6:	9301      	str	r3, [sp, #4]
 80018c8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018cc:	9300      	str	r3, [sp, #0]
 80018ce:	2300      	movs	r3, #0
 80018d0:	4a32      	ldr	r2, [pc, #200]	@ (800199c <super_init_change_password_number+0xf4>)
 80018d2:	2100      	movs	r1, #0
 80018d4:	2000      	movs	r0, #0
 80018d6:	f001 fca7 	bl	8003228 <lcd_show_string_center>
	lcd_fill(0, 20, 240, 172, WHITE);
 80018da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	23ac      	movs	r3, #172	@ 0xac
 80018e2:	22f0      	movs	r2, #240	@ 0xf0
 80018e4:	2114      	movs	r1, #20
 80018e6:	2000      	movs	r0, #0
 80018e8:	f001 f8a8 	bl	8002a3c <lcd_fill>
	
	lcd_show_string(20, 50, "OLD PASSWORD:", BLACK, WHITE, 16, 0);
 80018ec:	2300      	movs	r3, #0
 80018ee:	9302      	str	r3, [sp, #8]
 80018f0:	2310      	movs	r3, #16
 80018f2:	9301      	str	r3, [sp, #4]
 80018f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	2300      	movs	r3, #0
 80018fc:	4a28      	ldr	r2, [pc, #160]	@ (80019a0 <super_init_change_password_number+0xf8>)
 80018fe:	2132      	movs	r1, #50	@ 0x32
 8001900:	2014      	movs	r0, #20
 8001902:	f001 fc2d 	bl	8003160 <lcd_show_string>
	lcd_show_string(20, 80, "NEW PASSWORD:", BLACK, WHITE, 16, 0);
 8001906:	2300      	movs	r3, #0
 8001908:	9302      	str	r3, [sp, #8]
 800190a:	2310      	movs	r3, #16
 800190c:	9301      	str	r3, [sp, #4]
 800190e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001912:	9300      	str	r3, [sp, #0]
 8001914:	2300      	movs	r3, #0
 8001916:	4a23      	ldr	r2, [pc, #140]	@ (80019a4 <super_init_change_password_number+0xfc>)
 8001918:	2150      	movs	r1, #80	@ 0x50
 800191a:	2014      	movs	r0, #20
 800191c:	f001 fc20 	bl	8003160 <lcd_show_string>
	lcd_show_string(20, 110, "CONFIRM:", BLACK, WHITE, 16, 0);
 8001920:	2300      	movs	r3, #0
 8001922:	9302      	str	r3, [sp, #8]
 8001924:	2310      	movs	r3, #16
 8001926:	9301      	str	r3, [sp, #4]
 8001928:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800192c:	9300      	str	r3, [sp, #0]
 800192e:	2300      	movs	r3, #0
 8001930:	4a1d      	ldr	r2, [pc, #116]	@ (80019a8 <super_init_change_password_number+0x100>)
 8001932:	216e      	movs	r1, #110	@ 0x6e
 8001934:	2014      	movs	r0, #20
 8001936:	f001 fc13 	bl	8003160 <lcd_show_string>
	
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 800193a:	4b1c      	ldr	r3, [pc, #112]	@ (80019ac <super_init_change_password_number+0x104>)
 800193c:	9300      	str	r3, [sp, #0]
 800193e:	2394      	movs	r3, #148	@ 0x94
 8001940:	22f0      	movs	r2, #240	@ 0xf0
 8001942:	21ac      	movs	r1, #172	@ 0xac
 8001944:	2000      	movs	r0, #0
 8001946:	f001 fa31 	bl	8002dac <lcd_show_picture>
	
	// Reset variables
	change_stage = 0;
 800194a:	4b19      	ldr	r3, [pc, #100]	@ (80019b0 <super_init_change_password_number+0x108>)
 800194c:	2200      	movs	r2, #0
 800194e:	701a      	strb	r2, [r3, #0]
	change_password_index = 0;
 8001950:	4b18      	ldr	r3, [pc, #96]	@ (80019b4 <super_init_change_password_number+0x10c>)
 8001952:	2200      	movs	r2, #0
 8001954:	701a      	strb	r2, [r3, #0]
	change_password_wrong_count = 0; // Reset wrong count when first entering change password
 8001956:	4b18      	ldr	r3, [pc, #96]	@ (80019b8 <super_init_change_password_number+0x110>)
 8001958:	2200      	movs	r2, #0
 800195a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 800195c:	2300      	movs	r3, #0
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	e011      	b.n	8001986 <super_init_change_password_number+0xde>
		old_password_input[i] = 0;
 8001962:	4a16      	ldr	r2, [pc, #88]	@ (80019bc <super_init_change_password_number+0x114>)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	4413      	add	r3, r2
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
		new_password_input[i] = 0;
 800196c:	4a14      	ldr	r2, [pc, #80]	@ (80019c0 <super_init_change_password_number+0x118>)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4413      	add	r3, r2
 8001972:	2200      	movs	r2, #0
 8001974:	701a      	strb	r2, [r3, #0]
		confirm_password_input[i] = 0;
 8001976:	4a13      	ldr	r2, [pc, #76]	@ (80019c4 <super_init_change_password_number+0x11c>)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	4413      	add	r3, r2
 800197c:	2200      	movs	r2, #0
 800197e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	3301      	adds	r3, #1
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	2b03      	cmp	r3, #3
 800198a:	ddea      	ble.n	8001962 <super_init_change_password_number+0xba>
	}
	
	keyboard_state = KEYBOARD_NUMBER;
 800198c:	4b0e      	ldr	r3, [pc, #56]	@ (80019c8 <super_init_change_password_number+0x120>)
 800198e:	2214      	movs	r2, #20
 8001990:	701a      	strb	r2, [r3, #0]
}
 8001992:	bf00      	nop
 8001994:	3708      	adds	r7, #8
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	bf00      	nop
 800199c:	08006c24 	.word	0x08006c24
 80019a0:	08006c34 	.word	0x08006c34
 80019a4:	08006c44 	.word	0x08006c44
 80019a8:	08006c54 	.word	0x08006c54
 80019ac:	08009c34 	.word	0x08009c34
 80019b0:	2000008c 	.word	0x2000008c
 80019b4:	2000009c 	.word	0x2000009c
 80019b8:	2000009d 	.word	0x2000009d
 80019bc:	20000090 	.word	0x20000090
 80019c0:	20000094 	.word	0x20000094
 80019c4:	20000098 	.word	0x20000098
 80019c8:	20000000 	.word	0x20000000

080019cc <reset_change_password_form>:

// Called when resetting form after wrong password - does NOT reset counter
void reset_change_password_form() {
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b086      	sub	sp, #24
 80019d0:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 80019d2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019d6:	9300      	str	r3, [sp, #0]
 80019d8:	2314      	movs	r3, #20
 80019da:	22f0      	movs	r2, #240	@ 0xf0
 80019dc:	2100      	movs	r1, #0
 80019de:	2000      	movs	r0, #0
 80019e0:	f001 f82c 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "CHANGE PASSWORD", BLACK, WHITE, 16, 0);
 80019e4:	2300      	movs	r3, #0
 80019e6:	9302      	str	r3, [sp, #8]
 80019e8:	2310      	movs	r3, #16
 80019ea:	9301      	str	r3, [sp, #4]
 80019ec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80019f0:	9300      	str	r3, [sp, #0]
 80019f2:	2300      	movs	r3, #0
 80019f4:	4a30      	ldr	r2, [pc, #192]	@ (8001ab8 <reset_change_password_form+0xec>)
 80019f6:	2100      	movs	r1, #0
 80019f8:	2000      	movs	r0, #0
 80019fa:	f001 fc15 	bl	8003228 <lcd_show_string_center>
	lcd_fill(0, 20, 240, 172, WHITE);
 80019fe:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a02:	9300      	str	r3, [sp, #0]
 8001a04:	23ac      	movs	r3, #172	@ 0xac
 8001a06:	22f0      	movs	r2, #240	@ 0xf0
 8001a08:	2114      	movs	r1, #20
 8001a0a:	2000      	movs	r0, #0
 8001a0c:	f001 f816 	bl	8002a3c <lcd_fill>
	
	lcd_show_string(20, 50, "OLD PASSWORD:", BLACK, WHITE, 16, 0);
 8001a10:	2300      	movs	r3, #0
 8001a12:	9302      	str	r3, [sp, #8]
 8001a14:	2310      	movs	r3, #16
 8001a16:	9301      	str	r3, [sp, #4]
 8001a18:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a1c:	9300      	str	r3, [sp, #0]
 8001a1e:	2300      	movs	r3, #0
 8001a20:	4a26      	ldr	r2, [pc, #152]	@ (8001abc <reset_change_password_form+0xf0>)
 8001a22:	2132      	movs	r1, #50	@ 0x32
 8001a24:	2014      	movs	r0, #20
 8001a26:	f001 fb9b 	bl	8003160 <lcd_show_string>
	lcd_show_string(20, 80, "NEW PASSWORD:", BLACK, WHITE, 16, 0);
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	9302      	str	r3, [sp, #8]
 8001a2e:	2310      	movs	r3, #16
 8001a30:	9301      	str	r3, [sp, #4]
 8001a32:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a36:	9300      	str	r3, [sp, #0]
 8001a38:	2300      	movs	r3, #0
 8001a3a:	4a21      	ldr	r2, [pc, #132]	@ (8001ac0 <reset_change_password_form+0xf4>)
 8001a3c:	2150      	movs	r1, #80	@ 0x50
 8001a3e:	2014      	movs	r0, #20
 8001a40:	f001 fb8e 	bl	8003160 <lcd_show_string>
	lcd_show_string(20, 110, "CONFIRM:", BLACK, WHITE, 16, 0);
 8001a44:	2300      	movs	r3, #0
 8001a46:	9302      	str	r3, [sp, #8]
 8001a48:	2310      	movs	r3, #16
 8001a4a:	9301      	str	r3, [sp, #4]
 8001a4c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001a50:	9300      	str	r3, [sp, #0]
 8001a52:	2300      	movs	r3, #0
 8001a54:	4a1b      	ldr	r2, [pc, #108]	@ (8001ac4 <reset_change_password_form+0xf8>)
 8001a56:	216e      	movs	r1, #110	@ 0x6e
 8001a58:	2014      	movs	r0, #20
 8001a5a:	f001 fb81 	bl	8003160 <lcd_show_string>
	
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 8001a5e:	4b1a      	ldr	r3, [pc, #104]	@ (8001ac8 <reset_change_password_form+0xfc>)
 8001a60:	9300      	str	r3, [sp, #0]
 8001a62:	2394      	movs	r3, #148	@ 0x94
 8001a64:	22f0      	movs	r2, #240	@ 0xf0
 8001a66:	21ac      	movs	r1, #172	@ 0xac
 8001a68:	2000      	movs	r0, #0
 8001a6a:	f001 f99f 	bl	8002dac <lcd_show_picture>
	
	// Reset variables but keep change_password_wrong_count
	change_stage = 0;
 8001a6e:	4b17      	ldr	r3, [pc, #92]	@ (8001acc <reset_change_password_form+0x100>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	701a      	strb	r2, [r3, #0]
	change_password_index = 0;
 8001a74:	4b16      	ldr	r3, [pc, #88]	@ (8001ad0 <reset_change_password_form+0x104>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	e011      	b.n	8001aa4 <reset_change_password_form+0xd8>
		old_password_input[i] = 0;
 8001a80:	4a14      	ldr	r2, [pc, #80]	@ (8001ad4 <reset_change_password_form+0x108>)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4413      	add	r3, r2
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]
		new_password_input[i] = 0;
 8001a8a:	4a13      	ldr	r2, [pc, #76]	@ (8001ad8 <reset_change_password_form+0x10c>)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	4413      	add	r3, r2
 8001a90:	2200      	movs	r2, #0
 8001a92:	701a      	strb	r2, [r3, #0]
		confirm_password_input[i] = 0;
 8001a94:	4a11      	ldr	r2, [pc, #68]	@ (8001adc <reset_change_password_form+0x110>)
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	4413      	add	r3, r2
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 4; i++) {
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	607b      	str	r3, [r7, #4]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	2b03      	cmp	r3, #3
 8001aa8:	ddea      	ble.n	8001a80 <reset_change_password_form+0xb4>
	}
	
	keyboard_state = KEYBOARD_NUMBER;
 8001aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ae0 <reset_change_password_form+0x114>)
 8001aac:	2214      	movs	r2, #20
 8001aae:	701a      	strb	r2, [r3, #0]
}
 8001ab0:	bf00      	nop
 8001ab2:	3708      	adds	r7, #8
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	bd80      	pop	{r7, pc}
 8001ab8:	08006c24 	.word	0x08006c24
 8001abc:	08006c34 	.word	0x08006c34
 8001ac0:	08006c44 	.word	0x08006c44
 8001ac4:	08006c54 	.word	0x08006c54
 8001ac8:	08009c34 	.word	0x08009c34
 8001acc:	2000008c 	.word	0x2000008c
 8001ad0:	2000009c 	.word	0x2000009c
 8001ad4:	20000090 	.word	0x20000090
 8001ad8:	20000094 	.word	0x20000094
 8001adc:	20000098 	.word	0x20000098
 8001ae0:	20000000 	.word	0x20000000

08001ae4 <init_change_password_number>:

void init_change_password_number() {
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b084      	sub	sp, #16
 8001ae8:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8001aea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001aee:	9300      	str	r3, [sp, #0]
 8001af0:	2314      	movs	r3, #20
 8001af2:	22f0      	movs	r2, #240	@ 0xf0
 8001af4:	2100      	movs	r1, #0
 8001af6:	2000      	movs	r0, #0
 8001af8:	f000 ffa0 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "CHANGE PASSWORD", BLACK, WHITE, 16, 0);
 8001afc:	2300      	movs	r3, #0
 8001afe:	9302      	str	r3, [sp, #8]
 8001b00:	2310      	movs	r3, #16
 8001b02:	9301      	str	r3, [sp, #4]
 8001b04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b08:	9300      	str	r3, [sp, #0]
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	4a09      	ldr	r2, [pc, #36]	@ (8001b34 <init_change_password_number+0x50>)
 8001b0e:	2100      	movs	r1, #0
 8001b10:	2000      	movs	r0, #0
 8001b12:	f001 fb89 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_num);
 8001b16:	4b08      	ldr	r3, [pc, #32]	@ (8001b38 <init_change_password_number+0x54>)
 8001b18:	9300      	str	r3, [sp, #0]
 8001b1a:	2394      	movs	r3, #148	@ 0x94
 8001b1c:	22f0      	movs	r2, #240	@ 0xf0
 8001b1e:	21ac      	movs	r1, #172	@ 0xac
 8001b20:	2000      	movs	r0, #0
 8001b22:	f001 f943 	bl	8002dac <lcd_show_picture>


	keyboard_state = KEYBOARD_NUMBER;
 8001b26:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <init_change_password_number+0x58>)
 8001b28:	2214      	movs	r2, #20
 8001b2a:	701a      	strb	r2, [r3, #0]
}
 8001b2c:	bf00      	nop
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	08006c24 	.word	0x08006c24
 8001b38:	08009c34 	.word	0x08009c34
 8001b3c:	20000000 	.word	0x20000000

08001b40 <init_change_password_character>:

void init_change_password_character() {
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af04      	add	r7, sp, #16
	lcd_fill(0, 0, 240, 20, WHITE);
 8001b46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b4a:	9300      	str	r3, [sp, #0]
 8001b4c:	2314      	movs	r3, #20
 8001b4e:	22f0      	movs	r2, #240	@ 0xf0
 8001b50:	2100      	movs	r1, #0
 8001b52:	2000      	movs	r0, #0
 8001b54:	f000 ff72 	bl	8002a3c <lcd_fill>
	lcd_show_string_center(0, 0, "CHANGE PASSWORD", BLACK, WHITE, 16, 0);
 8001b58:	2300      	movs	r3, #0
 8001b5a:	9302      	str	r3, [sp, #8]
 8001b5c:	2310      	movs	r3, #16
 8001b5e:	9301      	str	r3, [sp, #4]
 8001b60:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001b64:	9300      	str	r3, [sp, #0]
 8001b66:	2300      	movs	r3, #0
 8001b68:	4a09      	ldr	r2, [pc, #36]	@ (8001b90 <init_change_password_character+0x50>)
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	2000      	movs	r0, #0
 8001b6e:	f001 fb5b 	bl	8003228 <lcd_show_string_center>
	lcd_show_picture(0, 172, 240, 148, gImage_ini_key_char);
 8001b72:	4b08      	ldr	r3, [pc, #32]	@ (8001b94 <init_change_password_character+0x54>)
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	2394      	movs	r3, #148	@ 0x94
 8001b78:	22f0      	movs	r2, #240	@ 0xf0
 8001b7a:	21ac      	movs	r1, #172	@ 0xac
 8001b7c:	2000      	movs	r0, #0
 8001b7e:	f001 f915 	bl	8002dac <lcd_show_picture>
	
	keyboard_state = KEYBOARD_CHARACTER;
 8001b82:	4b05      	ldr	r3, [pc, #20]	@ (8001b98 <init_change_password_character+0x58>)
 8001b84:	2215      	movs	r2, #21
 8001b86:	701a      	strb	r2, [r3, #0]
}
 8001b88:	bf00      	nop
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	08006c24 	.word	0x08006c24
 8001b94:	0801f534 	.word	0x0801f534
 8001b98:	20000000 	.word	0x20000000

08001b9c <change_password_number>:

void change_password_number() {
 8001b9c:	b590      	push	{r4, r7, lr}
 8001b9e:	b093      	sub	sp, #76	@ 0x4c
 8001ba0:	af04      	add	r7, sp, #16
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8001ba2:	2000      	movs	r0, #0
 8001ba4:	f001 fd68 	bl	8003678 <isTimerExpired>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	f000 823a 	beq.w	8002024 <change_password_number+0x488>
	
	uint8_t e[16];
	read_edges(e);
 8001bb0:	463b      	mov	r3, r7
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7fe fdf0 	bl	8000798 <read_edges>
	
	// Return to IDLE if button[14] pressed
	if (e[14]) {
 8001bb8:	7bbb      	ldrb	r3, [r7, #14]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d00b      	beq.n	8001bd6 <change_password_number+0x3a>
		reset_inputs();
 8001bbe:	f7fe fdcb 	bl	8000758 <reset_inputs>
		init_idle();
 8001bc2:	f7fe fe43 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 8001bc6:	4b8f      	ldr	r3, [pc, #572]	@ (8001e04 <change_password_number+0x268>)
 8001bc8:	2201      	movs	r2, #1
 8001bca:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8001bcc:	2164      	movs	r1, #100	@ 0x64
 8001bce:	2000      	movs	r0, #0
 8001bd0:	f001 fd36 	bl	8003640 <setTimer>
		return;
 8001bd4:	e227      	b.n	8002026 <change_password_number+0x48a>
	}
	
	// Toggle to character mode
	if (e[12]) {
 8001bd6:	7b3b      	ldrb	r3, [r7, #12]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d009      	beq.n	8001bf0 <change_password_number+0x54>
		init_change_password_character();
 8001bdc:	f7ff ffb0 	bl	8001b40 <init_change_password_character>
		electronic_lock_state = CHANGE_PASSWORD_CHARACTER;
 8001be0:	4b88      	ldr	r3, [pc, #544]	@ (8001e04 <change_password_number+0x268>)
 8001be2:	220c      	movs	r2, #12
 8001be4:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 8001be6:	2164      	movs	r1, #100	@ 0x64
 8001be8:	2000      	movs	r0, #0
 8001bea:	f001 fd29 	bl	8003640 <setTimer>
		return;
 8001bee:	e21a      	b.n	8002026 <change_password_number+0x48a>
	}
	
	// DELETE one character
	if (e[3]) {
 8001bf0:	78fb      	ldrb	r3, [r7, #3]
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d057      	beq.n	8001ca6 <change_password_number+0x10a>
		if (change_password_index > 0) {
 8001bf6:	4b84      	ldr	r3, [pc, #528]	@ (8001e08 <change_password_number+0x26c>)
 8001bf8:	781b      	ldrb	r3, [r3, #0]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d04e      	beq.n	8001c9c <change_password_number+0x100>
			change_password_index--;
 8001bfe:	4b82      	ldr	r3, [pc, #520]	@ (8001e08 <change_password_number+0x26c>)
 8001c00:	781b      	ldrb	r3, [r3, #0]
 8001c02:	3b01      	subs	r3, #1
 8001c04:	b2da      	uxtb	r2, r3
 8001c06:	4b80      	ldr	r3, [pc, #512]	@ (8001e08 <change_password_number+0x26c>)
 8001c08:	701a      	strb	r2, [r3, #0]
			// Clear the last character by drawing white rectangle
			uint16_t y_pos = (change_stage == 0) ? 50 : (change_stage == 1) ? 80 : 110;
 8001c0a:	4b80      	ldr	r3, [pc, #512]	@ (8001e0c <change_password_number+0x270>)
 8001c0c:	781b      	ldrb	r3, [r3, #0]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d007      	beq.n	8001c22 <change_password_number+0x86>
 8001c12:	4b7e      	ldr	r3, [pc, #504]	@ (8001e0c <change_password_number+0x270>)
 8001c14:	781b      	ldrb	r3, [r3, #0]
 8001c16:	2b01      	cmp	r3, #1
 8001c18:	d101      	bne.n	8001c1e <change_password_number+0x82>
 8001c1a:	2350      	movs	r3, #80	@ 0x50
 8001c1c:	e002      	b.n	8001c24 <change_password_number+0x88>
 8001c1e:	236e      	movs	r3, #110	@ 0x6e
 8001c20:	e000      	b.n	8001c24 <change_password_number+0x88>
 8001c22:	2332      	movs	r3, #50	@ 0x32
 8001c24:	823b      	strh	r3, [r7, #16]
			lcd_fill(140 + change_password_index * 20, y_pos, 140 + change_password_index * 20 + 16, y_pos + 16, WHITE);
 8001c26:	4b78      	ldr	r3, [pc, #480]	@ (8001e08 <change_password_number+0x26c>)
 8001c28:	781b      	ldrb	r3, [r3, #0]
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	0092      	lsls	r2, r2, #2
 8001c2e:	4413      	add	r3, r2
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	b29b      	uxth	r3, r3
 8001c34:	338c      	adds	r3, #140	@ 0x8c
 8001c36:	b298      	uxth	r0, r3
 8001c38:	4b73      	ldr	r3, [pc, #460]	@ (8001e08 <change_password_number+0x26c>)
 8001c3a:	781b      	ldrb	r3, [r3, #0]
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	0092      	lsls	r2, r2, #2
 8001c40:	4413      	add	r3, r2
 8001c42:	009b      	lsls	r3, r3, #2
 8001c44:	b29b      	uxth	r3, r3
 8001c46:	339c      	adds	r3, #156	@ 0x9c
 8001c48:	b29a      	uxth	r2, r3
 8001c4a:	8a3b      	ldrh	r3, [r7, #16]
 8001c4c:	3310      	adds	r3, #16
 8001c4e:	b29b      	uxth	r3, r3
 8001c50:	8a39      	ldrh	r1, [r7, #16]
 8001c52:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8001c56:	9400      	str	r4, [sp, #0]
 8001c58:	f000 fef0 	bl	8002a3c <lcd_fill>

			// Clear from array
			if (change_stage == 0) {
 8001c5c:	4b6b      	ldr	r3, [pc, #428]	@ (8001e0c <change_password_number+0x270>)
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d106      	bne.n	8001c72 <change_password_number+0xd6>
				old_password_input[change_password_index] = 0;
 8001c64:	4b68      	ldr	r3, [pc, #416]	@ (8001e08 <change_password_number+0x26c>)
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	461a      	mov	r2, r3
 8001c6a:	4b69      	ldr	r3, [pc, #420]	@ (8001e10 <change_password_number+0x274>)
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	5499      	strb	r1, [r3, r2]
 8001c70:	e014      	b.n	8001c9c <change_password_number+0x100>
			} else if (change_stage == 1) {
 8001c72:	4b66      	ldr	r3, [pc, #408]	@ (8001e0c <change_password_number+0x270>)
 8001c74:	781b      	ldrb	r3, [r3, #0]
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d106      	bne.n	8001c88 <change_password_number+0xec>
				new_password_input[change_password_index] = 0;
 8001c7a:	4b63      	ldr	r3, [pc, #396]	@ (8001e08 <change_password_number+0x26c>)
 8001c7c:	781b      	ldrb	r3, [r3, #0]
 8001c7e:	461a      	mov	r2, r3
 8001c80:	4b64      	ldr	r3, [pc, #400]	@ (8001e14 <change_password_number+0x278>)
 8001c82:	2100      	movs	r1, #0
 8001c84:	5499      	strb	r1, [r3, r2]
 8001c86:	e009      	b.n	8001c9c <change_password_number+0x100>
			} else if (change_stage == 2) {
 8001c88:	4b60      	ldr	r3, [pc, #384]	@ (8001e0c <change_password_number+0x270>)
 8001c8a:	781b      	ldrb	r3, [r3, #0]
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d105      	bne.n	8001c9c <change_password_number+0x100>
				confirm_password_input[change_password_index] = 0;
 8001c90:	4b5d      	ldr	r3, [pc, #372]	@ (8001e08 <change_password_number+0x26c>)
 8001c92:	781b      	ldrb	r3, [r3, #0]
 8001c94:	461a      	mov	r2, r3
 8001c96:	4b60      	ldr	r3, [pc, #384]	@ (8001e18 <change_password_number+0x27c>)
 8001c98:	2100      	movs	r1, #0
 8001c9a:	5499      	strb	r1, [r3, r2]
			}
		}
		setTimer(SYSTEM_TIMER, 100);
 8001c9c:	2164      	movs	r1, #100	@ 0x64
 8001c9e:	2000      	movs	r0, #0
 8001ca0:	f001 fcce 	bl	8003640 <setTimer>
		return;
 8001ca4:	e1bf      	b.n	8002026 <change_password_number+0x48a>
	}
	
	// DELETE ALL characters
	if (e[7]) {
 8001ca6:	79fb      	ldrb	r3, [r7, #7]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d058      	beq.n	8001d5e <change_password_number+0x1c2>
		// Clear all characters in current stage
		uint16_t y_pos = (change_stage == 0) ? 50 : (change_stage == 1) ? 80 : 110;
 8001cac:	4b57      	ldr	r3, [pc, #348]	@ (8001e0c <change_password_number+0x270>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d007      	beq.n	8001cc4 <change_password_number+0x128>
 8001cb4:	4b55      	ldr	r3, [pc, #340]	@ (8001e0c <change_password_number+0x270>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d101      	bne.n	8001cc0 <change_password_number+0x124>
 8001cbc:	2350      	movs	r3, #80	@ 0x50
 8001cbe:	e002      	b.n	8001cc6 <change_password_number+0x12a>
 8001cc0:	236e      	movs	r3, #110	@ 0x6e
 8001cc2:	e000      	b.n	8001cc6 <change_password_number+0x12a>
 8001cc4:	2332      	movs	r3, #50	@ 0x32
 8001cc6:	827b      	strh	r3, [r7, #18]
		lcd_fill(140, y_pos, 240, y_pos + 20, WHITE);
 8001cc8:	8a7b      	ldrh	r3, [r7, #18]
 8001cca:	3314      	adds	r3, #20
 8001ccc:	b29b      	uxth	r3, r3
 8001cce:	8a79      	ldrh	r1, [r7, #18]
 8001cd0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cd4:	9200      	str	r2, [sp, #0]
 8001cd6:	22f0      	movs	r2, #240	@ 0xf0
 8001cd8:	208c      	movs	r0, #140	@ 0x8c
 8001cda:	f000 feaf 	bl	8002a3c <lcd_fill>
		
		// Clear from array and reset index
		change_password_index = 0;
 8001cde:	4b4a      	ldr	r3, [pc, #296]	@ (8001e08 <change_password_number+0x26c>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	701a      	strb	r2, [r3, #0]
		if (change_stage == 0) {
 8001ce4:	4b49      	ldr	r3, [pc, #292]	@ (8001e0c <change_password_number+0x270>)
 8001ce6:	781b      	ldrb	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d10e      	bne.n	8001d0a <change_password_number+0x16e>
			for (int i = 0; i < 4; i++) old_password_input[i] = 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	637b      	str	r3, [r7, #52]	@ 0x34
 8001cf0:	e007      	b.n	8001d02 <change_password_number+0x166>
 8001cf2:	4a47      	ldr	r2, [pc, #284]	@ (8001e10 <change_password_number+0x274>)
 8001cf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cf6:	4413      	add	r3, r2
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	701a      	strb	r2, [r3, #0]
 8001cfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cfe:	3301      	adds	r3, #1
 8001d00:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d04:	2b03      	cmp	r3, #3
 8001d06:	ddf4      	ble.n	8001cf2 <change_password_number+0x156>
 8001d08:	e024      	b.n	8001d54 <change_password_number+0x1b8>
		} else if (change_stage == 1) {
 8001d0a:	4b40      	ldr	r3, [pc, #256]	@ (8001e0c <change_password_number+0x270>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	2b01      	cmp	r3, #1
 8001d10:	d10e      	bne.n	8001d30 <change_password_number+0x194>
			for (int i = 0; i < 4; i++) new_password_input[i] = 0;
 8001d12:	2300      	movs	r3, #0
 8001d14:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d16:	e007      	b.n	8001d28 <change_password_number+0x18c>
 8001d18:	4a3e      	ldr	r2, [pc, #248]	@ (8001e14 <change_password_number+0x278>)
 8001d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d1c:	4413      	add	r3, r2
 8001d1e:	2200      	movs	r2, #0
 8001d20:	701a      	strb	r2, [r3, #0]
 8001d22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d24:	3301      	adds	r3, #1
 8001d26:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d2a:	2b03      	cmp	r3, #3
 8001d2c:	ddf4      	ble.n	8001d18 <change_password_number+0x17c>
 8001d2e:	e011      	b.n	8001d54 <change_password_number+0x1b8>
		} else if (change_stage == 2) {
 8001d30:	4b36      	ldr	r3, [pc, #216]	@ (8001e0c <change_password_number+0x270>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	2b02      	cmp	r3, #2
 8001d36:	d10d      	bne.n	8001d54 <change_password_number+0x1b8>
			for (int i = 0; i < 4; i++) confirm_password_input[i] = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d3c:	e007      	b.n	8001d4e <change_password_number+0x1b2>
 8001d3e:	4a36      	ldr	r2, [pc, #216]	@ (8001e18 <change_password_number+0x27c>)
 8001d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d42:	4413      	add	r3, r2
 8001d44:	2200      	movs	r2, #0
 8001d46:	701a      	strb	r2, [r3, #0]
 8001d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d4a:	3301      	adds	r3, #1
 8001d4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d50:	2b03      	cmp	r3, #3
 8001d52:	ddf4      	ble.n	8001d3e <change_password_number+0x1a2>
		}
		setTimer(SYSTEM_TIMER, 100);
 8001d54:	2164      	movs	r1, #100	@ 0x64
 8001d56:	2000      	movs	r0, #0
 8001d58:	f001 fc72 	bl	8003640 <setTimer>
		return;
 8001d5c:	e163      	b.n	8002026 <change_password_number+0x48a>
	}
	
	// Get digit input
	int digit = get_digit_from_edges(e);
 8001d5e:	463b      	mov	r3, r7
 8001d60:	4618      	mov	r0, r3
 8001d62:	f7ff fd4f 	bl	8001804 <get_digit_from_edges>
 8001d66:	6178      	str	r0, [r7, #20]
	
	if (digit >= 0 && change_password_index < 4) {
 8001d68:	697b      	ldr	r3, [r7, #20]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	f2c0 8155 	blt.w	800201a <change_password_number+0x47e>
 8001d70:	4b25      	ldr	r3, [pc, #148]	@ (8001e08 <change_password_number+0x26c>)
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	2b03      	cmp	r3, #3
 8001d76:	f200 8150 	bhi.w	800201a <change_password_number+0x47e>
		if (change_stage == 0) {
 8001d7a:	4b24      	ldr	r3, [pc, #144]	@ (8001e0c <change_password_number+0x270>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d11d      	bne.n	8001dbe <change_password_number+0x222>
			old_password_input[change_password_index] = (uint8_t)digit;
 8001d82:	4b21      	ldr	r3, [pc, #132]	@ (8001e08 <change_password_number+0x26c>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	461a      	mov	r2, r3
 8001d88:	697b      	ldr	r3, [r7, #20]
 8001d8a:	b2d9      	uxtb	r1, r3
 8001d8c:	4b20      	ldr	r3, [pc, #128]	@ (8001e10 <change_password_number+0x274>)
 8001d8e:	5499      	strb	r1, [r3, r2]
			lcd_show_int_num(140 + change_password_index * 20, 50, digit, 1, BLACK, WHITE, 16);
 8001d90:	4b1d      	ldr	r3, [pc, #116]	@ (8001e08 <change_password_number+0x26c>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	461a      	mov	r2, r3
 8001d96:	0092      	lsls	r2, r2, #2
 8001d98:	4413      	add	r3, r2
 8001d9a:	009b      	lsls	r3, r3, #2
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	338c      	adds	r3, #140	@ 0x8c
 8001da0:	b298      	uxth	r0, r3
 8001da2:	697b      	ldr	r3, [r7, #20]
 8001da4:	b29a      	uxth	r2, r3
 8001da6:	2310      	movs	r3, #16
 8001da8:	9302      	str	r3, [sp, #8]
 8001daa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001dae:	9301      	str	r3, [sp, #4]
 8001db0:	2300      	movs	r3, #0
 8001db2:	9300      	str	r3, [sp, #0]
 8001db4:	2301      	movs	r3, #1
 8001db6:	2132      	movs	r1, #50	@ 0x32
 8001db8:	f000 ff7a 	bl	8002cb0 <lcd_show_int_num>
 8001dbc:	e04f      	b.n	8001e5e <change_password_number+0x2c2>
		} else if (change_stage == 1) {
 8001dbe:	4b13      	ldr	r3, [pc, #76]	@ (8001e0c <change_password_number+0x270>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d12a      	bne.n	8001e1c <change_password_number+0x280>
			new_password_input[change_password_index] = (uint8_t)digit;
 8001dc6:	4b10      	ldr	r3, [pc, #64]	@ (8001e08 <change_password_number+0x26c>)
 8001dc8:	781b      	ldrb	r3, [r3, #0]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	b2d9      	uxtb	r1, r3
 8001dd0:	4b10      	ldr	r3, [pc, #64]	@ (8001e14 <change_password_number+0x278>)
 8001dd2:	5499      	strb	r1, [r3, r2]
			lcd_show_int_num(140 + change_password_index * 20, 80, digit, 1, BLACK, WHITE, 16);
 8001dd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001e08 <change_password_number+0x26c>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	0092      	lsls	r2, r2, #2
 8001ddc:	4413      	add	r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	338c      	adds	r3, #140	@ 0x8c
 8001de4:	b298      	uxth	r0, r3
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	b29a      	uxth	r2, r3
 8001dea:	2310      	movs	r3, #16
 8001dec:	9302      	str	r3, [sp, #8]
 8001dee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001df2:	9301      	str	r3, [sp, #4]
 8001df4:	2300      	movs	r3, #0
 8001df6:	9300      	str	r3, [sp, #0]
 8001df8:	2301      	movs	r3, #1
 8001dfa:	2150      	movs	r1, #80	@ 0x50
 8001dfc:	f000 ff58 	bl	8002cb0 <lcd_show_int_num>
 8001e00:	e02d      	b.n	8001e5e <change_password_number+0x2c2>
 8001e02:	bf00      	nop
 8001e04:	2000006e 	.word	0x2000006e
 8001e08:	2000009c 	.word	0x2000009c
 8001e0c:	2000008c 	.word	0x2000008c
 8001e10:	20000090 	.word	0x20000090
 8001e14:	20000094 	.word	0x20000094
 8001e18:	20000098 	.word	0x20000098
		} else if (change_stage == 2) {
 8001e1c:	4b83      	ldr	r3, [pc, #524]	@ (800202c <change_password_number+0x490>)
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	2b02      	cmp	r3, #2
 8001e22:	d11c      	bne.n	8001e5e <change_password_number+0x2c2>
			confirm_password_input[change_password_index] = (uint8_t)digit;
 8001e24:	4b82      	ldr	r3, [pc, #520]	@ (8002030 <change_password_number+0x494>)
 8001e26:	781b      	ldrb	r3, [r3, #0]
 8001e28:	461a      	mov	r2, r3
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	b2d9      	uxtb	r1, r3
 8001e2e:	4b81      	ldr	r3, [pc, #516]	@ (8002034 <change_password_number+0x498>)
 8001e30:	5499      	strb	r1, [r3, r2]
			lcd_show_int_num(140 + change_password_index * 20, 110, digit, 1, BLACK, WHITE, 16);
 8001e32:	4b7f      	ldr	r3, [pc, #508]	@ (8002030 <change_password_number+0x494>)
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	461a      	mov	r2, r3
 8001e38:	0092      	lsls	r2, r2, #2
 8001e3a:	4413      	add	r3, r2
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	338c      	adds	r3, #140	@ 0x8c
 8001e42:	b298      	uxth	r0, r3
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	b29a      	uxth	r2, r3
 8001e48:	2310      	movs	r3, #16
 8001e4a:	9302      	str	r3, [sp, #8]
 8001e4c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e50:	9301      	str	r3, [sp, #4]
 8001e52:	2300      	movs	r3, #0
 8001e54:	9300      	str	r3, [sp, #0]
 8001e56:	2301      	movs	r3, #1
 8001e58:	216e      	movs	r1, #110	@ 0x6e
 8001e5a:	f000 ff29 	bl	8002cb0 <lcd_show_int_num>
		}
		
		change_password_index++;
 8001e5e:	4b74      	ldr	r3, [pc, #464]	@ (8002030 <change_password_number+0x494>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	3301      	adds	r3, #1
 8001e64:	b2da      	uxtb	r2, r3
 8001e66:	4b72      	ldr	r3, [pc, #456]	@ (8002030 <change_password_number+0x494>)
 8001e68:	701a      	strb	r2, [r3, #0]
		
		if (change_password_index >= 4) {
 8001e6a:	4b71      	ldr	r3, [pc, #452]	@ (8002030 <change_password_number+0x494>)
 8001e6c:	781b      	ldrb	r3, [r3, #0]
 8001e6e:	2b03      	cmp	r3, #3
 8001e70:	f240 80d3 	bls.w	800201a <change_password_number+0x47e>
			change_password_index = 0;
 8001e74:	4b6e      	ldr	r3, [pc, #440]	@ (8002030 <change_password_number+0x494>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	701a      	strb	r2, [r3, #0]
			change_stage++;
 8001e7a:	4b6c      	ldr	r3, [pc, #432]	@ (800202c <change_password_number+0x490>)
 8001e7c:	781b      	ldrb	r3, [r3, #0]
 8001e7e:	3301      	adds	r3, #1
 8001e80:	b2da      	uxtb	r2, r3
 8001e82:	4b6a      	ldr	r3, [pc, #424]	@ (800202c <change_password_number+0x490>)
 8001e84:	701a      	strb	r2, [r3, #0]
			
			if (change_stage >= 3) {
 8001e86:	4b69      	ldr	r3, [pc, #420]	@ (800202c <change_password_number+0x490>)
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	2b02      	cmp	r3, #2
 8001e8c:	f240 80c5 	bls.w	800201a <change_password_number+0x47e>
				// Verify old password
				uint8_t old_correct = 1;
 8001e90:	2301      	movs	r3, #1
 8001e92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
				for (int i = 0; i < 4; i++) {
 8001e96:	2300      	movs	r3, #0
 8001e98:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e9a:	e010      	b.n	8001ebe <change_password_number+0x322>
					if (old_password_input[i] != correct_password[i]) {
 8001e9c:	4a66      	ldr	r2, [pc, #408]	@ (8002038 <change_password_number+0x49c>)
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea0:	4413      	add	r3, r2
 8001ea2:	781a      	ldrb	r2, [r3, #0]
 8001ea4:	4965      	ldr	r1, [pc, #404]	@ (800203c <change_password_number+0x4a0>)
 8001ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea8:	440b      	add	r3, r1
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d003      	beq.n	8001eb8 <change_password_number+0x31c>
						old_correct = 0;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
						break;
 8001eb6:	e005      	b.n	8001ec4 <change_password_number+0x328>
				for (int i = 0; i < 4; i++) {
 8001eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001eba:	3301      	adds	r3, #1
 8001ebc:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec0:	2b03      	cmp	r3, #3
 8001ec2:	ddeb      	ble.n	8001e9c <change_password_number+0x300>
					}
				}
				
				// Verify new password matches confirm
				uint8_t new_matches = 1;
 8001ec4:	2301      	movs	r3, #1
 8001ec6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
				for (int i = 0; i < 4; i++) {
 8001eca:	2300      	movs	r3, #0
 8001ecc:	61fb      	str	r3, [r7, #28]
 8001ece:	e010      	b.n	8001ef2 <change_password_number+0x356>
					if (new_password_input[i] != confirm_password_input[i]) {
 8001ed0:	4a5b      	ldr	r2, [pc, #364]	@ (8002040 <change_password_number+0x4a4>)
 8001ed2:	69fb      	ldr	r3, [r7, #28]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	781a      	ldrb	r2, [r3, #0]
 8001ed8:	4956      	ldr	r1, [pc, #344]	@ (8002034 <change_password_number+0x498>)
 8001eda:	69fb      	ldr	r3, [r7, #28]
 8001edc:	440b      	add	r3, r1
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d003      	beq.n	8001eec <change_password_number+0x350>
						new_matches = 0;
 8001ee4:	2300      	movs	r3, #0
 8001ee6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
						break;
 8001eea:	e005      	b.n	8001ef8 <change_password_number+0x35c>
				for (int i = 0; i < 4; i++) {
 8001eec:	69fb      	ldr	r3, [r7, #28]
 8001eee:	3301      	adds	r3, #1
 8001ef0:	61fb      	str	r3, [r7, #28]
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	2b03      	cmp	r3, #3
 8001ef6:	ddeb      	ble.n	8001ed0 <change_password_number+0x334>
					}
				}
				
				if (old_correct && new_matches) {
 8001ef8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d038      	beq.n	8001f72 <change_password_number+0x3d6>
 8001f00:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d034      	beq.n	8001f72 <change_password_number+0x3d6>
					// Save new password - SUCCESS
					for (int i = 0; i < 4; i++) {
 8001f08:	2300      	movs	r3, #0
 8001f0a:	61bb      	str	r3, [r7, #24]
 8001f0c:	e00b      	b.n	8001f26 <change_password_number+0x38a>
						correct_password[i] = new_password_input[i];
 8001f0e:	4a4c      	ldr	r2, [pc, #304]	@ (8002040 <change_password_number+0x4a4>)
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	4413      	add	r3, r2
 8001f14:	7819      	ldrb	r1, [r3, #0]
 8001f16:	4a49      	ldr	r2, [pc, #292]	@ (800203c <change_password_number+0x4a0>)
 8001f18:	69bb      	ldr	r3, [r7, #24]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	460a      	mov	r2, r1
 8001f1e:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 4; i++) {
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	3301      	adds	r3, #1
 8001f24:	61bb      	str	r3, [r7, #24]
 8001f26:	69bb      	ldr	r3, [r7, #24]
 8001f28:	2b03      	cmp	r3, #3
 8001f2a:	ddf0      	ble.n	8001f0e <change_password_number+0x372>
					}
					lcd_fill(0, 140, 240, 20, WHITE);
 8001f2c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f30:	9300      	str	r3, [sp, #0]
 8001f32:	2314      	movs	r3, #20
 8001f34:	22f0      	movs	r2, #240	@ 0xf0
 8001f36:	218c      	movs	r1, #140	@ 0x8c
 8001f38:	2000      	movs	r0, #0
 8001f3a:	f000 fd7f 	bl	8002a3c <lcd_fill>
					lcd_show_string_center(0, 140, "PASSWORD CHANGED!", GREEN, WHITE, 16, 0);
 8001f3e:	2300      	movs	r3, #0
 8001f40:	9302      	str	r3, [sp, #8]
 8001f42:	2310      	movs	r3, #16
 8001f44:	9301      	str	r3, [sp, #4]
 8001f46:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f4a:	9300      	str	r3, [sp, #0]
 8001f4c:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8001f50:	4a3c      	ldr	r2, [pc, #240]	@ (8002044 <change_password_number+0x4a8>)
 8001f52:	218c      	movs	r1, #140	@ 0x8c
 8001f54:	2000      	movs	r0, #0
 8001f56:	f001 f967 	bl	8003228 <lcd_show_string_center>
					change_password_wrong_count = 0; // Reset counter on success
 8001f5a:	4b3b      	ldr	r3, [pc, #236]	@ (8002048 <change_password_number+0x4ac>)
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	701a      	strb	r2, [r3, #0]
					setTimer(SYSTEM_TIMER, 2000);
 8001f60:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001f64:	2000      	movs	r0, #0
 8001f66:	f001 fb6b 	bl	8003640 <setTimer>
					electronic_lock_state = LOCK_DOOR;
 8001f6a:	4b38      	ldr	r3, [pc, #224]	@ (800204c <change_password_number+0x4b0>)
 8001f6c:	2209      	movs	r2, #9
 8001f6e:	701a      	strb	r2, [r3, #0]
					// Reset change password form and try again
					setTimer(SYSTEM_TIMER, 1500);
					electronic_lock_state = PASSWORD_INCORRECT; // Reset change password
				}
				
				return;
 8001f70:	e059      	b.n	8002026 <change_password_number+0x48a>
					lcd_fill(0, 140, 240, 20, WHITE);
 8001f72:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001f76:	9300      	str	r3, [sp, #0]
 8001f78:	2314      	movs	r3, #20
 8001f7a:	22f0      	movs	r2, #240	@ 0xf0
 8001f7c:	218c      	movs	r1, #140	@ 0x8c
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f000 fd5c 	bl	8002a3c <lcd_fill>
					if (!old_correct) {
 8001f84:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d12f      	bne.n	8001fec <change_password_number+0x450>
						change_password_wrong_count++; // Increase wrong counter
 8001f8c:	4b2e      	ldr	r3, [pc, #184]	@ (8002048 <change_password_number+0x4ac>)
 8001f8e:	781b      	ldrb	r3, [r3, #0]
 8001f90:	3301      	adds	r3, #1
 8001f92:	b2da      	uxtb	r2, r3
 8001f94:	4b2c      	ldr	r3, [pc, #176]	@ (8002048 <change_password_number+0x4ac>)
 8001f96:	701a      	strb	r2, [r3, #0]
						if (change_password_wrong_count >= 3) {
 8001f98:	4b2b      	ldr	r3, [pc, #172]	@ (8002048 <change_password_number+0x4ac>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	2b02      	cmp	r3, #2
 8001f9e:	d916      	bls.n	8001fce <change_password_number+0x432>
							lcd_show_string_center(0, 140, "TOO MANY ATTEMPTS!", RED, WHITE, 16, 0);
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	9302      	str	r3, [sp, #8]
 8001fa4:	2310      	movs	r3, #16
 8001fa6:	9301      	str	r3, [sp, #4]
 8001fa8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fac:	9300      	str	r3, [sp, #0]
 8001fae:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001fb2:	4a27      	ldr	r2, [pc, #156]	@ (8002050 <change_password_number+0x4b4>)
 8001fb4:	218c      	movs	r1, #140	@ 0x8c
 8001fb6:	2000      	movs	r0, #0
 8001fb8:	f001 f936 	bl	8003228 <lcd_show_string_center>
							setTimer(SYSTEM_TIMER, 1500);
 8001fbc:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8001fc0:	2000      	movs	r0, #0
 8001fc2:	f001 fb3d 	bl	8003640 <setTimer>
							electronic_lock_state = PASSWORD_INCORRECT; // Trigger lockout
 8001fc6:	4b21      	ldr	r3, [pc, #132]	@ (800204c <change_password_number+0x4b0>)
 8001fc8:	220a      	movs	r2, #10
 8001fca:	701a      	strb	r2, [r3, #0]
							return;
 8001fcc:	e02b      	b.n	8002026 <change_password_number+0x48a>
							lcd_show_string_center(0, 140, "OLD PASSWORD WRONG!", RED, WHITE, 16, 0);
 8001fce:	2300      	movs	r3, #0
 8001fd0:	9302      	str	r3, [sp, #8]
 8001fd2:	2310      	movs	r3, #16
 8001fd4:	9301      	str	r3, [sp, #4]
 8001fd6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001fda:	9300      	str	r3, [sp, #0]
 8001fdc:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8002054 <change_password_number+0x4b8>)
 8001fe2:	218c      	movs	r1, #140	@ 0x8c
 8001fe4:	2000      	movs	r0, #0
 8001fe6:	f001 f91f 	bl	8003228 <lcd_show_string_center>
 8001fea:	e00d      	b.n	8002008 <change_password_number+0x46c>
						lcd_show_string_center(0, 140, "PASSWORDS DON'T MATCH!", RED, WHITE, 16, 0);
 8001fec:	2300      	movs	r3, #0
 8001fee:	9302      	str	r3, [sp, #8]
 8001ff0:	2310      	movs	r3, #16
 8001ff2:	9301      	str	r3, [sp, #4]
 8001ff4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ff8:	9300      	str	r3, [sp, #0]
 8001ffa:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001ffe:	4a16      	ldr	r2, [pc, #88]	@ (8002058 <change_password_number+0x4bc>)
 8002000:	218c      	movs	r1, #140	@ 0x8c
 8002002:	2000      	movs	r0, #0
 8002004:	f001 f910 	bl	8003228 <lcd_show_string_center>
					setTimer(SYSTEM_TIMER, 1500);
 8002008:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800200c:	2000      	movs	r0, #0
 800200e:	f001 fb17 	bl	8003640 <setTimer>
					electronic_lock_state = PASSWORD_INCORRECT; // Reset change password
 8002012:	4b0e      	ldr	r3, [pc, #56]	@ (800204c <change_password_number+0x4b0>)
 8002014:	220a      	movs	r2, #10
 8002016:	701a      	strb	r2, [r3, #0]
				return;
 8002018:	e005      	b.n	8002026 <change_password_number+0x48a>
			}
		}
	}
	
	setTimer(SYSTEM_TIMER, 100);
 800201a:	2164      	movs	r1, #100	@ 0x64
 800201c:	2000      	movs	r0, #0
 800201e:	f001 fb0f 	bl	8003640 <setTimer>
 8002022:	e000      	b.n	8002026 <change_password_number+0x48a>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8002024:	bf00      	nop
}
 8002026:	373c      	adds	r7, #60	@ 0x3c
 8002028:	46bd      	mov	sp, r7
 800202a:	bd90      	pop	{r4, r7, pc}
 800202c:	2000008c 	.word	0x2000008c
 8002030:	2000009c 	.word	0x2000009c
 8002034:	20000098 	.word	0x20000098
 8002038:	20000090 	.word	0x20000090
 800203c:	20000004 	.word	0x20000004
 8002040:	20000094 	.word	0x20000094
 8002044:	08006c60 	.word	0x08006c60
 8002048:	2000009d 	.word	0x2000009d
 800204c:	2000006e 	.word	0x2000006e
 8002050:	08006c74 	.word	0x08006c74
 8002054:	08006c88 	.word	0x08006c88
 8002058:	08006c9c 	.word	0x08006c9c

0800205c <change_password_character>:

void change_password_character() {
 800205c:	b590      	push	{r4, r7, lr}
 800205e:	b095      	sub	sp, #84	@ 0x54
 8002060:	af04      	add	r7, sp, #16
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8002062:	2000      	movs	r0, #0
 8002064:	f001 fb08 	bl	8003678 <isTimerExpired>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	f000 825c 	beq.w	8002528 <change_password_character+0x4cc>
	
	uint8_t e[16];
	read_edges(e);
 8002070:	1d3b      	adds	r3, r7, #4
 8002072:	4618      	mov	r0, r3
 8002074:	f7fe fb90 	bl	8000798 <read_edges>
	
	if (e[14]) {
 8002078:	7cbb      	ldrb	r3, [r7, #18]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d00b      	beq.n	8002096 <change_password_character+0x3a>
		reset_inputs();
 800207e:	f7fe fb6b 	bl	8000758 <reset_inputs>
		init_idle();
 8002082:	f7fe fbe3 	bl	800084c <init_idle>
		electronic_lock_state = IDLE;
 8002086:	4b90      	ldr	r3, [pc, #576]	@ (80022c8 <change_password_character+0x26c>)
 8002088:	2201      	movs	r2, #1
 800208a:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 800208c:	2164      	movs	r1, #100	@ 0x64
 800208e:	2000      	movs	r0, #0
 8002090:	f001 fad6 	bl	8003640 <setTimer>
		return;
 8002094:	e249      	b.n	800252a <change_password_character+0x4ce>
	}
	
	// Toggle back to number mode
	if (e[12]) {
 8002096:	7c3b      	ldrb	r3, [r7, #16]
 8002098:	2b00      	cmp	r3, #0
 800209a:	d009      	beq.n	80020b0 <change_password_character+0x54>
		init_change_password_number();
 800209c:	f7ff fd22 	bl	8001ae4 <init_change_password_number>
		electronic_lock_state = CHANGE_PASSWORD_NUMBER;
 80020a0:	4b89      	ldr	r3, [pc, #548]	@ (80022c8 <change_password_character+0x26c>)
 80020a2:	220b      	movs	r2, #11
 80020a4:	701a      	strb	r2, [r3, #0]
		setTimer(SYSTEM_TIMER, 100);
 80020a6:	2164      	movs	r1, #100	@ 0x64
 80020a8:	2000      	movs	r0, #0
 80020aa:	f001 fac9 	bl	8003640 <setTimer>
		return;
 80020ae:	e23c      	b.n	800252a <change_password_character+0x4ce>
	}
	
	// DELETE one character
	if (e[3]) {
 80020b0:	79fb      	ldrb	r3, [r7, #7]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d057      	beq.n	8002166 <change_password_character+0x10a>
		if (change_password_index > 0) {
 80020b6:	4b85      	ldr	r3, [pc, #532]	@ (80022cc <change_password_character+0x270>)
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d04e      	beq.n	800215c <change_password_character+0x100>
			change_password_index--;
 80020be:	4b83      	ldr	r3, [pc, #524]	@ (80022cc <change_password_character+0x270>)
 80020c0:	781b      	ldrb	r3, [r3, #0]
 80020c2:	3b01      	subs	r3, #1
 80020c4:	b2da      	uxtb	r2, r3
 80020c6:	4b81      	ldr	r3, [pc, #516]	@ (80022cc <change_password_character+0x270>)
 80020c8:	701a      	strb	r2, [r3, #0]
			// Clear the last character
			uint16_t y_pos = (change_stage == 0) ? 50 : (change_stage == 1) ? 80 : 110;
 80020ca:	4b81      	ldr	r3, [pc, #516]	@ (80022d0 <change_password_character+0x274>)
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d007      	beq.n	80020e2 <change_password_character+0x86>
 80020d2:	4b7f      	ldr	r3, [pc, #508]	@ (80022d0 <change_password_character+0x274>)
 80020d4:	781b      	ldrb	r3, [r3, #0]
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d101      	bne.n	80020de <change_password_character+0x82>
 80020da:	2350      	movs	r3, #80	@ 0x50
 80020dc:	e002      	b.n	80020e4 <change_password_character+0x88>
 80020de:	236e      	movs	r3, #110	@ 0x6e
 80020e0:	e000      	b.n	80020e4 <change_password_character+0x88>
 80020e2:	2332      	movs	r3, #50	@ 0x32
 80020e4:	82fb      	strh	r3, [r7, #22]
			lcd_fill(140 + change_password_index * 20, y_pos, 140 + change_password_index * 20 + 16, y_pos + 16, WHITE);
 80020e6:	4b79      	ldr	r3, [pc, #484]	@ (80022cc <change_password_character+0x270>)
 80020e8:	781b      	ldrb	r3, [r3, #0]
 80020ea:	461a      	mov	r2, r3
 80020ec:	0092      	lsls	r2, r2, #2
 80020ee:	4413      	add	r3, r2
 80020f0:	009b      	lsls	r3, r3, #2
 80020f2:	b29b      	uxth	r3, r3
 80020f4:	338c      	adds	r3, #140	@ 0x8c
 80020f6:	b298      	uxth	r0, r3
 80020f8:	4b74      	ldr	r3, [pc, #464]	@ (80022cc <change_password_character+0x270>)
 80020fa:	781b      	ldrb	r3, [r3, #0]
 80020fc:	461a      	mov	r2, r3
 80020fe:	0092      	lsls	r2, r2, #2
 8002100:	4413      	add	r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	b29b      	uxth	r3, r3
 8002106:	339c      	adds	r3, #156	@ 0x9c
 8002108:	b29a      	uxth	r2, r3
 800210a:	8afb      	ldrh	r3, [r7, #22]
 800210c:	3310      	adds	r3, #16
 800210e:	b29b      	uxth	r3, r3
 8002110:	8af9      	ldrh	r1, [r7, #22]
 8002112:	f64f 74ff 	movw	r4, #65535	@ 0xffff
 8002116:	9400      	str	r4, [sp, #0]
 8002118:	f000 fc90 	bl	8002a3c <lcd_fill>

			// Clear from array
			if (change_stage == 0) {
 800211c:	4b6c      	ldr	r3, [pc, #432]	@ (80022d0 <change_password_character+0x274>)
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d106      	bne.n	8002132 <change_password_character+0xd6>
				old_password_input[change_password_index] = 0;
 8002124:	4b69      	ldr	r3, [pc, #420]	@ (80022cc <change_password_character+0x270>)
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	461a      	mov	r2, r3
 800212a:	4b6a      	ldr	r3, [pc, #424]	@ (80022d4 <change_password_character+0x278>)
 800212c:	2100      	movs	r1, #0
 800212e:	5499      	strb	r1, [r3, r2]
 8002130:	e014      	b.n	800215c <change_password_character+0x100>
			} else if (change_stage == 1) {
 8002132:	4b67      	ldr	r3, [pc, #412]	@ (80022d0 <change_password_character+0x274>)
 8002134:	781b      	ldrb	r3, [r3, #0]
 8002136:	2b01      	cmp	r3, #1
 8002138:	d106      	bne.n	8002148 <change_password_character+0xec>
				new_password_input[change_password_index] = 0;
 800213a:	4b64      	ldr	r3, [pc, #400]	@ (80022cc <change_password_character+0x270>)
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	461a      	mov	r2, r3
 8002140:	4b65      	ldr	r3, [pc, #404]	@ (80022d8 <change_password_character+0x27c>)
 8002142:	2100      	movs	r1, #0
 8002144:	5499      	strb	r1, [r3, r2]
 8002146:	e009      	b.n	800215c <change_password_character+0x100>
			} else if (change_stage == 2) {
 8002148:	4b61      	ldr	r3, [pc, #388]	@ (80022d0 <change_password_character+0x274>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b02      	cmp	r3, #2
 800214e:	d105      	bne.n	800215c <change_password_character+0x100>
				confirm_password_input[change_password_index] = 0;
 8002150:	4b5e      	ldr	r3, [pc, #376]	@ (80022cc <change_password_character+0x270>)
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	461a      	mov	r2, r3
 8002156:	4b61      	ldr	r3, [pc, #388]	@ (80022dc <change_password_character+0x280>)
 8002158:	2100      	movs	r1, #0
 800215a:	5499      	strb	r1, [r3, r2]
			}
		}
		setTimer(SYSTEM_TIMER, 100);
 800215c:	2164      	movs	r1, #100	@ 0x64
 800215e:	2000      	movs	r0, #0
 8002160:	f001 fa6e 	bl	8003640 <setTimer>
		return;
 8002164:	e1e1      	b.n	800252a <change_password_character+0x4ce>
	}
	
	// DELETE ALL characters
	if (e[7]) {
 8002166:	7afb      	ldrb	r3, [r7, #11]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d058      	beq.n	800221e <change_password_character+0x1c2>
		// Clear all characters in current stage
		uint16_t y_pos = (change_stage == 0) ? 50 : (change_stage == 1) ? 80 : 110;
 800216c:	4b58      	ldr	r3, [pc, #352]	@ (80022d0 <change_password_character+0x274>)
 800216e:	781b      	ldrb	r3, [r3, #0]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d007      	beq.n	8002184 <change_password_character+0x128>
 8002174:	4b56      	ldr	r3, [pc, #344]	@ (80022d0 <change_password_character+0x274>)
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d101      	bne.n	8002180 <change_password_character+0x124>
 800217c:	2350      	movs	r3, #80	@ 0x50
 800217e:	e002      	b.n	8002186 <change_password_character+0x12a>
 8002180:	236e      	movs	r3, #110	@ 0x6e
 8002182:	e000      	b.n	8002186 <change_password_character+0x12a>
 8002184:	2332      	movs	r3, #50	@ 0x32
 8002186:	833b      	strh	r3, [r7, #24]
		lcd_fill(140, y_pos, 240, y_pos + 20, WHITE);
 8002188:	8b3b      	ldrh	r3, [r7, #24]
 800218a:	3314      	adds	r3, #20
 800218c:	b29b      	uxth	r3, r3
 800218e:	8b39      	ldrh	r1, [r7, #24]
 8002190:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002194:	9200      	str	r2, [sp, #0]
 8002196:	22f0      	movs	r2, #240	@ 0xf0
 8002198:	208c      	movs	r0, #140	@ 0x8c
 800219a:	f000 fc4f 	bl	8002a3c <lcd_fill>

		// Clear from array and reset index
		change_password_index = 0;
 800219e:	4b4b      	ldr	r3, [pc, #300]	@ (80022cc <change_password_character+0x270>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	701a      	strb	r2, [r3, #0]
		if (change_stage == 0) {
 80021a4:	4b4a      	ldr	r3, [pc, #296]	@ (80022d0 <change_password_character+0x274>)
 80021a6:	781b      	ldrb	r3, [r3, #0]
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d10e      	bne.n	80021ca <change_password_character+0x16e>
			for (int i = 0; i < 4; i++) old_password_input[i] = 0;
 80021ac:	2300      	movs	r3, #0
 80021ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021b0:	e007      	b.n	80021c2 <change_password_character+0x166>
 80021b2:	4a48      	ldr	r2, [pc, #288]	@ (80022d4 <change_password_character+0x278>)
 80021b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021b6:	4413      	add	r3, r2
 80021b8:	2200      	movs	r2, #0
 80021ba:	701a      	strb	r2, [r3, #0]
 80021bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021be:	3301      	adds	r3, #1
 80021c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80021c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021c4:	2b03      	cmp	r3, #3
 80021c6:	ddf4      	ble.n	80021b2 <change_password_character+0x156>
 80021c8:	e024      	b.n	8002214 <change_password_character+0x1b8>
		} else if (change_stage == 1) {
 80021ca:	4b41      	ldr	r3, [pc, #260]	@ (80022d0 <change_password_character+0x274>)
 80021cc:	781b      	ldrb	r3, [r3, #0]
 80021ce:	2b01      	cmp	r3, #1
 80021d0:	d10e      	bne.n	80021f0 <change_password_character+0x194>
			for (int i = 0; i < 4; i++) new_password_input[i] = 0;
 80021d2:	2300      	movs	r3, #0
 80021d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80021d6:	e007      	b.n	80021e8 <change_password_character+0x18c>
 80021d8:	4a3f      	ldr	r2, [pc, #252]	@ (80022d8 <change_password_character+0x27c>)
 80021da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021dc:	4413      	add	r3, r2
 80021de:	2200      	movs	r2, #0
 80021e0:	701a      	strb	r2, [r3, #0]
 80021e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021e4:	3301      	adds	r3, #1
 80021e6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80021e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021ea:	2b03      	cmp	r3, #3
 80021ec:	ddf4      	ble.n	80021d8 <change_password_character+0x17c>
 80021ee:	e011      	b.n	8002214 <change_password_character+0x1b8>
		} else if (change_stage == 2) {
 80021f0:	4b37      	ldr	r3, [pc, #220]	@ (80022d0 <change_password_character+0x274>)
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d10d      	bne.n	8002214 <change_password_character+0x1b8>
			for (int i = 0; i < 4; i++) confirm_password_input[i] = 0;
 80021f8:	2300      	movs	r3, #0
 80021fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80021fc:	e007      	b.n	800220e <change_password_character+0x1b2>
 80021fe:	4a37      	ldr	r2, [pc, #220]	@ (80022dc <change_password_character+0x280>)
 8002200:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002202:	4413      	add	r3, r2
 8002204:	2200      	movs	r2, #0
 8002206:	701a      	strb	r2, [r3, #0]
 8002208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800220a:	3301      	adds	r3, #1
 800220c:	637b      	str	r3, [r7, #52]	@ 0x34
 800220e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002210:	2b03      	cmp	r3, #3
 8002212:	ddf4      	ble.n	80021fe <change_password_character+0x1a2>
		}
		setTimer(SYSTEM_TIMER, 100);
 8002214:	2164      	movs	r1, #100	@ 0x64
 8002216:	2000      	movs	r0, #0
 8002218:	f001 fa12 	bl	8003640 <setTimer>
		return;
 800221c:	e185      	b.n	800252a <change_password_character+0x4ce>
	}
	
	// Get character input (A-F)
	int character = -1;
 800221e:	f04f 33ff 	mov.w	r3, #4294967295
 8002222:	633b      	str	r3, [r7, #48]	@ 0x30
	if (e[0]) character = 10; // A
 8002224:	793b      	ldrb	r3, [r7, #4]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d002      	beq.n	8002230 <change_password_character+0x1d4>
 800222a:	230a      	movs	r3, #10
 800222c:	633b      	str	r3, [r7, #48]	@ 0x30
 800222e:	e01c      	b.n	800226a <change_password_character+0x20e>
	else if (e[1]) character = 11; // B
 8002230:	797b      	ldrb	r3, [r7, #5]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d002      	beq.n	800223c <change_password_character+0x1e0>
 8002236:	230b      	movs	r3, #11
 8002238:	633b      	str	r3, [r7, #48]	@ 0x30
 800223a:	e016      	b.n	800226a <change_password_character+0x20e>
	else if (e[2]) character = 12; // C
 800223c:	79bb      	ldrb	r3, [r7, #6]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d002      	beq.n	8002248 <change_password_character+0x1ec>
 8002242:	230c      	movs	r3, #12
 8002244:	633b      	str	r3, [r7, #48]	@ 0x30
 8002246:	e010      	b.n	800226a <change_password_character+0x20e>
	else if (e[4]) character = 13; // D
 8002248:	7a3b      	ldrb	r3, [r7, #8]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d002      	beq.n	8002254 <change_password_character+0x1f8>
 800224e:	230d      	movs	r3, #13
 8002250:	633b      	str	r3, [r7, #48]	@ 0x30
 8002252:	e00a      	b.n	800226a <change_password_character+0x20e>
	else if (e[5]) character = 14; // E
 8002254:	7a7b      	ldrb	r3, [r7, #9]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d002      	beq.n	8002260 <change_password_character+0x204>
 800225a:	230e      	movs	r3, #14
 800225c:	633b      	str	r3, [r7, #48]	@ 0x30
 800225e:	e004      	b.n	800226a <change_password_character+0x20e>
	else if (e[6]) character = 15; // F
 8002260:	7abb      	ldrb	r3, [r7, #10]
 8002262:	2b00      	cmp	r3, #0
 8002264:	d001      	beq.n	800226a <change_password_character+0x20e>
 8002266:	230f      	movs	r3, #15
 8002268:	633b      	str	r3, [r7, #48]	@ 0x30
	
	if (character >= 0 && change_password_index < 4) {
 800226a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800226c:	2b00      	cmp	r3, #0
 800226e:	f2c0 8156 	blt.w	800251e <change_password_character+0x4c2>
 8002272:	4b16      	ldr	r3, [pc, #88]	@ (80022cc <change_password_character+0x270>)
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	2b03      	cmp	r3, #3
 8002278:	f200 8151 	bhi.w	800251e <change_password_character+0x4c2>
		char display_char = 'A' + (character - 10);
 800227c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800227e:	b2db      	uxtb	r3, r3
 8002280:	3337      	adds	r3, #55	@ 0x37
 8002282:	76fb      	strb	r3, [r7, #27]
		
		if (change_stage == 0) {
 8002284:	4b12      	ldr	r3, [pc, #72]	@ (80022d0 <change_password_character+0x274>)
 8002286:	781b      	ldrb	r3, [r3, #0]
 8002288:	2b00      	cmp	r3, #0
 800228a:	d129      	bne.n	80022e0 <change_password_character+0x284>
			old_password_input[change_password_index] = (uint8_t)character;
 800228c:	4b0f      	ldr	r3, [pc, #60]	@ (80022cc <change_password_character+0x270>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	461a      	mov	r2, r3
 8002292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002294:	b2d9      	uxtb	r1, r3
 8002296:	4b0f      	ldr	r3, [pc, #60]	@ (80022d4 <change_password_character+0x278>)
 8002298:	5499      	strb	r1, [r3, r2]
			lcd_show_char(140 + change_password_index * 20, 50, display_char, BLACK, WHITE, 16, 0);
 800229a:	4b0c      	ldr	r3, [pc, #48]	@ (80022cc <change_password_character+0x270>)
 800229c:	781b      	ldrb	r3, [r3, #0]
 800229e:	461a      	mov	r2, r3
 80022a0:	0092      	lsls	r2, r2, #2
 80022a2:	4413      	add	r3, r2
 80022a4:	009b      	lsls	r3, r3, #2
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	338c      	adds	r3, #140	@ 0x8c
 80022aa:	b298      	uxth	r0, r3
 80022ac:	7efa      	ldrb	r2, [r7, #27]
 80022ae:	2300      	movs	r3, #0
 80022b0:	9302      	str	r3, [sp, #8]
 80022b2:	2310      	movs	r3, #16
 80022b4:	9301      	str	r3, [sp, #4]
 80022b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80022ba:	9300      	str	r3, [sp, #0]
 80022bc:	2300      	movs	r3, #0
 80022be:	2132      	movs	r1, #50	@ 0x32
 80022c0:	f000 fc0a 	bl	8002ad8 <lcd_show_char>
 80022c4:	e04d      	b.n	8002362 <change_password_character+0x306>
 80022c6:	bf00      	nop
 80022c8:	2000006e 	.word	0x2000006e
 80022cc:	2000009c 	.word	0x2000009c
 80022d0:	2000008c 	.word	0x2000008c
 80022d4:	20000090 	.word	0x20000090
 80022d8:	20000094 	.word	0x20000094
 80022dc:	20000098 	.word	0x20000098
		} else if (change_stage == 1) {
 80022e0:	4b93      	ldr	r3, [pc, #588]	@ (8002530 <change_password_character+0x4d4>)
 80022e2:	781b      	ldrb	r3, [r3, #0]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d11c      	bne.n	8002322 <change_password_character+0x2c6>
			new_password_input[change_password_index] = (uint8_t)character;
 80022e8:	4b92      	ldr	r3, [pc, #584]	@ (8002534 <change_password_character+0x4d8>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	461a      	mov	r2, r3
 80022ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80022f0:	b2d9      	uxtb	r1, r3
 80022f2:	4b91      	ldr	r3, [pc, #580]	@ (8002538 <change_password_character+0x4dc>)
 80022f4:	5499      	strb	r1, [r3, r2]
			lcd_show_char(140 + change_password_index * 20, 80, display_char, BLACK, WHITE, 16, 0);
 80022f6:	4b8f      	ldr	r3, [pc, #572]	@ (8002534 <change_password_character+0x4d8>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	461a      	mov	r2, r3
 80022fc:	0092      	lsls	r2, r2, #2
 80022fe:	4413      	add	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	b29b      	uxth	r3, r3
 8002304:	338c      	adds	r3, #140	@ 0x8c
 8002306:	b298      	uxth	r0, r3
 8002308:	7efa      	ldrb	r2, [r7, #27]
 800230a:	2300      	movs	r3, #0
 800230c:	9302      	str	r3, [sp, #8]
 800230e:	2310      	movs	r3, #16
 8002310:	9301      	str	r3, [sp, #4]
 8002312:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002316:	9300      	str	r3, [sp, #0]
 8002318:	2300      	movs	r3, #0
 800231a:	2150      	movs	r1, #80	@ 0x50
 800231c:	f000 fbdc 	bl	8002ad8 <lcd_show_char>
 8002320:	e01f      	b.n	8002362 <change_password_character+0x306>
		} else if (change_stage == 2) {
 8002322:	4b83      	ldr	r3, [pc, #524]	@ (8002530 <change_password_character+0x4d4>)
 8002324:	781b      	ldrb	r3, [r3, #0]
 8002326:	2b02      	cmp	r3, #2
 8002328:	d11b      	bne.n	8002362 <change_password_character+0x306>
			confirm_password_input[change_password_index] = (uint8_t)character;
 800232a:	4b82      	ldr	r3, [pc, #520]	@ (8002534 <change_password_character+0x4d8>)
 800232c:	781b      	ldrb	r3, [r3, #0]
 800232e:	461a      	mov	r2, r3
 8002330:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002332:	b2d9      	uxtb	r1, r3
 8002334:	4b81      	ldr	r3, [pc, #516]	@ (800253c <change_password_character+0x4e0>)
 8002336:	5499      	strb	r1, [r3, r2]
			lcd_show_char(140 + change_password_index * 20, 110, display_char, BLACK, WHITE, 16, 0);
 8002338:	4b7e      	ldr	r3, [pc, #504]	@ (8002534 <change_password_character+0x4d8>)
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	461a      	mov	r2, r3
 800233e:	0092      	lsls	r2, r2, #2
 8002340:	4413      	add	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	b29b      	uxth	r3, r3
 8002346:	338c      	adds	r3, #140	@ 0x8c
 8002348:	b298      	uxth	r0, r3
 800234a:	7efa      	ldrb	r2, [r7, #27]
 800234c:	2300      	movs	r3, #0
 800234e:	9302      	str	r3, [sp, #8]
 8002350:	2310      	movs	r3, #16
 8002352:	9301      	str	r3, [sp, #4]
 8002354:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002358:	9300      	str	r3, [sp, #0]
 800235a:	2300      	movs	r3, #0
 800235c:	216e      	movs	r1, #110	@ 0x6e
 800235e:	f000 fbbb 	bl	8002ad8 <lcd_show_char>
		}
		
		change_password_index++;
 8002362:	4b74      	ldr	r3, [pc, #464]	@ (8002534 <change_password_character+0x4d8>)
 8002364:	781b      	ldrb	r3, [r3, #0]
 8002366:	3301      	adds	r3, #1
 8002368:	b2da      	uxtb	r2, r3
 800236a:	4b72      	ldr	r3, [pc, #456]	@ (8002534 <change_password_character+0x4d8>)
 800236c:	701a      	strb	r2, [r3, #0]
		
		if (change_password_index >= 4) {
 800236e:	4b71      	ldr	r3, [pc, #452]	@ (8002534 <change_password_character+0x4d8>)
 8002370:	781b      	ldrb	r3, [r3, #0]
 8002372:	2b03      	cmp	r3, #3
 8002374:	f240 80d3 	bls.w	800251e <change_password_character+0x4c2>
			change_password_index = 0;
 8002378:	4b6e      	ldr	r3, [pc, #440]	@ (8002534 <change_password_character+0x4d8>)
 800237a:	2200      	movs	r2, #0
 800237c:	701a      	strb	r2, [r3, #0]
			change_stage++;
 800237e:	4b6c      	ldr	r3, [pc, #432]	@ (8002530 <change_password_character+0x4d4>)
 8002380:	781b      	ldrb	r3, [r3, #0]
 8002382:	3301      	adds	r3, #1
 8002384:	b2da      	uxtb	r2, r3
 8002386:	4b6a      	ldr	r3, [pc, #424]	@ (8002530 <change_password_character+0x4d4>)
 8002388:	701a      	strb	r2, [r3, #0]
			
			if (change_stage >= 3) {
 800238a:	4b69      	ldr	r3, [pc, #420]	@ (8002530 <change_password_character+0x4d4>)
 800238c:	781b      	ldrb	r3, [r3, #0]
 800238e:	2b02      	cmp	r3, #2
 8002390:	f240 80c5 	bls.w	800251e <change_password_character+0x4c2>
				// Verify old password
				uint8_t old_correct = 1;
 8002394:	2301      	movs	r3, #1
 8002396:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				for (int i = 0; i < 4; i++) {
 800239a:	2300      	movs	r3, #0
 800239c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800239e:	e010      	b.n	80023c2 <change_password_character+0x366>
					if (old_password_input[i] != correct_password[i]) {
 80023a0:	4a67      	ldr	r2, [pc, #412]	@ (8002540 <change_password_character+0x4e4>)
 80023a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023a4:	4413      	add	r3, r2
 80023a6:	781a      	ldrb	r2, [r3, #0]
 80023a8:	4966      	ldr	r1, [pc, #408]	@ (8002544 <change_password_character+0x4e8>)
 80023aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023ac:	440b      	add	r3, r1
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d003      	beq.n	80023bc <change_password_character+0x360>
						old_correct = 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
						break;
 80023ba:	e005      	b.n	80023c8 <change_password_character+0x36c>
				for (int i = 0; i < 4; i++) {
 80023bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023be:	3301      	adds	r3, #1
 80023c0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80023c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80023c4:	2b03      	cmp	r3, #3
 80023c6:	ddeb      	ble.n	80023a0 <change_password_character+0x344>
					}
				}
				
				// Verify new password matches confirm
				uint8_t new_matches = 1;
 80023c8:	2301      	movs	r3, #1
 80023ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				for (int i = 0; i < 4; i++) {
 80023ce:	2300      	movs	r3, #0
 80023d0:	623b      	str	r3, [r7, #32]
 80023d2:	e010      	b.n	80023f6 <change_password_character+0x39a>
					if (new_password_input[i] != confirm_password_input[i]) {
 80023d4:	4a58      	ldr	r2, [pc, #352]	@ (8002538 <change_password_character+0x4dc>)
 80023d6:	6a3b      	ldr	r3, [r7, #32]
 80023d8:	4413      	add	r3, r2
 80023da:	781a      	ldrb	r2, [r3, #0]
 80023dc:	4957      	ldr	r1, [pc, #348]	@ (800253c <change_password_character+0x4e0>)
 80023de:	6a3b      	ldr	r3, [r7, #32]
 80023e0:	440b      	add	r3, r1
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	429a      	cmp	r2, r3
 80023e6:	d003      	beq.n	80023f0 <change_password_character+0x394>
						new_matches = 0;
 80023e8:	2300      	movs	r3, #0
 80023ea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
						break;
 80023ee:	e005      	b.n	80023fc <change_password_character+0x3a0>
				for (int i = 0; i < 4; i++) {
 80023f0:	6a3b      	ldr	r3, [r7, #32]
 80023f2:	3301      	adds	r3, #1
 80023f4:	623b      	str	r3, [r7, #32]
 80023f6:	6a3b      	ldr	r3, [r7, #32]
 80023f8:	2b03      	cmp	r3, #3
 80023fa:	ddeb      	ble.n	80023d4 <change_password_character+0x378>
					}
				}
				
				if (old_correct && new_matches) {
 80023fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002400:	2b00      	cmp	r3, #0
 8002402:	d038      	beq.n	8002476 <change_password_character+0x41a>
 8002404:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002408:	2b00      	cmp	r3, #0
 800240a:	d034      	beq.n	8002476 <change_password_character+0x41a>
					// Save new password - SUCCESS
					for (int i = 0; i < 4; i++) {
 800240c:	2300      	movs	r3, #0
 800240e:	61fb      	str	r3, [r7, #28]
 8002410:	e00b      	b.n	800242a <change_password_character+0x3ce>
						correct_password[i] = new_password_input[i];
 8002412:	4a49      	ldr	r2, [pc, #292]	@ (8002538 <change_password_character+0x4dc>)
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	4413      	add	r3, r2
 8002418:	7819      	ldrb	r1, [r3, #0]
 800241a:	4a4a      	ldr	r2, [pc, #296]	@ (8002544 <change_password_character+0x4e8>)
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	4413      	add	r3, r2
 8002420:	460a      	mov	r2, r1
 8002422:	701a      	strb	r2, [r3, #0]
					for (int i = 0; i < 4; i++) {
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	3301      	adds	r3, #1
 8002428:	61fb      	str	r3, [r7, #28]
 800242a:	69fb      	ldr	r3, [r7, #28]
 800242c:	2b03      	cmp	r3, #3
 800242e:	ddf0      	ble.n	8002412 <change_password_character+0x3b6>
					}
					lcd_fill(0, 140, 240, 20, WHITE);
 8002430:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	2314      	movs	r3, #20
 8002438:	22f0      	movs	r2, #240	@ 0xf0
 800243a:	218c      	movs	r1, #140	@ 0x8c
 800243c:	2000      	movs	r0, #0
 800243e:	f000 fafd 	bl	8002a3c <lcd_fill>
					lcd_show_string_center(0, 140, "PASSWORD CHANGED!", GREEN, WHITE, 16, 0);
 8002442:	2300      	movs	r3, #0
 8002444:	9302      	str	r3, [sp, #8]
 8002446:	2310      	movs	r3, #16
 8002448:	9301      	str	r3, [sp, #4]
 800244a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800244e:	9300      	str	r3, [sp, #0]
 8002450:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002454:	4a3c      	ldr	r2, [pc, #240]	@ (8002548 <change_password_character+0x4ec>)
 8002456:	218c      	movs	r1, #140	@ 0x8c
 8002458:	2000      	movs	r0, #0
 800245a:	f000 fee5 	bl	8003228 <lcd_show_string_center>
					change_password_wrong_count = 0; // Reset counter on success
 800245e:	4b3b      	ldr	r3, [pc, #236]	@ (800254c <change_password_character+0x4f0>)
 8002460:	2200      	movs	r2, #0
 8002462:	701a      	strb	r2, [r3, #0]
					setTimer(SYSTEM_TIMER, 2000);
 8002464:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8002468:	2000      	movs	r0, #0
 800246a:	f001 f8e9 	bl	8003640 <setTimer>
					electronic_lock_state = LOCK_DOOR;
 800246e:	4b38      	ldr	r3, [pc, #224]	@ (8002550 <change_password_character+0x4f4>)
 8002470:	2209      	movs	r2, #9
 8002472:	701a      	strb	r2, [r3, #0]
					// Reset change password form and try again
					setTimer(SYSTEM_TIMER, 1500);
					electronic_lock_state = PASSWORD_INCORRECT;
				}
				
				return;
 8002474:	e059      	b.n	800252a <change_password_character+0x4ce>
					lcd_fill(0, 140, 240, 20, WHITE);
 8002476:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	2314      	movs	r3, #20
 800247e:	22f0      	movs	r2, #240	@ 0xf0
 8002480:	218c      	movs	r1, #140	@ 0x8c
 8002482:	2000      	movs	r0, #0
 8002484:	f000 fada 	bl	8002a3c <lcd_fill>
					if (!old_correct) {
 8002488:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800248c:	2b00      	cmp	r3, #0
 800248e:	d12f      	bne.n	80024f0 <change_password_character+0x494>
						change_password_wrong_count++; // Increment wrong counter
 8002490:	4b2e      	ldr	r3, [pc, #184]	@ (800254c <change_password_character+0x4f0>)
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	3301      	adds	r3, #1
 8002496:	b2da      	uxtb	r2, r3
 8002498:	4b2c      	ldr	r3, [pc, #176]	@ (800254c <change_password_character+0x4f0>)
 800249a:	701a      	strb	r2, [r3, #0]
						if (change_password_wrong_count >= 3) {
 800249c:	4b2b      	ldr	r3, [pc, #172]	@ (800254c <change_password_character+0x4f0>)
 800249e:	781b      	ldrb	r3, [r3, #0]
 80024a0:	2b02      	cmp	r3, #2
 80024a2:	d916      	bls.n	80024d2 <change_password_character+0x476>
							lcd_show_string_center(0, 140, "TOO MANY ATTEMPTS!", RED, WHITE, 16, 0);
 80024a4:	2300      	movs	r3, #0
 80024a6:	9302      	str	r3, [sp, #8]
 80024a8:	2310      	movs	r3, #16
 80024aa:	9301      	str	r3, [sp, #4]
 80024ac:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80024b6:	4a27      	ldr	r2, [pc, #156]	@ (8002554 <change_password_character+0x4f8>)
 80024b8:	218c      	movs	r1, #140	@ 0x8c
 80024ba:	2000      	movs	r0, #0
 80024bc:	f000 feb4 	bl	8003228 <lcd_show_string_center>
							setTimer(SYSTEM_TIMER, 1500);
 80024c0:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 80024c4:	2000      	movs	r0, #0
 80024c6:	f001 f8bb 	bl	8003640 <setTimer>
							electronic_lock_state = PASSWORD_INCORRECT; // Trigger lockout
 80024ca:	4b21      	ldr	r3, [pc, #132]	@ (8002550 <change_password_character+0x4f4>)
 80024cc:	220a      	movs	r2, #10
 80024ce:	701a      	strb	r2, [r3, #0]
							return;
 80024d0:	e02b      	b.n	800252a <change_password_character+0x4ce>
							lcd_show_string_center(0, 140, "OLD PASSWORD WRONG!", RED, WHITE, 16, 0);
 80024d2:	2300      	movs	r3, #0
 80024d4:	9302      	str	r3, [sp, #8]
 80024d6:	2310      	movs	r3, #16
 80024d8:	9301      	str	r3, [sp, #4]
 80024da:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024de:	9300      	str	r3, [sp, #0]
 80024e0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 80024e4:	4a1c      	ldr	r2, [pc, #112]	@ (8002558 <change_password_character+0x4fc>)
 80024e6:	218c      	movs	r1, #140	@ 0x8c
 80024e8:	2000      	movs	r0, #0
 80024ea:	f000 fe9d 	bl	8003228 <lcd_show_string_center>
 80024ee:	e00d      	b.n	800250c <change_password_character+0x4b0>
						lcd_show_string_center(0, 140, "PASSWORDS DON'T MATCH!", RED, WHITE, 16, 0);
 80024f0:	2300      	movs	r3, #0
 80024f2:	9302      	str	r3, [sp, #8]
 80024f4:	2310      	movs	r3, #16
 80024f6:	9301      	str	r3, [sp, #4]
 80024f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80024fc:	9300      	str	r3, [sp, #0]
 80024fe:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002502:	4a16      	ldr	r2, [pc, #88]	@ (800255c <change_password_character+0x500>)
 8002504:	218c      	movs	r1, #140	@ 0x8c
 8002506:	2000      	movs	r0, #0
 8002508:	f000 fe8e 	bl	8003228 <lcd_show_string_center>
					setTimer(SYSTEM_TIMER, 1500);
 800250c:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 8002510:	2000      	movs	r0, #0
 8002512:	f001 f895 	bl	8003640 <setTimer>
					electronic_lock_state = PASSWORD_INCORRECT;
 8002516:	4b0e      	ldr	r3, [pc, #56]	@ (8002550 <change_password_character+0x4f4>)
 8002518:	220a      	movs	r2, #10
 800251a:	701a      	strb	r2, [r3, #0]
				return;
 800251c:	e005      	b.n	800252a <change_password_character+0x4ce>
			}
		}
	}
	
	setTimer(SYSTEM_TIMER, 100);
 800251e:	2164      	movs	r1, #100	@ 0x64
 8002520:	2000      	movs	r0, #0
 8002522:	f001 f88d 	bl	8003640 <setTimer>
 8002526:	e000      	b.n	800252a <change_password_character+0x4ce>
	if (!isTimerExpired(SYSTEM_TIMER)) return;
 8002528:	bf00      	nop
}
 800252a:	3744      	adds	r7, #68	@ 0x44
 800252c:	46bd      	mov	sp, r7
 800252e:	bd90      	pop	{r4, r7, pc}
 8002530:	2000008c 	.word	0x2000008c
 8002534:	2000009c 	.word	0x2000009c
 8002538:	20000094 	.word	0x20000094
 800253c:	20000098 	.word	0x20000098
 8002540:	20000090 	.word	0x20000090
 8002544:	20000004 	.word	0x20000004
 8002548:	08006c60 	.word	0x08006c60
 800254c:	2000009d 	.word	0x2000009d
 8002550:	2000006e 	.word	0x2000006e
 8002554:	08006c74 	.word	0x08006c74
 8002558:	08006c88 	.word	0x08006c88
 800255c:	08006c9c 	.word	0x08006c9c

08002560 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b08e      	sub	sp, #56	@ 0x38
 8002564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8002566:	f107 031c 	add.w	r3, r7, #28
 800256a:	2200      	movs	r2, #0
 800256c:	601a      	str	r2, [r3, #0]
 800256e:	605a      	str	r2, [r3, #4]
 8002570:	609a      	str	r2, [r3, #8]
 8002572:	60da      	str	r2, [r3, #12]
 8002574:	611a      	str	r2, [r3, #16]
 8002576:	615a      	str	r2, [r3, #20]
 8002578:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800257a:	463b      	mov	r3, r7
 800257c:	2200      	movs	r2, #0
 800257e:	601a      	str	r2, [r3, #0]
 8002580:	605a      	str	r2, [r3, #4]
 8002582:	609a      	str	r2, [r3, #8]
 8002584:	60da      	str	r2, [r3, #12]
 8002586:	611a      	str	r2, [r3, #16]
 8002588:	615a      	str	r2, [r3, #20]
 800258a:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 800258c:	4b2f      	ldr	r3, [pc, #188]	@ (800264c <MX_FSMC_Init+0xec>)
 800258e:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8002592:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8002594:	4b2d      	ldr	r3, [pc, #180]	@ (800264c <MX_FSMC_Init+0xec>)
 8002596:	4a2e      	ldr	r2, [pc, #184]	@ (8002650 <MX_FSMC_Init+0xf0>)
 8002598:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800259a:	4b2c      	ldr	r3, [pc, #176]	@ (800264c <MX_FSMC_Init+0xec>)
 800259c:	2200      	movs	r2, #0
 800259e:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 80025a0:	4b2a      	ldr	r3, [pc, #168]	@ (800264c <MX_FSMC_Init+0xec>)
 80025a2:	2200      	movs	r2, #0
 80025a4:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 80025a6:	4b29      	ldr	r3, [pc, #164]	@ (800264c <MX_FSMC_Init+0xec>)
 80025a8:	2200      	movs	r2, #0
 80025aa:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80025ac:	4b27      	ldr	r3, [pc, #156]	@ (800264c <MX_FSMC_Init+0xec>)
 80025ae:	2210      	movs	r2, #16
 80025b0:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80025b2:	4b26      	ldr	r3, [pc, #152]	@ (800264c <MX_FSMC_Init+0xec>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80025b8:	4b24      	ldr	r3, [pc, #144]	@ (800264c <MX_FSMC_Init+0xec>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80025be:	4b23      	ldr	r3, [pc, #140]	@ (800264c <MX_FSMC_Init+0xec>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80025c4:	4b21      	ldr	r3, [pc, #132]	@ (800264c <MX_FSMC_Init+0xec>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80025ca:	4b20      	ldr	r3, [pc, #128]	@ (800264c <MX_FSMC_Init+0xec>)
 80025cc:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80025d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80025d2:	4b1e      	ldr	r3, [pc, #120]	@ (800264c <MX_FSMC_Init+0xec>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80025d8:	4b1c      	ldr	r3, [pc, #112]	@ (800264c <MX_FSMC_Init+0xec>)
 80025da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80025de:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80025e0:	4b1a      	ldr	r3, [pc, #104]	@ (800264c <MX_FSMC_Init+0xec>)
 80025e2:	2200      	movs	r2, #0
 80025e4:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80025e6:	4b19      	ldr	r3, [pc, #100]	@ (800264c <MX_FSMC_Init+0xec>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80025ec:	4b17      	ldr	r3, [pc, #92]	@ (800264c <MX_FSMC_Init+0xec>)
 80025ee:	2200      	movs	r2, #0
 80025f0:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80025f2:	230f      	movs	r3, #15
 80025f4:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80025f6:	230f      	movs	r3, #15
 80025f8:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80025fa:	233c      	movs	r3, #60	@ 0x3c
 80025fc:	627b      	str	r3, [r7, #36]	@ 0x24
  Timing.BusTurnAroundDuration = 0;
 80025fe:	2300      	movs	r3, #0
 8002600:	62bb      	str	r3, [r7, #40]	@ 0x28
  Timing.CLKDivision = 16;
 8002602:	2310      	movs	r3, #16
 8002604:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Timing.DataLatency = 17;
 8002606:	2311      	movs	r3, #17
 8002608:	633b      	str	r3, [r7, #48]	@ 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800260a:	2300      	movs	r3, #0
 800260c:	637b      	str	r3, [r7, #52]	@ 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 9;
 800260e:	2309      	movs	r3, #9
 8002610:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8002612:	230f      	movs	r3, #15
 8002614:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 8;
 8002616:	2308      	movs	r3, #8
 8002618:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800261a:	2300      	movs	r3, #0
 800261c:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 800261e:	2310      	movs	r3, #16
 8002620:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8002622:	2311      	movs	r3, #17
 8002624:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8002626:	2300      	movs	r3, #0
 8002628:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800262a:	463a      	mov	r2, r7
 800262c:	f107 031c 	add.w	r3, r7, #28
 8002630:	4619      	mov	r1, r3
 8002632:	4806      	ldr	r0, [pc, #24]	@ (800264c <MX_FSMC_Init+0xec>)
 8002634:	f003 f89e 	bl	8005774 <HAL_SRAM_Init>
 8002638:	4603      	mov	r3, r0
 800263a:	2b00      	cmp	r3, #0
 800263c:	d001      	beq.n	8002642 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 800263e:	f000 ffe5 	bl	800360c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8002642:	bf00      	nop
 8002644:	3738      	adds	r7, #56	@ 0x38
 8002646:	46bd      	mov	sp, r7
 8002648:	bd80      	pop	{r7, pc}
 800264a:	bf00      	nop
 800264c:	200000a0 	.word	0x200000a0
 8002650:	a0000104 	.word	0xa0000104

08002654 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8002654:	b580      	push	{r7, lr}
 8002656:	b086      	sub	sp, #24
 8002658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800265a:	1d3b      	adds	r3, r7, #4
 800265c:	2200      	movs	r2, #0
 800265e:	601a      	str	r2, [r3, #0]
 8002660:	605a      	str	r2, [r3, #4]
 8002662:	609a      	str	r2, [r3, #8]
 8002664:	60da      	str	r2, [r3, #12]
 8002666:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8002668:	4b1c      	ldr	r3, [pc, #112]	@ (80026dc <HAL_FSMC_MspInit+0x88>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d131      	bne.n	80026d4 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8002670:	4b1a      	ldr	r3, [pc, #104]	@ (80026dc <HAL_FSMC_MspInit+0x88>)
 8002672:	2201      	movs	r2, #1
 8002674:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8002676:	2300      	movs	r3, #0
 8002678:	603b      	str	r3, [r7, #0]
 800267a:	4b19      	ldr	r3, [pc, #100]	@ (80026e0 <HAL_FSMC_MspInit+0x8c>)
 800267c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800267e:	4a18      	ldr	r2, [pc, #96]	@ (80026e0 <HAL_FSMC_MspInit+0x8c>)
 8002680:	f043 0301 	orr.w	r3, r3, #1
 8002684:	6393      	str	r3, [r2, #56]	@ 0x38
 8002686:	4b16      	ldr	r3, [pc, #88]	@ (80026e0 <HAL_FSMC_MspInit+0x8c>)
 8002688:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800268a:	f003 0301 	and.w	r3, r3, #1
 800268e:	603b      	str	r3, [r7, #0]
 8002690:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8002692:	f64f 7388 	movw	r3, #65416	@ 0xff88
 8002696:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002698:	2302      	movs	r3, #2
 800269a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800269c:	2300      	movs	r3, #0
 800269e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026a0:	2303      	movs	r3, #3
 80026a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80026a4:	230c      	movs	r3, #12
 80026a6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80026a8:	1d3b      	adds	r3, r7, #4
 80026aa:	4619      	mov	r1, r3
 80026ac:	480d      	ldr	r0, [pc, #52]	@ (80026e4 <HAL_FSMC_MspInit+0x90>)
 80026ae:	f001 fc5b 	bl	8003f68 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80026b2:	f24c 73b3 	movw	r3, #51123	@ 0xc7b3
 80026b6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026b8:	2302      	movs	r3, #2
 80026ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026bc:	2300      	movs	r3, #0
 80026be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026c0:	2303      	movs	r3, #3
 80026c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80026c4:	230c      	movs	r3, #12
 80026c6:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	4619      	mov	r1, r3
 80026cc:	4806      	ldr	r0, [pc, #24]	@ (80026e8 <HAL_FSMC_MspInit+0x94>)
 80026ce:	f001 fc4b 	bl	8003f68 <HAL_GPIO_Init>
 80026d2:	e000      	b.n	80026d6 <HAL_FSMC_MspInit+0x82>
    return;
 80026d4:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80026d6:	3718      	adds	r7, #24
 80026d8:	46bd      	mov	sp, r7
 80026da:	bd80      	pop	{r7, pc}
 80026dc:	200000f0 	.word	0x200000f0
 80026e0:	40023800 	.word	0x40023800
 80026e4:	40021000 	.word	0x40021000
 80026e8:	40020c00 	.word	0x40020c00

080026ec <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80026f4:	f7ff ffae 	bl	8002654 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80026f8:	bf00      	nop
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b08e      	sub	sp, #56	@ 0x38
 8002704:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002706:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800270a:	2200      	movs	r2, #0
 800270c:	601a      	str	r2, [r3, #0]
 800270e:	605a      	str	r2, [r3, #4]
 8002710:	609a      	str	r2, [r3, #8]
 8002712:	60da      	str	r2, [r3, #12]
 8002714:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002716:	2300      	movs	r3, #0
 8002718:	623b      	str	r3, [r7, #32]
 800271a:	4b6a      	ldr	r3, [pc, #424]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	4a69      	ldr	r2, [pc, #420]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002720:	f043 0310 	orr.w	r3, r3, #16
 8002724:	6313      	str	r3, [r2, #48]	@ 0x30
 8002726:	4b67      	ldr	r3, [pc, #412]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	f003 0310 	and.w	r3, r3, #16
 800272e:	623b      	str	r3, [r7, #32]
 8002730:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002732:	2300      	movs	r3, #0
 8002734:	61fb      	str	r3, [r7, #28]
 8002736:	4b63      	ldr	r3, [pc, #396]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800273a:	4a62      	ldr	r2, [pc, #392]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 800273c:	f043 0304 	orr.w	r3, r3, #4
 8002740:	6313      	str	r3, [r2, #48]	@ 0x30
 8002742:	4b60      	ldr	r3, [pc, #384]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002746:	f003 0304 	and.w	r3, r3, #4
 800274a:	61fb      	str	r3, [r7, #28]
 800274c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800274e:	2300      	movs	r3, #0
 8002750:	61bb      	str	r3, [r7, #24]
 8002752:	4b5c      	ldr	r3, [pc, #368]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002756:	4a5b      	ldr	r2, [pc, #364]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002758:	f043 0320 	orr.w	r3, r3, #32
 800275c:	6313      	str	r3, [r2, #48]	@ 0x30
 800275e:	4b59      	ldr	r3, [pc, #356]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002762:	f003 0320 	and.w	r3, r3, #32
 8002766:	61bb      	str	r3, [r7, #24]
 8002768:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800276a:	2300      	movs	r3, #0
 800276c:	617b      	str	r3, [r7, #20]
 800276e:	4b55      	ldr	r3, [pc, #340]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002772:	4a54      	ldr	r2, [pc, #336]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002774:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002778:	6313      	str	r3, [r2, #48]	@ 0x30
 800277a:	4b52      	ldr	r3, [pc, #328]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 800277c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800277e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002782:	617b      	str	r3, [r7, #20]
 8002784:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002786:	2300      	movs	r3, #0
 8002788:	613b      	str	r3, [r7, #16]
 800278a:	4b4e      	ldr	r3, [pc, #312]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800278e:	4a4d      	ldr	r2, [pc, #308]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002790:	f043 0308 	orr.w	r3, r3, #8
 8002794:	6313      	str	r3, [r2, #48]	@ 0x30
 8002796:	4b4b      	ldr	r3, [pc, #300]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 8002798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279a:	f003 0308 	and.w	r3, r3, #8
 800279e:	613b      	str	r3, [r7, #16]
 80027a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	60fb      	str	r3, [r7, #12]
 80027a6:	4b47      	ldr	r3, [pc, #284]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027aa:	4a46      	ldr	r2, [pc, #280]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 80027ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80027b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80027b2:	4b44      	ldr	r3, [pc, #272]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 80027b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80027ba:	60fb      	str	r3, [r7, #12]
 80027bc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	60bb      	str	r3, [r7, #8]
 80027c2:	4b40      	ldr	r3, [pc, #256]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027c6:	4a3f      	ldr	r2, [pc, #252]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 80027c8:	f043 0301 	orr.w	r3, r3, #1
 80027cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ce:	4b3d      	ldr	r3, [pc, #244]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 80027d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027d2:	f003 0301 	and.w	r3, r3, #1
 80027d6:	60bb      	str	r3, [r7, #8]
 80027d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	607b      	str	r3, [r7, #4]
 80027de:	4b39      	ldr	r3, [pc, #228]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 80027e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e2:	4a38      	ldr	r2, [pc, #224]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 80027e4:	f043 0302 	orr.w	r3, r3, #2
 80027e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80027ea:	4b36      	ldr	r3, [pc, #216]	@ (80028c4 <MX_GPIO_Init+0x1c4>)
 80027ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027ee:	f003 0302 	and.w	r3, r3, #2
 80027f2:	607b      	str	r3, [r7, #4]
 80027f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80027f6:	2200      	movs	r2, #0
 80027f8:	2170      	movs	r1, #112	@ 0x70
 80027fa:	4833      	ldr	r0, [pc, #204]	@ (80028c8 <MX_GPIO_Init+0x1c8>)
 80027fc:	f001 fd50 	bl	80042a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002800:	2200      	movs	r2, #0
 8002802:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002806:	4831      	ldr	r0, [pc, #196]	@ (80028cc <MX_GPIO_Init+0x1cc>)
 8002808:	f001 fd4a 	bl	80042a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 800280c:	2200      	movs	r2, #0
 800280e:	2140      	movs	r1, #64	@ 0x40
 8002810:	482f      	ldr	r0, [pc, #188]	@ (80028d0 <MX_GPIO_Init+0x1d0>)
 8002812:	f001 fd45 	bl	80042a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8002816:	2200      	movs	r2, #0
 8002818:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800281c:	482d      	ldr	r0, [pc, #180]	@ (80028d4 <MX_GPIO_Init+0x1d4>)
 800281e:	f001 fd3f 	bl	80042a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8002822:	2200      	movs	r2, #0
 8002824:	2108      	movs	r1, #8
 8002826:	482c      	ldr	r0, [pc, #176]	@ (80028d8 <MX_GPIO_Init+0x1d8>)
 8002828:	f001 fd3a 	bl	80042a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin OUTPUT_Y0_Pin OUTPUT_Y1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800282c:	2370      	movs	r3, #112	@ 0x70
 800282e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002830:	2301      	movs	r3, #1
 8002832:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002838:	2300      	movs	r3, #0
 800283a:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800283c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002840:	4619      	mov	r1, r3
 8002842:	4821      	ldr	r0, [pc, #132]	@ (80028c8 <MX_GPIO_Init+0x1c8>)
 8002844:	f001 fb90 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_RES_Pin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8002848:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800284c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800284e:	2301      	movs	r3, #1
 8002850:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002852:	2300      	movs	r3, #0
 8002854:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002856:	2300      	movs	r3, #0
 8002858:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 800285a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800285e:	4619      	mov	r1, r3
 8002860:	481a      	ldr	r0, [pc, #104]	@ (80028cc <MX_GPIO_Init+0x1cc>)
 8002862:	f001 fb81 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD_LATCH_Pin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8002866:	2340      	movs	r3, #64	@ 0x40
 8002868:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800286a:	2301      	movs	r3, #1
 800286c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002872:	2300      	movs	r3, #0
 8002874:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8002876:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800287a:	4619      	mov	r1, r3
 800287c:	4814      	ldr	r0, [pc, #80]	@ (80028d0 <MX_GPIO_Init+0x1d0>)
 800287e:	f001 fb73 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : FSMC_BLK_Pin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8002882:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002886:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002888:	2301      	movs	r3, #1
 800288a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288c:	2300      	movs	r3, #0
 800288e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002890:	2300      	movs	r3, #0
 8002892:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8002894:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002898:	4619      	mov	r1, r3
 800289a:	480e      	ldr	r0, [pc, #56]	@ (80028d4 <MX_GPIO_Init+0x1d4>)
 800289c:	f001 fb64 	bl	8003f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_LOAD_Pin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 80028a0:	2308      	movs	r3, #8
 80028a2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028a4:	2301      	movs	r3, #1
 80028a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a8:	2300      	movs	r3, #0
 80028aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028ac:	2300      	movs	r3, #0
 80028ae:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 80028b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80028b4:	4619      	mov	r1, r3
 80028b6:	4808      	ldr	r0, [pc, #32]	@ (80028d8 <MX_GPIO_Init+0x1d8>)
 80028b8:	f001 fb56 	bl	8003f68 <HAL_GPIO_Init>

}
 80028bc:	bf00      	nop
 80028be:	3738      	adds	r7, #56	@ 0x38
 80028c0:	46bd      	mov	sp, r7
 80028c2:	bd80      	pop	{r7, pc}
 80028c4:	40023800 	.word	0x40023800
 80028c8:	40021000 	.word	0x40021000
 80028cc:	40020800 	.word	0x40020800
 80028d0:	40021800 	.word	0x40021800
 80028d4:	40020000 	.word	0x40020000
 80028d8:	40020c00 	.word	0x40020c00

080028dc <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	4603      	mov	r3, r0
 80028e4:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 80028e6:	4a04      	ldr	r2, [pc, #16]	@ (80028f8 <LCD_WR_REG+0x1c>)
 80028e8:	88fb      	ldrh	r3, [r7, #6]
 80028ea:	8013      	strh	r3, [r2, #0]
}
 80028ec:	bf00      	nop
 80028ee:	370c      	adds	r7, #12
 80028f0:	46bd      	mov	sp, r7
 80028f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f6:	4770      	bx	lr
 80028f8:	600ffffe 	.word	0x600ffffe

080028fc <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	4603      	mov	r3, r0
 8002904:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 8002906:	4a04      	ldr	r2, [pc, #16]	@ (8002918 <LCD_WR_DATA+0x1c>)
 8002908:	88fb      	ldrh	r3, [r7, #6]
 800290a:	8053      	strh	r3, [r2, #2]
}
 800290c:	bf00      	nop
 800290e:	370c      	adds	r7, #12
 8002910:	46bd      	mov	sp, r7
 8002912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002916:	4770      	bx	lr
 8002918:	600ffffe 	.word	0x600ffffe

0800291c <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 8002922:	4b06      	ldr	r3, [pc, #24]	@ (800293c <LCD_RD_DATA+0x20>)
 8002924:	885b      	ldrh	r3, [r3, #2]
 8002926:	b29b      	uxth	r3, r3
 8002928:	80fb      	strh	r3, [r7, #6]
	return ram;
 800292a:	88fb      	ldrh	r3, [r7, #6]
 800292c:	b29b      	uxth	r3, r3
}
 800292e:	4618      	mov	r0, r3
 8002930:	370c      	adds	r7, #12
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	600ffffe 	.word	0x600ffffe

08002940 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8002940:	b590      	push	{r4, r7, lr}
 8002942:	b083      	sub	sp, #12
 8002944:	af00      	add	r7, sp, #0
 8002946:	4604      	mov	r4, r0
 8002948:	4608      	mov	r0, r1
 800294a:	4611      	mov	r1, r2
 800294c:	461a      	mov	r2, r3
 800294e:	4623      	mov	r3, r4
 8002950:	80fb      	strh	r3, [r7, #6]
 8002952:	4603      	mov	r3, r0
 8002954:	80bb      	strh	r3, [r7, #4]
 8002956:	460b      	mov	r3, r1
 8002958:	807b      	strh	r3, [r7, #2]
 800295a:	4613      	mov	r3, r2
 800295c:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 800295e:	202a      	movs	r0, #42	@ 0x2a
 8002960:	f7ff ffbc 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8002964:	88fb      	ldrh	r3, [r7, #6]
 8002966:	0a1b      	lsrs	r3, r3, #8
 8002968:	b29b      	uxth	r3, r3
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff ffc6 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8002970:	88fb      	ldrh	r3, [r7, #6]
 8002972:	b2db      	uxtb	r3, r3
 8002974:	b29b      	uxth	r3, r3
 8002976:	4618      	mov	r0, r3
 8002978:	f7ff ffc0 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 800297c:	887b      	ldrh	r3, [r7, #2]
 800297e:	0a1b      	lsrs	r3, r3, #8
 8002980:	b29b      	uxth	r3, r3
 8002982:	4618      	mov	r0, r3
 8002984:	f7ff ffba 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8002988:	887b      	ldrh	r3, [r7, #2]
 800298a:	b2db      	uxtb	r3, r3
 800298c:	b29b      	uxth	r3, r3
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff ffb4 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8002994:	202b      	movs	r0, #43	@ 0x2b
 8002996:	f7ff ffa1 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 800299a:	88bb      	ldrh	r3, [r7, #4]
 800299c:	0a1b      	lsrs	r3, r3, #8
 800299e:	b29b      	uxth	r3, r3
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff ffab 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 80029a6:	88bb      	ldrh	r3, [r7, #4]
 80029a8:	b2db      	uxtb	r3, r3
 80029aa:	b29b      	uxth	r3, r3
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff ffa5 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 80029b2:	883b      	ldrh	r3, [r7, #0]
 80029b4:	0a1b      	lsrs	r3, r3, #8
 80029b6:	b29b      	uxth	r3, r3
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff ff9f 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 80029be:	883b      	ldrh	r3, [r7, #0]
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	b29b      	uxth	r3, r3
 80029c4:	4618      	mov	r0, r3
 80029c6:	f7ff ff99 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 80029ca:	202c      	movs	r0, #44	@ 0x2c
 80029cc:	f7ff ff86 	bl	80028dc <LCD_WR_REG>
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bd90      	pop	{r4, r7, pc}

080029d8 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 80029d8:	b580      	push	{r7, lr}
 80029da:	b084      	sub	sp, #16
 80029dc:	af00      	add	r7, sp, #0
 80029de:	4603      	mov	r3, r0
 80029e0:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 80029e2:	4b15      	ldr	r3, [pc, #84]	@ (8002a38 <lcd_clear+0x60>)
 80029e4:	881b      	ldrh	r3, [r3, #0]
 80029e6:	3b01      	subs	r3, #1
 80029e8:	b29a      	uxth	r2, r3
 80029ea:	4b13      	ldr	r3, [pc, #76]	@ (8002a38 <lcd_clear+0x60>)
 80029ec:	885b      	ldrh	r3, [r3, #2]
 80029ee:	3b01      	subs	r3, #1
 80029f0:	b29b      	uxth	r3, r3
 80029f2:	2100      	movs	r1, #0
 80029f4:	2000      	movs	r0, #0
 80029f6:	f7ff ffa3 	bl	8002940 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 80029fa:	2300      	movs	r3, #0
 80029fc:	81fb      	strh	r3, [r7, #14]
 80029fe:	e011      	b.n	8002a24 <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8002a00:	2300      	movs	r3, #0
 8002a02:	81bb      	strh	r3, [r7, #12]
 8002a04:	e006      	b.n	8002a14 <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 8002a06:	88fb      	ldrh	r3, [r7, #6]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7ff ff77 	bl	80028fc <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8002a0e:	89bb      	ldrh	r3, [r7, #12]
 8002a10:	3301      	adds	r3, #1
 8002a12:	81bb      	strh	r3, [r7, #12]
 8002a14:	4b08      	ldr	r3, [pc, #32]	@ (8002a38 <lcd_clear+0x60>)
 8002a16:	885b      	ldrh	r3, [r3, #2]
 8002a18:	89ba      	ldrh	r2, [r7, #12]
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d3f3      	bcc.n	8002a06 <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8002a1e:	89fb      	ldrh	r3, [r7, #14]
 8002a20:	3301      	adds	r3, #1
 8002a22:	81fb      	strh	r3, [r7, #14]
 8002a24:	4b04      	ldr	r3, [pc, #16]	@ (8002a38 <lcd_clear+0x60>)
 8002a26:	881b      	ldrh	r3, [r3, #0]
 8002a28:	89fa      	ldrh	r2, [r7, #14]
 8002a2a:	429a      	cmp	r2, r3
 8002a2c:	d3e8      	bcc.n	8002a00 <lcd_clear+0x28>
		}
	}
}
 8002a2e:	bf00      	nop
 8002a30:	bf00      	nop
 8002a32:	3710      	adds	r7, #16
 8002a34:	46bd      	mov	sp, r7
 8002a36:	bd80      	pop	{r7, pc}
 8002a38:	200000f4 	.word	0x200000f4

08002a3c <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 8002a3c:	b590      	push	{r4, r7, lr}
 8002a3e:	b085      	sub	sp, #20
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4604      	mov	r4, r0
 8002a44:	4608      	mov	r0, r1
 8002a46:	4611      	mov	r1, r2
 8002a48:	461a      	mov	r2, r3
 8002a4a:	4623      	mov	r3, r4
 8002a4c:	80fb      	strh	r3, [r7, #6]
 8002a4e:	4603      	mov	r3, r0
 8002a50:	80bb      	strh	r3, [r7, #4]
 8002a52:	460b      	mov	r3, r1
 8002a54:	807b      	strh	r3, [r7, #2]
 8002a56:	4613      	mov	r3, r2
 8002a58:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 8002a5a:	887b      	ldrh	r3, [r7, #2]
 8002a5c:	3b01      	subs	r3, #1
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	883b      	ldrh	r3, [r7, #0]
 8002a62:	3b01      	subs	r3, #1
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	88b9      	ldrh	r1, [r7, #4]
 8002a68:	88f8      	ldrh	r0, [r7, #6]
 8002a6a:	f7ff ff69 	bl	8002940 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 8002a6e:	88bb      	ldrh	r3, [r7, #4]
 8002a70:	81fb      	strh	r3, [r7, #14]
 8002a72:	e010      	b.n	8002a96 <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 8002a74:	88fb      	ldrh	r3, [r7, #6]
 8002a76:	81bb      	strh	r3, [r7, #12]
 8002a78:	e006      	b.n	8002a88 <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 8002a7a:	8c3b      	ldrh	r3, [r7, #32]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7ff ff3d 	bl	80028fc <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 8002a82:	89bb      	ldrh	r3, [r7, #12]
 8002a84:	3301      	adds	r3, #1
 8002a86:	81bb      	strh	r3, [r7, #12]
 8002a88:	89ba      	ldrh	r2, [r7, #12]
 8002a8a:	887b      	ldrh	r3, [r7, #2]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d3f4      	bcc.n	8002a7a <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 8002a90:	89fb      	ldrh	r3, [r7, #14]
 8002a92:	3301      	adds	r3, #1
 8002a94:	81fb      	strh	r3, [r7, #14]
 8002a96:	89fa      	ldrh	r2, [r7, #14]
 8002a98:	883b      	ldrh	r3, [r7, #0]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d3ea      	bcc.n	8002a74 <lcd_fill+0x38>
		}
	}
}
 8002a9e:	bf00      	nop
 8002aa0:	bf00      	nop
 8002aa2:	3714      	adds	r7, #20
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd90      	pop	{r4, r7, pc}

08002aa8 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b082      	sub	sp, #8
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4603      	mov	r3, r0
 8002ab0:	80fb      	strh	r3, [r7, #6]
 8002ab2:	460b      	mov	r3, r1
 8002ab4:	80bb      	strh	r3, [r7, #4]
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8002aba:	88bb      	ldrh	r3, [r7, #4]
 8002abc:	88fa      	ldrh	r2, [r7, #6]
 8002abe:	88b9      	ldrh	r1, [r7, #4]
 8002ac0:	88f8      	ldrh	r0, [r7, #6]
 8002ac2:	f7ff ff3d 	bl	8002940 <lcd_set_address>
	LCD_WR_DATA(color);
 8002ac6:	887b      	ldrh	r3, [r7, #2]
 8002ac8:	4618      	mov	r0, r3
 8002aca:	f7ff ff17 	bl	80028fc <LCD_WR_DATA>
}
 8002ace:	bf00      	nop
 8002ad0:	3708      	adds	r7, #8
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bd80      	pop	{r7, pc}
	...

08002ad8 <lcd_show_char>:
	lcd_draw_line(x1, y2, x2, y2, color);
	lcd_draw_line(x2, y1, x2, y2, color);
}

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8002ad8:	b590      	push	{r4, r7, lr}
 8002ada:	b087      	sub	sp, #28
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4604      	mov	r4, r0
 8002ae0:	4608      	mov	r0, r1
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4623      	mov	r3, r4
 8002ae8:	80fb      	strh	r3, [r7, #6]
 8002aea:	4603      	mov	r3, r0
 8002aec:	80bb      	strh	r3, [r7, #4]
 8002aee:	460b      	mov	r3, r1
 8002af0:	70fb      	strb	r3, [r7, #3]
 8002af2:	4613      	mov	r3, r2
 8002af4:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 8002af6:	2300      	movs	r3, #0
 8002af8:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 8002afa:	88fb      	ldrh	r3, [r7, #6]
 8002afc:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 8002afe:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b02:	085b      	lsrs	r3, r3, #1
 8002b04:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 8002b06:	7bfb      	ldrb	r3, [r7, #15]
 8002b08:	08db      	lsrs	r3, r3, #3
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	7bfb      	ldrb	r3, [r7, #15]
 8002b10:	f003 0307 	and.w	r3, r3, #7
 8002b14:	b2db      	uxtb	r3, r3
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	bf14      	ite	ne
 8002b1a:	2301      	movne	r3, #1
 8002b1c:	2300      	moveq	r3, #0
 8002b1e:	b2db      	uxtb	r3, r3
 8002b20:	4413      	add	r3, r2
 8002b22:	b29a      	uxth	r2, r3
 8002b24:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b28:	b29b      	uxth	r3, r3
 8002b2a:	fb12 f303 	smulbb	r3, r2, r3
 8002b2e:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 8002b30:	78fb      	ldrb	r3, [r7, #3]
 8002b32:	3b20      	subs	r3, #32
 8002b34:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
 8002b38:	b29a      	uxth	r2, r3
 8002b3a:	88fb      	ldrh	r3, [r7, #6]
 8002b3c:	4413      	add	r3, r2
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	3b01      	subs	r3, #1
 8002b42:	b29c      	uxth	r4, r3
 8002b44:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b48:	b29a      	uxth	r2, r3
 8002b4a:	88bb      	ldrh	r3, [r7, #4]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	3b01      	subs	r3, #1
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	88b9      	ldrh	r1, [r7, #4]
 8002b56:	88f8      	ldrh	r0, [r7, #6]
 8002b58:	4622      	mov	r2, r4
 8002b5a:	f7ff fef1 	bl	8002940 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 8002b5e:	2300      	movs	r3, #0
 8002b60:	827b      	strh	r3, [r7, #18]
 8002b62:	e07a      	b.n	8002c5a <lcd_show_char+0x182>
		if (sizey == 12)
 8002b64:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b68:	2b0c      	cmp	r3, #12
 8002b6a:	d028      	beq.n	8002bbe <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8002b6c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b70:	2b10      	cmp	r3, #16
 8002b72:	d108      	bne.n	8002b86 <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8002b74:	78fa      	ldrb	r2, [r7, #3]
 8002b76:	8a7b      	ldrh	r3, [r7, #18]
 8002b78:	493c      	ldr	r1, [pc, #240]	@ (8002c6c <lcd_show_char+0x194>)
 8002b7a:	0112      	lsls	r2, r2, #4
 8002b7c:	440a      	add	r2, r1
 8002b7e:	4413      	add	r3, r2
 8002b80:	781b      	ldrb	r3, [r3, #0]
 8002b82:	75fb      	strb	r3, [r7, #23]
 8002b84:	e01b      	b.n	8002bbe <lcd_show_char+0xe6>
		else if (sizey == 24)
 8002b86:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002b8a:	2b18      	cmp	r3, #24
 8002b8c:	d10b      	bne.n	8002ba6 <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 8002b8e:	78fa      	ldrb	r2, [r7, #3]
 8002b90:	8a79      	ldrh	r1, [r7, #18]
 8002b92:	4837      	ldr	r0, [pc, #220]	@ (8002c70 <lcd_show_char+0x198>)
 8002b94:	4613      	mov	r3, r2
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	4413      	add	r3, r2
 8002b9a:	011b      	lsls	r3, r3, #4
 8002b9c:	4403      	add	r3, r0
 8002b9e:	440b      	add	r3, r1
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	75fb      	strb	r3, [r7, #23]
 8002ba4:	e00b      	b.n	8002bbe <lcd_show_char+0xe6>
		else if (sizey == 32)
 8002ba6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002baa:	2b20      	cmp	r3, #32
 8002bac:	d15a      	bne.n	8002c64 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 8002bae:	78fa      	ldrb	r2, [r7, #3]
 8002bb0:	8a7b      	ldrh	r3, [r7, #18]
 8002bb2:	4930      	ldr	r1, [pc, #192]	@ (8002c74 <lcd_show_char+0x19c>)
 8002bb4:	0192      	lsls	r2, r2, #6
 8002bb6:	440a      	add	r2, r1
 8002bb8:	4413      	add	r3, r2
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	75bb      	strb	r3, [r7, #22]
 8002bc2:	e044      	b.n	8002c4e <lcd_show_char+0x176>
			if (!mode) {
 8002bc4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d120      	bne.n	8002c0e <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8002bcc:	7dfa      	ldrb	r2, [r7, #23]
 8002bce:	7dbb      	ldrb	r3, [r7, #22]
 8002bd0:	fa42 f303 	asr.w	r3, r2, r3
 8002bd4:	f003 0301 	and.w	r3, r3, #1
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d004      	beq.n	8002be6 <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8002bdc:	883b      	ldrh	r3, [r7, #0]
 8002bde:	4618      	mov	r0, r3
 8002be0:	f7ff fe8c 	bl	80028fc <LCD_WR_DATA>
 8002be4:	e003      	b.n	8002bee <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 8002be6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff fe87 	bl	80028fc <LCD_WR_DATA>
				m++;
 8002bee:	7d7b      	ldrb	r3, [r7, #21]
 8002bf0:	3301      	adds	r3, #1
 8002bf2:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 8002bf4:	7d7b      	ldrb	r3, [r7, #21]
 8002bf6:	7bfa      	ldrb	r2, [r7, #15]
 8002bf8:	fbb3 f1f2 	udiv	r1, r3, r2
 8002bfc:	fb01 f202 	mul.w	r2, r1, r2
 8002c00:	1a9b      	subs	r3, r3, r2
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d11f      	bne.n	8002c48 <lcd_show_char+0x170>
					m = 0;
 8002c08:	2300      	movs	r3, #0
 8002c0a:	757b      	strb	r3, [r7, #21]
					break;
 8002c0c:	e022      	b.n	8002c54 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 8002c0e:	7dfa      	ldrb	r2, [r7, #23]
 8002c10:	7dbb      	ldrb	r3, [r7, #22]
 8002c12:	fa42 f303 	asr.w	r3, r2, r3
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d005      	beq.n	8002c2a <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 8002c1e:	883a      	ldrh	r2, [r7, #0]
 8002c20:	88b9      	ldrh	r1, [r7, #4]
 8002c22:	88fb      	ldrh	r3, [r7, #6]
 8002c24:	4618      	mov	r0, r3
 8002c26:	f7ff ff3f 	bl	8002aa8 <lcd_draw_point>
				x++;
 8002c2a:	88fb      	ldrh	r3, [r7, #6]
 8002c2c:	3301      	adds	r3, #1
 8002c2e:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 8002c30:	88fa      	ldrh	r2, [r7, #6]
 8002c32:	8a3b      	ldrh	r3, [r7, #16]
 8002c34:	1ad2      	subs	r2, r2, r3
 8002c36:	7bfb      	ldrb	r3, [r7, #15]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d105      	bne.n	8002c48 <lcd_show_char+0x170>
					x = x0;
 8002c3c:	8a3b      	ldrh	r3, [r7, #16]
 8002c3e:	80fb      	strh	r3, [r7, #6]
					y++;
 8002c40:	88bb      	ldrh	r3, [r7, #4]
 8002c42:	3301      	adds	r3, #1
 8002c44:	80bb      	strh	r3, [r7, #4]
					break;
 8002c46:	e005      	b.n	8002c54 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8002c48:	7dbb      	ldrb	r3, [r7, #22]
 8002c4a:	3301      	adds	r3, #1
 8002c4c:	75bb      	strb	r3, [r7, #22]
 8002c4e:	7dbb      	ldrb	r3, [r7, #22]
 8002c50:	2b07      	cmp	r3, #7
 8002c52:	d9b7      	bls.n	8002bc4 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8002c54:	8a7b      	ldrh	r3, [r7, #18]
 8002c56:	3301      	adds	r3, #1
 8002c58:	827b      	strh	r3, [r7, #18]
 8002c5a:	8a7a      	ldrh	r2, [r7, #18]
 8002c5c:	89bb      	ldrh	r3, [r7, #12]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d380      	bcc.n	8002b64 <lcd_show_char+0x8c>
 8002c62:	e000      	b.n	8002c66 <lcd_show_char+0x18e>
			return;
 8002c64:	bf00      	nop
				}
			}
		}
	}
}
 8002c66:	371c      	adds	r7, #28
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd90      	pop	{r4, r7, pc}
 8002c6c:	08006cb4 	.word	0x08006cb4
 8002c70:	080072a4 	.word	0x080072a4
 8002c74:	08008474 	.word	0x08008474

08002c78 <mypow>:

uint32_t mypow(uint8_t m, uint8_t n) {
 8002c78:	b480      	push	{r7}
 8002c7a:	b085      	sub	sp, #20
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	4603      	mov	r3, r0
 8002c80:	460a      	mov	r2, r1
 8002c82:	71fb      	strb	r3, [r7, #7]
 8002c84:	4613      	mov	r3, r2
 8002c86:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8002c88:	2301      	movs	r3, #1
 8002c8a:	60fb      	str	r3, [r7, #12]
	while (n--)
 8002c8c:	e004      	b.n	8002c98 <mypow+0x20>
		result *= m;
 8002c8e:	79fa      	ldrb	r2, [r7, #7]
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	fb02 f303 	mul.w	r3, r2, r3
 8002c96:	60fb      	str	r3, [r7, #12]
	while (n--)
 8002c98:	79bb      	ldrb	r3, [r7, #6]
 8002c9a:	1e5a      	subs	r2, r3, #1
 8002c9c:	71ba      	strb	r2, [r7, #6]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d1f5      	bne.n	8002c8e <mypow+0x16>
	return result;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
}
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	3714      	adds	r7, #20
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cae:	4770      	bx	lr

08002cb0 <lcd_show_int_num>:

void lcd_show_int_num(uint16_t x, uint16_t y, uint16_t num, uint8_t len,
		uint16_t fc, uint16_t bc, uint8_t sizey) {
 8002cb0:	b590      	push	{r4, r7, lr}
 8002cb2:	b089      	sub	sp, #36	@ 0x24
 8002cb4:	af04      	add	r7, sp, #16
 8002cb6:	4604      	mov	r4, r0
 8002cb8:	4608      	mov	r0, r1
 8002cba:	4611      	mov	r1, r2
 8002cbc:	461a      	mov	r2, r3
 8002cbe:	4623      	mov	r3, r4
 8002cc0:	80fb      	strh	r3, [r7, #6]
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	80bb      	strh	r3, [r7, #4]
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	807b      	strh	r3, [r7, #2]
 8002cca:	4613      	mov	r3, r2
 8002ccc:	707b      	strb	r3, [r7, #1]
	uint8_t t, temp;
	uint8_t enshow = 0;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex = sizey / 2;
 8002cd2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002cd6:	085b      	lsrs	r3, r3, #1
 8002cd8:	737b      	strb	r3, [r7, #13]
	for (t = 0; t < len; t++) {
 8002cda:	2300      	movs	r3, #0
 8002cdc:	73fb      	strb	r3, [r7, #15]
 8002cde:	e059      	b.n	8002d94 <lcd_show_int_num+0xe4>
		temp = (num / mypow(10, len - t - 1)) % 10;
 8002ce0:	887c      	ldrh	r4, [r7, #2]
 8002ce2:	787a      	ldrb	r2, [r7, #1]
 8002ce4:	7bfb      	ldrb	r3, [r7, #15]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	3b01      	subs	r3, #1
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	4619      	mov	r1, r3
 8002cf0:	200a      	movs	r0, #10
 8002cf2:	f7ff ffc1 	bl	8002c78 <mypow>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	fbb4 f1f3 	udiv	r1, r4, r3
 8002cfc:	4b2a      	ldr	r3, [pc, #168]	@ (8002da8 <lcd_show_int_num+0xf8>)
 8002cfe:	fba3 2301 	umull	r2, r3, r3, r1
 8002d02:	08da      	lsrs	r2, r3, #3
 8002d04:	4613      	mov	r3, r2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	4413      	add	r3, r2
 8002d0a:	005b      	lsls	r3, r3, #1
 8002d0c:	1aca      	subs	r2, r1, r3
 8002d0e:	4613      	mov	r3, r2
 8002d10:	733b      	strb	r3, [r7, #12]
		if (enshow == 0 && t < (len - 1)) {
 8002d12:	7bbb      	ldrb	r3, [r7, #14]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d121      	bne.n	8002d5c <lcd_show_int_num+0xac>
 8002d18:	7bfa      	ldrb	r2, [r7, #15]
 8002d1a:	787b      	ldrb	r3, [r7, #1]
 8002d1c:	3b01      	subs	r3, #1
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	da1c      	bge.n	8002d5c <lcd_show_int_num+0xac>
			if (temp == 0) {
 8002d22:	7b3b      	ldrb	r3, [r7, #12]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d117      	bne.n	8002d58 <lcd_show_int_num+0xa8>
				lcd_show_char(x + t * sizex, y, ' ', fc, bc, sizey, 0);
 8002d28:	7bfb      	ldrb	r3, [r7, #15]
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	7b7b      	ldrb	r3, [r7, #13]
 8002d2e:	b29b      	uxth	r3, r3
 8002d30:	fb12 f303 	smulbb	r3, r2, r3
 8002d34:	b29a      	uxth	r2, r3
 8002d36:	88fb      	ldrh	r3, [r7, #6]
 8002d38:	4413      	add	r3, r2
 8002d3a:	b298      	uxth	r0, r3
 8002d3c:	8c3a      	ldrh	r2, [r7, #32]
 8002d3e:	88b9      	ldrh	r1, [r7, #4]
 8002d40:	2300      	movs	r3, #0
 8002d42:	9302      	str	r3, [sp, #8]
 8002d44:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002d48:	9301      	str	r3, [sp, #4]
 8002d4a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d4c:	9300      	str	r3, [sp, #0]
 8002d4e:	4613      	mov	r3, r2
 8002d50:	2220      	movs	r2, #32
 8002d52:	f7ff fec1 	bl	8002ad8 <lcd_show_char>
				continue;
 8002d56:	e01a      	b.n	8002d8e <lcd_show_int_num+0xde>
			} else
				enshow = 1;
 8002d58:	2301      	movs	r3, #1
 8002d5a:	73bb      	strb	r3, [r7, #14]

		}
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
 8002d5c:	7bfb      	ldrb	r3, [r7, #15]
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	7b7b      	ldrb	r3, [r7, #13]
 8002d62:	b29b      	uxth	r3, r3
 8002d64:	fb12 f303 	smulbb	r3, r2, r3
 8002d68:	b29a      	uxth	r2, r3
 8002d6a:	88fb      	ldrh	r3, [r7, #6]
 8002d6c:	4413      	add	r3, r2
 8002d6e:	b298      	uxth	r0, r3
 8002d70:	7b3b      	ldrb	r3, [r7, #12]
 8002d72:	3330      	adds	r3, #48	@ 0x30
 8002d74:	b2da      	uxtb	r2, r3
 8002d76:	8c3c      	ldrh	r4, [r7, #32]
 8002d78:	88b9      	ldrh	r1, [r7, #4]
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	9302      	str	r3, [sp, #8]
 8002d7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002d82:	9301      	str	r3, [sp, #4]
 8002d84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002d86:	9300      	str	r3, [sp, #0]
 8002d88:	4623      	mov	r3, r4
 8002d8a:	f7ff fea5 	bl	8002ad8 <lcd_show_char>
	for (t = 0; t < len; t++) {
 8002d8e:	7bfb      	ldrb	r3, [r7, #15]
 8002d90:	3301      	adds	r3, #1
 8002d92:	73fb      	strb	r3, [r7, #15]
 8002d94:	7bfa      	ldrb	r2, [r7, #15]
 8002d96:	787b      	ldrb	r3, [r7, #1]
 8002d98:	429a      	cmp	r2, r3
 8002d9a:	d3a1      	bcc.n	8002ce0 <lcd_show_int_num+0x30>
	}
}
 8002d9c:	bf00      	nop
 8002d9e:	bf00      	nop
 8002da0:	3714      	adds	r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd90      	pop	{r4, r7, pc}
 8002da6:	bf00      	nop
 8002da8:	cccccccd 	.word	0xcccccccd

08002dac <lcd_show_picture>:
		lcd_show_char(x + t * sizex, y, temp + 48, fc, bc, sizey, 0);
	}
}

void lcd_show_picture(uint16_t x, uint16_t y, uint16_t length, uint16_t width,
		const uint8_t pic[]) {
 8002dac:	b590      	push	{r4, r7, lr}
 8002dae:	b087      	sub	sp, #28
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4604      	mov	r4, r0
 8002db4:	4608      	mov	r0, r1
 8002db6:	4611      	mov	r1, r2
 8002db8:	461a      	mov	r2, r3
 8002dba:	4623      	mov	r3, r4
 8002dbc:	80fb      	strh	r3, [r7, #6]
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	80bb      	strh	r3, [r7, #4]
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	807b      	strh	r3, [r7, #2]
 8002dc6:	4613      	mov	r3, r2
 8002dc8:	803b      	strh	r3, [r7, #0]
	uint8_t picH, picL;
	uint16_t i, j;
	uint32_t k = 0;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
	lcd_set_address(x, y, x + length - 1, y + width - 1);
 8002dce:	88fa      	ldrh	r2, [r7, #6]
 8002dd0:	887b      	ldrh	r3, [r7, #2]
 8002dd2:	4413      	add	r3, r2
 8002dd4:	b29b      	uxth	r3, r3
 8002dd6:	3b01      	subs	r3, #1
 8002dd8:	b29c      	uxth	r4, r3
 8002dda:	88ba      	ldrh	r2, [r7, #4]
 8002ddc:	883b      	ldrh	r3, [r7, #0]
 8002dde:	4413      	add	r3, r2
 8002de0:	b29b      	uxth	r3, r3
 8002de2:	3b01      	subs	r3, #1
 8002de4:	b29b      	uxth	r3, r3
 8002de6:	88b9      	ldrh	r1, [r7, #4]
 8002de8:	88f8      	ldrh	r0, [r7, #6]
 8002dea:	4622      	mov	r2, r4
 8002dec:	f7ff fda8 	bl	8002940 <lcd_set_address>
	for (i = 0; i < length; i++) {
 8002df0:	2300      	movs	r3, #0
 8002df2:	82fb      	strh	r3, [r7, #22]
 8002df4:	e028      	b.n	8002e48 <lcd_show_picture+0x9c>
		for (j = 0; j < width; j++) {
 8002df6:	2300      	movs	r3, #0
 8002df8:	82bb      	strh	r3, [r7, #20]
 8002dfa:	e01e      	b.n	8002e3a <lcd_show_picture+0x8e>
			picH = pic[k * 2];
 8002dfc:	693b      	ldr	r3, [r7, #16]
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e02:	4413      	add	r3, r2
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	73fb      	strb	r3, [r7, #15]
			picL = pic[k * 2 + 1];
 8002e08:	693b      	ldr	r3, [r7, #16]
 8002e0a:	005b      	lsls	r3, r3, #1
 8002e0c:	3301      	adds	r3, #1
 8002e0e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002e10:	4413      	add	r3, r2
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH << 8 | picL);
 8002e16:	7bfb      	ldrb	r3, [r7, #15]
 8002e18:	b21b      	sxth	r3, r3
 8002e1a:	021b      	lsls	r3, r3, #8
 8002e1c:	b21a      	sxth	r2, r3
 8002e1e:	7bbb      	ldrb	r3, [r7, #14]
 8002e20:	b21b      	sxth	r3, r3
 8002e22:	4313      	orrs	r3, r2
 8002e24:	b21b      	sxth	r3, r3
 8002e26:	b29b      	uxth	r3, r3
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f7ff fd67 	bl	80028fc <LCD_WR_DATA>
			k++;
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	3301      	adds	r3, #1
 8002e32:	613b      	str	r3, [r7, #16]
		for (j = 0; j < width; j++) {
 8002e34:	8abb      	ldrh	r3, [r7, #20]
 8002e36:	3301      	adds	r3, #1
 8002e38:	82bb      	strh	r3, [r7, #20]
 8002e3a:	8aba      	ldrh	r2, [r7, #20]
 8002e3c:	883b      	ldrh	r3, [r7, #0]
 8002e3e:	429a      	cmp	r2, r3
 8002e40:	d3dc      	bcc.n	8002dfc <lcd_show_picture+0x50>
	for (i = 0; i < length; i++) {
 8002e42:	8afb      	ldrh	r3, [r7, #22]
 8002e44:	3301      	adds	r3, #1
 8002e46:	82fb      	strh	r3, [r7, #22]
 8002e48:	8afa      	ldrh	r2, [r7, #22]
 8002e4a:	887b      	ldrh	r3, [r7, #2]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d3d2      	bcc.n	8002df6 <lcd_show_picture+0x4a>
		}
	}
}
 8002e50:	bf00      	nop
 8002e52:	bf00      	nop
 8002e54:	371c      	adds	r7, #28
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd90      	pop	{r4, r7, pc}
	...

08002e5c <lcd_set_direction>:

void lcd_set_direction(uint8_t dir) {
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	4603      	mov	r3, r0
 8002e64:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d007      	beq.n	8002e82 <lcd_set_direction+0x26>
		lcddev.width = 320;
 8002e72:	4b0a      	ldr	r3, [pc, #40]	@ (8002e9c <lcd_set_direction+0x40>)
 8002e74:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002e78:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8002e7a:	4b08      	ldr	r3, [pc, #32]	@ (8002e9c <lcd_set_direction+0x40>)
 8002e7c:	22f0      	movs	r2, #240	@ 0xf0
 8002e7e:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 8002e80:	e006      	b.n	8002e90 <lcd_set_direction+0x34>
		lcddev.width = 240;
 8002e82:	4b06      	ldr	r3, [pc, #24]	@ (8002e9c <lcd_set_direction+0x40>)
 8002e84:	22f0      	movs	r2, #240	@ 0xf0
 8002e86:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8002e88:	4b04      	ldr	r3, [pc, #16]	@ (8002e9c <lcd_set_direction+0x40>)
 8002e8a:	f44f 72a0 	mov.w	r2, #320	@ 0x140
 8002e8e:	805a      	strh	r2, [r3, #2]
}
 8002e90:	bf00      	nop
 8002e92:	370c      	adds	r7, #12
 8002e94:	46bd      	mov	sp, r7
 8002e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e9a:	4770      	bx	lr
 8002e9c:	200000f4 	.word	0x200000f4

08002ea0 <lcd_init>:

void lcd_init(void) {
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002eaa:	48aa      	ldr	r0, [pc, #680]	@ (8003154 <lcd_init+0x2b4>)
 8002eac:	f001 f9f8 	bl	80042a0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002eb0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002eb4:	f000 ff22 	bl	8003cfc <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8002eb8:	2201      	movs	r2, #1
 8002eba:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ebe:	48a5      	ldr	r0, [pc, #660]	@ (8003154 <lcd_init+0x2b4>)
 8002ec0:	f001 f9ee 	bl	80042a0 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8002ec4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8002ec8:	f000 ff18 	bl	8003cfc <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 8002ecc:	2000      	movs	r0, #0
 8002ece:	f7ff ffc5 	bl	8002e5c <lcd_set_direction>
	LCD_WR_REG(0XD3);
 8002ed2:	20d3      	movs	r0, #211	@ 0xd3
 8002ed4:	f7ff fd02 	bl	80028dc <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 8002ed8:	f7ff fd20 	bl	800291c <LCD_RD_DATA>
 8002edc:	4603      	mov	r3, r0
 8002ede:	461a      	mov	r2, r3
 8002ee0:	4b9d      	ldr	r3, [pc, #628]	@ (8003158 <lcd_init+0x2b8>)
 8002ee2:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8002ee4:	f7ff fd1a 	bl	800291c <LCD_RD_DATA>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	461a      	mov	r2, r3
 8002eec:	4b9a      	ldr	r3, [pc, #616]	@ (8003158 <lcd_init+0x2b8>)
 8002eee:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 8002ef0:	f7ff fd14 	bl	800291c <LCD_RD_DATA>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	4b97      	ldr	r3, [pc, #604]	@ (8003158 <lcd_init+0x2b8>)
 8002efa:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 8002efc:	4b96      	ldr	r3, [pc, #600]	@ (8003158 <lcd_init+0x2b8>)
 8002efe:	889b      	ldrh	r3, [r3, #4]
 8002f00:	021b      	lsls	r3, r3, #8
 8002f02:	b29a      	uxth	r2, r3
 8002f04:	4b94      	ldr	r3, [pc, #592]	@ (8003158 <lcd_init+0x2b8>)
 8002f06:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 8002f08:	f7ff fd08 	bl	800291c <LCD_RD_DATA>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	461a      	mov	r2, r3
 8002f10:	4b91      	ldr	r3, [pc, #580]	@ (8003158 <lcd_init+0x2b8>)
 8002f12:	889b      	ldrh	r3, [r3, #4]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	4b8f      	ldr	r3, [pc, #572]	@ (8003158 <lcd_init+0x2b8>)
 8002f1a:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8002f1c:	20cf      	movs	r0, #207	@ 0xcf
 8002f1e:	f7ff fcdd 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002f22:	2000      	movs	r0, #0
 8002f24:	f7ff fcea 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8002f28:	20c1      	movs	r0, #193	@ 0xc1
 8002f2a:	f7ff fce7 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8002f2e:	2030      	movs	r0, #48	@ 0x30
 8002f30:	f7ff fce4 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8002f34:	20ed      	movs	r0, #237	@ 0xed
 8002f36:	f7ff fcd1 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8002f3a:	2064      	movs	r0, #100	@ 0x64
 8002f3c:	f7ff fcde 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8002f40:	2003      	movs	r0, #3
 8002f42:	f7ff fcdb 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8002f46:	2012      	movs	r0, #18
 8002f48:	f7ff fcd8 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8002f4c:	2081      	movs	r0, #129	@ 0x81
 8002f4e:	f7ff fcd5 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8002f52:	20e8      	movs	r0, #232	@ 0xe8
 8002f54:	f7ff fcc2 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8002f58:	2085      	movs	r0, #133	@ 0x85
 8002f5a:	f7ff fccf 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002f5e:	2010      	movs	r0, #16
 8002f60:	f7ff fccc 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002f64:	207a      	movs	r0, #122	@ 0x7a
 8002f66:	f7ff fcc9 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8002f6a:	20cb      	movs	r0, #203	@ 0xcb
 8002f6c:	f7ff fcb6 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8002f70:	2039      	movs	r0, #57	@ 0x39
 8002f72:	f7ff fcc3 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8002f76:	202c      	movs	r0, #44	@ 0x2c
 8002f78:	f7ff fcc0 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002f7c:	2000      	movs	r0, #0
 8002f7e:	f7ff fcbd 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8002f82:	2034      	movs	r0, #52	@ 0x34
 8002f84:	f7ff fcba 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8002f88:	2002      	movs	r0, #2
 8002f8a:	f7ff fcb7 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8002f8e:	20f7      	movs	r0, #247	@ 0xf7
 8002f90:	f7ff fca4 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8002f94:	2020      	movs	r0, #32
 8002f96:	f7ff fcb1 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8002f9a:	20ea      	movs	r0, #234	@ 0xea
 8002f9c:	f7ff fc9e 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002fa0:	2000      	movs	r0, #0
 8002fa2:	f7ff fcab 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	f7ff fca8 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8002fac:	20c0      	movs	r0, #192	@ 0xc0
 8002fae:	f7ff fc95 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8002fb2:	201b      	movs	r0, #27
 8002fb4:	f7ff fca2 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8002fb8:	20c1      	movs	r0, #193	@ 0xc1
 8002fba:	f7ff fc8f 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8002fbe:	2001      	movs	r0, #1
 8002fc0:	f7ff fc9c 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8002fc4:	20c5      	movs	r0, #197	@ 0xc5
 8002fc6:	f7ff fc89 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8002fca:	2030      	movs	r0, #48	@ 0x30
 8002fcc:	f7ff fc96 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002fd0:	2030      	movs	r0, #48	@ 0x30
 8002fd2:	f7ff fc93 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8002fd6:	20c7      	movs	r0, #199	@ 0xc7
 8002fd8:	f7ff fc80 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8002fdc:	20b7      	movs	r0, #183	@ 0xb7
 8002fde:	f7ff fc8d 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002fe2:	2036      	movs	r0, #54	@ 0x36
 8002fe4:	f7ff fc7a 	bl	80028dc <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 8002fe8:	2008      	movs	r0, #8
 8002fea:	f7ff fc87 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8002fee:	203a      	movs	r0, #58	@ 0x3a
 8002ff0:	f7ff fc74 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002ff4:	2055      	movs	r0, #85	@ 0x55
 8002ff6:	f7ff fc81 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8002ffa:	20b1      	movs	r0, #177	@ 0xb1
 8002ffc:	f7ff fc6e 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8003000:	2000      	movs	r0, #0
 8003002:	f7ff fc7b 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8003006:	201a      	movs	r0, #26
 8003008:	f7ff fc78 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 800300c:	20b6      	movs	r0, #182	@ 0xb6
 800300e:	f7ff fc65 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8003012:	200a      	movs	r0, #10
 8003014:	f7ff fc72 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8003018:	20a2      	movs	r0, #162	@ 0xa2
 800301a:	f7ff fc6f 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 800301e:	20f2      	movs	r0, #242	@ 0xf2
 8003020:	f7ff fc5c 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8003024:	2000      	movs	r0, #0
 8003026:	f7ff fc69 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800302a:	2026      	movs	r0, #38	@ 0x26
 800302c:	f7ff fc56 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8003030:	2001      	movs	r0, #1
 8003032:	f7ff fc63 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8003036:	20e0      	movs	r0, #224	@ 0xe0
 8003038:	f7ff fc50 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 800303c:	200f      	movs	r0, #15
 800303e:	f7ff fc5d 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8003042:	202a      	movs	r0, #42	@ 0x2a
 8003044:	f7ff fc5a 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8003048:	2028      	movs	r0, #40	@ 0x28
 800304a:	f7ff fc57 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800304e:	2008      	movs	r0, #8
 8003050:	f7ff fc54 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8003054:	200e      	movs	r0, #14
 8003056:	f7ff fc51 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800305a:	2008      	movs	r0, #8
 800305c:	f7ff fc4e 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8003060:	2054      	movs	r0, #84	@ 0x54
 8003062:	f7ff fc4b 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8003066:	20a9      	movs	r0, #169	@ 0xa9
 8003068:	f7ff fc48 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 800306c:	2043      	movs	r0, #67	@ 0x43
 800306e:	f7ff fc45 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8003072:	200a      	movs	r0, #10
 8003074:	f7ff fc42 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8003078:	200f      	movs	r0, #15
 800307a:	f7ff fc3f 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800307e:	2000      	movs	r0, #0
 8003080:	f7ff fc3c 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003084:	2000      	movs	r0, #0
 8003086:	f7ff fc39 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800308a:	2000      	movs	r0, #0
 800308c:	f7ff fc36 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003090:	2000      	movs	r0, #0
 8003092:	f7ff fc33 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8003096:	20e1      	movs	r0, #225	@ 0xe1
 8003098:	f7ff fc20 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800309c:	2000      	movs	r0, #0
 800309e:	f7ff fc2d 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80030a2:	2015      	movs	r0, #21
 80030a4:	f7ff fc2a 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80030a8:	2017      	movs	r0, #23
 80030aa:	f7ff fc27 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80030ae:	2007      	movs	r0, #7
 80030b0:	f7ff fc24 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80030b4:	2011      	movs	r0, #17
 80030b6:	f7ff fc21 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80030ba:	2006      	movs	r0, #6
 80030bc:	f7ff fc1e 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 80030c0:	202b      	movs	r0, #43	@ 0x2b
 80030c2:	f7ff fc1b 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 80030c6:	2056      	movs	r0, #86	@ 0x56
 80030c8:	f7ff fc18 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80030cc:	203c      	movs	r0, #60	@ 0x3c
 80030ce:	f7ff fc15 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 80030d2:	2005      	movs	r0, #5
 80030d4:	f7ff fc12 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80030d8:	2010      	movs	r0, #16
 80030da:	f7ff fc0f 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80030de:	200f      	movs	r0, #15
 80030e0:	f7ff fc0c 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80030e4:	203f      	movs	r0, #63	@ 0x3f
 80030e6:	f7ff fc09 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80030ea:	203f      	movs	r0, #63	@ 0x3f
 80030ec:	f7ff fc06 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80030f0:	200f      	movs	r0, #15
 80030f2:	f7ff fc03 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80030f6:	202b      	movs	r0, #43	@ 0x2b
 80030f8:	f7ff fbf0 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80030fc:	2000      	movs	r0, #0
 80030fe:	f7ff fbfd 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003102:	2000      	movs	r0, #0
 8003104:	f7ff fbfa 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8003108:	2001      	movs	r0, #1
 800310a:	f7ff fbf7 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 800310e:	203f      	movs	r0, #63	@ 0x3f
 8003110:	f7ff fbf4 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8003114:	202a      	movs	r0, #42	@ 0x2a
 8003116:	f7ff fbe1 	bl	80028dc <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800311a:	2000      	movs	r0, #0
 800311c:	f7ff fbee 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003120:	2000      	movs	r0, #0
 8003122:	f7ff fbeb 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8003126:	2000      	movs	r0, #0
 8003128:	f7ff fbe8 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 800312c:	20ef      	movs	r0, #239	@ 0xef
 800312e:	f7ff fbe5 	bl	80028fc <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 8003132:	2011      	movs	r0, #17
 8003134:	f7ff fbd2 	bl	80028dc <LCD_WR_REG>
	HAL_Delay(120);
 8003138:	2078      	movs	r0, #120	@ 0x78
 800313a:	f000 fddf 	bl	8003cfc <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 800313e:	2029      	movs	r0, #41	@ 0x29
 8003140:	f7ff fbcc 	bl	80028dc <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8003144:	2201      	movs	r2, #1
 8003146:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800314a:	4804      	ldr	r0, [pc, #16]	@ (800315c <lcd_init+0x2bc>)
 800314c:	f001 f8a8 	bl	80042a0 <HAL_GPIO_WritePin>
}
 8003150:	bf00      	nop
 8003152:	bd80      	pop	{r7, pc}
 8003154:	40020800 	.word	0x40020800
 8003158:	200000f4 	.word	0x200000f4
 800315c:	40020000 	.word	0x40020000

08003160 <lcd_show_string>:
		}
	}
}

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8003160:	b590      	push	{r4, r7, lr}
 8003162:	b08b      	sub	sp, #44	@ 0x2c
 8003164:	af04      	add	r7, sp, #16
 8003166:	60ba      	str	r2, [r7, #8]
 8003168:	461a      	mov	r2, r3
 800316a:	4603      	mov	r3, r0
 800316c:	81fb      	strh	r3, [r7, #14]
 800316e:	460b      	mov	r3, r1
 8003170:	81bb      	strh	r3, [r7, #12]
 8003172:	4613      	mov	r3, r2
 8003174:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8003176:	89fb      	ldrh	r3, [r7, #14]
 8003178:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 800317a:	2300      	movs	r3, #0
 800317c:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 800317e:	e048      	b.n	8003212 <lcd_show_string+0xb2>
		if (!bHz) {
 8003180:	7dfb      	ldrb	r3, [r7, #23]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d145      	bne.n	8003212 <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8003186:	89fa      	ldrh	r2, [r7, #14]
 8003188:	4b26      	ldr	r3, [pc, #152]	@ (8003224 <lcd_show_string+0xc4>)
 800318a:	881b      	ldrh	r3, [r3, #0]
 800318c:	4619      	mov	r1, r3
 800318e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003192:	085b      	lsrs	r3, r3, #1
 8003194:	b2db      	uxtb	r3, r3
 8003196:	1acb      	subs	r3, r1, r3
 8003198:	429a      	cmp	r2, r3
 800319a:	dc3f      	bgt.n	800321c <lcd_show_string+0xbc>
 800319c:	89ba      	ldrh	r2, [r7, #12]
 800319e:	4b21      	ldr	r3, [pc, #132]	@ (8003224 <lcd_show_string+0xc4>)
 80031a0:	885b      	ldrh	r3, [r3, #2]
 80031a2:	4619      	mov	r1, r3
 80031a4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80031a8:	1acb      	subs	r3, r1, r3
 80031aa:	429a      	cmp	r2, r3
 80031ac:	dc36      	bgt.n	800321c <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 80031ae:	68bb      	ldr	r3, [r7, #8]
 80031b0:	781b      	ldrb	r3, [r3, #0]
 80031b2:	2b80      	cmp	r3, #128	@ 0x80
 80031b4:	d902      	bls.n	80031bc <lcd_show_string+0x5c>
				bHz = 1;
 80031b6:	2301      	movs	r3, #1
 80031b8:	75fb      	strb	r3, [r7, #23]
 80031ba:	e02a      	b.n	8003212 <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	2b0d      	cmp	r3, #13
 80031c2:	d10b      	bne.n	80031dc <lcd_show_string+0x7c>
					y += sizey;
 80031c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80031c8:	b29a      	uxth	r2, r3
 80031ca:	89bb      	ldrh	r3, [r7, #12]
 80031cc:	4413      	add	r3, r2
 80031ce:	81bb      	strh	r3, [r7, #12]
					x = x0;
 80031d0:	8abb      	ldrh	r3, [r7, #20]
 80031d2:	81fb      	strh	r3, [r7, #14]
					str++;
 80031d4:	68bb      	ldr	r3, [r7, #8]
 80031d6:	3301      	adds	r3, #1
 80031d8:	60bb      	str	r3, [r7, #8]
 80031da:	e017      	b.n	800320c <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	781a      	ldrb	r2, [r3, #0]
 80031e0:	88fc      	ldrh	r4, [r7, #6]
 80031e2:	89b9      	ldrh	r1, [r7, #12]
 80031e4:	89f8      	ldrh	r0, [r7, #14]
 80031e6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80031ea:	9302      	str	r3, [sp, #8]
 80031ec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80031f0:	9301      	str	r3, [sp, #4]
 80031f2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	4623      	mov	r3, r4
 80031f8:	f7ff fc6e 	bl	8002ad8 <lcd_show_char>
					x += sizey / 2;
 80031fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003200:	085b      	lsrs	r3, r3, #1
 8003202:	b2db      	uxtb	r3, r3
 8003204:	461a      	mov	r2, r3
 8003206:	89fb      	ldrh	r3, [r7, #14]
 8003208:	4413      	add	r3, r2
 800320a:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	3301      	adds	r3, #1
 8003210:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	781b      	ldrb	r3, [r3, #0]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d1b2      	bne.n	8003180 <lcd_show_string+0x20>
 800321a:	e000      	b.n	800321e <lcd_show_string+0xbe>
				return;
 800321c:	bf00      	nop
			}
		}
	}
}
 800321e:	371c      	adds	r7, #28
 8003220:	46bd      	mov	sp, r7
 8003222:	bd90      	pop	{r4, r7, pc}
 8003224:	200000f4 	.word	0x200000f4

08003228 <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 8003228:	b580      	push	{r7, lr}
 800322a:	b08a      	sub	sp, #40	@ 0x28
 800322c:	af04      	add	r7, sp, #16
 800322e:	60ba      	str	r2, [r7, #8]
 8003230:	461a      	mov	r2, r3
 8003232:	4603      	mov	r3, r0
 8003234:	81fb      	strh	r3, [r7, #14]
 8003236:	460b      	mov	r3, r1
 8003238:	81bb      	strh	r3, [r7, #12]
 800323a:	4613      	mov	r3, r2
 800323c:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 800323e:	68b8      	ldr	r0, [r7, #8]
 8003240:	f7fc ffc2 	bl	80001c8 <strlen>
 8003244:	4603      	mov	r3, r0
 8003246:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 8003248:	4b0f      	ldr	r3, [pc, #60]	@ (8003288 <lcd_show_string_center+0x60>)
 800324a:	881b      	ldrh	r3, [r3, #0]
 800324c:	461a      	mov	r2, r3
 800324e:	8afb      	ldrh	r3, [r7, #22]
 8003250:	00db      	lsls	r3, r3, #3
 8003252:	1ad3      	subs	r3, r2, r3
 8003254:	0fda      	lsrs	r2, r3, #31
 8003256:	4413      	add	r3, r2
 8003258:	105b      	asrs	r3, r3, #1
 800325a:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 800325c:	89fa      	ldrh	r2, [r7, #14]
 800325e:	8abb      	ldrh	r3, [r7, #20]
 8003260:	4413      	add	r3, r2
 8003262:	b298      	uxth	r0, r3
 8003264:	88fa      	ldrh	r2, [r7, #6]
 8003266:	89b9      	ldrh	r1, [r7, #12]
 8003268:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800326c:	9302      	str	r3, [sp, #8]
 800326e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8003272:	9301      	str	r3, [sp, #4]
 8003274:	8c3b      	ldrh	r3, [r7, #32]
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	4613      	mov	r3, r2
 800327a:	68ba      	ldr	r2, [r7, #8]
 800327c:	f7ff ff70 	bl	8003160 <lcd_show_string>
}
 8003280:	bf00      	nop
 8003282:	3718      	adds	r7, #24
 8003284:	46bd      	mov	sp, r7
 8003286:	bd80      	pop	{r7, pc}
 8003288:	200000f4 	.word	0x200000f4

0800328c <led_7seg_init>:
/**
 * @brief  	Init led 7 segment
 * @param  	None
 * @retval 	None
 */
void led_7seg_init() {
 800328c:	b580      	push	{r7, lr}
 800328e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8003290:	2201      	movs	r2, #1
 8003292:	2140      	movs	r1, #64	@ 0x40
 8003294:	4802      	ldr	r0, [pc, #8]	@ (80032a0 <led_7seg_init+0x14>)
 8003296:	f001 f803 	bl	80042a0 <HAL_GPIO_WritePin>
}
 800329a:	bf00      	nop
 800329c:	bd80      	pop	{r7, pc}
 800329e:	bf00      	nop
 80032a0:	40021800 	.word	0x40021800

080032a4 <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt
 * @retval 	None
 */
void led_7seg_display() {
 80032a4:	b580      	push	{r7, lr}
 80032a6:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 80032a8:	4b40      	ldr	r3, [pc, #256]	@ (80033ac <led_7seg_display+0x108>)
 80032aa:	881b      	ldrh	r3, [r3, #0]
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	b29a      	uxth	r2, r3
 80032b0:	4b3e      	ldr	r3, [pc, #248]	@ (80033ac <led_7seg_display+0x108>)
 80032b2:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 80032b4:	4b3e      	ldr	r3, [pc, #248]	@ (80033b0 <led_7seg_display+0x10c>)
 80032b6:	881b      	ldrh	r3, [r3, #0]
 80032b8:	461a      	mov	r2, r3
 80032ba:	4b3e      	ldr	r3, [pc, #248]	@ (80033b4 <led_7seg_display+0x110>)
 80032bc:	5c9b      	ldrb	r3, [r3, r2]
 80032be:	b21b      	sxth	r3, r3
 80032c0:	021b      	lsls	r3, r3, #8
 80032c2:	b21a      	sxth	r2, r3
 80032c4:	4b39      	ldr	r3, [pc, #228]	@ (80033ac <led_7seg_display+0x108>)
 80032c6:	881b      	ldrh	r3, [r3, #0]
 80032c8:	b21b      	sxth	r3, r3
 80032ca:	4313      	orrs	r3, r2
 80032cc:	b21b      	sxth	r3, r3
 80032ce:	b29a      	uxth	r2, r3
 80032d0:	4b36      	ldr	r3, [pc, #216]	@ (80033ac <led_7seg_display+0x108>)
 80032d2:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 80032d4:	4b36      	ldr	r3, [pc, #216]	@ (80033b0 <led_7seg_display+0x10c>)
 80032d6:	881b      	ldrh	r3, [r3, #0]
 80032d8:	2b03      	cmp	r3, #3
 80032da:	d847      	bhi.n	800336c <led_7seg_display+0xc8>
 80032dc:	a201      	add	r2, pc, #4	@ (adr r2, 80032e4 <led_7seg_display+0x40>)
 80032de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032e2:	bf00      	nop
 80032e4:	080032f5 	.word	0x080032f5
 80032e8:	08003313 	.word	0x08003313
 80032ec:	08003331 	.word	0x08003331
 80032f0:	0800334f 	.word	0x0800334f
	case 0:
		spi_buffer |= 0x00b0;
 80032f4:	4b2d      	ldr	r3, [pc, #180]	@ (80033ac <led_7seg_display+0x108>)
 80032f6:	881b      	ldrh	r3, [r3, #0]
 80032f8:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80032fc:	b29a      	uxth	r2, r3
 80032fe:	4b2b      	ldr	r3, [pc, #172]	@ (80033ac <led_7seg_display+0x108>)
 8003300:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8003302:	4b2a      	ldr	r3, [pc, #168]	@ (80033ac <led_7seg_display+0x108>)
 8003304:	881b      	ldrh	r3, [r3, #0]
 8003306:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800330a:	b29a      	uxth	r2, r3
 800330c:	4b27      	ldr	r3, [pc, #156]	@ (80033ac <led_7seg_display+0x108>)
 800330e:	801a      	strh	r2, [r3, #0]
		break;
 8003310:	e02d      	b.n	800336e <led_7seg_display+0xca>
	case 1:
		spi_buffer |= 0x00d0;
 8003312:	4b26      	ldr	r3, [pc, #152]	@ (80033ac <led_7seg_display+0x108>)
 8003314:	881b      	ldrh	r3, [r3, #0]
 8003316:	f043 03d0 	orr.w	r3, r3, #208	@ 0xd0
 800331a:	b29a      	uxth	r2, r3
 800331c:	4b23      	ldr	r3, [pc, #140]	@ (80033ac <led_7seg_display+0x108>)
 800331e:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8003320:	4b22      	ldr	r3, [pc, #136]	@ (80033ac <led_7seg_display+0x108>)
 8003322:	881b      	ldrh	r3, [r3, #0]
 8003324:	f023 0320 	bic.w	r3, r3, #32
 8003328:	b29a      	uxth	r2, r3
 800332a:	4b20      	ldr	r3, [pc, #128]	@ (80033ac <led_7seg_display+0x108>)
 800332c:	801a      	strh	r2, [r3, #0]
		break;
 800332e:	e01e      	b.n	800336e <led_7seg_display+0xca>
	case 2:
		spi_buffer |= 0x00e0;
 8003330:	4b1e      	ldr	r3, [pc, #120]	@ (80033ac <led_7seg_display+0x108>)
 8003332:	881b      	ldrh	r3, [r3, #0]
 8003334:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 8003338:	b29a      	uxth	r2, r3
 800333a:	4b1c      	ldr	r3, [pc, #112]	@ (80033ac <led_7seg_display+0x108>)
 800333c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 800333e:	4b1b      	ldr	r3, [pc, #108]	@ (80033ac <led_7seg_display+0x108>)
 8003340:	881b      	ldrh	r3, [r3, #0]
 8003342:	f023 0310 	bic.w	r3, r3, #16
 8003346:	b29a      	uxth	r2, r3
 8003348:	4b18      	ldr	r3, [pc, #96]	@ (80033ac <led_7seg_display+0x108>)
 800334a:	801a      	strh	r2, [r3, #0]
		break;
 800334c:	e00f      	b.n	800336e <led_7seg_display+0xca>
	case 3:
		spi_buffer |= 0x0070;
 800334e:	4b17      	ldr	r3, [pc, #92]	@ (80033ac <led_7seg_display+0x108>)
 8003350:	881b      	ldrh	r3, [r3, #0]
 8003352:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8003356:	b29a      	uxth	r2, r3
 8003358:	4b14      	ldr	r3, [pc, #80]	@ (80033ac <led_7seg_display+0x108>)
 800335a:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 800335c:	4b13      	ldr	r3, [pc, #76]	@ (80033ac <led_7seg_display+0x108>)
 800335e:	881b      	ldrh	r3, [r3, #0]
 8003360:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003364:	b29a      	uxth	r2, r3
 8003366:	4b11      	ldr	r3, [pc, #68]	@ (80033ac <led_7seg_display+0x108>)
 8003368:	801a      	strh	r2, [r3, #0]
		break;
 800336a:	e000      	b.n	800336e <led_7seg_display+0xca>
	default:
		break;
 800336c:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 800336e:	4b10      	ldr	r3, [pc, #64]	@ (80033b0 <led_7seg_display+0x10c>)
 8003370:	881b      	ldrh	r3, [r3, #0]
 8003372:	3301      	adds	r3, #1
 8003374:	425a      	negs	r2, r3
 8003376:	f003 0303 	and.w	r3, r3, #3
 800337a:	f002 0203 	and.w	r2, r2, #3
 800337e:	bf58      	it	pl
 8003380:	4253      	negpl	r3, r2
 8003382:	b29a      	uxth	r2, r3
 8003384:	4b0a      	ldr	r3, [pc, #40]	@ (80033b0 <led_7seg_display+0x10c>)
 8003386:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8003388:	2200      	movs	r2, #0
 800338a:	2140      	movs	r1, #64	@ 0x40
 800338c:	480a      	ldr	r0, [pc, #40]	@ (80033b8 <led_7seg_display+0x114>)
 800338e:	f000 ff87 	bl	80042a0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 8003392:	2301      	movs	r3, #1
 8003394:	2202      	movs	r2, #2
 8003396:	4905      	ldr	r1, [pc, #20]	@ (80033ac <led_7seg_display+0x108>)
 8003398:	4808      	ldr	r0, [pc, #32]	@ (80033bc <led_7seg_display+0x118>)
 800339a:	f001 fca2 	bl	8004ce2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 800339e:	2201      	movs	r2, #1
 80033a0:	2140      	movs	r1, #64	@ 0x40
 80033a2:	4805      	ldr	r0, [pc, #20]	@ (80033b8 <led_7seg_display+0x114>)
 80033a4:	f000 ff7c 	bl	80042a0 <HAL_GPIO_WritePin>
}
 80033a8:	bf00      	nop
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	20000020 	.word	0x20000020
 80033b0:	200000fa 	.word	0x200000fa
 80033b4:	2000000c 	.word	0x2000000c
 80033b8:	40021800 	.word	0x40021800
 80033bc:	20000110 	.word	0x20000110

080033c0 <led_7seg_set_digit>:
 * @param  	num	Number displayed
 * @param  	pos	The position displayed (index from 0)
 * @param  	show_dot Show dot in the led or not
 * @retval 	None
 */
void led_7seg_set_digit(int num, int position, uint8_t show_dot) {
 80033c0:	b480      	push	{r7}
 80033c2:	b087      	sub	sp, #28
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	60f8      	str	r0, [r7, #12]
 80033c8:	60b9      	str	r1, [r7, #8]
 80033ca:	4613      	mov	r3, r2
 80033cc:	71fb      	strb	r3, [r7, #7]
	if (position < 0 || position > 3) return;
 80033ce:	68bb      	ldr	r3, [r7, #8]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	db27      	blt.n	8003424 <led_7seg_set_digit+0x64>
 80033d4:	68bb      	ldr	r3, [r7, #8]
 80033d6:	2b03      	cmp	r3, #3
 80033d8:	dc24      	bgt.n	8003424 <led_7seg_set_digit+0x64>
	if (num < 0) num = 0;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	da01      	bge.n	80033e4 <led_7seg_set_digit+0x24>
 80033e0:	2300      	movs	r3, #0
 80033e2:	60fb      	str	r3, [r7, #12]
	if (num > 15) num = num % 16; // wrap
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2b0f      	cmp	r3, #15
 80033e8:	dd08      	ble.n	80033fc <led_7seg_set_digit+0x3c>
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	425a      	negs	r2, r3
 80033ee:	f003 030f 	and.w	r3, r3, #15
 80033f2:	f002 020f 	and.w	r2, r2, #15
 80033f6:	bf58      	it	pl
 80033f8:	4253      	negpl	r3, r2
 80033fa:	60fb      	str	r3, [r7, #12]
	uint8_t seg = led_7seg_map_of_output[num];
 80033fc:	4a0c      	ldr	r2, [pc, #48]	@ (8003430 <led_7seg_set_digit+0x70>)
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	4413      	add	r3, r2
 8003402:	781b      	ldrb	r3, [r3, #0]
 8003404:	75fb      	strb	r3, [r7, #23]
	if (show_dot) {
 8003406:	79fb      	ldrb	r3, [r7, #7]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d005      	beq.n	8003418 <led_7seg_set_digit+0x58>
		// assume dot is LSB cleared when active like previous code using '- show_dot'
		if (seg > 0) seg -= 1; // replicate prior behavior
 800340c:	7dfb      	ldrb	r3, [r7, #23]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d002      	beq.n	8003418 <led_7seg_set_digit+0x58>
 8003412:	7dfb      	ldrb	r3, [r7, #23]
 8003414:	3b01      	subs	r3, #1
 8003416:	75fb      	strb	r3, [r7, #23]
	}
	led_7seg[position] = seg;
 8003418:	4a06      	ldr	r2, [pc, #24]	@ (8003434 <led_7seg_set_digit+0x74>)
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	4413      	add	r3, r2
 800341e:	7dfa      	ldrb	r2, [r7, #23]
 8003420:	701a      	strb	r2, [r3, #0]
 8003422:	e000      	b.n	8003426 <led_7seg_set_digit+0x66>
	if (position < 0 || position > 3) return;
 8003424:	bf00      	nop
}
 8003426:	371c      	adds	r7, #28
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr
 8003430:	20000010 	.word	0x20000010
 8003434:	2000000c 	.word	0x2000000c

08003438 <led_7seg_clear_pos>:

void led_7seg_clear_pos(int position) {
 8003438:	b480      	push	{r7}
 800343a:	b083      	sub	sp, #12
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
	if (position < 0 || position > 3) return;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2b00      	cmp	r3, #0
 8003444:	db08      	blt.n	8003458 <led_7seg_clear_pos+0x20>
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2b03      	cmp	r3, #3
 800344a:	dc05      	bgt.n	8003458 <led_7seg_clear_pos+0x20>
	// Set all segments off for this position (blank). Assuming 0xFF turns all segments off in this wiring.
	// If your wiring is active-low for segments, 0xFF will turn them off (no segment lit).
	// Adjust if necessary after visual test.
	led_7seg[position] = 0xFF;
 800344c:	4a05      	ldr	r2, [pc, #20]	@ (8003464 <led_7seg_clear_pos+0x2c>)
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	4413      	add	r3, r2
 8003452:	22ff      	movs	r2, #255	@ 0xff
 8003454:	701a      	strb	r2, [r3, #0]
 8003456:	e000      	b.n	800345a <led_7seg_clear_pos+0x22>
	if (position < 0 || position > 3) return;
 8003458:	bf00      	nop
}
 800345a:	370c      	adds	r7, #12
 800345c:	46bd      	mov	sp, r7
 800345e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003462:	4770      	bx	lr
 8003464:	2000000c 	.word	0x2000000c

08003468 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800346c:	f000 fbd4 	bl	8003c18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003470:	f000 f81e 	bl	80034b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003474:	f7ff f944 	bl	8002700 <MX_GPIO_Init>
  MX_TIM2_Init();
 8003478:	f000 fa4a 	bl	8003910 <MX_TIM2_Init>
  MX_SPI1_Init();
 800347c:	f000 f942 	bl	8003704 <MX_SPI1_Init>
  MX_FSMC_Init();
 8003480:	f7ff f86e 	bl	8002560 <MX_FSMC_Init>
  MX_TIM4_Init();
 8003484:	f000 fa90 	bl	80039a8 <MX_TIM4_Init>
  MX_TIM13_Init();
 8003488:	f000 fadc 	bl	8003a44 <MX_TIM13_Init>
  /* USER CODE BEGIN 2 */
  init_system();
 800348c:	f000 f87a 	bl	8003584 <init_system>

  setTimer(SYSTEM_TIMER, 1000);
 8003490:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003494:	2000      	movs	r0, #0
 8003496:	f000 f8d3 	bl	8003640 <setTimer>
  setTimer(LED_7SEG, 1000);
 800349a:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800349e:	2001      	movs	r0, #1
 80034a0:	f000 f8ce 	bl	8003640 <setTimer>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  button_scan();
 80034a4:	f7fd f864 	bl	8000570 <button_scan>
	  fsm_electronic_lock_run();
 80034a8:	f7fd f8fc 	bl	80006a4 <fsm_electronic_lock_run>
	  button_scan();
 80034ac:	bf00      	nop
 80034ae:	e7f9      	b.n	80034a4 <main+0x3c>

080034b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b094      	sub	sp, #80	@ 0x50
 80034b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80034b6:	f107 0320 	add.w	r3, r7, #32
 80034ba:	2230      	movs	r2, #48	@ 0x30
 80034bc:	2100      	movs	r1, #0
 80034be:	4618      	mov	r0, r3
 80034c0:	f003 fb0a 	bl	8006ad8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80034c4:	f107 030c 	add.w	r3, r7, #12
 80034c8:	2200      	movs	r2, #0
 80034ca:	601a      	str	r2, [r3, #0]
 80034cc:	605a      	str	r2, [r3, #4]
 80034ce:	609a      	str	r2, [r3, #8]
 80034d0:	60da      	str	r2, [r3, #12]
 80034d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80034d4:	2300      	movs	r3, #0
 80034d6:	60bb      	str	r3, [r7, #8]
 80034d8:	4b28      	ldr	r3, [pc, #160]	@ (800357c <SystemClock_Config+0xcc>)
 80034da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034dc:	4a27      	ldr	r2, [pc, #156]	@ (800357c <SystemClock_Config+0xcc>)
 80034de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80034e4:	4b25      	ldr	r3, [pc, #148]	@ (800357c <SystemClock_Config+0xcc>)
 80034e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ec:	60bb      	str	r3, [r7, #8]
 80034ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80034f0:	2300      	movs	r3, #0
 80034f2:	607b      	str	r3, [r7, #4]
 80034f4:	4b22      	ldr	r3, [pc, #136]	@ (8003580 <SystemClock_Config+0xd0>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	4a21      	ldr	r2, [pc, #132]	@ (8003580 <SystemClock_Config+0xd0>)
 80034fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80034fe:	6013      	str	r3, [r2, #0]
 8003500:	4b1f      	ldr	r3, [pc, #124]	@ (8003580 <SystemClock_Config+0xd0>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003508:	607b      	str	r3, [r7, #4]
 800350a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800350c:	2301      	movs	r3, #1
 800350e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003510:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003514:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003516:	2302      	movs	r3, #2
 8003518:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800351a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800351e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8003520:	2304      	movs	r3, #4
 8003522:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003524:	23a8      	movs	r3, #168	@ 0xa8
 8003526:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003528:	2302      	movs	r3, #2
 800352a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800352c:	2304      	movs	r3, #4
 800352e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003530:	f107 0320 	add.w	r3, r7, #32
 8003534:	4618      	mov	r0, r3
 8003536:	f000 fee7 	bl	8004308 <HAL_RCC_OscConfig>
 800353a:	4603      	mov	r3, r0
 800353c:	2b00      	cmp	r3, #0
 800353e:	d001      	beq.n	8003544 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003540:	f000 f864 	bl	800360c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003544:	230f      	movs	r3, #15
 8003546:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003548:	2302      	movs	r3, #2
 800354a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800354c:	2300      	movs	r3, #0
 800354e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003550:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003554:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003556:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800355a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800355c:	f107 030c 	add.w	r3, r7, #12
 8003560:	2105      	movs	r1, #5
 8003562:	4618      	mov	r0, r3
 8003564:	f001 f948 	bl	80047f8 <HAL_RCC_ClockConfig>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d001      	beq.n	8003572 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800356e:	f000 f84d 	bl	800360c <Error_Handler>
  }
}
 8003572:	bf00      	nop
 8003574:	3750      	adds	r7, #80	@ 0x50
 8003576:	46bd      	mov	sp, r7
 8003578:	bd80      	pop	{r7, pc}
 800357a:	bf00      	nop
 800357c:	40023800 	.word	0x40023800
 8003580:	40007000 	.word	0x40007000

08003584 <init_system>:

/* USER CODE BEGIN 4 */
void init_system() {
 8003584:	b580      	push	{r7, lr}
 8003586:	b082      	sub	sp, #8
 8003588:	af00      	add	r7, sp, #0
	timer_init();
 800358a:	f000 f845 	bl	8003618 <timer_init>
	button_init();
 800358e:	f7fc ffe3 	bl	8000558 <button_init>
	lcd_init();
 8003592:	f7ff fc85 	bl	8002ea0 <lcd_init>
	buzzer_init();
 8003596:	f7fd f857 	bl	8000648 <buzzer_init>
	lcd_clear(WHITE);
 800359a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800359e:	f7ff fa1b 	bl	80029d8 <lcd_clear>
	led_7seg_init();
 80035a2:	f7ff fe73 	bl	800328c <led_7seg_init>
	for (int i = 0; i < 4; ++i) {
 80035a6:	2300      	movs	r3, #0
 80035a8:	607b      	str	r3, [r7, #4]
 80035aa:	e00a      	b.n	80035c2 <init_system+0x3e>
		entered_password[i] = 0;
 80035ac:	4a09      	ldr	r2, [pc, #36]	@ (80035d4 <init_system+0x50>)
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4413      	add	r3, r2
 80035b2:	2200      	movs	r2, #0
 80035b4:	701a      	strb	r2, [r3, #0]
		led_7seg_clear_pos(i);
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7ff ff3e 	bl	8003438 <led_7seg_clear_pos>
	for (int i = 0; i < 4; ++i) {
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3301      	adds	r3, #1
 80035c0:	607b      	str	r3, [r7, #4]
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2b03      	cmp	r3, #3
 80035c6:	ddf1      	ble.n	80035ac <init_system+0x28>
	}
}
 80035c8:	bf00      	nop
 80035ca:	bf00      	nop
 80035cc:	3708      	adds	r7, #8
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	20000070 	.word	0x20000070

080035d8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef *htim) {
 80035d8:	b580      	push	{r7, lr}
 80035da:	b082      	sub	sp, #8
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035e8:	d102      	bne.n	80035f0 <HAL_TIM_PeriodElapsedCallback+0x18>
		timerRun();
 80035ea:	f000 f85b 	bl	80036a4 <timerRun>
	} else if (htim->Instance == TIM4) {
		led_7seg_display();
	}

}
 80035ee:	e006      	b.n	80035fe <HAL_TIM_PeriodElapsedCallback+0x26>
	} else if (htim->Instance == TIM4) {
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4a04      	ldr	r2, [pc, #16]	@ (8003608 <HAL_TIM_PeriodElapsedCallback+0x30>)
 80035f6:	4293      	cmp	r3, r2
 80035f8:	d101      	bne.n	80035fe <HAL_TIM_PeriodElapsedCallback+0x26>
		led_7seg_display();
 80035fa:	f7ff fe53 	bl	80032a4 <led_7seg_display>
}
 80035fe:	bf00      	nop
 8003600:	3708      	adds	r7, #8
 8003602:	46bd      	mov	sp, r7
 8003604:	bd80      	pop	{r7, pc}
 8003606:	bf00      	nop
 8003608:	40000800 	.word	0x40000800

0800360c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800360c:	b480      	push	{r7}
 800360e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003610:	b672      	cpsid	i
}
 8003612:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003614:	bf00      	nop
 8003616:	e7fd      	b.n	8003614 <Error_Handler+0x8>

08003618 <timer_init>:
#define MAX_TIMER 5

uint16_t timer_counter[MAX_TIMER];
uint8_t  timer_flag[MAX_TIMER];

void timer_init() {
 8003618:	b580      	push	{r7, lr}
 800361a:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 800361c:	4805      	ldr	r0, [pc, #20]	@ (8003634 <timer_init+0x1c>)
 800361e:	f002 f941 	bl	80058a4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim4);
 8003622:	4805      	ldr	r0, [pc, #20]	@ (8003638 <timer_init+0x20>)
 8003624:	f002 f93e 	bl	80058a4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim13);
 8003628:	4804      	ldr	r0, [pc, #16]	@ (800363c <timer_init+0x24>)
 800362a:	f002 f93b 	bl	80058a4 <HAL_TIM_Base_Start_IT>
}
 800362e:	bf00      	nop
 8003630:	bd80      	pop	{r7, pc}
 8003632:	bf00      	nop
 8003634:	20000168 	.word	0x20000168
 8003638:	200001b0 	.word	0x200001b0
 800363c:	200001f8 	.word	0x200001f8

08003640 <setTimer>:

void setTimer(uint8_t index, uint16_t duration) {
 8003640:	b480      	push	{r7}
 8003642:	b083      	sub	sp, #12
 8003644:	af00      	add	r7, sp, #0
 8003646:	4603      	mov	r3, r0
 8003648:	460a      	mov	r2, r1
 800364a:	71fb      	strb	r3, [r7, #7]
 800364c:	4613      	mov	r3, r2
 800364e:	80bb      	strh	r3, [r7, #4]
	timer_counter[index] = duration;
 8003650:	79fb      	ldrb	r3, [r7, #7]
 8003652:	4907      	ldr	r1, [pc, #28]	@ (8003670 <setTimer+0x30>)
 8003654:	88ba      	ldrh	r2, [r7, #4]
 8003656:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	timer_flag[index] = 0;
 800365a:	79fb      	ldrb	r3, [r7, #7]
 800365c:	4a05      	ldr	r2, [pc, #20]	@ (8003674 <setTimer+0x34>)
 800365e:	2100      	movs	r1, #0
 8003660:	54d1      	strb	r1, [r2, r3]
}
 8003662:	bf00      	nop
 8003664:	370c      	adds	r7, #12
 8003666:	46bd      	mov	sp, r7
 8003668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366c:	4770      	bx	lr
 800366e:	bf00      	nop
 8003670:	200000fc 	.word	0x200000fc
 8003674:	20000108 	.word	0x20000108

08003678 <isTimerExpired>:

uint8_t isTimerExpired(uint8_t index) {
 8003678:	b480      	push	{r7}
 800367a:	b083      	sub	sp, #12
 800367c:	af00      	add	r7, sp, #0
 800367e:	4603      	mov	r3, r0
 8003680:	71fb      	strb	r3, [r7, #7]
	if (timer_flag[index] == 1) {
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	4a06      	ldr	r2, [pc, #24]	@ (80036a0 <isTimerExpired+0x28>)
 8003686:	5cd3      	ldrb	r3, [r2, r3]
 8003688:	2b01      	cmp	r3, #1
 800368a:	d101      	bne.n	8003690 <isTimerExpired+0x18>
		return 1;
 800368c:	2301      	movs	r3, #1
 800368e:	e000      	b.n	8003692 <isTimerExpired+0x1a>
	}
	return 0;
 8003690:	2300      	movs	r3, #0
}
 8003692:	4618      	mov	r0, r3
 8003694:	370c      	adds	r7, #12
 8003696:	46bd      	mov	sp, r7
 8003698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800369c:	4770      	bx	lr
 800369e:	bf00      	nop
 80036a0:	20000108 	.word	0x20000108

080036a4 <timerRun>:

void timerRun() {
 80036a4:	b480      	push	{r7}
 80036a6:	b083      	sub	sp, #12
 80036a8:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < MAX_TIMER; i++) {
 80036aa:	2300      	movs	r3, #0
 80036ac:	71fb      	strb	r3, [r7, #7]
 80036ae:	e01b      	b.n	80036e8 <timerRun+0x44>
		if (timer_counter[i] > 0) {
 80036b0:	79fb      	ldrb	r3, [r7, #7]
 80036b2:	4a12      	ldr	r2, [pc, #72]	@ (80036fc <timerRun+0x58>)
 80036b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d012      	beq.n	80036e2 <timerRun+0x3e>
			timer_counter[i]--;
 80036bc:	79fb      	ldrb	r3, [r7, #7]
 80036be:	4a0f      	ldr	r2, [pc, #60]	@ (80036fc <timerRun+0x58>)
 80036c0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80036c4:	3a01      	subs	r2, #1
 80036c6:	b291      	uxth	r1, r2
 80036c8:	4a0c      	ldr	r2, [pc, #48]	@ (80036fc <timerRun+0x58>)
 80036ca:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			if (timer_counter[i] <= 0) {
 80036ce:	79fb      	ldrb	r3, [r7, #7]
 80036d0:	4a0a      	ldr	r2, [pc, #40]	@ (80036fc <timerRun+0x58>)
 80036d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d103      	bne.n	80036e2 <timerRun+0x3e>
				timer_flag[i] = 1;
 80036da:	79fb      	ldrb	r3, [r7, #7]
 80036dc:	4a08      	ldr	r2, [pc, #32]	@ (8003700 <timerRun+0x5c>)
 80036de:	2101      	movs	r1, #1
 80036e0:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < MAX_TIMER; i++) {
 80036e2:	79fb      	ldrb	r3, [r7, #7]
 80036e4:	3301      	adds	r3, #1
 80036e6:	71fb      	strb	r3, [r7, #7]
 80036e8:	79fb      	ldrb	r3, [r7, #7]
 80036ea:	2b04      	cmp	r3, #4
 80036ec:	d9e0      	bls.n	80036b0 <timerRun+0xc>
			}
		}
	}
}
 80036ee:	bf00      	nop
 80036f0:	bf00      	nop
 80036f2:	370c      	adds	r7, #12
 80036f4:	46bd      	mov	sp, r7
 80036f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fa:	4770      	bx	lr
 80036fc:	200000fc 	.word	0x200000fc
 8003700:	20000108 	.word	0x20000108

08003704 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003708:	4b17      	ldr	r3, [pc, #92]	@ (8003768 <MX_SPI1_Init+0x64>)
 800370a:	4a18      	ldr	r2, [pc, #96]	@ (800376c <MX_SPI1_Init+0x68>)
 800370c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800370e:	4b16      	ldr	r3, [pc, #88]	@ (8003768 <MX_SPI1_Init+0x64>)
 8003710:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003714:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003716:	4b14      	ldr	r3, [pc, #80]	@ (8003768 <MX_SPI1_Init+0x64>)
 8003718:	2200      	movs	r2, #0
 800371a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800371c:	4b12      	ldr	r3, [pc, #72]	@ (8003768 <MX_SPI1_Init+0x64>)
 800371e:	2200      	movs	r2, #0
 8003720:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003722:	4b11      	ldr	r3, [pc, #68]	@ (8003768 <MX_SPI1_Init+0x64>)
 8003724:	2200      	movs	r2, #0
 8003726:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003728:	4b0f      	ldr	r3, [pc, #60]	@ (8003768 <MX_SPI1_Init+0x64>)
 800372a:	2200      	movs	r2, #0
 800372c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800372e:	4b0e      	ldr	r3, [pc, #56]	@ (8003768 <MX_SPI1_Init+0x64>)
 8003730:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003734:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003736:	4b0c      	ldr	r3, [pc, #48]	@ (8003768 <MX_SPI1_Init+0x64>)
 8003738:	2200      	movs	r2, #0
 800373a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800373c:	4b0a      	ldr	r3, [pc, #40]	@ (8003768 <MX_SPI1_Init+0x64>)
 800373e:	2200      	movs	r2, #0
 8003740:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003742:	4b09      	ldr	r3, [pc, #36]	@ (8003768 <MX_SPI1_Init+0x64>)
 8003744:	2200      	movs	r2, #0
 8003746:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003748:	4b07      	ldr	r3, [pc, #28]	@ (8003768 <MX_SPI1_Init+0x64>)
 800374a:	2200      	movs	r2, #0
 800374c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800374e:	4b06      	ldr	r3, [pc, #24]	@ (8003768 <MX_SPI1_Init+0x64>)
 8003750:	220a      	movs	r2, #10
 8003752:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003754:	4804      	ldr	r0, [pc, #16]	@ (8003768 <MX_SPI1_Init+0x64>)
 8003756:	f001 fa3b 	bl	8004bd0 <HAL_SPI_Init>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d001      	beq.n	8003764 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003760:	f7ff ff54 	bl	800360c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003764:	bf00      	nop
 8003766:	bd80      	pop	{r7, pc}
 8003768:	20000110 	.word	0x20000110
 800376c:	40013000 	.word	0x40013000

08003770 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b08a      	sub	sp, #40	@ 0x28
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003778:	f107 0314 	add.w	r3, r7, #20
 800377c:	2200      	movs	r2, #0
 800377e:	601a      	str	r2, [r3, #0]
 8003780:	605a      	str	r2, [r3, #4]
 8003782:	609a      	str	r2, [r3, #8]
 8003784:	60da      	str	r2, [r3, #12]
 8003786:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a19      	ldr	r2, [pc, #100]	@ (80037f4 <HAL_SPI_MspInit+0x84>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d12b      	bne.n	80037ea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003792:	2300      	movs	r3, #0
 8003794:	613b      	str	r3, [r7, #16]
 8003796:	4b18      	ldr	r3, [pc, #96]	@ (80037f8 <HAL_SPI_MspInit+0x88>)
 8003798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800379a:	4a17      	ldr	r2, [pc, #92]	@ (80037f8 <HAL_SPI_MspInit+0x88>)
 800379c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80037a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80037a2:	4b15      	ldr	r3, [pc, #84]	@ (80037f8 <HAL_SPI_MspInit+0x88>)
 80037a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037a6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037aa:	613b      	str	r3, [r7, #16]
 80037ac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037ae:	2300      	movs	r3, #0
 80037b0:	60fb      	str	r3, [r7, #12]
 80037b2:	4b11      	ldr	r3, [pc, #68]	@ (80037f8 <HAL_SPI_MspInit+0x88>)
 80037b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b6:	4a10      	ldr	r2, [pc, #64]	@ (80037f8 <HAL_SPI_MspInit+0x88>)
 80037b8:	f043 0302 	orr.w	r3, r3, #2
 80037bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80037be:	4b0e      	ldr	r3, [pc, #56]	@ (80037f8 <HAL_SPI_MspInit+0x88>)
 80037c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037c2:	f003 0302 	and.w	r3, r3, #2
 80037c6:	60fb      	str	r3, [r7, #12]
 80037c8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80037ca:	2338      	movs	r3, #56	@ 0x38
 80037cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037ce:	2302      	movs	r3, #2
 80037d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037d2:	2300      	movs	r3, #0
 80037d4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037d6:	2303      	movs	r3, #3
 80037d8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80037da:	2305      	movs	r3, #5
 80037dc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037de:	f107 0314 	add.w	r3, r7, #20
 80037e2:	4619      	mov	r1, r3
 80037e4:	4805      	ldr	r0, [pc, #20]	@ (80037fc <HAL_SPI_MspInit+0x8c>)
 80037e6:	f000 fbbf 	bl	8003f68 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80037ea:	bf00      	nop
 80037ec:	3728      	adds	r7, #40	@ 0x28
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}
 80037f2:	bf00      	nop
 80037f4:	40013000 	.word	0x40013000
 80037f8:	40023800 	.word	0x40023800
 80037fc:	40020400 	.word	0x40020400

08003800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003800:	b480      	push	{r7}
 8003802:	b083      	sub	sp, #12
 8003804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003806:	2300      	movs	r3, #0
 8003808:	607b      	str	r3, [r7, #4]
 800380a:	4b10      	ldr	r3, [pc, #64]	@ (800384c <HAL_MspInit+0x4c>)
 800380c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380e:	4a0f      	ldr	r2, [pc, #60]	@ (800384c <HAL_MspInit+0x4c>)
 8003810:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003814:	6453      	str	r3, [r2, #68]	@ 0x44
 8003816:	4b0d      	ldr	r3, [pc, #52]	@ (800384c <HAL_MspInit+0x4c>)
 8003818:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800381a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800381e:	607b      	str	r3, [r7, #4]
 8003820:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003822:	2300      	movs	r3, #0
 8003824:	603b      	str	r3, [r7, #0]
 8003826:	4b09      	ldr	r3, [pc, #36]	@ (800384c <HAL_MspInit+0x4c>)
 8003828:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382a:	4a08      	ldr	r2, [pc, #32]	@ (800384c <HAL_MspInit+0x4c>)
 800382c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003830:	6413      	str	r3, [r2, #64]	@ 0x40
 8003832:	4b06      	ldr	r3, [pc, #24]	@ (800384c <HAL_MspInit+0x4c>)
 8003834:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003836:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800383a:	603b      	str	r3, [r7, #0]
 800383c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
 800384a:	bf00      	nop
 800384c:	40023800 	.word	0x40023800

08003850 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003850:	b480      	push	{r7}
 8003852:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003854:	bf00      	nop
 8003856:	e7fd      	b.n	8003854 <NMI_Handler+0x4>

08003858 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003858:	b480      	push	{r7}
 800385a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800385c:	bf00      	nop
 800385e:	e7fd      	b.n	800385c <HardFault_Handler+0x4>

08003860 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003860:	b480      	push	{r7}
 8003862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003864:	bf00      	nop
 8003866:	e7fd      	b.n	8003864 <MemManage_Handler+0x4>

08003868 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003868:	b480      	push	{r7}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800386c:	bf00      	nop
 800386e:	e7fd      	b.n	800386c <BusFault_Handler+0x4>

08003870 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003870:	b480      	push	{r7}
 8003872:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003874:	bf00      	nop
 8003876:	e7fd      	b.n	8003874 <UsageFault_Handler+0x4>

08003878 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800387c:	bf00      	nop
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr

08003886 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003886:	b480      	push	{r7}
 8003888:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800388a:	bf00      	nop
 800388c:	46bd      	mov	sp, r7
 800388e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003892:	4770      	bx	lr

08003894 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003894:	b480      	push	{r7}
 8003896:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003898:	bf00      	nop
 800389a:	46bd      	mov	sp, r7
 800389c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a0:	4770      	bx	lr

080038a2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038a2:	b580      	push	{r7, lr}
 80038a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038a6:	f000 fa09 	bl	8003cbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038aa:	bf00      	nop
 80038ac:	bd80      	pop	{r7, pc}
	...

080038b0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80038b0:	b580      	push	{r7, lr}
 80038b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80038b4:	4802      	ldr	r0, [pc, #8]	@ (80038c0 <TIM2_IRQHandler+0x10>)
 80038b6:	f002 f9f7 	bl	8005ca8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80038ba:	bf00      	nop
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop
 80038c0:	20000168 	.word	0x20000168

080038c4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80038c8:	4802      	ldr	r0, [pc, #8]	@ (80038d4 <TIM4_IRQHandler+0x10>)
 80038ca:	f002 f9ed 	bl	8005ca8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80038ce:	bf00      	nop
 80038d0:	bd80      	pop	{r7, pc}
 80038d2:	bf00      	nop
 80038d4:	200001b0 	.word	0x200001b0

080038d8 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80038d8:	b580      	push	{r7, lr}
 80038da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim13);
 80038dc:	4802      	ldr	r0, [pc, #8]	@ (80038e8 <TIM8_UP_TIM13_IRQHandler+0x10>)
 80038de:	f002 f9e3 	bl	8005ca8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80038e2:	bf00      	nop
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	200001f8 	.word	0x200001f8

080038ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80038ec:	b480      	push	{r7}
 80038ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038f0:	4b06      	ldr	r3, [pc, #24]	@ (800390c <SystemInit+0x20>)
 80038f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038f6:	4a05      	ldr	r2, [pc, #20]	@ (800390c <SystemInit+0x20>)
 80038f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80038fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003900:	bf00      	nop
 8003902:	46bd      	mov	sp, r7
 8003904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003908:	4770      	bx	lr
 800390a:	bf00      	nop
 800390c:	e000ed00 	.word	0xe000ed00

08003910 <MX_TIM2_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim13;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b086      	sub	sp, #24
 8003914:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003916:	f107 0308 	add.w	r3, r7, #8
 800391a:	2200      	movs	r2, #0
 800391c:	601a      	str	r2, [r3, #0]
 800391e:	605a      	str	r2, [r3, #4]
 8003920:	609a      	str	r2, [r3, #8]
 8003922:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003924:	463b      	mov	r3, r7
 8003926:	2200      	movs	r2, #0
 8003928:	601a      	str	r2, [r3, #0]
 800392a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800392c:	4b1d      	ldr	r3, [pc, #116]	@ (80039a4 <MX_TIM2_Init+0x94>)
 800392e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003932:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8003934:	4b1b      	ldr	r3, [pc, #108]	@ (80039a4 <MX_TIM2_Init+0x94>)
 8003936:	f240 3247 	movw	r2, #839	@ 0x347
 800393a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800393c:	4b19      	ldr	r3, [pc, #100]	@ (80039a4 <MX_TIM2_Init+0x94>)
 800393e:	2200      	movs	r2, #0
 8003940:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8003942:	4b18      	ldr	r3, [pc, #96]	@ (80039a4 <MX_TIM2_Init+0x94>)
 8003944:	2263      	movs	r2, #99	@ 0x63
 8003946:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003948:	4b16      	ldr	r3, [pc, #88]	@ (80039a4 <MX_TIM2_Init+0x94>)
 800394a:	2200      	movs	r2, #0
 800394c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800394e:	4b15      	ldr	r3, [pc, #84]	@ (80039a4 <MX_TIM2_Init+0x94>)
 8003950:	2200      	movs	r2, #0
 8003952:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003954:	4813      	ldr	r0, [pc, #76]	@ (80039a4 <MX_TIM2_Init+0x94>)
 8003956:	f001 ff55 	bl	8005804 <HAL_TIM_Base_Init>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d001      	beq.n	8003964 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8003960:	f7ff fe54 	bl	800360c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003964:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003968:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800396a:	f107 0308 	add.w	r3, r7, #8
 800396e:	4619      	mov	r1, r3
 8003970:	480c      	ldr	r0, [pc, #48]	@ (80039a4 <MX_TIM2_Init+0x94>)
 8003972:	f002 fb4b 	bl	800600c <HAL_TIM_ConfigClockSource>
 8003976:	4603      	mov	r3, r0
 8003978:	2b00      	cmp	r3, #0
 800397a:	d001      	beq.n	8003980 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 800397c:	f7ff fe46 	bl	800360c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003980:	2300      	movs	r3, #0
 8003982:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003984:	2300      	movs	r3, #0
 8003986:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003988:	463b      	mov	r3, r7
 800398a:	4619      	mov	r1, r3
 800398c:	4805      	ldr	r0, [pc, #20]	@ (80039a4 <MX_TIM2_Init+0x94>)
 800398e:	f002 ff43 	bl	8006818 <HAL_TIMEx_MasterConfigSynchronization>
 8003992:	4603      	mov	r3, r0
 8003994:	2b00      	cmp	r3, #0
 8003996:	d001      	beq.n	800399c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8003998:	f7ff fe38 	bl	800360c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800399c:	bf00      	nop
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	20000168 	.word	0x20000168

080039a8 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80039a8:	b580      	push	{r7, lr}
 80039aa:	b086      	sub	sp, #24
 80039ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80039ae:	f107 0308 	add.w	r3, r7, #8
 80039b2:	2200      	movs	r2, #0
 80039b4:	601a      	str	r2, [r3, #0]
 80039b6:	605a      	str	r2, [r3, #4]
 80039b8:	609a      	str	r2, [r3, #8]
 80039ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80039bc:	463b      	mov	r3, r7
 80039be:	2200      	movs	r2, #0
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80039c4:	4b1d      	ldr	r3, [pc, #116]	@ (8003a3c <MX_TIM4_Init+0x94>)
 80039c6:	4a1e      	ldr	r2, [pc, #120]	@ (8003a40 <MX_TIM4_Init+0x98>)
 80039c8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 80039ca:	4b1c      	ldr	r3, [pc, #112]	@ (8003a3c <MX_TIM4_Init+0x94>)
 80039cc:	f240 3247 	movw	r2, #839	@ 0x347
 80039d0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80039d2:	4b1a      	ldr	r3, [pc, #104]	@ (8003a3c <MX_TIM4_Init+0x94>)
 80039d4:	2200      	movs	r2, #0
 80039d6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 80039d8:	4b18      	ldr	r3, [pc, #96]	@ (8003a3c <MX_TIM4_Init+0x94>)
 80039da:	2263      	movs	r2, #99	@ 0x63
 80039dc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80039de:	4b17      	ldr	r3, [pc, #92]	@ (8003a3c <MX_TIM4_Init+0x94>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80039e4:	4b15      	ldr	r3, [pc, #84]	@ (8003a3c <MX_TIM4_Init+0x94>)
 80039e6:	2200      	movs	r2, #0
 80039e8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80039ea:	4814      	ldr	r0, [pc, #80]	@ (8003a3c <MX_TIM4_Init+0x94>)
 80039ec:	f001 ff0a 	bl	8005804 <HAL_TIM_Base_Init>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80039f6:	f7ff fe09 	bl	800360c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80039fa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80039fe:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003a00:	f107 0308 	add.w	r3, r7, #8
 8003a04:	4619      	mov	r1, r3
 8003a06:	480d      	ldr	r0, [pc, #52]	@ (8003a3c <MX_TIM4_Init+0x94>)
 8003a08:	f002 fb00 	bl	800600c <HAL_TIM_ConfigClockSource>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d001      	beq.n	8003a16 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8003a12:	f7ff fdfb 	bl	800360c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003a16:	2300      	movs	r3, #0
 8003a18:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003a1e:	463b      	mov	r3, r7
 8003a20:	4619      	mov	r1, r3
 8003a22:	4806      	ldr	r0, [pc, #24]	@ (8003a3c <MX_TIM4_Init+0x94>)
 8003a24:	f002 fef8 	bl	8006818 <HAL_TIMEx_MasterConfigSynchronization>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8003a2e:	f7ff fded 	bl	800360c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003a32:	bf00      	nop
 8003a34:	3718      	adds	r7, #24
 8003a36:	46bd      	mov	sp, r7
 8003a38:	bd80      	pop	{r7, pc}
 8003a3a:	bf00      	nop
 8003a3c:	200001b0 	.word	0x200001b0
 8003a40:	40000800 	.word	0x40000800

08003a44 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8003a44:	b580      	push	{r7, lr}
 8003a46:	b088      	sub	sp, #32
 8003a48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a4a:	1d3b      	adds	r3, r7, #4
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	601a      	str	r2, [r3, #0]
 8003a50:	605a      	str	r2, [r3, #4]
 8003a52:	609a      	str	r2, [r3, #8]
 8003a54:	60da      	str	r2, [r3, #12]
 8003a56:	611a      	str	r2, [r3, #16]
 8003a58:	615a      	str	r2, [r3, #20]
 8003a5a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 8003a5c:	4b1e      	ldr	r3, [pc, #120]	@ (8003ad8 <MX_TIM13_Init+0x94>)
 8003a5e:	4a1f      	ldr	r2, [pc, #124]	@ (8003adc <MX_TIM13_Init+0x98>)
 8003a60:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8003a62:	4b1d      	ldr	r3, [pc, #116]	@ (8003ad8 <MX_TIM13_Init+0x94>)
 8003a64:	f240 3247 	movw	r2, #839	@ 0x347
 8003a68:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003a6a:	4b1b      	ldr	r3, [pc, #108]	@ (8003ad8 <MX_TIM13_Init+0x94>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8003a70:	4b19      	ldr	r3, [pc, #100]	@ (8003ad8 <MX_TIM13_Init+0x94>)
 8003a72:	2263      	movs	r2, #99	@ 0x63
 8003a74:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003a76:	4b18      	ldr	r3, [pc, #96]	@ (8003ad8 <MX_TIM13_Init+0x94>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003a7c:	4b16      	ldr	r3, [pc, #88]	@ (8003ad8 <MX_TIM13_Init+0x94>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8003a82:	4815      	ldr	r0, [pc, #84]	@ (8003ad8 <MX_TIM13_Init+0x94>)
 8003a84:	f001 febe 	bl	8005804 <HAL_TIM_Base_Init>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d001      	beq.n	8003a92 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 8003a8e:	f7ff fdbd 	bl	800360c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8003a92:	4811      	ldr	r0, [pc, #68]	@ (8003ad8 <MX_TIM13_Init+0x94>)
 8003a94:	f001 ff76 	bl	8005984 <HAL_TIM_PWM_Init>
 8003a98:	4603      	mov	r3, r0
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d001      	beq.n	8003aa2 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 8003a9e:	f7ff fdb5 	bl	800360c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003aa2:	2360      	movs	r3, #96	@ 0x60
 8003aa4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003aaa:	2300      	movs	r3, #0
 8003aac:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003aae:	2300      	movs	r3, #0
 8003ab0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ab2:	1d3b      	adds	r3, r7, #4
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	4807      	ldr	r0, [pc, #28]	@ (8003ad8 <MX_TIM13_Init+0x94>)
 8003aba:	f002 f9e5 	bl	8005e88 <HAL_TIM_PWM_ConfigChannel>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d001      	beq.n	8003ac8 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8003ac4:	f7ff fda2 	bl	800360c <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8003ac8:	4803      	ldr	r0, [pc, #12]	@ (8003ad8 <MX_TIM13_Init+0x94>)
 8003aca:	f000 f86b 	bl	8003ba4 <HAL_TIM_MspPostInit>

}
 8003ace:	bf00      	nop
 8003ad0:	3720      	adds	r7, #32
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	200001f8 	.word	0x200001f8
 8003adc:	40001c00 	.word	0x40001c00

08003ae0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b086      	sub	sp, #24
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003af0:	d116      	bne.n	8003b20 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003af2:	2300      	movs	r3, #0
 8003af4:	617b      	str	r3, [r7, #20]
 8003af6:	4b28      	ldr	r3, [pc, #160]	@ (8003b98 <HAL_TIM_Base_MspInit+0xb8>)
 8003af8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003afa:	4a27      	ldr	r2, [pc, #156]	@ (8003b98 <HAL_TIM_Base_MspInit+0xb8>)
 8003afc:	f043 0301 	orr.w	r3, r3, #1
 8003b00:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b02:	4b25      	ldr	r3, [pc, #148]	@ (8003b98 <HAL_TIM_Base_MspInit+0xb8>)
 8003b04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	617b      	str	r3, [r7, #20]
 8003b0c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003b0e:	2200      	movs	r2, #0
 8003b10:	2100      	movs	r1, #0
 8003b12:	201c      	movs	r0, #28
 8003b14:	f000 f9f1 	bl	8003efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003b18:	201c      	movs	r0, #28
 8003b1a:	f000 fa0a 	bl	8003f32 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 8003b1e:	e036      	b.n	8003b8e <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM4)
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	4a1d      	ldr	r2, [pc, #116]	@ (8003b9c <HAL_TIM_Base_MspInit+0xbc>)
 8003b26:	4293      	cmp	r3, r2
 8003b28:	d116      	bne.n	8003b58 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	613b      	str	r3, [r7, #16]
 8003b2e:	4b1a      	ldr	r3, [pc, #104]	@ (8003b98 <HAL_TIM_Base_MspInit+0xb8>)
 8003b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b32:	4a19      	ldr	r2, [pc, #100]	@ (8003b98 <HAL_TIM_Base_MspInit+0xb8>)
 8003b34:	f043 0304 	orr.w	r3, r3, #4
 8003b38:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b3a:	4b17      	ldr	r3, [pc, #92]	@ (8003b98 <HAL_TIM_Base_MspInit+0xb8>)
 8003b3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b3e:	f003 0304 	and.w	r3, r3, #4
 8003b42:	613b      	str	r3, [r7, #16]
 8003b44:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8003b46:	2200      	movs	r2, #0
 8003b48:	2100      	movs	r1, #0
 8003b4a:	201e      	movs	r0, #30
 8003b4c:	f000 f9d5 	bl	8003efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003b50:	201e      	movs	r0, #30
 8003b52:	f000 f9ee 	bl	8003f32 <HAL_NVIC_EnableIRQ>
}
 8003b56:	e01a      	b.n	8003b8e <HAL_TIM_Base_MspInit+0xae>
  else if(tim_baseHandle->Instance==TIM13)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4a10      	ldr	r2, [pc, #64]	@ (8003ba0 <HAL_TIM_Base_MspInit+0xc0>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d115      	bne.n	8003b8e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8003b62:	2300      	movs	r3, #0
 8003b64:	60fb      	str	r3, [r7, #12]
 8003b66:	4b0c      	ldr	r3, [pc, #48]	@ (8003b98 <HAL_TIM_Base_MspInit+0xb8>)
 8003b68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b6a:	4a0b      	ldr	r2, [pc, #44]	@ (8003b98 <HAL_TIM_Base_MspInit+0xb8>)
 8003b6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003b70:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b72:	4b09      	ldr	r3, [pc, #36]	@ (8003b98 <HAL_TIM_Base_MspInit+0xb8>)
 8003b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003b7a:	60fb      	str	r3, [r7, #12]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8003b7e:	2200      	movs	r2, #0
 8003b80:	2100      	movs	r1, #0
 8003b82:	202c      	movs	r0, #44	@ 0x2c
 8003b84:	f000 f9b9 	bl	8003efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8003b88:	202c      	movs	r0, #44	@ 0x2c
 8003b8a:	f000 f9d2 	bl	8003f32 <HAL_NVIC_EnableIRQ>
}
 8003b8e:	bf00      	nop
 8003b90:	3718      	adds	r7, #24
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
 8003b96:	bf00      	nop
 8003b98:	40023800 	.word	0x40023800
 8003b9c:	40000800 	.word	0x40000800
 8003ba0:	40001c00 	.word	0x40001c00

08003ba4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b088      	sub	sp, #32
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bac:	f107 030c 	add.w	r3, r7, #12
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	601a      	str	r2, [r3, #0]
 8003bb4:	605a      	str	r2, [r3, #4]
 8003bb6:	609a      	str	r2, [r3, #8]
 8003bb8:	60da      	str	r2, [r3, #12]
 8003bba:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	4a12      	ldr	r2, [pc, #72]	@ (8003c0c <HAL_TIM_MspPostInit+0x68>)
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d11e      	bne.n	8003c04 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	60bb      	str	r3, [r7, #8]
 8003bca:	4b11      	ldr	r3, [pc, #68]	@ (8003c10 <HAL_TIM_MspPostInit+0x6c>)
 8003bcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bce:	4a10      	ldr	r2, [pc, #64]	@ (8003c10 <HAL_TIM_MspPostInit+0x6c>)
 8003bd0:	f043 0320 	orr.w	r3, r3, #32
 8003bd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8003bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8003c10 <HAL_TIM_MspPostInit+0x6c>)
 8003bd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003bda:	f003 0320 	and.w	r3, r3, #32
 8003bde:	60bb      	str	r3, [r7, #8]
 8003be0:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003be2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003be6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003be8:	2302      	movs	r3, #2
 8003bea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bec:	2300      	movs	r3, #0
 8003bee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8003bf4:	2309      	movs	r3, #9
 8003bf6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003bf8:	f107 030c 	add.w	r3, r7, #12
 8003bfc:	4619      	mov	r1, r3
 8003bfe:	4805      	ldr	r0, [pc, #20]	@ (8003c14 <HAL_TIM_MspPostInit+0x70>)
 8003c00:	f000 f9b2 	bl	8003f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 8003c04:	bf00      	nop
 8003c06:	3720      	adds	r7, #32
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	40001c00 	.word	0x40001c00
 8003c10:	40023800 	.word	0x40023800
 8003c14:	40021400 	.word	0x40021400

08003c18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003c1c:	4b0e      	ldr	r3, [pc, #56]	@ (8003c58 <HAL_Init+0x40>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a0d      	ldr	r2, [pc, #52]	@ (8003c58 <HAL_Init+0x40>)
 8003c22:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003c26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c28:	4b0b      	ldr	r3, [pc, #44]	@ (8003c58 <HAL_Init+0x40>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	4a0a      	ldr	r2, [pc, #40]	@ (8003c58 <HAL_Init+0x40>)
 8003c2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003c34:	4b08      	ldr	r3, [pc, #32]	@ (8003c58 <HAL_Init+0x40>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a07      	ldr	r2, [pc, #28]	@ (8003c58 <HAL_Init+0x40>)
 8003c3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003c3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c40:	2003      	movs	r0, #3
 8003c42:	f000 f94f 	bl	8003ee4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c46:	200f      	movs	r0, #15
 8003c48:	f000 f808 	bl	8003c5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c4c:	f7ff fdd8 	bl	8003800 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c50:	2300      	movs	r3, #0
}
 8003c52:	4618      	mov	r0, r3
 8003c54:	bd80      	pop	{r7, pc}
 8003c56:	bf00      	nop
 8003c58:	40023c00 	.word	0x40023c00

08003c5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c64:	4b12      	ldr	r3, [pc, #72]	@ (8003cb0 <HAL_InitTick+0x54>)
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	4b12      	ldr	r3, [pc, #72]	@ (8003cb4 <HAL_InitTick+0x58>)
 8003c6a:	781b      	ldrb	r3, [r3, #0]
 8003c6c:	4619      	mov	r1, r3
 8003c6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003c72:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f000 f967 	bl	8003f4e <HAL_SYSTICK_Config>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	e00e      	b.n	8003ca8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b0f      	cmp	r3, #15
 8003c8e:	d80a      	bhi.n	8003ca6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c90:	2200      	movs	r2, #0
 8003c92:	6879      	ldr	r1, [r7, #4]
 8003c94:	f04f 30ff 	mov.w	r0, #4294967295
 8003c98:	f000 f92f 	bl	8003efa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c9c:	4a06      	ldr	r2, [pc, #24]	@ (8003cb8 <HAL_InitTick+0x5c>)
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	e000      	b.n	8003ca8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
}
 8003ca8:	4618      	mov	r0, r3
 8003caa:	3708      	adds	r7, #8
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}
 8003cb0:	20000024 	.word	0x20000024
 8003cb4:	2000002c 	.word	0x2000002c
 8003cb8:	20000028 	.word	0x20000028

08003cbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003cbc:	b480      	push	{r7}
 8003cbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003cc0:	4b06      	ldr	r3, [pc, #24]	@ (8003cdc <HAL_IncTick+0x20>)
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	4b06      	ldr	r3, [pc, #24]	@ (8003ce0 <HAL_IncTick+0x24>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	4413      	add	r3, r2
 8003ccc:	4a04      	ldr	r2, [pc, #16]	@ (8003ce0 <HAL_IncTick+0x24>)
 8003cce:	6013      	str	r3, [r2, #0]
}
 8003cd0:	bf00      	nop
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr
 8003cda:	bf00      	nop
 8003cdc:	2000002c 	.word	0x2000002c
 8003ce0:	20000240 	.word	0x20000240

08003ce4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	af00      	add	r7, sp, #0
  return uwTick;
 8003ce8:	4b03      	ldr	r3, [pc, #12]	@ (8003cf8 <HAL_GetTick+0x14>)
 8003cea:	681b      	ldr	r3, [r3, #0]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	46bd      	mov	sp, r7
 8003cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf4:	4770      	bx	lr
 8003cf6:	bf00      	nop
 8003cf8:	20000240 	.word	0x20000240

08003cfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003d04:	f7ff ffee 	bl	8003ce4 <HAL_GetTick>
 8003d08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d14:	d005      	beq.n	8003d22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003d16:	4b0a      	ldr	r3, [pc, #40]	@ (8003d40 <HAL_Delay+0x44>)
 8003d18:	781b      	ldrb	r3, [r3, #0]
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4413      	add	r3, r2
 8003d20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003d22:	bf00      	nop
 8003d24:	f7ff ffde 	bl	8003ce4 <HAL_GetTick>
 8003d28:	4602      	mov	r2, r0
 8003d2a:	68bb      	ldr	r3, [r7, #8]
 8003d2c:	1ad3      	subs	r3, r2, r3
 8003d2e:	68fa      	ldr	r2, [r7, #12]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d8f7      	bhi.n	8003d24 <HAL_Delay+0x28>
  {
  }
}
 8003d34:	bf00      	nop
 8003d36:	bf00      	nop
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	2000002c 	.word	0x2000002c

08003d44 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d44:	b480      	push	{r7}
 8003d46:	b085      	sub	sp, #20
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	f003 0307 	and.w	r3, r3, #7
 8003d52:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d54:	4b0c      	ldr	r3, [pc, #48]	@ (8003d88 <__NVIC_SetPriorityGrouping+0x44>)
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d5a:	68ba      	ldr	r2, [r7, #8]
 8003d5c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003d60:	4013      	ands	r3, r2
 8003d62:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d68:	68bb      	ldr	r3, [r7, #8]
 8003d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d6c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003d70:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d76:	4a04      	ldr	r2, [pc, #16]	@ (8003d88 <__NVIC_SetPriorityGrouping+0x44>)
 8003d78:	68bb      	ldr	r3, [r7, #8]
 8003d7a:	60d3      	str	r3, [r2, #12]
}
 8003d7c:	bf00      	nop
 8003d7e:	3714      	adds	r7, #20
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	e000ed00 	.word	0xe000ed00

08003d8c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d8c:	b480      	push	{r7}
 8003d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d90:	4b04      	ldr	r3, [pc, #16]	@ (8003da4 <__NVIC_GetPriorityGrouping+0x18>)
 8003d92:	68db      	ldr	r3, [r3, #12]
 8003d94:	0a1b      	lsrs	r3, r3, #8
 8003d96:	f003 0307 	and.w	r3, r3, #7
}
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da2:	4770      	bx	lr
 8003da4:	e000ed00 	.word	0xe000ed00

08003da8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003da8:	b480      	push	{r7}
 8003daa:	b083      	sub	sp, #12
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	4603      	mov	r3, r0
 8003db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	db0b      	blt.n	8003dd2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003dba:	79fb      	ldrb	r3, [r7, #7]
 8003dbc:	f003 021f 	and.w	r2, r3, #31
 8003dc0:	4907      	ldr	r1, [pc, #28]	@ (8003de0 <__NVIC_EnableIRQ+0x38>)
 8003dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc6:	095b      	lsrs	r3, r3, #5
 8003dc8:	2001      	movs	r0, #1
 8003dca:	fa00 f202 	lsl.w	r2, r0, r2
 8003dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003dd2:	bf00      	nop
 8003dd4:	370c      	adds	r7, #12
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	e000e100 	.word	0xe000e100

08003de4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	4603      	mov	r3, r0
 8003dec:	6039      	str	r1, [r7, #0]
 8003dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	db0a      	blt.n	8003e0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003df8:	683b      	ldr	r3, [r7, #0]
 8003dfa:	b2da      	uxtb	r2, r3
 8003dfc:	490c      	ldr	r1, [pc, #48]	@ (8003e30 <__NVIC_SetPriority+0x4c>)
 8003dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e02:	0112      	lsls	r2, r2, #4
 8003e04:	b2d2      	uxtb	r2, r2
 8003e06:	440b      	add	r3, r1
 8003e08:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003e0c:	e00a      	b.n	8003e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e0e:	683b      	ldr	r3, [r7, #0]
 8003e10:	b2da      	uxtb	r2, r3
 8003e12:	4908      	ldr	r1, [pc, #32]	@ (8003e34 <__NVIC_SetPriority+0x50>)
 8003e14:	79fb      	ldrb	r3, [r7, #7]
 8003e16:	f003 030f 	and.w	r3, r3, #15
 8003e1a:	3b04      	subs	r3, #4
 8003e1c:	0112      	lsls	r2, r2, #4
 8003e1e:	b2d2      	uxtb	r2, r2
 8003e20:	440b      	add	r3, r1
 8003e22:	761a      	strb	r2, [r3, #24]
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr
 8003e30:	e000e100 	.word	0xe000e100
 8003e34:	e000ed00 	.word	0xe000ed00

08003e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b089      	sub	sp, #36	@ 0x24
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	60b9      	str	r1, [r7, #8]
 8003e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f003 0307 	and.w	r3, r3, #7
 8003e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	f1c3 0307 	rsb	r3, r3, #7
 8003e52:	2b04      	cmp	r3, #4
 8003e54:	bf28      	it	cs
 8003e56:	2304      	movcs	r3, #4
 8003e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e5a:	69fb      	ldr	r3, [r7, #28]
 8003e5c:	3304      	adds	r3, #4
 8003e5e:	2b06      	cmp	r3, #6
 8003e60:	d902      	bls.n	8003e68 <NVIC_EncodePriority+0x30>
 8003e62:	69fb      	ldr	r3, [r7, #28]
 8003e64:	3b03      	subs	r3, #3
 8003e66:	e000      	b.n	8003e6a <NVIC_EncodePriority+0x32>
 8003e68:	2300      	movs	r3, #0
 8003e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003e70:	69bb      	ldr	r3, [r7, #24]
 8003e72:	fa02 f303 	lsl.w	r3, r2, r3
 8003e76:	43da      	mvns	r2, r3
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	401a      	ands	r2, r3
 8003e7c:	697b      	ldr	r3, [r7, #20]
 8003e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e80:	f04f 31ff 	mov.w	r1, #4294967295
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	fa01 f303 	lsl.w	r3, r1, r3
 8003e8a:	43d9      	mvns	r1, r3
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e90:	4313      	orrs	r3, r2
         );
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3724      	adds	r7, #36	@ 0x24
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
	...

08003ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	3b01      	subs	r3, #1
 8003eac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003eb0:	d301      	bcc.n	8003eb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e00f      	b.n	8003ed6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003eb6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ee0 <SysTick_Config+0x40>)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	3b01      	subs	r3, #1
 8003ebc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ebe:	210f      	movs	r1, #15
 8003ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8003ec4:	f7ff ff8e 	bl	8003de4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ec8:	4b05      	ldr	r3, [pc, #20]	@ (8003ee0 <SysTick_Config+0x40>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ece:	4b04      	ldr	r3, [pc, #16]	@ (8003ee0 <SysTick_Config+0x40>)
 8003ed0:	2207      	movs	r2, #7
 8003ed2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ed4:	2300      	movs	r3, #0
}
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	3708      	adds	r7, #8
 8003eda:	46bd      	mov	sp, r7
 8003edc:	bd80      	pop	{r7, pc}
 8003ede:	bf00      	nop
 8003ee0:	e000e010 	.word	0xe000e010

08003ee4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ee4:	b580      	push	{r7, lr}
 8003ee6:	b082      	sub	sp, #8
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003eec:	6878      	ldr	r0, [r7, #4]
 8003eee:	f7ff ff29 	bl	8003d44 <__NVIC_SetPriorityGrouping>
}
 8003ef2:	bf00      	nop
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}

08003efa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003efa:	b580      	push	{r7, lr}
 8003efc:	b086      	sub	sp, #24
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	4603      	mov	r3, r0
 8003f02:	60b9      	str	r1, [r7, #8]
 8003f04:	607a      	str	r2, [r7, #4]
 8003f06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003f0c:	f7ff ff3e 	bl	8003d8c <__NVIC_GetPriorityGrouping>
 8003f10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	68b9      	ldr	r1, [r7, #8]
 8003f16:	6978      	ldr	r0, [r7, #20]
 8003f18:	f7ff ff8e 	bl	8003e38 <NVIC_EncodePriority>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f22:	4611      	mov	r1, r2
 8003f24:	4618      	mov	r0, r3
 8003f26:	f7ff ff5d 	bl	8003de4 <__NVIC_SetPriority>
}
 8003f2a:	bf00      	nop
 8003f2c:	3718      	adds	r7, #24
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	bd80      	pop	{r7, pc}

08003f32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f32:	b580      	push	{r7, lr}
 8003f34:	b082      	sub	sp, #8
 8003f36:	af00      	add	r7, sp, #0
 8003f38:	4603      	mov	r3, r0
 8003f3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f40:	4618      	mov	r0, r3
 8003f42:	f7ff ff31 	bl	8003da8 <__NVIC_EnableIRQ>
}
 8003f46:	bf00      	nop
 8003f48:	3708      	adds	r7, #8
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b082      	sub	sp, #8
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f56:	6878      	ldr	r0, [r7, #4]
 8003f58:	f7ff ffa2 	bl	8003ea0 <SysTick_Config>
 8003f5c:	4603      	mov	r3, r0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}
	...

08003f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	b089      	sub	sp, #36	@ 0x24
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	6078      	str	r0, [r7, #4]
 8003f70:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f72:	2300      	movs	r3, #0
 8003f74:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f76:	2300      	movs	r3, #0
 8003f78:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f7e:	2300      	movs	r3, #0
 8003f80:	61fb      	str	r3, [r7, #28]
 8003f82:	e16b      	b.n	800425c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f84:	2201      	movs	r2, #1
 8003f86:	69fb      	ldr	r3, [r7, #28]
 8003f88:	fa02 f303 	lsl.w	r3, r2, r3
 8003f8c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	697a      	ldr	r2, [r7, #20]
 8003f94:	4013      	ands	r3, r2
 8003f96:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f98:	693a      	ldr	r2, [r7, #16]
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	429a      	cmp	r2, r3
 8003f9e:	f040 815a 	bne.w	8004256 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fa2:	683b      	ldr	r3, [r7, #0]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	f003 0303 	and.w	r3, r3, #3
 8003faa:	2b01      	cmp	r3, #1
 8003fac:	d005      	beq.n	8003fba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	685b      	ldr	r3, [r3, #4]
 8003fb2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003fb6:	2b02      	cmp	r3, #2
 8003fb8:	d130      	bne.n	800401c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	005b      	lsls	r3, r3, #1
 8003fc4:	2203      	movs	r2, #3
 8003fc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003fca:	43db      	mvns	r3, r3
 8003fcc:	69ba      	ldr	r2, [r7, #24]
 8003fce:	4013      	ands	r3, r2
 8003fd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	68da      	ldr	r2, [r3, #12]
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	005b      	lsls	r3, r3, #1
 8003fda:	fa02 f303 	lsl.w	r3, r2, r3
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	4313      	orrs	r3, r2
 8003fe2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	69ba      	ldr	r2, [r7, #24]
 8003fe8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	69fb      	ldr	r3, [r7, #28]
 8003ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff8:	43db      	mvns	r3, r3
 8003ffa:	69ba      	ldr	r2, [r7, #24]
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	091b      	lsrs	r3, r3, #4
 8004006:	f003 0201 	and.w	r2, r3, #1
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	fa02 f303 	lsl.w	r3, r2, r3
 8004010:	69ba      	ldr	r2, [r7, #24]
 8004012:	4313      	orrs	r3, r2
 8004014:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	69ba      	ldr	r2, [r7, #24]
 800401a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f003 0303 	and.w	r3, r3, #3
 8004024:	2b03      	cmp	r3, #3
 8004026:	d017      	beq.n	8004058 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800402e:	69fb      	ldr	r3, [r7, #28]
 8004030:	005b      	lsls	r3, r3, #1
 8004032:	2203      	movs	r2, #3
 8004034:	fa02 f303 	lsl.w	r3, r2, r3
 8004038:	43db      	mvns	r3, r3
 800403a:	69ba      	ldr	r2, [r7, #24]
 800403c:	4013      	ands	r3, r2
 800403e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004040:	683b      	ldr	r3, [r7, #0]
 8004042:	689a      	ldr	r2, [r3, #8]
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	005b      	lsls	r3, r3, #1
 8004048:	fa02 f303 	lsl.w	r3, r2, r3
 800404c:	69ba      	ldr	r2, [r7, #24]
 800404e:	4313      	orrs	r3, r2
 8004050:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004058:	683b      	ldr	r3, [r7, #0]
 800405a:	685b      	ldr	r3, [r3, #4]
 800405c:	f003 0303 	and.w	r3, r3, #3
 8004060:	2b02      	cmp	r3, #2
 8004062:	d123      	bne.n	80040ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004064:	69fb      	ldr	r3, [r7, #28]
 8004066:	08da      	lsrs	r2, r3, #3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	3208      	adds	r2, #8
 800406c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004070:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	220f      	movs	r2, #15
 800407c:	fa02 f303 	lsl.w	r3, r2, r3
 8004080:	43db      	mvns	r3, r3
 8004082:	69ba      	ldr	r2, [r7, #24]
 8004084:	4013      	ands	r3, r2
 8004086:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	691a      	ldr	r2, [r3, #16]
 800408c:	69fb      	ldr	r3, [r7, #28]
 800408e:	f003 0307 	and.w	r3, r3, #7
 8004092:	009b      	lsls	r3, r3, #2
 8004094:	fa02 f303 	lsl.w	r3, r2, r3
 8004098:	69ba      	ldr	r2, [r7, #24]
 800409a:	4313      	orrs	r3, r2
 800409c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800409e:	69fb      	ldr	r3, [r7, #28]
 80040a0:	08da      	lsrs	r2, r3, #3
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	3208      	adds	r2, #8
 80040a6:	69b9      	ldr	r1, [r7, #24]
 80040a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	2203      	movs	r2, #3
 80040b8:	fa02 f303 	lsl.w	r3, r2, r3
 80040bc:	43db      	mvns	r3, r3
 80040be:	69ba      	ldr	r2, [r7, #24]
 80040c0:	4013      	ands	r3, r2
 80040c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f003 0203 	and.w	r2, r3, #3
 80040cc:	69fb      	ldr	r3, [r7, #28]
 80040ce:	005b      	lsls	r3, r3, #1
 80040d0:	fa02 f303 	lsl.w	r3, r2, r3
 80040d4:	69ba      	ldr	r2, [r7, #24]
 80040d6:	4313      	orrs	r3, r2
 80040d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80040e0:	683b      	ldr	r3, [r7, #0]
 80040e2:	685b      	ldr	r3, [r3, #4]
 80040e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	f000 80b4 	beq.w	8004256 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040ee:	2300      	movs	r3, #0
 80040f0:	60fb      	str	r3, [r7, #12]
 80040f2:	4b60      	ldr	r3, [pc, #384]	@ (8004274 <HAL_GPIO_Init+0x30c>)
 80040f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f6:	4a5f      	ldr	r2, [pc, #380]	@ (8004274 <HAL_GPIO_Init+0x30c>)
 80040f8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80040fc:	6453      	str	r3, [r2, #68]	@ 0x44
 80040fe:	4b5d      	ldr	r3, [pc, #372]	@ (8004274 <HAL_GPIO_Init+0x30c>)
 8004100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004102:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004106:	60fb      	str	r3, [r7, #12]
 8004108:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800410a:	4a5b      	ldr	r2, [pc, #364]	@ (8004278 <HAL_GPIO_Init+0x310>)
 800410c:	69fb      	ldr	r3, [r7, #28]
 800410e:	089b      	lsrs	r3, r3, #2
 8004110:	3302      	adds	r3, #2
 8004112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004116:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	f003 0303 	and.w	r3, r3, #3
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	220f      	movs	r2, #15
 8004122:	fa02 f303 	lsl.w	r3, r2, r3
 8004126:	43db      	mvns	r3, r3
 8004128:	69ba      	ldr	r2, [r7, #24]
 800412a:	4013      	ands	r3, r2
 800412c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	4a52      	ldr	r2, [pc, #328]	@ (800427c <HAL_GPIO_Init+0x314>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d02b      	beq.n	800418e <HAL_GPIO_Init+0x226>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a51      	ldr	r2, [pc, #324]	@ (8004280 <HAL_GPIO_Init+0x318>)
 800413a:	4293      	cmp	r3, r2
 800413c:	d025      	beq.n	800418a <HAL_GPIO_Init+0x222>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a50      	ldr	r2, [pc, #320]	@ (8004284 <HAL_GPIO_Init+0x31c>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d01f      	beq.n	8004186 <HAL_GPIO_Init+0x21e>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	4a4f      	ldr	r2, [pc, #316]	@ (8004288 <HAL_GPIO_Init+0x320>)
 800414a:	4293      	cmp	r3, r2
 800414c:	d019      	beq.n	8004182 <HAL_GPIO_Init+0x21a>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a4e      	ldr	r2, [pc, #312]	@ (800428c <HAL_GPIO_Init+0x324>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d013      	beq.n	800417e <HAL_GPIO_Init+0x216>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a4d      	ldr	r2, [pc, #308]	@ (8004290 <HAL_GPIO_Init+0x328>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d00d      	beq.n	800417a <HAL_GPIO_Init+0x212>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a4c      	ldr	r2, [pc, #304]	@ (8004294 <HAL_GPIO_Init+0x32c>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d007      	beq.n	8004176 <HAL_GPIO_Init+0x20e>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a4b      	ldr	r2, [pc, #300]	@ (8004298 <HAL_GPIO_Init+0x330>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d101      	bne.n	8004172 <HAL_GPIO_Init+0x20a>
 800416e:	2307      	movs	r3, #7
 8004170:	e00e      	b.n	8004190 <HAL_GPIO_Init+0x228>
 8004172:	2308      	movs	r3, #8
 8004174:	e00c      	b.n	8004190 <HAL_GPIO_Init+0x228>
 8004176:	2306      	movs	r3, #6
 8004178:	e00a      	b.n	8004190 <HAL_GPIO_Init+0x228>
 800417a:	2305      	movs	r3, #5
 800417c:	e008      	b.n	8004190 <HAL_GPIO_Init+0x228>
 800417e:	2304      	movs	r3, #4
 8004180:	e006      	b.n	8004190 <HAL_GPIO_Init+0x228>
 8004182:	2303      	movs	r3, #3
 8004184:	e004      	b.n	8004190 <HAL_GPIO_Init+0x228>
 8004186:	2302      	movs	r3, #2
 8004188:	e002      	b.n	8004190 <HAL_GPIO_Init+0x228>
 800418a:	2301      	movs	r3, #1
 800418c:	e000      	b.n	8004190 <HAL_GPIO_Init+0x228>
 800418e:	2300      	movs	r3, #0
 8004190:	69fa      	ldr	r2, [r7, #28]
 8004192:	f002 0203 	and.w	r2, r2, #3
 8004196:	0092      	lsls	r2, r2, #2
 8004198:	4093      	lsls	r3, r2
 800419a:	69ba      	ldr	r2, [r7, #24]
 800419c:	4313      	orrs	r3, r2
 800419e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80041a0:	4935      	ldr	r1, [pc, #212]	@ (8004278 <HAL_GPIO_Init+0x310>)
 80041a2:	69fb      	ldr	r3, [r7, #28]
 80041a4:	089b      	lsrs	r3, r3, #2
 80041a6:	3302      	adds	r3, #2
 80041a8:	69ba      	ldr	r2, [r7, #24]
 80041aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041ae:	4b3b      	ldr	r3, [pc, #236]	@ (800429c <HAL_GPIO_Init+0x334>)
 80041b0:	689b      	ldr	r3, [r3, #8]
 80041b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	43db      	mvns	r3, r3
 80041b8:	69ba      	ldr	r2, [r7, #24]
 80041ba:	4013      	ands	r3, r2
 80041bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80041be:	683b      	ldr	r3, [r7, #0]
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d003      	beq.n	80041d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80041ca:	69ba      	ldr	r2, [r7, #24]
 80041cc:	693b      	ldr	r3, [r7, #16]
 80041ce:	4313      	orrs	r3, r2
 80041d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80041d2:	4a32      	ldr	r2, [pc, #200]	@ (800429c <HAL_GPIO_Init+0x334>)
 80041d4:	69bb      	ldr	r3, [r7, #24]
 80041d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80041d8:	4b30      	ldr	r3, [pc, #192]	@ (800429c <HAL_GPIO_Init+0x334>)
 80041da:	68db      	ldr	r3, [r3, #12]
 80041dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	43db      	mvns	r3, r3
 80041e2:	69ba      	ldr	r2, [r7, #24]
 80041e4:	4013      	ands	r3, r2
 80041e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d003      	beq.n	80041fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	4313      	orrs	r3, r2
 80041fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041fc:	4a27      	ldr	r2, [pc, #156]	@ (800429c <HAL_GPIO_Init+0x334>)
 80041fe:	69bb      	ldr	r3, [r7, #24]
 8004200:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004202:	4b26      	ldr	r3, [pc, #152]	@ (800429c <HAL_GPIO_Init+0x334>)
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	43db      	mvns	r3, r3
 800420c:	69ba      	ldr	r2, [r7, #24]
 800420e:	4013      	ands	r3, r2
 8004210:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d003      	beq.n	8004226 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800421e:	69ba      	ldr	r2, [r7, #24]
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	4313      	orrs	r3, r2
 8004224:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004226:	4a1d      	ldr	r2, [pc, #116]	@ (800429c <HAL_GPIO_Init+0x334>)
 8004228:	69bb      	ldr	r3, [r7, #24]
 800422a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800422c:	4b1b      	ldr	r3, [pc, #108]	@ (800429c <HAL_GPIO_Init+0x334>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004232:	693b      	ldr	r3, [r7, #16]
 8004234:	43db      	mvns	r3, r3
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	4013      	ands	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004244:	2b00      	cmp	r3, #0
 8004246:	d003      	beq.n	8004250 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	693b      	ldr	r3, [r7, #16]
 800424c:	4313      	orrs	r3, r2
 800424e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004250:	4a12      	ldr	r2, [pc, #72]	@ (800429c <HAL_GPIO_Init+0x334>)
 8004252:	69bb      	ldr	r3, [r7, #24]
 8004254:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	3301      	adds	r3, #1
 800425a:	61fb      	str	r3, [r7, #28]
 800425c:	69fb      	ldr	r3, [r7, #28]
 800425e:	2b0f      	cmp	r3, #15
 8004260:	f67f ae90 	bls.w	8003f84 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004264:	bf00      	nop
 8004266:	bf00      	nop
 8004268:	3724      	adds	r7, #36	@ 0x24
 800426a:	46bd      	mov	sp, r7
 800426c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004270:	4770      	bx	lr
 8004272:	bf00      	nop
 8004274:	40023800 	.word	0x40023800
 8004278:	40013800 	.word	0x40013800
 800427c:	40020000 	.word	0x40020000
 8004280:	40020400 	.word	0x40020400
 8004284:	40020800 	.word	0x40020800
 8004288:	40020c00 	.word	0x40020c00
 800428c:	40021000 	.word	0x40021000
 8004290:	40021400 	.word	0x40021400
 8004294:	40021800 	.word	0x40021800
 8004298:	40021c00 	.word	0x40021c00
 800429c:	40013c00 	.word	0x40013c00

080042a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
 80042a8:	460b      	mov	r3, r1
 80042aa:	807b      	strh	r3, [r7, #2]
 80042ac:	4613      	mov	r3, r2
 80042ae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80042b0:	787b      	ldrb	r3, [r7, #1]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d003      	beq.n	80042be <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042b6:	887a      	ldrh	r2, [r7, #2]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80042bc:	e003      	b.n	80042c6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80042be:	887b      	ldrh	r3, [r7, #2]
 80042c0:	041a      	lsls	r2, r3, #16
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	619a      	str	r2, [r3, #24]
}
 80042c6:	bf00      	nop
 80042c8:	370c      	adds	r7, #12
 80042ca:	46bd      	mov	sp, r7
 80042cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d0:	4770      	bx	lr

080042d2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042d2:	b480      	push	{r7}
 80042d4:	b085      	sub	sp, #20
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
 80042da:	460b      	mov	r3, r1
 80042dc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	695b      	ldr	r3, [r3, #20]
 80042e2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80042e4:	887a      	ldrh	r2, [r7, #2]
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	4013      	ands	r3, r2
 80042ea:	041a      	lsls	r2, r3, #16
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	43d9      	mvns	r1, r3
 80042f0:	887b      	ldrh	r3, [r7, #2]
 80042f2:	400b      	ands	r3, r1
 80042f4:	431a      	orrs	r2, r3
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	619a      	str	r2, [r3, #24]
}
 80042fa:	bf00      	nop
 80042fc:	3714      	adds	r7, #20
 80042fe:	46bd      	mov	sp, r7
 8004300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004304:	4770      	bx	lr
	...

08004308 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	b086      	sub	sp, #24
 800430c:	af00      	add	r7, sp, #0
 800430e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d101      	bne.n	800431a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004316:	2301      	movs	r3, #1
 8004318:	e267      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f003 0301 	and.w	r3, r3, #1
 8004322:	2b00      	cmp	r3, #0
 8004324:	d075      	beq.n	8004412 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004326:	4b88      	ldr	r3, [pc, #544]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	f003 030c 	and.w	r3, r3, #12
 800432e:	2b04      	cmp	r3, #4
 8004330:	d00c      	beq.n	800434c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004332:	4b85      	ldr	r3, [pc, #532]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004334:	689b      	ldr	r3, [r3, #8]
 8004336:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800433a:	2b08      	cmp	r3, #8
 800433c:	d112      	bne.n	8004364 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800433e:	4b82      	ldr	r3, [pc, #520]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004346:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800434a:	d10b      	bne.n	8004364 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800434c:	4b7e      	ldr	r3, [pc, #504]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004354:	2b00      	cmp	r3, #0
 8004356:	d05b      	beq.n	8004410 <HAL_RCC_OscConfig+0x108>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d157      	bne.n	8004410 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e242      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800436c:	d106      	bne.n	800437c <HAL_RCC_OscConfig+0x74>
 800436e:	4b76      	ldr	r3, [pc, #472]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	4a75      	ldr	r2, [pc, #468]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004374:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004378:	6013      	str	r3, [r2, #0]
 800437a:	e01d      	b.n	80043b8 <HAL_RCC_OscConfig+0xb0>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004384:	d10c      	bne.n	80043a0 <HAL_RCC_OscConfig+0x98>
 8004386:	4b70      	ldr	r3, [pc, #448]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	4a6f      	ldr	r2, [pc, #444]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 800438c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004390:	6013      	str	r3, [r2, #0]
 8004392:	4b6d      	ldr	r3, [pc, #436]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	4a6c      	ldr	r2, [pc, #432]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004398:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800439c:	6013      	str	r3, [r2, #0]
 800439e:	e00b      	b.n	80043b8 <HAL_RCC_OscConfig+0xb0>
 80043a0:	4b69      	ldr	r3, [pc, #420]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4a68      	ldr	r2, [pc, #416]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 80043a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043aa:	6013      	str	r3, [r2, #0]
 80043ac:	4b66      	ldr	r3, [pc, #408]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	4a65      	ldr	r2, [pc, #404]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 80043b2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043b6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d013      	beq.n	80043e8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043c0:	f7ff fc90 	bl	8003ce4 <HAL_GetTick>
 80043c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043c6:	e008      	b.n	80043da <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043c8:	f7ff fc8c 	bl	8003ce4 <HAL_GetTick>
 80043cc:	4602      	mov	r2, r0
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	1ad3      	subs	r3, r2, r3
 80043d2:	2b64      	cmp	r3, #100	@ 0x64
 80043d4:	d901      	bls.n	80043da <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80043d6:	2303      	movs	r3, #3
 80043d8:	e207      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043da:	4b5b      	ldr	r3, [pc, #364]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d0f0      	beq.n	80043c8 <HAL_RCC_OscConfig+0xc0>
 80043e6:	e014      	b.n	8004412 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043e8:	f7ff fc7c 	bl	8003ce4 <HAL_GetTick>
 80043ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043ee:	e008      	b.n	8004402 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043f0:	f7ff fc78 	bl	8003ce4 <HAL_GetTick>
 80043f4:	4602      	mov	r2, r0
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	1ad3      	subs	r3, r2, r3
 80043fa:	2b64      	cmp	r3, #100	@ 0x64
 80043fc:	d901      	bls.n	8004402 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043fe:	2303      	movs	r3, #3
 8004400:	e1f3      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004402:	4b51      	ldr	r3, [pc, #324]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d1f0      	bne.n	80043f0 <HAL_RCC_OscConfig+0xe8>
 800440e:	e000      	b.n	8004412 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004410:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d063      	beq.n	80044e6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800441e:	4b4a      	ldr	r3, [pc, #296]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f003 030c 	and.w	r3, r3, #12
 8004426:	2b00      	cmp	r3, #0
 8004428:	d00b      	beq.n	8004442 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800442a:	4b47      	ldr	r3, [pc, #284]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004432:	2b08      	cmp	r3, #8
 8004434:	d11c      	bne.n	8004470 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004436:	4b44      	ldr	r3, [pc, #272]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800443e:	2b00      	cmp	r3, #0
 8004440:	d116      	bne.n	8004470 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004442:	4b41      	ldr	r3, [pc, #260]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f003 0302 	and.w	r3, r3, #2
 800444a:	2b00      	cmp	r3, #0
 800444c:	d005      	beq.n	800445a <HAL_RCC_OscConfig+0x152>
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	68db      	ldr	r3, [r3, #12]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d001      	beq.n	800445a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004456:	2301      	movs	r3, #1
 8004458:	e1c7      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800445a:	4b3b      	ldr	r3, [pc, #236]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	691b      	ldr	r3, [r3, #16]
 8004466:	00db      	lsls	r3, r3, #3
 8004468:	4937      	ldr	r1, [pc, #220]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 800446a:	4313      	orrs	r3, r2
 800446c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800446e:	e03a      	b.n	80044e6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	68db      	ldr	r3, [r3, #12]
 8004474:	2b00      	cmp	r3, #0
 8004476:	d020      	beq.n	80044ba <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004478:	4b34      	ldr	r3, [pc, #208]	@ (800454c <HAL_RCC_OscConfig+0x244>)
 800447a:	2201      	movs	r2, #1
 800447c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800447e:	f7ff fc31 	bl	8003ce4 <HAL_GetTick>
 8004482:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004484:	e008      	b.n	8004498 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004486:	f7ff fc2d 	bl	8003ce4 <HAL_GetTick>
 800448a:	4602      	mov	r2, r0
 800448c:	693b      	ldr	r3, [r7, #16]
 800448e:	1ad3      	subs	r3, r2, r3
 8004490:	2b02      	cmp	r3, #2
 8004492:	d901      	bls.n	8004498 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004494:	2303      	movs	r3, #3
 8004496:	e1a8      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004498:	4b2b      	ldr	r3, [pc, #172]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d0f0      	beq.n	8004486 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044a4:	4b28      	ldr	r3, [pc, #160]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	691b      	ldr	r3, [r3, #16]
 80044b0:	00db      	lsls	r3, r3, #3
 80044b2:	4925      	ldr	r1, [pc, #148]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	600b      	str	r3, [r1, #0]
 80044b8:	e015      	b.n	80044e6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044ba:	4b24      	ldr	r3, [pc, #144]	@ (800454c <HAL_RCC_OscConfig+0x244>)
 80044bc:	2200      	movs	r2, #0
 80044be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80044c0:	f7ff fc10 	bl	8003ce4 <HAL_GetTick>
 80044c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044c6:	e008      	b.n	80044da <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044c8:	f7ff fc0c 	bl	8003ce4 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	2b02      	cmp	r3, #2
 80044d4:	d901      	bls.n	80044da <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80044d6:	2303      	movs	r3, #3
 80044d8:	e187      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044da:	4b1b      	ldr	r3, [pc, #108]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f003 0302 	and.w	r3, r3, #2
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d1f0      	bne.n	80044c8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f003 0308 	and.w	r3, r3, #8
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d036      	beq.n	8004560 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	695b      	ldr	r3, [r3, #20]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d016      	beq.n	8004528 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044fa:	4b15      	ldr	r3, [pc, #84]	@ (8004550 <HAL_RCC_OscConfig+0x248>)
 80044fc:	2201      	movs	r2, #1
 80044fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004500:	f7ff fbf0 	bl	8003ce4 <HAL_GetTick>
 8004504:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004506:	e008      	b.n	800451a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004508:	f7ff fbec 	bl	8003ce4 <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	693b      	ldr	r3, [r7, #16]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	2b02      	cmp	r3, #2
 8004514:	d901      	bls.n	800451a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004516:	2303      	movs	r3, #3
 8004518:	e167      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800451a:	4b0b      	ldr	r3, [pc, #44]	@ (8004548 <HAL_RCC_OscConfig+0x240>)
 800451c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800451e:	f003 0302 	and.w	r3, r3, #2
 8004522:	2b00      	cmp	r3, #0
 8004524:	d0f0      	beq.n	8004508 <HAL_RCC_OscConfig+0x200>
 8004526:	e01b      	b.n	8004560 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004528:	4b09      	ldr	r3, [pc, #36]	@ (8004550 <HAL_RCC_OscConfig+0x248>)
 800452a:	2200      	movs	r2, #0
 800452c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800452e:	f7ff fbd9 	bl	8003ce4 <HAL_GetTick>
 8004532:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004534:	e00e      	b.n	8004554 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004536:	f7ff fbd5 	bl	8003ce4 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d907      	bls.n	8004554 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e150      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
 8004548:	40023800 	.word	0x40023800
 800454c:	42470000 	.word	0x42470000
 8004550:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004554:	4b88      	ldr	r3, [pc, #544]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004558:	f003 0302 	and.w	r3, r3, #2
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1ea      	bne.n	8004536 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0304 	and.w	r3, r3, #4
 8004568:	2b00      	cmp	r3, #0
 800456a:	f000 8097 	beq.w	800469c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800456e:	2300      	movs	r3, #0
 8004570:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004572:	4b81      	ldr	r3, [pc, #516]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004576:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d10f      	bne.n	800459e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800457e:	2300      	movs	r3, #0
 8004580:	60bb      	str	r3, [r7, #8]
 8004582:	4b7d      	ldr	r3, [pc, #500]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004586:	4a7c      	ldr	r2, [pc, #496]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004588:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800458c:	6413      	str	r3, [r2, #64]	@ 0x40
 800458e:	4b7a      	ldr	r3, [pc, #488]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004590:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004592:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004596:	60bb      	str	r3, [r7, #8]
 8004598:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800459a:	2301      	movs	r3, #1
 800459c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800459e:	4b77      	ldr	r3, [pc, #476]	@ (800477c <HAL_RCC_OscConfig+0x474>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d118      	bne.n	80045dc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045aa:	4b74      	ldr	r3, [pc, #464]	@ (800477c <HAL_RCC_OscConfig+0x474>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4a73      	ldr	r2, [pc, #460]	@ (800477c <HAL_RCC_OscConfig+0x474>)
 80045b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045b4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045b6:	f7ff fb95 	bl	8003ce4 <HAL_GetTick>
 80045ba:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045bc:	e008      	b.n	80045d0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045be:	f7ff fb91 	bl	8003ce4 <HAL_GetTick>
 80045c2:	4602      	mov	r2, r0
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	1ad3      	subs	r3, r2, r3
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d901      	bls.n	80045d0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80045cc:	2303      	movs	r3, #3
 80045ce:	e10c      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045d0:	4b6a      	ldr	r3, [pc, #424]	@ (800477c <HAL_RCC_OscConfig+0x474>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d0f0      	beq.n	80045be <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	2b01      	cmp	r3, #1
 80045e2:	d106      	bne.n	80045f2 <HAL_RCC_OscConfig+0x2ea>
 80045e4:	4b64      	ldr	r3, [pc, #400]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 80045e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045e8:	4a63      	ldr	r2, [pc, #396]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 80045ea:	f043 0301 	orr.w	r3, r3, #1
 80045ee:	6713      	str	r3, [r2, #112]	@ 0x70
 80045f0:	e01c      	b.n	800462c <HAL_RCC_OscConfig+0x324>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	2b05      	cmp	r3, #5
 80045f8:	d10c      	bne.n	8004614 <HAL_RCC_OscConfig+0x30c>
 80045fa:	4b5f      	ldr	r3, [pc, #380]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 80045fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045fe:	4a5e      	ldr	r2, [pc, #376]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004600:	f043 0304 	orr.w	r3, r3, #4
 8004604:	6713      	str	r3, [r2, #112]	@ 0x70
 8004606:	4b5c      	ldr	r3, [pc, #368]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004608:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800460a:	4a5b      	ldr	r2, [pc, #364]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 800460c:	f043 0301 	orr.w	r3, r3, #1
 8004610:	6713      	str	r3, [r2, #112]	@ 0x70
 8004612:	e00b      	b.n	800462c <HAL_RCC_OscConfig+0x324>
 8004614:	4b58      	ldr	r3, [pc, #352]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004618:	4a57      	ldr	r2, [pc, #348]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 800461a:	f023 0301 	bic.w	r3, r3, #1
 800461e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004620:	4b55      	ldr	r3, [pc, #340]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004624:	4a54      	ldr	r2, [pc, #336]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004626:	f023 0304 	bic.w	r3, r3, #4
 800462a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	689b      	ldr	r3, [r3, #8]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d015      	beq.n	8004660 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004634:	f7ff fb56 	bl	8003ce4 <HAL_GetTick>
 8004638:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800463a:	e00a      	b.n	8004652 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800463c:	f7ff fb52 	bl	8003ce4 <HAL_GetTick>
 8004640:	4602      	mov	r2, r0
 8004642:	693b      	ldr	r3, [r7, #16]
 8004644:	1ad3      	subs	r3, r2, r3
 8004646:	f241 3288 	movw	r2, #5000	@ 0x1388
 800464a:	4293      	cmp	r3, r2
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e0cb      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004652:	4b49      	ldr	r3, [pc, #292]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004654:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d0ee      	beq.n	800463c <HAL_RCC_OscConfig+0x334>
 800465e:	e014      	b.n	800468a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004660:	f7ff fb40 	bl	8003ce4 <HAL_GetTick>
 8004664:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004666:	e00a      	b.n	800467e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004668:	f7ff fb3c 	bl	8003ce4 <HAL_GetTick>
 800466c:	4602      	mov	r2, r0
 800466e:	693b      	ldr	r3, [r7, #16]
 8004670:	1ad3      	subs	r3, r2, r3
 8004672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004676:	4293      	cmp	r3, r2
 8004678:	d901      	bls.n	800467e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800467a:	2303      	movs	r3, #3
 800467c:	e0b5      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800467e:	4b3e      	ldr	r3, [pc, #248]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004680:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004682:	f003 0302 	and.w	r3, r3, #2
 8004686:	2b00      	cmp	r3, #0
 8004688:	d1ee      	bne.n	8004668 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800468a:	7dfb      	ldrb	r3, [r7, #23]
 800468c:	2b01      	cmp	r3, #1
 800468e:	d105      	bne.n	800469c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004690:	4b39      	ldr	r3, [pc, #228]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004692:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004694:	4a38      	ldr	r2, [pc, #224]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004696:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800469a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	699b      	ldr	r3, [r3, #24]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	f000 80a1 	beq.w	80047e8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80046a6:	4b34      	ldr	r3, [pc, #208]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 80046a8:	689b      	ldr	r3, [r3, #8]
 80046aa:	f003 030c 	and.w	r3, r3, #12
 80046ae:	2b08      	cmp	r3, #8
 80046b0:	d05c      	beq.n	800476c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	699b      	ldr	r3, [r3, #24]
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d141      	bne.n	800473e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046ba:	4b31      	ldr	r3, [pc, #196]	@ (8004780 <HAL_RCC_OscConfig+0x478>)
 80046bc:	2200      	movs	r2, #0
 80046be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046c0:	f7ff fb10 	bl	8003ce4 <HAL_GetTick>
 80046c4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046c6:	e008      	b.n	80046da <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046c8:	f7ff fb0c 	bl	8003ce4 <HAL_GetTick>
 80046cc:	4602      	mov	r2, r0
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	1ad3      	subs	r3, r2, r3
 80046d2:	2b02      	cmp	r3, #2
 80046d4:	d901      	bls.n	80046da <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80046d6:	2303      	movs	r3, #3
 80046d8:	e087      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046da:	4b27      	ldr	r3, [pc, #156]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d1f0      	bne.n	80046c8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	69da      	ldr	r2, [r3, #28]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	431a      	orrs	r2, r3
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f4:	019b      	lsls	r3, r3, #6
 80046f6:	431a      	orrs	r2, r3
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046fc:	085b      	lsrs	r3, r3, #1
 80046fe:	3b01      	subs	r3, #1
 8004700:	041b      	lsls	r3, r3, #16
 8004702:	431a      	orrs	r2, r3
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004708:	061b      	lsls	r3, r3, #24
 800470a:	491b      	ldr	r1, [pc, #108]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 800470c:	4313      	orrs	r3, r2
 800470e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004710:	4b1b      	ldr	r3, [pc, #108]	@ (8004780 <HAL_RCC_OscConfig+0x478>)
 8004712:	2201      	movs	r2, #1
 8004714:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004716:	f7ff fae5 	bl	8003ce4 <HAL_GetTick>
 800471a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800471c:	e008      	b.n	8004730 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800471e:	f7ff fae1 	bl	8003ce4 <HAL_GetTick>
 8004722:	4602      	mov	r2, r0
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	1ad3      	subs	r3, r2, r3
 8004728:	2b02      	cmp	r3, #2
 800472a:	d901      	bls.n	8004730 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800472c:	2303      	movs	r3, #3
 800472e:	e05c      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004730:	4b11      	ldr	r3, [pc, #68]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0f0      	beq.n	800471e <HAL_RCC_OscConfig+0x416>
 800473c:	e054      	b.n	80047e8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800473e:	4b10      	ldr	r3, [pc, #64]	@ (8004780 <HAL_RCC_OscConfig+0x478>)
 8004740:	2200      	movs	r2, #0
 8004742:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004744:	f7ff face 	bl	8003ce4 <HAL_GetTick>
 8004748:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800474a:	e008      	b.n	800475e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800474c:	f7ff faca 	bl	8003ce4 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	2b02      	cmp	r3, #2
 8004758:	d901      	bls.n	800475e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e045      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800475e:	4b06      	ldr	r3, [pc, #24]	@ (8004778 <HAL_RCC_OscConfig+0x470>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1f0      	bne.n	800474c <HAL_RCC_OscConfig+0x444>
 800476a:	e03d      	b.n	80047e8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	699b      	ldr	r3, [r3, #24]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d107      	bne.n	8004784 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004774:	2301      	movs	r3, #1
 8004776:	e038      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
 8004778:	40023800 	.word	0x40023800
 800477c:	40007000 	.word	0x40007000
 8004780:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004784:	4b1b      	ldr	r3, [pc, #108]	@ (80047f4 <HAL_RCC_OscConfig+0x4ec>)
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	699b      	ldr	r3, [r3, #24]
 800478e:	2b01      	cmp	r3, #1
 8004790:	d028      	beq.n	80047e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800479c:	429a      	cmp	r2, r3
 800479e:	d121      	bne.n	80047e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047aa:	429a      	cmp	r2, r3
 80047ac:	d11a      	bne.n	80047e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047ae:	68fa      	ldr	r2, [r7, #12]
 80047b0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80047b4:	4013      	ands	r3, r2
 80047b6:	687a      	ldr	r2, [r7, #4]
 80047b8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80047ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80047bc:	4293      	cmp	r3, r2
 80047be:	d111      	bne.n	80047e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ca:	085b      	lsrs	r3, r3, #1
 80047cc:	3b01      	subs	r3, #1
 80047ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d107      	bne.n	80047e4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047e0:	429a      	cmp	r2, r3
 80047e2:	d001      	beq.n	80047e8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80047e4:	2301      	movs	r3, #1
 80047e6:	e000      	b.n	80047ea <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80047e8:	2300      	movs	r3, #0
}
 80047ea:	4618      	mov	r0, r3
 80047ec:	3718      	adds	r7, #24
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	40023800 	.word	0x40023800

080047f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004808:	2301      	movs	r3, #1
 800480a:	e0cc      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800480c:	4b68      	ldr	r3, [pc, #416]	@ (80049b0 <HAL_RCC_ClockConfig+0x1b8>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	f003 0307 	and.w	r3, r3, #7
 8004814:	683a      	ldr	r2, [r7, #0]
 8004816:	429a      	cmp	r2, r3
 8004818:	d90c      	bls.n	8004834 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800481a:	4b65      	ldr	r3, [pc, #404]	@ (80049b0 <HAL_RCC_ClockConfig+0x1b8>)
 800481c:	683a      	ldr	r2, [r7, #0]
 800481e:	b2d2      	uxtb	r2, r2
 8004820:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004822:	4b63      	ldr	r3, [pc, #396]	@ (80049b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f003 0307 	and.w	r3, r3, #7
 800482a:	683a      	ldr	r2, [r7, #0]
 800482c:	429a      	cmp	r2, r3
 800482e:	d001      	beq.n	8004834 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e0b8      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	2b00      	cmp	r3, #0
 800483e:	d020      	beq.n	8004882 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	f003 0304 	and.w	r3, r3, #4
 8004848:	2b00      	cmp	r3, #0
 800484a:	d005      	beq.n	8004858 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800484c:	4b59      	ldr	r3, [pc, #356]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	4a58      	ldr	r2, [pc, #352]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004852:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004856:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f003 0308 	and.w	r3, r3, #8
 8004860:	2b00      	cmp	r3, #0
 8004862:	d005      	beq.n	8004870 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004864:	4b53      	ldr	r3, [pc, #332]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004866:	689b      	ldr	r3, [r3, #8]
 8004868:	4a52      	ldr	r2, [pc, #328]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 800486a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800486e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004870:	4b50      	ldr	r3, [pc, #320]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	494d      	ldr	r1, [pc, #308]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 800487e:	4313      	orrs	r3, r2
 8004880:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f003 0301 	and.w	r3, r3, #1
 800488a:	2b00      	cmp	r3, #0
 800488c:	d044      	beq.n	8004918 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	685b      	ldr	r3, [r3, #4]
 8004892:	2b01      	cmp	r3, #1
 8004894:	d107      	bne.n	80048a6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004896:	4b47      	ldr	r3, [pc, #284]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d119      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e07f      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	685b      	ldr	r3, [r3, #4]
 80048aa:	2b02      	cmp	r3, #2
 80048ac:	d003      	beq.n	80048b6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80048b2:	2b03      	cmp	r3, #3
 80048b4:	d107      	bne.n	80048c6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048b6:	4b3f      	ldr	r3, [pc, #252]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d109      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e06f      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048c6:	4b3b      	ldr	r3, [pc, #236]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f003 0302 	and.w	r3, r3, #2
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d101      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e067      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048d6:	4b37      	ldr	r3, [pc, #220]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	f023 0203 	bic.w	r2, r3, #3
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	4934      	ldr	r1, [pc, #208]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 80048e4:	4313      	orrs	r3, r2
 80048e6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048e8:	f7ff f9fc 	bl	8003ce4 <HAL_GetTick>
 80048ec:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ee:	e00a      	b.n	8004906 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048f0:	f7ff f9f8 	bl	8003ce4 <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048fe:	4293      	cmp	r3, r2
 8004900:	d901      	bls.n	8004906 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004902:	2303      	movs	r3, #3
 8004904:	e04f      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004906:	4b2b      	ldr	r3, [pc, #172]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004908:	689b      	ldr	r3, [r3, #8]
 800490a:	f003 020c 	and.w	r2, r3, #12
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	685b      	ldr	r3, [r3, #4]
 8004912:	009b      	lsls	r3, r3, #2
 8004914:	429a      	cmp	r2, r3
 8004916:	d1eb      	bne.n	80048f0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004918:	4b25      	ldr	r3, [pc, #148]	@ (80049b0 <HAL_RCC_ClockConfig+0x1b8>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f003 0307 	and.w	r3, r3, #7
 8004920:	683a      	ldr	r2, [r7, #0]
 8004922:	429a      	cmp	r2, r3
 8004924:	d20c      	bcs.n	8004940 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004926:	4b22      	ldr	r3, [pc, #136]	@ (80049b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	b2d2      	uxtb	r2, r2
 800492c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800492e:	4b20      	ldr	r3, [pc, #128]	@ (80049b0 <HAL_RCC_ClockConfig+0x1b8>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0307 	and.w	r3, r3, #7
 8004936:	683a      	ldr	r2, [r7, #0]
 8004938:	429a      	cmp	r2, r3
 800493a:	d001      	beq.n	8004940 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800493c:	2301      	movs	r3, #1
 800493e:	e032      	b.n	80049a6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0304 	and.w	r3, r3, #4
 8004948:	2b00      	cmp	r3, #0
 800494a:	d008      	beq.n	800495e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800494c:	4b19      	ldr	r3, [pc, #100]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	68db      	ldr	r3, [r3, #12]
 8004958:	4916      	ldr	r1, [pc, #88]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 800495a:	4313      	orrs	r3, r2
 800495c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0308 	and.w	r3, r3, #8
 8004966:	2b00      	cmp	r3, #0
 8004968:	d009      	beq.n	800497e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800496a:	4b12      	ldr	r3, [pc, #72]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	691b      	ldr	r3, [r3, #16]
 8004976:	00db      	lsls	r3, r3, #3
 8004978:	490e      	ldr	r1, [pc, #56]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 800497a:	4313      	orrs	r3, r2
 800497c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800497e:	f000 f821 	bl	80049c4 <HAL_RCC_GetSysClockFreq>
 8004982:	4602      	mov	r2, r0
 8004984:	4b0b      	ldr	r3, [pc, #44]	@ (80049b4 <HAL_RCC_ClockConfig+0x1bc>)
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	091b      	lsrs	r3, r3, #4
 800498a:	f003 030f 	and.w	r3, r3, #15
 800498e:	490a      	ldr	r1, [pc, #40]	@ (80049b8 <HAL_RCC_ClockConfig+0x1c0>)
 8004990:	5ccb      	ldrb	r3, [r1, r3]
 8004992:	fa22 f303 	lsr.w	r3, r2, r3
 8004996:	4a09      	ldr	r2, [pc, #36]	@ (80049bc <HAL_RCC_ClockConfig+0x1c4>)
 8004998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800499a:	4b09      	ldr	r3, [pc, #36]	@ (80049c0 <HAL_RCC_ClockConfig+0x1c8>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4618      	mov	r0, r3
 80049a0:	f7ff f95c 	bl	8003c5c <HAL_InitTick>

  return HAL_OK;
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	40023c00 	.word	0x40023c00
 80049b4:	40023800 	.word	0x40023800
 80049b8:	080378f0 	.word	0x080378f0
 80049bc:	20000024 	.word	0x20000024
 80049c0:	20000028 	.word	0x20000028

080049c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049c4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80049c8:	b094      	sub	sp, #80	@ 0x50
 80049ca:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80049cc:	2300      	movs	r3, #0
 80049ce:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80049d0:	2300      	movs	r3, #0
 80049d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80049d8:	2300      	movs	r3, #0
 80049da:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049dc:	4b79      	ldr	r3, [pc, #484]	@ (8004bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	f003 030c 	and.w	r3, r3, #12
 80049e4:	2b08      	cmp	r3, #8
 80049e6:	d00d      	beq.n	8004a04 <HAL_RCC_GetSysClockFreq+0x40>
 80049e8:	2b08      	cmp	r3, #8
 80049ea:	f200 80e1 	bhi.w	8004bb0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d002      	beq.n	80049f8 <HAL_RCC_GetSysClockFreq+0x34>
 80049f2:	2b04      	cmp	r3, #4
 80049f4:	d003      	beq.n	80049fe <HAL_RCC_GetSysClockFreq+0x3a>
 80049f6:	e0db      	b.n	8004bb0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049f8:	4b73      	ldr	r3, [pc, #460]	@ (8004bc8 <HAL_RCC_GetSysClockFreq+0x204>)
 80049fa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80049fc:	e0db      	b.n	8004bb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049fe:	4b73      	ldr	r3, [pc, #460]	@ (8004bcc <HAL_RCC_GetSysClockFreq+0x208>)
 8004a00:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004a02:	e0d8      	b.n	8004bb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004a04:	4b6f      	ldr	r3, [pc, #444]	@ (8004bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004a0c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004a0e:	4b6d      	ldr	r3, [pc, #436]	@ (8004bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d063      	beq.n	8004ae2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a1a:	4b6a      	ldr	r3, [pc, #424]	@ (8004bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	099b      	lsrs	r3, r3, #6
 8004a20:	2200      	movs	r2, #0
 8004a22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004a24:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a2c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004a2e:	2300      	movs	r3, #0
 8004a30:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a32:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004a36:	4622      	mov	r2, r4
 8004a38:	462b      	mov	r3, r5
 8004a3a:	f04f 0000 	mov.w	r0, #0
 8004a3e:	f04f 0100 	mov.w	r1, #0
 8004a42:	0159      	lsls	r1, r3, #5
 8004a44:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a48:	0150      	lsls	r0, r2, #5
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	4621      	mov	r1, r4
 8004a50:	1a51      	subs	r1, r2, r1
 8004a52:	6139      	str	r1, [r7, #16]
 8004a54:	4629      	mov	r1, r5
 8004a56:	eb63 0301 	sbc.w	r3, r3, r1
 8004a5a:	617b      	str	r3, [r7, #20]
 8004a5c:	f04f 0200 	mov.w	r2, #0
 8004a60:	f04f 0300 	mov.w	r3, #0
 8004a64:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004a68:	4659      	mov	r1, fp
 8004a6a:	018b      	lsls	r3, r1, #6
 8004a6c:	4651      	mov	r1, sl
 8004a6e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004a72:	4651      	mov	r1, sl
 8004a74:	018a      	lsls	r2, r1, #6
 8004a76:	4651      	mov	r1, sl
 8004a78:	ebb2 0801 	subs.w	r8, r2, r1
 8004a7c:	4659      	mov	r1, fp
 8004a7e:	eb63 0901 	sbc.w	r9, r3, r1
 8004a82:	f04f 0200 	mov.w	r2, #0
 8004a86:	f04f 0300 	mov.w	r3, #0
 8004a8a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a8e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a92:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a96:	4690      	mov	r8, r2
 8004a98:	4699      	mov	r9, r3
 8004a9a:	4623      	mov	r3, r4
 8004a9c:	eb18 0303 	adds.w	r3, r8, r3
 8004aa0:	60bb      	str	r3, [r7, #8]
 8004aa2:	462b      	mov	r3, r5
 8004aa4:	eb49 0303 	adc.w	r3, r9, r3
 8004aa8:	60fb      	str	r3, [r7, #12]
 8004aaa:	f04f 0200 	mov.w	r2, #0
 8004aae:	f04f 0300 	mov.w	r3, #0
 8004ab2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ab6:	4629      	mov	r1, r5
 8004ab8:	024b      	lsls	r3, r1, #9
 8004aba:	4621      	mov	r1, r4
 8004abc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ac0:	4621      	mov	r1, r4
 8004ac2:	024a      	lsls	r2, r1, #9
 8004ac4:	4610      	mov	r0, r2
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004aca:	2200      	movs	r2, #0
 8004acc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ace:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004ad0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004ad4:	f7fb fb80 	bl	80001d8 <__aeabi_uldivmod>
 8004ad8:	4602      	mov	r2, r0
 8004ada:	460b      	mov	r3, r1
 8004adc:	4613      	mov	r3, r2
 8004ade:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004ae0:	e058      	b.n	8004b94 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ae2:	4b38      	ldr	r3, [pc, #224]	@ (8004bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	099b      	lsrs	r3, r3, #6
 8004ae8:	2200      	movs	r2, #0
 8004aea:	4618      	mov	r0, r3
 8004aec:	4611      	mov	r1, r2
 8004aee:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004af2:	623b      	str	r3, [r7, #32]
 8004af4:	2300      	movs	r3, #0
 8004af6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004af8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004afc:	4642      	mov	r2, r8
 8004afe:	464b      	mov	r3, r9
 8004b00:	f04f 0000 	mov.w	r0, #0
 8004b04:	f04f 0100 	mov.w	r1, #0
 8004b08:	0159      	lsls	r1, r3, #5
 8004b0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b0e:	0150      	lsls	r0, r2, #5
 8004b10:	4602      	mov	r2, r0
 8004b12:	460b      	mov	r3, r1
 8004b14:	4641      	mov	r1, r8
 8004b16:	ebb2 0a01 	subs.w	sl, r2, r1
 8004b1a:	4649      	mov	r1, r9
 8004b1c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004b20:	f04f 0200 	mov.w	r2, #0
 8004b24:	f04f 0300 	mov.w	r3, #0
 8004b28:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004b2c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004b30:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004b34:	ebb2 040a 	subs.w	r4, r2, sl
 8004b38:	eb63 050b 	sbc.w	r5, r3, fp
 8004b3c:	f04f 0200 	mov.w	r2, #0
 8004b40:	f04f 0300 	mov.w	r3, #0
 8004b44:	00eb      	lsls	r3, r5, #3
 8004b46:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004b4a:	00e2      	lsls	r2, r4, #3
 8004b4c:	4614      	mov	r4, r2
 8004b4e:	461d      	mov	r5, r3
 8004b50:	4643      	mov	r3, r8
 8004b52:	18e3      	adds	r3, r4, r3
 8004b54:	603b      	str	r3, [r7, #0]
 8004b56:	464b      	mov	r3, r9
 8004b58:	eb45 0303 	adc.w	r3, r5, r3
 8004b5c:	607b      	str	r3, [r7, #4]
 8004b5e:	f04f 0200 	mov.w	r2, #0
 8004b62:	f04f 0300 	mov.w	r3, #0
 8004b66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004b6a:	4629      	mov	r1, r5
 8004b6c:	028b      	lsls	r3, r1, #10
 8004b6e:	4621      	mov	r1, r4
 8004b70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004b74:	4621      	mov	r1, r4
 8004b76:	028a      	lsls	r2, r1, #10
 8004b78:	4610      	mov	r0, r2
 8004b7a:	4619      	mov	r1, r3
 8004b7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004b7e:	2200      	movs	r2, #0
 8004b80:	61bb      	str	r3, [r7, #24]
 8004b82:	61fa      	str	r2, [r7, #28]
 8004b84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b88:	f7fb fb26 	bl	80001d8 <__aeabi_uldivmod>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	460b      	mov	r3, r1
 8004b90:	4613      	mov	r3, r2
 8004b92:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004b94:	4b0b      	ldr	r3, [pc, #44]	@ (8004bc4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b96:	685b      	ldr	r3, [r3, #4]
 8004b98:	0c1b      	lsrs	r3, r3, #16
 8004b9a:	f003 0303 	and.w	r3, r3, #3
 8004b9e:	3301      	adds	r3, #1
 8004ba0:	005b      	lsls	r3, r3, #1
 8004ba2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004ba4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004ba6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004ba8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bae:	e002      	b.n	8004bb6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004bb0:	4b05      	ldr	r3, [pc, #20]	@ (8004bc8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004bb2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004bb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bb6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3750      	adds	r7, #80	@ 0x50
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004bc2:	bf00      	nop
 8004bc4:	40023800 	.word	0x40023800
 8004bc8:	00f42400 	.word	0x00f42400
 8004bcc:	007a1200 	.word	0x007a1200

08004bd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b082      	sub	sp, #8
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e07b      	b.n	8004cda <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d108      	bne.n	8004bfc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	685b      	ldr	r3, [r3, #4]
 8004bee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bf2:	d009      	beq.n	8004c08 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	61da      	str	r2, [r3, #28]
 8004bfa:	e005      	b.n	8004c08 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	2200      	movs	r2, #0
 8004c06:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c14:	b2db      	uxtb	r3, r3
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	d106      	bne.n	8004c28 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c22:	6878      	ldr	r0, [r7, #4]
 8004c24:	f7fe fda4 	bl	8003770 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2202      	movs	r2, #2
 8004c2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c3e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	685b      	ldr	r3, [r3, #4]
 8004c44:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	689b      	ldr	r3, [r3, #8]
 8004c4c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004c50:	431a      	orrs	r2, r3
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	68db      	ldr	r3, [r3, #12]
 8004c56:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c5a:	431a      	orrs	r2, r3
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	691b      	ldr	r3, [r3, #16]
 8004c60:	f003 0302 	and.w	r3, r3, #2
 8004c64:	431a      	orrs	r2, r3
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	695b      	ldr	r3, [r3, #20]
 8004c6a:	f003 0301 	and.w	r3, r3, #1
 8004c6e:	431a      	orrs	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	699b      	ldr	r3, [r3, #24]
 8004c74:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c78:	431a      	orrs	r2, r3
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	69db      	ldr	r3, [r3, #28]
 8004c7e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c82:	431a      	orrs	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	6a1b      	ldr	r3, [r3, #32]
 8004c88:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c8c:	ea42 0103 	orr.w	r1, r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c94:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	430a      	orrs	r2, r1
 8004c9e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	699b      	ldr	r3, [r3, #24]
 8004ca4:	0c1b      	lsrs	r3, r3, #16
 8004ca6:	f003 0104 	and.w	r1, r3, #4
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cae:	f003 0210 	and.w	r2, r3, #16
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	430a      	orrs	r2, r1
 8004cb8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	69da      	ldr	r2, [r3, #28]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cc8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2201      	movs	r2, #1
 8004cd4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004cd8:	2300      	movs	r3, #0
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3708      	adds	r7, #8
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b088      	sub	sp, #32
 8004ce6:	af00      	add	r7, sp, #0
 8004ce8:	60f8      	str	r0, [r7, #12]
 8004cea:	60b9      	str	r1, [r7, #8]
 8004cec:	603b      	str	r3, [r7, #0]
 8004cee:	4613      	mov	r3, r2
 8004cf0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004cf2:	f7fe fff7 	bl	8003ce4 <HAL_GetTick>
 8004cf6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004cf8:	88fb      	ldrh	r3, [r7, #6]
 8004cfa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d02:	b2db      	uxtb	r3, r3
 8004d04:	2b01      	cmp	r3, #1
 8004d06:	d001      	beq.n	8004d0c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004d08:	2302      	movs	r3, #2
 8004d0a:	e12a      	b.n	8004f62 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d002      	beq.n	8004d18 <HAL_SPI_Transmit+0x36>
 8004d12:	88fb      	ldrh	r3, [r7, #6]
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d101      	bne.n	8004d1c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e122      	b.n	8004f62 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d22:	2b01      	cmp	r3, #1
 8004d24:	d101      	bne.n	8004d2a <HAL_SPI_Transmit+0x48>
 8004d26:	2302      	movs	r3, #2
 8004d28:	e11b      	b.n	8004f62 <HAL_SPI_Transmit+0x280>
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	2203      	movs	r2, #3
 8004d36:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	68ba      	ldr	r2, [r7, #8]
 8004d44:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	88fa      	ldrh	r2, [r7, #6]
 8004d4a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	88fa      	ldrh	r2, [r7, #6]
 8004d50:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	2200      	movs	r2, #0
 8004d56:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2200      	movs	r2, #0
 8004d62:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2200      	movs	r2, #0
 8004d6e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	689b      	ldr	r3, [r3, #8]
 8004d74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d78:	d10f      	bne.n	8004d9a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	681a      	ldr	r2, [r3, #0]
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d88:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004d98:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004da4:	2b40      	cmp	r3, #64	@ 0x40
 8004da6:	d007      	beq.n	8004db8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	681a      	ldr	r2, [r3, #0]
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004db6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dc0:	d152      	bne.n	8004e68 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d002      	beq.n	8004dd0 <HAL_SPI_Transmit+0xee>
 8004dca:	8b7b      	ldrh	r3, [r7, #26]
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d145      	bne.n	8004e5c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dd4:	881a      	ldrh	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004de0:	1c9a      	adds	r2, r3, #2
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	3b01      	subs	r3, #1
 8004dee:	b29a      	uxth	r2, r3
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004df4:	e032      	b.n	8004e5c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f003 0302 	and.w	r3, r3, #2
 8004e00:	2b02      	cmp	r3, #2
 8004e02:	d112      	bne.n	8004e2a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e08:	881a      	ldrh	r2, [r3, #0]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e14:	1c9a      	adds	r2, r3, #2
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e1e:	b29b      	uxth	r3, r3
 8004e20:	3b01      	subs	r3, #1
 8004e22:	b29a      	uxth	r2, r3
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004e28:	e018      	b.n	8004e5c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e2a:	f7fe ff5b 	bl	8003ce4 <HAL_GetTick>
 8004e2e:	4602      	mov	r2, r0
 8004e30:	69fb      	ldr	r3, [r7, #28]
 8004e32:	1ad3      	subs	r3, r2, r3
 8004e34:	683a      	ldr	r2, [r7, #0]
 8004e36:	429a      	cmp	r2, r3
 8004e38:	d803      	bhi.n	8004e42 <HAL_SPI_Transmit+0x160>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e40:	d102      	bne.n	8004e48 <HAL_SPI_Transmit+0x166>
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d109      	bne.n	8004e5c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	2200      	movs	r2, #0
 8004e54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e58:	2303      	movs	r3, #3
 8004e5a:	e082      	b.n	8004f62 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e60:	b29b      	uxth	r3, r3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d1c7      	bne.n	8004df6 <HAL_SPI_Transmit+0x114>
 8004e66:	e053      	b.n	8004f10 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d002      	beq.n	8004e76 <HAL_SPI_Transmit+0x194>
 8004e70:	8b7b      	ldrh	r3, [r7, #26]
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d147      	bne.n	8004f06 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	330c      	adds	r3, #12
 8004e80:	7812      	ldrb	r2, [r2, #0]
 8004e82:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e88:	1c5a      	adds	r2, r3, #1
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	3b01      	subs	r3, #1
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004e9c:	e033      	b.n	8004f06 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	f003 0302 	and.w	r3, r3, #2
 8004ea8:	2b02      	cmp	r3, #2
 8004eaa:	d113      	bne.n	8004ed4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	330c      	adds	r3, #12
 8004eb6:	7812      	ldrb	r2, [r2, #0]
 8004eb8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ebe:	1c5a      	adds	r2, r3, #1
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ec8:	b29b      	uxth	r3, r3
 8004eca:	3b01      	subs	r3, #1
 8004ecc:	b29a      	uxth	r2, r3
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004ed2:	e018      	b.n	8004f06 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ed4:	f7fe ff06 	bl	8003ce4 <HAL_GetTick>
 8004ed8:	4602      	mov	r2, r0
 8004eda:	69fb      	ldr	r3, [r7, #28]
 8004edc:	1ad3      	subs	r3, r2, r3
 8004ede:	683a      	ldr	r2, [r7, #0]
 8004ee0:	429a      	cmp	r2, r3
 8004ee2:	d803      	bhi.n	8004eec <HAL_SPI_Transmit+0x20a>
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eea:	d102      	bne.n	8004ef2 <HAL_SPI_Transmit+0x210>
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d109      	bne.n	8004f06 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	2200      	movs	r2, #0
 8004efe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f02:	2303      	movs	r3, #3
 8004f04:	e02d      	b.n	8004f62 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f0a:	b29b      	uxth	r3, r3
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d1c6      	bne.n	8004e9e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f10:	69fa      	ldr	r2, [r7, #28]
 8004f12:	6839      	ldr	r1, [r7, #0]
 8004f14:	68f8      	ldr	r0, [r7, #12]
 8004f16:	f000 fbd9 	bl	80056cc <SPI_EndRxTxTransaction>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d002      	beq.n	8004f26 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	2220      	movs	r2, #32
 8004f24:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d10a      	bne.n	8004f44 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f2e:	2300      	movs	r3, #0
 8004f30:	617b      	str	r3, [r7, #20]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	68db      	ldr	r3, [r3, #12]
 8004f38:	617b      	str	r3, [r7, #20]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	617b      	str	r3, [r7, #20]
 8004f42:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2201      	movs	r2, #1
 8004f48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d001      	beq.n	8004f60 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e000      	b.n	8004f62 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004f60:	2300      	movs	r3, #0
  }
}
 8004f62:	4618      	mov	r0, r3
 8004f64:	3720      	adds	r7, #32
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}

08004f6a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f6a:	b580      	push	{r7, lr}
 8004f6c:	b088      	sub	sp, #32
 8004f6e:	af02      	add	r7, sp, #8
 8004f70:	60f8      	str	r0, [r7, #12]
 8004f72:	60b9      	str	r1, [r7, #8]
 8004f74:	603b      	str	r3, [r7, #0]
 8004f76:	4613      	mov	r3, r2
 8004f78:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d001      	beq.n	8004f8a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004f86:	2302      	movs	r3, #2
 8004f88:	e104      	b.n	8005194 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f8a:	68bb      	ldr	r3, [r7, #8]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d002      	beq.n	8004f96 <HAL_SPI_Receive+0x2c>
 8004f90:	88fb      	ldrh	r3, [r7, #6]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d101      	bne.n	8004f9a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	e0fc      	b.n	8005194 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	685b      	ldr	r3, [r3, #4]
 8004f9e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fa2:	d112      	bne.n	8004fca <HAL_SPI_Receive+0x60>
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d10e      	bne.n	8004fca <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	2204      	movs	r2, #4
 8004fb0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004fb4:	88fa      	ldrh	r2, [r7, #6]
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	9300      	str	r3, [sp, #0]
 8004fba:	4613      	mov	r3, r2
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	68b9      	ldr	r1, [r7, #8]
 8004fc0:	68f8      	ldr	r0, [r7, #12]
 8004fc2:	f000 f8eb 	bl	800519c <HAL_SPI_TransmitReceive>
 8004fc6:	4603      	mov	r3, r0
 8004fc8:	e0e4      	b.n	8005194 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fca:	f7fe fe8b 	bl	8003ce4 <HAL_GetTick>
 8004fce:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d101      	bne.n	8004fde <HAL_SPI_Receive+0x74>
 8004fda:	2302      	movs	r3, #2
 8004fdc:	e0da      	b.n	8005194 <HAL_SPI_Receive+0x22a>
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	2201      	movs	r2, #1
 8004fe2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	2204      	movs	r2, #4
 8004fea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2200      	movs	r2, #0
 8004ff2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	88fa      	ldrh	r2, [r7, #6]
 8004ffe:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	88fa      	ldrh	r2, [r7, #6]
 8005004:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	2200      	movs	r2, #0
 800500a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2200      	movs	r2, #0
 8005010:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	2200      	movs	r2, #0
 8005016:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	2200      	movs	r2, #0
 8005022:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800502c:	d10f      	bne.n	800504e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800503c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800504c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005058:	2b40      	cmp	r3, #64	@ 0x40
 800505a:	d007      	beq.n	800506c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	681a      	ldr	r2, [r3, #0]
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800506a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d170      	bne.n	8005156 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005074:	e035      	b.n	80050e2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	689b      	ldr	r3, [r3, #8]
 800507c:	f003 0301 	and.w	r3, r3, #1
 8005080:	2b01      	cmp	r3, #1
 8005082:	d115      	bne.n	80050b0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f103 020c 	add.w	r2, r3, #12
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005090:	7812      	ldrb	r2, [r2, #0]
 8005092:	b2d2      	uxtb	r2, r2
 8005094:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800509a:	1c5a      	adds	r2, r3, #1
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050a4:	b29b      	uxth	r3, r3
 80050a6:	3b01      	subs	r3, #1
 80050a8:	b29a      	uxth	r2, r3
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80050ae:	e018      	b.n	80050e2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050b0:	f7fe fe18 	bl	8003ce4 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	683a      	ldr	r2, [r7, #0]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d803      	bhi.n	80050c8 <HAL_SPI_Receive+0x15e>
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c6:	d102      	bne.n	80050ce <HAL_SPI_Receive+0x164>
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d109      	bne.n	80050e2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2201      	movs	r2, #1
 80050d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2200      	movs	r2, #0
 80050da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80050de:	2303      	movs	r3, #3
 80050e0:	e058      	b.n	8005194 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050e6:	b29b      	uxth	r3, r3
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d1c4      	bne.n	8005076 <HAL_SPI_Receive+0x10c>
 80050ec:	e038      	b.n	8005160 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	f003 0301 	and.w	r3, r3, #1
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	d113      	bne.n	8005124 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	68da      	ldr	r2, [r3, #12]
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005106:	b292      	uxth	r2, r2
 8005108:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510e:	1c9a      	adds	r2, r3, #2
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005118:	b29b      	uxth	r3, r3
 800511a:	3b01      	subs	r3, #1
 800511c:	b29a      	uxth	r2, r3
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005122:	e018      	b.n	8005156 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005124:	f7fe fdde 	bl	8003ce4 <HAL_GetTick>
 8005128:	4602      	mov	r2, r0
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	1ad3      	subs	r3, r2, r3
 800512e:	683a      	ldr	r2, [r7, #0]
 8005130:	429a      	cmp	r2, r3
 8005132:	d803      	bhi.n	800513c <HAL_SPI_Receive+0x1d2>
 8005134:	683b      	ldr	r3, [r7, #0]
 8005136:	f1b3 3fff 	cmp.w	r3, #4294967295
 800513a:	d102      	bne.n	8005142 <HAL_SPI_Receive+0x1d8>
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	2b00      	cmp	r3, #0
 8005140:	d109      	bne.n	8005156 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	2201      	movs	r2, #1
 8005146:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005152:	2303      	movs	r3, #3
 8005154:	e01e      	b.n	8005194 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800515a:	b29b      	uxth	r3, r3
 800515c:	2b00      	cmp	r3, #0
 800515e:	d1c6      	bne.n	80050ee <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005160:	697a      	ldr	r2, [r7, #20]
 8005162:	6839      	ldr	r1, [r7, #0]
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f000 fa4b 	bl	8005600 <SPI_EndRxTransaction>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d002      	beq.n	8005176 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	2220      	movs	r2, #32
 8005174:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	2201      	movs	r2, #1
 800517a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	2200      	movs	r2, #0
 8005182:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800518a:	2b00      	cmp	r3, #0
 800518c:	d001      	beq.n	8005192 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800518e:	2301      	movs	r3, #1
 8005190:	e000      	b.n	8005194 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8005192:	2300      	movs	r3, #0
  }
}
 8005194:	4618      	mov	r0, r3
 8005196:	3718      	adds	r7, #24
 8005198:	46bd      	mov	sp, r7
 800519a:	bd80      	pop	{r7, pc}

0800519c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b08a      	sub	sp, #40	@ 0x28
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	60f8      	str	r0, [r7, #12]
 80051a4:	60b9      	str	r1, [r7, #8]
 80051a6:	607a      	str	r2, [r7, #4]
 80051a8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80051aa:	2301      	movs	r3, #1
 80051ac:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051ae:	f7fe fd99 	bl	8003ce4 <HAL_GetTick>
 80051b2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051ba:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80051c2:	887b      	ldrh	r3, [r7, #2]
 80051c4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80051c6:	7ffb      	ldrb	r3, [r7, #31]
 80051c8:	2b01      	cmp	r3, #1
 80051ca:	d00c      	beq.n	80051e6 <HAL_SPI_TransmitReceive+0x4a>
 80051cc:	69bb      	ldr	r3, [r7, #24]
 80051ce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051d2:	d106      	bne.n	80051e2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d102      	bne.n	80051e2 <HAL_SPI_TransmitReceive+0x46>
 80051dc:	7ffb      	ldrb	r3, [r7, #31]
 80051de:	2b04      	cmp	r3, #4
 80051e0:	d001      	beq.n	80051e6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80051e2:	2302      	movs	r3, #2
 80051e4:	e17f      	b.n	80054e6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d005      	beq.n	80051f8 <HAL_SPI_TransmitReceive+0x5c>
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d002      	beq.n	80051f8 <HAL_SPI_TransmitReceive+0x5c>
 80051f2:	887b      	ldrh	r3, [r7, #2]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d101      	bne.n	80051fc <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	e174      	b.n	80054e6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005202:	2b01      	cmp	r3, #1
 8005204:	d101      	bne.n	800520a <HAL_SPI_TransmitReceive+0x6e>
 8005206:	2302      	movs	r3, #2
 8005208:	e16d      	b.n	80054e6 <HAL_SPI_TransmitReceive+0x34a>
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2201      	movs	r2, #1
 800520e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005218:	b2db      	uxtb	r3, r3
 800521a:	2b04      	cmp	r3, #4
 800521c:	d003      	beq.n	8005226 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2205      	movs	r2, #5
 8005222:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	2200      	movs	r2, #0
 800522a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	887a      	ldrh	r2, [r7, #2]
 8005236:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	887a      	ldrh	r2, [r7, #2]
 800523c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	68ba      	ldr	r2, [r7, #8]
 8005242:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	887a      	ldrh	r2, [r7, #2]
 8005248:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	887a      	ldrh	r2, [r7, #2]
 800524e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	2200      	movs	r2, #0
 8005254:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005266:	2b40      	cmp	r3, #64	@ 0x40
 8005268:	d007      	beq.n	800527a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005278:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	68db      	ldr	r3, [r3, #12]
 800527e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005282:	d17e      	bne.n	8005382 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d002      	beq.n	8005292 <HAL_SPI_TransmitReceive+0xf6>
 800528c:	8afb      	ldrh	r3, [r7, #22]
 800528e:	2b01      	cmp	r3, #1
 8005290:	d16c      	bne.n	800536c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005296:	881a      	ldrh	r2, [r3, #0]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a2:	1c9a      	adds	r2, r3, #2
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	3b01      	subs	r3, #1
 80052b0:	b29a      	uxth	r2, r3
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052b6:	e059      	b.n	800536c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	689b      	ldr	r3, [r3, #8]
 80052be:	f003 0302 	and.w	r3, r3, #2
 80052c2:	2b02      	cmp	r3, #2
 80052c4:	d11b      	bne.n	80052fe <HAL_SPI_TransmitReceive+0x162>
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052ca:	b29b      	uxth	r3, r3
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d016      	beq.n	80052fe <HAL_SPI_TransmitReceive+0x162>
 80052d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d2:	2b01      	cmp	r3, #1
 80052d4:	d113      	bne.n	80052fe <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052da:	881a      	ldrh	r2, [r3, #0]
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e6:	1c9a      	adds	r2, r3, #2
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052f0:	b29b      	uxth	r3, r3
 80052f2:	3b01      	subs	r3, #1
 80052f4:	b29a      	uxth	r2, r3
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80052fa:	2300      	movs	r3, #0
 80052fc:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	689b      	ldr	r3, [r3, #8]
 8005304:	f003 0301 	and.w	r3, r3, #1
 8005308:	2b01      	cmp	r3, #1
 800530a:	d119      	bne.n	8005340 <HAL_SPI_TransmitReceive+0x1a4>
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005310:	b29b      	uxth	r3, r3
 8005312:	2b00      	cmp	r3, #0
 8005314:	d014      	beq.n	8005340 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	68da      	ldr	r2, [r3, #12]
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005320:	b292      	uxth	r2, r2
 8005322:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005328:	1c9a      	adds	r2, r3, #2
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005332:	b29b      	uxth	r3, r3
 8005334:	3b01      	subs	r3, #1
 8005336:	b29a      	uxth	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800533c:	2301      	movs	r3, #1
 800533e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005340:	f7fe fcd0 	bl	8003ce4 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	6a3b      	ldr	r3, [r7, #32]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800534c:	429a      	cmp	r2, r3
 800534e:	d80d      	bhi.n	800536c <HAL_SPI_TransmitReceive+0x1d0>
 8005350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005352:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005356:	d009      	beq.n	800536c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	2200      	movs	r2, #0
 8005364:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005368:	2303      	movs	r3, #3
 800536a:	e0bc      	b.n	80054e6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005370:	b29b      	uxth	r3, r3
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1a0      	bne.n	80052b8 <HAL_SPI_TransmitReceive+0x11c>
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800537a:	b29b      	uxth	r3, r3
 800537c:	2b00      	cmp	r3, #0
 800537e:	d19b      	bne.n	80052b8 <HAL_SPI_TransmitReceive+0x11c>
 8005380:	e082      	b.n	8005488 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	685b      	ldr	r3, [r3, #4]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d002      	beq.n	8005390 <HAL_SPI_TransmitReceive+0x1f4>
 800538a:	8afb      	ldrh	r3, [r7, #22]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d171      	bne.n	8005474 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	330c      	adds	r3, #12
 800539a:	7812      	ldrb	r2, [r2, #0]
 800539c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053a2:	1c5a      	adds	r2, r3, #1
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	3b01      	subs	r3, #1
 80053b0:	b29a      	uxth	r2, r3
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053b6:	e05d      	b.n	8005474 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	689b      	ldr	r3, [r3, #8]
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d11c      	bne.n	8005400 <HAL_SPI_TransmitReceive+0x264>
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053ca:	b29b      	uxth	r3, r3
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d017      	beq.n	8005400 <HAL_SPI_TransmitReceive+0x264>
 80053d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	d114      	bne.n	8005400 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	330c      	adds	r3, #12
 80053e0:	7812      	ldrb	r2, [r2, #0]
 80053e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e8:	1c5a      	adds	r2, r3, #1
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053f2:	b29b      	uxth	r3, r3
 80053f4:	3b01      	subs	r3, #1
 80053f6:	b29a      	uxth	r2, r3
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80053fc:	2300      	movs	r3, #0
 80053fe:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	689b      	ldr	r3, [r3, #8]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b01      	cmp	r3, #1
 800540c:	d119      	bne.n	8005442 <HAL_SPI_TransmitReceive+0x2a6>
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005412:	b29b      	uxth	r3, r3
 8005414:	2b00      	cmp	r3, #0
 8005416:	d014      	beq.n	8005442 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68da      	ldr	r2, [r3, #12]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005422:	b2d2      	uxtb	r2, r2
 8005424:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800542a:	1c5a      	adds	r2, r3, #1
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005434:	b29b      	uxth	r3, r3
 8005436:	3b01      	subs	r3, #1
 8005438:	b29a      	uxth	r2, r3
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800543e:	2301      	movs	r3, #1
 8005440:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005442:	f7fe fc4f 	bl	8003ce4 <HAL_GetTick>
 8005446:	4602      	mov	r2, r0
 8005448:	6a3b      	ldr	r3, [r7, #32]
 800544a:	1ad3      	subs	r3, r2, r3
 800544c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800544e:	429a      	cmp	r2, r3
 8005450:	d803      	bhi.n	800545a <HAL_SPI_TransmitReceive+0x2be>
 8005452:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005454:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005458:	d102      	bne.n	8005460 <HAL_SPI_TransmitReceive+0x2c4>
 800545a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800545c:	2b00      	cmp	r3, #0
 800545e:	d109      	bne.n	8005474 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	2201      	movs	r2, #1
 8005464:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005470:	2303      	movs	r3, #3
 8005472:	e038      	b.n	80054e6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005478:	b29b      	uxth	r3, r3
 800547a:	2b00      	cmp	r3, #0
 800547c:	d19c      	bne.n	80053b8 <HAL_SPI_TransmitReceive+0x21c>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005482:	b29b      	uxth	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	d197      	bne.n	80053b8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005488:	6a3a      	ldr	r2, [r7, #32]
 800548a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	f000 f91d 	bl	80056cc <SPI_EndRxTxTransaction>
 8005492:	4603      	mov	r3, r0
 8005494:	2b00      	cmp	r3, #0
 8005496:	d008      	beq.n	80054aa <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2220      	movs	r2, #32
 800549c:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	2200      	movs	r2, #0
 80054a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80054a6:	2301      	movs	r3, #1
 80054a8:	e01d      	b.n	80054e6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	689b      	ldr	r3, [r3, #8]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d10a      	bne.n	80054c8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054b2:	2300      	movs	r3, #0
 80054b4:	613b      	str	r3, [r7, #16]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	613b      	str	r3, [r7, #16]
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	613b      	str	r3, [r7, #16]
 80054c6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	2201      	movs	r2, #1
 80054cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	2200      	movs	r2, #0
 80054d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d001      	beq.n	80054e4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	e000      	b.n	80054e6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80054e4:	2300      	movs	r3, #0
  }
}
 80054e6:	4618      	mov	r0, r3
 80054e8:	3728      	adds	r7, #40	@ 0x28
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
	...

080054f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b088      	sub	sp, #32
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	603b      	str	r3, [r7, #0]
 80054fc:	4613      	mov	r3, r2
 80054fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005500:	f7fe fbf0 	bl	8003ce4 <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005508:	1a9b      	subs	r3, r3, r2
 800550a:	683a      	ldr	r2, [r7, #0]
 800550c:	4413      	add	r3, r2
 800550e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005510:	f7fe fbe8 	bl	8003ce4 <HAL_GetTick>
 8005514:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005516:	4b39      	ldr	r3, [pc, #228]	@ (80055fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	015b      	lsls	r3, r3, #5
 800551c:	0d1b      	lsrs	r3, r3, #20
 800551e:	69fa      	ldr	r2, [r7, #28]
 8005520:	fb02 f303 	mul.w	r3, r2, r3
 8005524:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005526:	e055      	b.n	80055d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800552e:	d051      	beq.n	80055d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005530:	f7fe fbd8 	bl	8003ce4 <HAL_GetTick>
 8005534:	4602      	mov	r2, r0
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	1ad3      	subs	r3, r2, r3
 800553a:	69fa      	ldr	r2, [r7, #28]
 800553c:	429a      	cmp	r2, r3
 800553e:	d902      	bls.n	8005546 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005540:	69fb      	ldr	r3, [r7, #28]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d13d      	bne.n	80055c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	685a      	ldr	r2, [r3, #4]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005554:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	685b      	ldr	r3, [r3, #4]
 800555a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800555e:	d111      	bne.n	8005584 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005568:	d004      	beq.n	8005574 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005572:	d107      	bne.n	8005584 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005582:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005588:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800558c:	d10f      	bne.n	80055ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800559c:	601a      	str	r2, [r3, #0]
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	2201      	movs	r2, #1
 80055b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	2200      	movs	r2, #0
 80055ba:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e018      	b.n	80055f4 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055c2:	697b      	ldr	r3, [r7, #20]
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d102      	bne.n	80055ce <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80055c8:	2300      	movs	r3, #0
 80055ca:	61fb      	str	r3, [r7, #28]
 80055cc:	e002      	b.n	80055d4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	3b01      	subs	r3, #1
 80055d2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	689a      	ldr	r2, [r3, #8]
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	4013      	ands	r3, r2
 80055de:	68ba      	ldr	r2, [r7, #8]
 80055e0:	429a      	cmp	r2, r3
 80055e2:	bf0c      	ite	eq
 80055e4:	2301      	moveq	r3, #1
 80055e6:	2300      	movne	r3, #0
 80055e8:	b2db      	uxtb	r3, r3
 80055ea:	461a      	mov	r2, r3
 80055ec:	79fb      	ldrb	r3, [r7, #7]
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d19a      	bne.n	8005528 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 80055f2:	2300      	movs	r3, #0
}
 80055f4:	4618      	mov	r0, r3
 80055f6:	3720      	adds	r7, #32
 80055f8:	46bd      	mov	sp, r7
 80055fa:	bd80      	pop	{r7, pc}
 80055fc:	20000024 	.word	0x20000024

08005600 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b086      	sub	sp, #24
 8005604:	af02      	add	r7, sp, #8
 8005606:	60f8      	str	r0, [r7, #12]
 8005608:	60b9      	str	r1, [r7, #8]
 800560a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	685b      	ldr	r3, [r3, #4]
 8005610:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005614:	d111      	bne.n	800563a <SPI_EndRxTransaction+0x3a>
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800561e:	d004      	beq.n	800562a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	689b      	ldr	r3, [r3, #8]
 8005624:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005628:	d107      	bne.n	800563a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	681a      	ldr	r2, [r3, #0]
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005638:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	685b      	ldr	r3, [r3, #4]
 800563e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005642:	d12a      	bne.n	800569a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	689b      	ldr	r3, [r3, #8]
 8005648:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800564c:	d012      	beq.n	8005674 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	9300      	str	r3, [sp, #0]
 8005652:	68bb      	ldr	r3, [r7, #8]
 8005654:	2200      	movs	r2, #0
 8005656:	2180      	movs	r1, #128	@ 0x80
 8005658:	68f8      	ldr	r0, [r7, #12]
 800565a:	f7ff ff49 	bl	80054f0 <SPI_WaitFlagStateUntilTimeout>
 800565e:	4603      	mov	r3, r0
 8005660:	2b00      	cmp	r3, #0
 8005662:	d02d      	beq.n	80056c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005668:	f043 0220 	orr.w	r2, r3, #32
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e026      	b.n	80056c2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	9300      	str	r3, [sp, #0]
 8005678:	68bb      	ldr	r3, [r7, #8]
 800567a:	2200      	movs	r2, #0
 800567c:	2101      	movs	r1, #1
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f7ff ff36 	bl	80054f0 <SPI_WaitFlagStateUntilTimeout>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d01a      	beq.n	80056c0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800568e:	f043 0220 	orr.w	r2, r3, #32
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005696:	2303      	movs	r3, #3
 8005698:	e013      	b.n	80056c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	9300      	str	r3, [sp, #0]
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	2200      	movs	r2, #0
 80056a2:	2101      	movs	r1, #1
 80056a4:	68f8      	ldr	r0, [r7, #12]
 80056a6:	f7ff ff23 	bl	80054f0 <SPI_WaitFlagStateUntilTimeout>
 80056aa:	4603      	mov	r3, r0
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d007      	beq.n	80056c0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056b4:	f043 0220 	orr.w	r2, r3, #32
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80056bc:	2303      	movs	r3, #3
 80056be:	e000      	b.n	80056c2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80056c0:	2300      	movs	r3, #0
}
 80056c2:	4618      	mov	r0, r3
 80056c4:	3710      	adds	r7, #16
 80056c6:	46bd      	mov	sp, r7
 80056c8:	bd80      	pop	{r7, pc}
	...

080056cc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b088      	sub	sp, #32
 80056d0:	af02      	add	r7, sp, #8
 80056d2:	60f8      	str	r0, [r7, #12]
 80056d4:	60b9      	str	r1, [r7, #8]
 80056d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	9300      	str	r3, [sp, #0]
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	2201      	movs	r2, #1
 80056e0:	2102      	movs	r1, #2
 80056e2:	68f8      	ldr	r0, [r7, #12]
 80056e4:	f7ff ff04 	bl	80054f0 <SPI_WaitFlagStateUntilTimeout>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d007      	beq.n	80056fe <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056f2:	f043 0220 	orr.w	r2, r3, #32
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80056fa:	2303      	movs	r3, #3
 80056fc:	e032      	b.n	8005764 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80056fe:	4b1b      	ldr	r3, [pc, #108]	@ (800576c <SPI_EndRxTxTransaction+0xa0>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a1b      	ldr	r2, [pc, #108]	@ (8005770 <SPI_EndRxTxTransaction+0xa4>)
 8005704:	fba2 2303 	umull	r2, r3, r2, r3
 8005708:	0d5b      	lsrs	r3, r3, #21
 800570a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800570e:	fb02 f303 	mul.w	r3, r2, r3
 8005712:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800571c:	d112      	bne.n	8005744 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	9300      	str	r3, [sp, #0]
 8005722:	68bb      	ldr	r3, [r7, #8]
 8005724:	2200      	movs	r2, #0
 8005726:	2180      	movs	r1, #128	@ 0x80
 8005728:	68f8      	ldr	r0, [r7, #12]
 800572a:	f7ff fee1 	bl	80054f0 <SPI_WaitFlagStateUntilTimeout>
 800572e:	4603      	mov	r3, r0
 8005730:	2b00      	cmp	r3, #0
 8005732:	d016      	beq.n	8005762 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005738:	f043 0220 	orr.w	r2, r3, #32
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005740:	2303      	movs	r3, #3
 8005742:	e00f      	b.n	8005764 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00a      	beq.n	8005760 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800574a:	697b      	ldr	r3, [r7, #20]
 800574c:	3b01      	subs	r3, #1
 800574e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	689b      	ldr	r3, [r3, #8]
 8005756:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800575a:	2b80      	cmp	r3, #128	@ 0x80
 800575c:	d0f2      	beq.n	8005744 <SPI_EndRxTxTransaction+0x78>
 800575e:	e000      	b.n	8005762 <SPI_EndRxTxTransaction+0x96>
        break;
 8005760:	bf00      	nop
  }

  return HAL_OK;
 8005762:	2300      	movs	r3, #0
}
 8005764:	4618      	mov	r0, r3
 8005766:	3718      	adds	r7, #24
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}
 800576c:	20000024 	.word	0x20000024
 8005770:	165e9f81 	.word	0x165e9f81

08005774 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b084      	sub	sp, #16
 8005778:	af00      	add	r7, sp, #0
 800577a:	60f8      	str	r0, [r7, #12]
 800577c:	60b9      	str	r1, [r7, #8]
 800577e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d101      	bne.n	800578a <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8005786:	2301      	movs	r3, #1
 8005788:	e038      	b.n	80057fc <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8005790:	b2db      	uxtb	r3, r3
 8005792:	2b00      	cmp	r3, #0
 8005794:	d106      	bne.n	80057a4 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800579e:	68f8      	ldr	r0, [r7, #12]
 80057a0:	f7fc ffa4 	bl	80026ec <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681a      	ldr	r2, [r3, #0]
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	3308      	adds	r3, #8
 80057ac:	4619      	mov	r1, r3
 80057ae:	4610      	mov	r0, r2
 80057b0:	f001 f8c2 	bl	8006938 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6818      	ldr	r0, [r3, #0]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	689b      	ldr	r3, [r3, #8]
 80057bc:	461a      	mov	r2, r3
 80057be:	68b9      	ldr	r1, [r7, #8]
 80057c0:	f001 f924 	bl	8006a0c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	6858      	ldr	r0, [r3, #4]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	689a      	ldr	r2, [r3, #8]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d0:	6879      	ldr	r1, [r7, #4]
 80057d2:	f001 f949 	bl	8006a68 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	68fa      	ldr	r2, [r7, #12]
 80057dc:	6892      	ldr	r2, [r2, #8]
 80057de:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	68fa      	ldr	r2, [r7, #12]
 80057e8:	6892      	ldr	r2, [r2, #8]
 80057ea:	f041 0101 	orr.w	r1, r1, #1
 80057ee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80057fa:	2300      	movs	r3, #0
}
 80057fc:	4618      	mov	r0, r3
 80057fe:	3710      	adds	r7, #16
 8005800:	46bd      	mov	sp, r7
 8005802:	bd80      	pop	{r7, pc}

08005804 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b082      	sub	sp, #8
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e041      	b.n	800589a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b00      	cmp	r3, #0
 8005820:	d106      	bne.n	8005830 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2200      	movs	r2, #0
 8005826:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f7fe f958 	bl	8003ae0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2202      	movs	r2, #2
 8005834:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3304      	adds	r3, #4
 8005840:	4619      	mov	r1, r3
 8005842:	4610      	mov	r0, r2
 8005844:	f000 fcd2 	bl	80061ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2201      	movs	r2, #1
 8005854:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	2201      	movs	r2, #1
 800585c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	2201      	movs	r2, #1
 8005864:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2201      	movs	r2, #1
 800586c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	2201      	movs	r2, #1
 8005874:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	2201      	movs	r2, #1
 800587c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	2201      	movs	r2, #1
 8005884:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	2201      	movs	r2, #1
 800588c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	2201      	movs	r2, #1
 8005894:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005898:	2300      	movs	r3, #0
}
 800589a:	4618      	mov	r0, r3
 800589c:	3708      	adds	r7, #8
 800589e:	46bd      	mov	sp, r7
 80058a0:	bd80      	pop	{r7, pc}
	...

080058a4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058a4:	b480      	push	{r7}
 80058a6:	b085      	sub	sp, #20
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	2b01      	cmp	r3, #1
 80058b6:	d001      	beq.n	80058bc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80058b8:	2301      	movs	r3, #1
 80058ba:	e04e      	b.n	800595a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2202      	movs	r2, #2
 80058c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	68da      	ldr	r2, [r3, #12]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f042 0201 	orr.w	r2, r2, #1
 80058d2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a23      	ldr	r2, [pc, #140]	@ (8005968 <HAL_TIM_Base_Start_IT+0xc4>)
 80058da:	4293      	cmp	r3, r2
 80058dc:	d022      	beq.n	8005924 <HAL_TIM_Base_Start_IT+0x80>
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058e6:	d01d      	beq.n	8005924 <HAL_TIM_Base_Start_IT+0x80>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	4a1f      	ldr	r2, [pc, #124]	@ (800596c <HAL_TIM_Base_Start_IT+0xc8>)
 80058ee:	4293      	cmp	r3, r2
 80058f0:	d018      	beq.n	8005924 <HAL_TIM_Base_Start_IT+0x80>
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	4a1e      	ldr	r2, [pc, #120]	@ (8005970 <HAL_TIM_Base_Start_IT+0xcc>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d013      	beq.n	8005924 <HAL_TIM_Base_Start_IT+0x80>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a1c      	ldr	r2, [pc, #112]	@ (8005974 <HAL_TIM_Base_Start_IT+0xd0>)
 8005902:	4293      	cmp	r3, r2
 8005904:	d00e      	beq.n	8005924 <HAL_TIM_Base_Start_IT+0x80>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a1b      	ldr	r2, [pc, #108]	@ (8005978 <HAL_TIM_Base_Start_IT+0xd4>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d009      	beq.n	8005924 <HAL_TIM_Base_Start_IT+0x80>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a19      	ldr	r2, [pc, #100]	@ (800597c <HAL_TIM_Base_Start_IT+0xd8>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d004      	beq.n	8005924 <HAL_TIM_Base_Start_IT+0x80>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a18      	ldr	r2, [pc, #96]	@ (8005980 <HAL_TIM_Base_Start_IT+0xdc>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d111      	bne.n	8005948 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f003 0307 	and.w	r3, r3, #7
 800592e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2b06      	cmp	r3, #6
 8005934:	d010      	beq.n	8005958 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	681a      	ldr	r2, [r3, #0]
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f042 0201 	orr.w	r2, r2, #1
 8005944:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005946:	e007      	b.n	8005958 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f042 0201 	orr.w	r2, r2, #1
 8005956:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	40010000 	.word	0x40010000
 800596c:	40000400 	.word	0x40000400
 8005970:	40000800 	.word	0x40000800
 8005974:	40000c00 	.word	0x40000c00
 8005978:	40010400 	.word	0x40010400
 800597c:	40014000 	.word	0x40014000
 8005980:	40001800 	.word	0x40001800

08005984 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005984:	b580      	push	{r7, lr}
 8005986:	b082      	sub	sp, #8
 8005988:	af00      	add	r7, sp, #0
 800598a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2b00      	cmp	r3, #0
 8005990:	d101      	bne.n	8005996 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e041      	b.n	8005a1a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800599c:	b2db      	uxtb	r3, r3
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d106      	bne.n	80059b0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80059aa:	6878      	ldr	r0, [r7, #4]
 80059ac:	f000 f839 	bl	8005a22 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2202      	movs	r2, #2
 80059b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681a      	ldr	r2, [r3, #0]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	3304      	adds	r3, #4
 80059c0:	4619      	mov	r1, r3
 80059c2:	4610      	mov	r0, r2
 80059c4:	f000 fc12 	bl	80061ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2201      	movs	r2, #1
 80059cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2201      	movs	r2, #1
 80059d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2201      	movs	r2, #1
 80059dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	2201      	movs	r2, #1
 80059e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2201      	movs	r2, #1
 80059ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	2201      	movs	r2, #1
 80059f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2201      	movs	r2, #1
 8005a04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	2201      	movs	r2, #1
 8005a0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	2201      	movs	r2, #1
 8005a14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a18:	2300      	movs	r3, #0
}
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	3708      	adds	r7, #8
 8005a1e:	46bd      	mov	sp, r7
 8005a20:	bd80      	pop	{r7, pc}

08005a22 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005a22:	b480      	push	{r7}
 8005a24:	b083      	sub	sp, #12
 8005a26:	af00      	add	r7, sp, #0
 8005a28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005a2a:	bf00      	nop
 8005a2c:	370c      	adds	r7, #12
 8005a2e:	46bd      	mov	sp, r7
 8005a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a34:	4770      	bx	lr
	...

08005a38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	b084      	sub	sp, #16
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	6078      	str	r0, [r7, #4]
 8005a40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d109      	bne.n	8005a5c <HAL_TIM_PWM_Start+0x24>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	bf14      	ite	ne
 8005a54:	2301      	movne	r3, #1
 8005a56:	2300      	moveq	r3, #0
 8005a58:	b2db      	uxtb	r3, r3
 8005a5a:	e022      	b.n	8005aa2 <HAL_TIM_PWM_Start+0x6a>
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	2b04      	cmp	r3, #4
 8005a60:	d109      	bne.n	8005a76 <HAL_TIM_PWM_Start+0x3e>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005a68:	b2db      	uxtb	r3, r3
 8005a6a:	2b01      	cmp	r3, #1
 8005a6c:	bf14      	ite	ne
 8005a6e:	2301      	movne	r3, #1
 8005a70:	2300      	moveq	r3, #0
 8005a72:	b2db      	uxtb	r3, r3
 8005a74:	e015      	b.n	8005aa2 <HAL_TIM_PWM_Start+0x6a>
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	2b08      	cmp	r3, #8
 8005a7a:	d109      	bne.n	8005a90 <HAL_TIM_PWM_Start+0x58>
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	2b01      	cmp	r3, #1
 8005a86:	bf14      	ite	ne
 8005a88:	2301      	movne	r3, #1
 8005a8a:	2300      	moveq	r3, #0
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	e008      	b.n	8005aa2 <HAL_TIM_PWM_Start+0x6a>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	bf14      	ite	ne
 8005a9c:	2301      	movne	r3, #1
 8005a9e:	2300      	moveq	r3, #0
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d001      	beq.n	8005aaa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	e07c      	b.n	8005ba4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d104      	bne.n	8005aba <HAL_TIM_PWM_Start+0x82>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	2202      	movs	r2, #2
 8005ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ab8:	e013      	b.n	8005ae2 <HAL_TIM_PWM_Start+0xaa>
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	2b04      	cmp	r3, #4
 8005abe:	d104      	bne.n	8005aca <HAL_TIM_PWM_Start+0x92>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2202      	movs	r2, #2
 8005ac4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005ac8:	e00b      	b.n	8005ae2 <HAL_TIM_PWM_Start+0xaa>
 8005aca:	683b      	ldr	r3, [r7, #0]
 8005acc:	2b08      	cmp	r3, #8
 8005ace:	d104      	bne.n	8005ada <HAL_TIM_PWM_Start+0xa2>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2202      	movs	r2, #2
 8005ad4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ad8:	e003      	b.n	8005ae2 <HAL_TIM_PWM_Start+0xaa>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	2202      	movs	r2, #2
 8005ade:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	6839      	ldr	r1, [r7, #0]
 8005aea:	4618      	mov	r0, r3
 8005aec:	f000 fe6e 	bl	80067cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	4a2d      	ldr	r2, [pc, #180]	@ (8005bac <HAL_TIM_PWM_Start+0x174>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d004      	beq.n	8005b04 <HAL_TIM_PWM_Start+0xcc>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a2c      	ldr	r2, [pc, #176]	@ (8005bb0 <HAL_TIM_PWM_Start+0x178>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d101      	bne.n	8005b08 <HAL_TIM_PWM_Start+0xd0>
 8005b04:	2301      	movs	r3, #1
 8005b06:	e000      	b.n	8005b0a <HAL_TIM_PWM_Start+0xd2>
 8005b08:	2300      	movs	r3, #0
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d007      	beq.n	8005b1e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b1c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a22      	ldr	r2, [pc, #136]	@ (8005bac <HAL_TIM_PWM_Start+0x174>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d022      	beq.n	8005b6e <HAL_TIM_PWM_Start+0x136>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b30:	d01d      	beq.n	8005b6e <HAL_TIM_PWM_Start+0x136>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	4a1f      	ldr	r2, [pc, #124]	@ (8005bb4 <HAL_TIM_PWM_Start+0x17c>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d018      	beq.n	8005b6e <HAL_TIM_PWM_Start+0x136>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	4a1d      	ldr	r2, [pc, #116]	@ (8005bb8 <HAL_TIM_PWM_Start+0x180>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d013      	beq.n	8005b6e <HAL_TIM_PWM_Start+0x136>
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	4a1c      	ldr	r2, [pc, #112]	@ (8005bbc <HAL_TIM_PWM_Start+0x184>)
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	d00e      	beq.n	8005b6e <HAL_TIM_PWM_Start+0x136>
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a16      	ldr	r2, [pc, #88]	@ (8005bb0 <HAL_TIM_PWM_Start+0x178>)
 8005b56:	4293      	cmp	r3, r2
 8005b58:	d009      	beq.n	8005b6e <HAL_TIM_PWM_Start+0x136>
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4a18      	ldr	r2, [pc, #96]	@ (8005bc0 <HAL_TIM_PWM_Start+0x188>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d004      	beq.n	8005b6e <HAL_TIM_PWM_Start+0x136>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	4a16      	ldr	r2, [pc, #88]	@ (8005bc4 <HAL_TIM_PWM_Start+0x18c>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d111      	bne.n	8005b92 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	689b      	ldr	r3, [r3, #8]
 8005b74:	f003 0307 	and.w	r3, r3, #7
 8005b78:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2b06      	cmp	r3, #6
 8005b7e:	d010      	beq.n	8005ba2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f042 0201 	orr.w	r2, r2, #1
 8005b8e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b90:	e007      	b.n	8005ba2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	681a      	ldr	r2, [r3, #0]
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f042 0201 	orr.w	r2, r2, #1
 8005ba0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ba2:	2300      	movs	r3, #0
}
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	3710      	adds	r7, #16
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	bd80      	pop	{r7, pc}
 8005bac:	40010000 	.word	0x40010000
 8005bb0:	40010400 	.word	0x40010400
 8005bb4:	40000400 	.word	0x40000400
 8005bb8:	40000800 	.word	0x40000800
 8005bbc:	40000c00 	.word	0x40000c00
 8005bc0:	40014000 	.word	0x40014000
 8005bc4:	40001800 	.word	0x40001800

08005bc8 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bc8:	b580      	push	{r7, lr}
 8005bca:	b082      	sub	sp, #8
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	6078      	str	r0, [r7, #4]
 8005bd0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2200      	movs	r2, #0
 8005bd8:	6839      	ldr	r1, [r7, #0]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 fdf6 	bl	80067cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a2e      	ldr	r2, [pc, #184]	@ (8005ca0 <HAL_TIM_PWM_Stop+0xd8>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d004      	beq.n	8005bf4 <HAL_TIM_PWM_Stop+0x2c>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a2d      	ldr	r2, [pc, #180]	@ (8005ca4 <HAL_TIM_PWM_Stop+0xdc>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d101      	bne.n	8005bf8 <HAL_TIM_PWM_Stop+0x30>
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	e000      	b.n	8005bfa <HAL_TIM_PWM_Stop+0x32>
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d017      	beq.n	8005c2e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6a1a      	ldr	r2, [r3, #32]
 8005c04:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005c08:	4013      	ands	r3, r2
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d10f      	bne.n	8005c2e <HAL_TIM_PWM_Stop+0x66>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	6a1a      	ldr	r2, [r3, #32]
 8005c14:	f240 4344 	movw	r3, #1092	@ 0x444
 8005c18:	4013      	ands	r3, r2
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d107      	bne.n	8005c2e <HAL_TIM_PWM_Stop+0x66>
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005c2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	6a1a      	ldr	r2, [r3, #32]
 8005c34:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005c38:	4013      	ands	r3, r2
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10f      	bne.n	8005c5e <HAL_TIM_PWM_Stop+0x96>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	6a1a      	ldr	r2, [r3, #32]
 8005c44:	f240 4344 	movw	r3, #1092	@ 0x444
 8005c48:	4013      	ands	r3, r2
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d107      	bne.n	8005c5e <HAL_TIM_PWM_Stop+0x96>
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681a      	ldr	r2, [r3, #0]
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f022 0201 	bic.w	r2, r2, #1
 8005c5c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d104      	bne.n	8005c6e <HAL_TIM_PWM_Stop+0xa6>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2201      	movs	r2, #1
 8005c68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c6c:	e013      	b.n	8005c96 <HAL_TIM_PWM_Stop+0xce>
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	2b04      	cmp	r3, #4
 8005c72:	d104      	bne.n	8005c7e <HAL_TIM_PWM_Stop+0xb6>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	2201      	movs	r2, #1
 8005c78:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c7c:	e00b      	b.n	8005c96 <HAL_TIM_PWM_Stop+0xce>
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	2b08      	cmp	r3, #8
 8005c82:	d104      	bne.n	8005c8e <HAL_TIM_PWM_Stop+0xc6>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c8c:	e003      	b.n	8005c96 <HAL_TIM_PWM_Stop+0xce>
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	2201      	movs	r2, #1
 8005c92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8005c96:	2300      	movs	r3, #0
}
 8005c98:	4618      	mov	r0, r3
 8005c9a:	3708      	adds	r7, #8
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}
 8005ca0:	40010000 	.word	0x40010000
 8005ca4:	40010400 	.word	0x40010400

08005ca8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b084      	sub	sp, #16
 8005cac:	af00      	add	r7, sp, #0
 8005cae:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	68db      	ldr	r3, [r3, #12]
 8005cb6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	691b      	ldr	r3, [r3, #16]
 8005cbe:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005cc0:	68bb      	ldr	r3, [r7, #8]
 8005cc2:	f003 0302 	and.w	r3, r3, #2
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d020      	beq.n	8005d0c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f003 0302 	and.w	r3, r3, #2
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	d01b      	beq.n	8005d0c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f06f 0202 	mvn.w	r2, #2
 8005cdc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	2201      	movs	r2, #1
 8005ce2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	699b      	ldr	r3, [r3, #24]
 8005cea:	f003 0303 	and.w	r3, r3, #3
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d003      	beq.n	8005cfa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005cf2:	6878      	ldr	r0, [r7, #4]
 8005cf4:	f000 fa5b 	bl	80061ae <HAL_TIM_IC_CaptureCallback>
 8005cf8:	e005      	b.n	8005d06 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f000 fa4d 	bl	800619a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d00:	6878      	ldr	r0, [r7, #4]
 8005d02:	f000 fa5e 	bl	80061c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2200      	movs	r2, #0
 8005d0a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f003 0304 	and.w	r3, r3, #4
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d020      	beq.n	8005d58 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f003 0304 	and.w	r3, r3, #4
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d01b      	beq.n	8005d58 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f06f 0204 	mvn.w	r2, #4
 8005d28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2202      	movs	r2, #2
 8005d2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d003      	beq.n	8005d46 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 fa35 	bl	80061ae <HAL_TIM_IC_CaptureCallback>
 8005d44:	e005      	b.n	8005d52 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 fa27 	bl	800619a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 fa38 	bl	80061c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f003 0308 	and.w	r3, r3, #8
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d020      	beq.n	8005da4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f003 0308 	and.w	r3, r3, #8
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d01b      	beq.n	8005da4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f06f 0208 	mvn.w	r2, #8
 8005d74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2204      	movs	r2, #4
 8005d7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	69db      	ldr	r3, [r3, #28]
 8005d82:	f003 0303 	and.w	r3, r3, #3
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d003      	beq.n	8005d92 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 fa0f 	bl	80061ae <HAL_TIM_IC_CaptureCallback>
 8005d90:	e005      	b.n	8005d9e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 fa01 	bl	800619a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 fa12 	bl	80061c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	f003 0310 	and.w	r3, r3, #16
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d020      	beq.n	8005df0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f003 0310 	and.w	r3, r3, #16
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d01b      	beq.n	8005df0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f06f 0210 	mvn.w	r2, #16
 8005dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2208      	movs	r2, #8
 8005dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	69db      	ldr	r3, [r3, #28]
 8005dce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d003      	beq.n	8005dde <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f000 f9e9 	bl	80061ae <HAL_TIM_IC_CaptureCallback>
 8005ddc:	e005      	b.n	8005dea <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f9db 	bl	800619a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 f9ec 	bl	80061c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	f003 0301 	and.w	r3, r3, #1
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00c      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f003 0301 	and.w	r3, r3, #1
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d007      	beq.n	8005e14 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f06f 0201 	mvn.w	r2, #1
 8005e0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7fd fbe2 	bl	80035d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d00c      	beq.n	8005e38 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d007      	beq.n	8005e38 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005e30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e32:	6878      	ldr	r0, [r7, #4]
 8005e34:	f000 fd76 	bl	8006924 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d00c      	beq.n	8005e5c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d007      	beq.n	8005e5c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005e54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f000 f9bd 	bl	80061d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	f003 0320 	and.w	r3, r3, #32
 8005e62:	2b00      	cmp	r3, #0
 8005e64:	d00c      	beq.n	8005e80 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	f003 0320 	and.w	r3, r3, #32
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d007      	beq.n	8005e80 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f06f 0220 	mvn.w	r2, #32
 8005e78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005e7a:	6878      	ldr	r0, [r7, #4]
 8005e7c:	f000 fd48 	bl	8006910 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005e80:	bf00      	nop
 8005e82:	3710      	adds	r7, #16
 8005e84:	46bd      	mov	sp, r7
 8005e86:	bd80      	pop	{r7, pc}

08005e88 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005e88:	b580      	push	{r7, lr}
 8005e8a:	b086      	sub	sp, #24
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	60f8      	str	r0, [r7, #12]
 8005e90:	60b9      	str	r1, [r7, #8]
 8005e92:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005e94:	2300      	movs	r3, #0
 8005e96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e9e:	2b01      	cmp	r3, #1
 8005ea0:	d101      	bne.n	8005ea6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005ea2:	2302      	movs	r3, #2
 8005ea4:	e0ae      	b.n	8006004 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	2201      	movs	r2, #1
 8005eaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2b0c      	cmp	r3, #12
 8005eb2:	f200 809f 	bhi.w	8005ff4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005eb6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ebc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005eb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ebc:	08005ef1 	.word	0x08005ef1
 8005ec0:	08005ff5 	.word	0x08005ff5
 8005ec4:	08005ff5 	.word	0x08005ff5
 8005ec8:	08005ff5 	.word	0x08005ff5
 8005ecc:	08005f31 	.word	0x08005f31
 8005ed0:	08005ff5 	.word	0x08005ff5
 8005ed4:	08005ff5 	.word	0x08005ff5
 8005ed8:	08005ff5 	.word	0x08005ff5
 8005edc:	08005f73 	.word	0x08005f73
 8005ee0:	08005ff5 	.word	0x08005ff5
 8005ee4:	08005ff5 	.word	0x08005ff5
 8005ee8:	08005ff5 	.word	0x08005ff5
 8005eec:	08005fb3 	.word	0x08005fb3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	68b9      	ldr	r1, [r7, #8]
 8005ef6:	4618      	mov	r0, r3
 8005ef8:	f000 fa1e 	bl	8006338 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	699a      	ldr	r2, [r3, #24]
 8005f02:	68fb      	ldr	r3, [r7, #12]
 8005f04:	681b      	ldr	r3, [r3, #0]
 8005f06:	f042 0208 	orr.w	r2, r2, #8
 8005f0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	699a      	ldr	r2, [r3, #24]
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f022 0204 	bic.w	r2, r2, #4
 8005f1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	6999      	ldr	r1, [r3, #24]
 8005f22:	68bb      	ldr	r3, [r7, #8]
 8005f24:	691a      	ldr	r2, [r3, #16]
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	430a      	orrs	r2, r1
 8005f2c:	619a      	str	r2, [r3, #24]
      break;
 8005f2e:	e064      	b.n	8005ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f30:	68fb      	ldr	r3, [r7, #12]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	68b9      	ldr	r1, [r7, #8]
 8005f36:	4618      	mov	r0, r3
 8005f38:	f000 fa6e 	bl	8006418 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	699a      	ldr	r2, [r3, #24]
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005f4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	699a      	ldr	r2, [r3, #24]
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	681b      	ldr	r3, [r3, #0]
 8005f56:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	6999      	ldr	r1, [r3, #24]
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	691b      	ldr	r3, [r3, #16]
 8005f66:	021a      	lsls	r2, r3, #8
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	430a      	orrs	r2, r1
 8005f6e:	619a      	str	r2, [r3, #24]
      break;
 8005f70:	e043      	b.n	8005ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68b9      	ldr	r1, [r7, #8]
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f000 fac3 	bl	8006504 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	69da      	ldr	r2, [r3, #28]
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f042 0208 	orr.w	r2, r2, #8
 8005f8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	69da      	ldr	r2, [r3, #28]
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f022 0204 	bic.w	r2, r2, #4
 8005f9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	69d9      	ldr	r1, [r3, #28]
 8005fa4:	68bb      	ldr	r3, [r7, #8]
 8005fa6:	691a      	ldr	r2, [r3, #16]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	430a      	orrs	r2, r1
 8005fae:	61da      	str	r2, [r3, #28]
      break;
 8005fb0:	e023      	b.n	8005ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	68b9      	ldr	r1, [r7, #8]
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f000 fb17 	bl	80065ec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	69da      	ldr	r2, [r3, #28]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005fcc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fce:	68fb      	ldr	r3, [r7, #12]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	69da      	ldr	r2, [r3, #28]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005fdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	69d9      	ldr	r1, [r3, #28]
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	691b      	ldr	r3, [r3, #16]
 8005fe8:	021a      	lsls	r2, r3, #8
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	430a      	orrs	r2, r1
 8005ff0:	61da      	str	r2, [r3, #28]
      break;
 8005ff2:	e002      	b.n	8005ffa <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	75fb      	strb	r3, [r7, #23]
      break;
 8005ff8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	2200      	movs	r2, #0
 8005ffe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006002:	7dfb      	ldrb	r3, [r7, #23]
}
 8006004:	4618      	mov	r0, r3
 8006006:	3718      	adds	r7, #24
 8006008:	46bd      	mov	sp, r7
 800600a:	bd80      	pop	{r7, pc}

0800600c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800600c:	b580      	push	{r7, lr}
 800600e:	b084      	sub	sp, #16
 8006010:	af00      	add	r7, sp, #0
 8006012:	6078      	str	r0, [r7, #4]
 8006014:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006016:	2300      	movs	r3, #0
 8006018:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006020:	2b01      	cmp	r3, #1
 8006022:	d101      	bne.n	8006028 <HAL_TIM_ConfigClockSource+0x1c>
 8006024:	2302      	movs	r3, #2
 8006026:	e0b4      	b.n	8006192 <HAL_TIM_ConfigClockSource+0x186>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2202      	movs	r2, #2
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006046:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800604e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	68ba      	ldr	r2, [r7, #8]
 8006056:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006058:	683b      	ldr	r3, [r7, #0]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006060:	d03e      	beq.n	80060e0 <HAL_TIM_ConfigClockSource+0xd4>
 8006062:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006066:	f200 8087 	bhi.w	8006178 <HAL_TIM_ConfigClockSource+0x16c>
 800606a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800606e:	f000 8086 	beq.w	800617e <HAL_TIM_ConfigClockSource+0x172>
 8006072:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006076:	d87f      	bhi.n	8006178 <HAL_TIM_ConfigClockSource+0x16c>
 8006078:	2b70      	cmp	r3, #112	@ 0x70
 800607a:	d01a      	beq.n	80060b2 <HAL_TIM_ConfigClockSource+0xa6>
 800607c:	2b70      	cmp	r3, #112	@ 0x70
 800607e:	d87b      	bhi.n	8006178 <HAL_TIM_ConfigClockSource+0x16c>
 8006080:	2b60      	cmp	r3, #96	@ 0x60
 8006082:	d050      	beq.n	8006126 <HAL_TIM_ConfigClockSource+0x11a>
 8006084:	2b60      	cmp	r3, #96	@ 0x60
 8006086:	d877      	bhi.n	8006178 <HAL_TIM_ConfigClockSource+0x16c>
 8006088:	2b50      	cmp	r3, #80	@ 0x50
 800608a:	d03c      	beq.n	8006106 <HAL_TIM_ConfigClockSource+0xfa>
 800608c:	2b50      	cmp	r3, #80	@ 0x50
 800608e:	d873      	bhi.n	8006178 <HAL_TIM_ConfigClockSource+0x16c>
 8006090:	2b40      	cmp	r3, #64	@ 0x40
 8006092:	d058      	beq.n	8006146 <HAL_TIM_ConfigClockSource+0x13a>
 8006094:	2b40      	cmp	r3, #64	@ 0x40
 8006096:	d86f      	bhi.n	8006178 <HAL_TIM_ConfigClockSource+0x16c>
 8006098:	2b30      	cmp	r3, #48	@ 0x30
 800609a:	d064      	beq.n	8006166 <HAL_TIM_ConfigClockSource+0x15a>
 800609c:	2b30      	cmp	r3, #48	@ 0x30
 800609e:	d86b      	bhi.n	8006178 <HAL_TIM_ConfigClockSource+0x16c>
 80060a0:	2b20      	cmp	r3, #32
 80060a2:	d060      	beq.n	8006166 <HAL_TIM_ConfigClockSource+0x15a>
 80060a4:	2b20      	cmp	r3, #32
 80060a6:	d867      	bhi.n	8006178 <HAL_TIM_ConfigClockSource+0x16c>
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d05c      	beq.n	8006166 <HAL_TIM_ConfigClockSource+0x15a>
 80060ac:	2b10      	cmp	r3, #16
 80060ae:	d05a      	beq.n	8006166 <HAL_TIM_ConfigClockSource+0x15a>
 80060b0:	e062      	b.n	8006178 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060c2:	f000 fb63 	bl	800678c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80060d4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	609a      	str	r2, [r3, #8]
      break;
 80060de:	e04f      	b.n	8006180 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80060e4:	683b      	ldr	r3, [r7, #0]
 80060e6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80060ec:	683b      	ldr	r3, [r7, #0]
 80060ee:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80060f0:	f000 fb4c 	bl	800678c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	689a      	ldr	r2, [r3, #8]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006102:	609a      	str	r2, [r3, #8]
      break;
 8006104:	e03c      	b.n	8006180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800610a:	683b      	ldr	r3, [r7, #0]
 800610c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800610e:	683b      	ldr	r3, [r7, #0]
 8006110:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006112:	461a      	mov	r2, r3
 8006114:	f000 fac0 	bl	8006698 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	2150      	movs	r1, #80	@ 0x50
 800611e:	4618      	mov	r0, r3
 8006120:	f000 fb19 	bl	8006756 <TIM_ITRx_SetConfig>
      break;
 8006124:	e02c      	b.n	8006180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800612e:	683b      	ldr	r3, [r7, #0]
 8006130:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006132:	461a      	mov	r2, r3
 8006134:	f000 fadf 	bl	80066f6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	2160      	movs	r1, #96	@ 0x60
 800613e:	4618      	mov	r0, r3
 8006140:	f000 fb09 	bl	8006756 <TIM_ITRx_SetConfig>
      break;
 8006144:	e01c      	b.n	8006180 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800614e:	683b      	ldr	r3, [r7, #0]
 8006150:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006152:	461a      	mov	r2, r3
 8006154:	f000 faa0 	bl	8006698 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	2140      	movs	r1, #64	@ 0x40
 800615e:	4618      	mov	r0, r3
 8006160:	f000 faf9 	bl	8006756 <TIM_ITRx_SetConfig>
      break;
 8006164:	e00c      	b.n	8006180 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	683b      	ldr	r3, [r7, #0]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4619      	mov	r1, r3
 8006170:	4610      	mov	r0, r2
 8006172:	f000 faf0 	bl	8006756 <TIM_ITRx_SetConfig>
      break;
 8006176:	e003      	b.n	8006180 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006178:	2301      	movs	r3, #1
 800617a:	73fb      	strb	r3, [r7, #15]
      break;
 800617c:	e000      	b.n	8006180 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800617e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006190:	7bfb      	ldrb	r3, [r7, #15]
}
 8006192:	4618      	mov	r0, r3
 8006194:	3710      	adds	r7, #16
 8006196:	46bd      	mov	sp, r7
 8006198:	bd80      	pop	{r7, pc}

0800619a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800619a:	b480      	push	{r7}
 800619c:	b083      	sub	sp, #12
 800619e:	af00      	add	r7, sp, #0
 80061a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80061a2:	bf00      	nop
 80061a4:	370c      	adds	r7, #12
 80061a6:	46bd      	mov	sp, r7
 80061a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ac:	4770      	bx	lr

080061ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80061ae:	b480      	push	{r7}
 80061b0:	b083      	sub	sp, #12
 80061b2:	af00      	add	r7, sp, #0
 80061b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80061b6:	bf00      	nop
 80061b8:	370c      	adds	r7, #12
 80061ba:	46bd      	mov	sp, r7
 80061bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c0:	4770      	bx	lr

080061c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80061c2:	b480      	push	{r7}
 80061c4:	b083      	sub	sp, #12
 80061c6:	af00      	add	r7, sp, #0
 80061c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80061ca:	bf00      	nop
 80061cc:	370c      	adds	r7, #12
 80061ce:	46bd      	mov	sp, r7
 80061d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d4:	4770      	bx	lr

080061d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80061d6:	b480      	push	{r7}
 80061d8:	b083      	sub	sp, #12
 80061da:	af00      	add	r7, sp, #0
 80061dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80061de:	bf00      	nop
 80061e0:	370c      	adds	r7, #12
 80061e2:	46bd      	mov	sp, r7
 80061e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e8:	4770      	bx	lr
	...

080061ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b085      	sub	sp, #20
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	4a43      	ldr	r2, [pc, #268]	@ (800630c <TIM_Base_SetConfig+0x120>)
 8006200:	4293      	cmp	r3, r2
 8006202:	d013      	beq.n	800622c <TIM_Base_SetConfig+0x40>
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800620a:	d00f      	beq.n	800622c <TIM_Base_SetConfig+0x40>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	4a40      	ldr	r2, [pc, #256]	@ (8006310 <TIM_Base_SetConfig+0x124>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d00b      	beq.n	800622c <TIM_Base_SetConfig+0x40>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	4a3f      	ldr	r2, [pc, #252]	@ (8006314 <TIM_Base_SetConfig+0x128>)
 8006218:	4293      	cmp	r3, r2
 800621a:	d007      	beq.n	800622c <TIM_Base_SetConfig+0x40>
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	4a3e      	ldr	r2, [pc, #248]	@ (8006318 <TIM_Base_SetConfig+0x12c>)
 8006220:	4293      	cmp	r3, r2
 8006222:	d003      	beq.n	800622c <TIM_Base_SetConfig+0x40>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	4a3d      	ldr	r2, [pc, #244]	@ (800631c <TIM_Base_SetConfig+0x130>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d108      	bne.n	800623e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006232:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	68fa      	ldr	r2, [r7, #12]
 800623a:	4313      	orrs	r3, r2
 800623c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	4a32      	ldr	r2, [pc, #200]	@ (800630c <TIM_Base_SetConfig+0x120>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d02b      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800624c:	d027      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	4a2f      	ldr	r2, [pc, #188]	@ (8006310 <TIM_Base_SetConfig+0x124>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d023      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	4a2e      	ldr	r2, [pc, #184]	@ (8006314 <TIM_Base_SetConfig+0x128>)
 800625a:	4293      	cmp	r3, r2
 800625c:	d01f      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	4a2d      	ldr	r2, [pc, #180]	@ (8006318 <TIM_Base_SetConfig+0x12c>)
 8006262:	4293      	cmp	r3, r2
 8006264:	d01b      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a2c      	ldr	r2, [pc, #176]	@ (800631c <TIM_Base_SetConfig+0x130>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d017      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a2b      	ldr	r2, [pc, #172]	@ (8006320 <TIM_Base_SetConfig+0x134>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d013      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	4a2a      	ldr	r2, [pc, #168]	@ (8006324 <TIM_Base_SetConfig+0x138>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d00f      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	4a29      	ldr	r2, [pc, #164]	@ (8006328 <TIM_Base_SetConfig+0x13c>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d00b      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	4a28      	ldr	r2, [pc, #160]	@ (800632c <TIM_Base_SetConfig+0x140>)
 800628a:	4293      	cmp	r3, r2
 800628c:	d007      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	4a27      	ldr	r2, [pc, #156]	@ (8006330 <TIM_Base_SetConfig+0x144>)
 8006292:	4293      	cmp	r3, r2
 8006294:	d003      	beq.n	800629e <TIM_Base_SetConfig+0xb2>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	4a26      	ldr	r2, [pc, #152]	@ (8006334 <TIM_Base_SetConfig+0x148>)
 800629a:	4293      	cmp	r3, r2
 800629c:	d108      	bne.n	80062b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80062a6:	683b      	ldr	r3, [r7, #0]
 80062a8:	68db      	ldr	r3, [r3, #12]
 80062aa:	68fa      	ldr	r2, [r7, #12]
 80062ac:	4313      	orrs	r3, r2
 80062ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	689a      	ldr	r2, [r3, #8]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a0e      	ldr	r2, [pc, #56]	@ (800630c <TIM_Base_SetConfig+0x120>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d003      	beq.n	80062de <TIM_Base_SetConfig+0xf2>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a10      	ldr	r2, [pc, #64]	@ (800631c <TIM_Base_SetConfig+0x130>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d103      	bne.n	80062e6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	691a      	ldr	r2, [r3, #16]
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f043 0204 	orr.w	r2, r3, #4
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2201      	movs	r2, #1
 80062f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	68fa      	ldr	r2, [r7, #12]
 80062fc:	601a      	str	r2, [r3, #0]
}
 80062fe:	bf00      	nop
 8006300:	3714      	adds	r7, #20
 8006302:	46bd      	mov	sp, r7
 8006304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006308:	4770      	bx	lr
 800630a:	bf00      	nop
 800630c:	40010000 	.word	0x40010000
 8006310:	40000400 	.word	0x40000400
 8006314:	40000800 	.word	0x40000800
 8006318:	40000c00 	.word	0x40000c00
 800631c:	40010400 	.word	0x40010400
 8006320:	40014000 	.word	0x40014000
 8006324:	40014400 	.word	0x40014400
 8006328:	40014800 	.word	0x40014800
 800632c:	40001800 	.word	0x40001800
 8006330:	40001c00 	.word	0x40001c00
 8006334:	40002000 	.word	0x40002000

08006338 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006338:	b480      	push	{r7}
 800633a:	b087      	sub	sp, #28
 800633c:	af00      	add	r7, sp, #0
 800633e:	6078      	str	r0, [r7, #4]
 8006340:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	6a1b      	ldr	r3, [r3, #32]
 8006346:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	6a1b      	ldr	r3, [r3, #32]
 800634c:	f023 0201 	bic.w	r2, r3, #1
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	699b      	ldr	r3, [r3, #24]
 800635e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006366:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f023 0303 	bic.w	r3, r3, #3
 800636e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68fa      	ldr	r2, [r7, #12]
 8006376:	4313      	orrs	r3, r2
 8006378:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800637a:	697b      	ldr	r3, [r7, #20]
 800637c:	f023 0302 	bic.w	r3, r3, #2
 8006380:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	4313      	orrs	r3, r2
 800638a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	4a20      	ldr	r2, [pc, #128]	@ (8006410 <TIM_OC1_SetConfig+0xd8>)
 8006390:	4293      	cmp	r3, r2
 8006392:	d003      	beq.n	800639c <TIM_OC1_SetConfig+0x64>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	4a1f      	ldr	r2, [pc, #124]	@ (8006414 <TIM_OC1_SetConfig+0xdc>)
 8006398:	4293      	cmp	r3, r2
 800639a:	d10c      	bne.n	80063b6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	f023 0308 	bic.w	r3, r3, #8
 80063a2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80063a4:	683b      	ldr	r3, [r7, #0]
 80063a6:	68db      	ldr	r3, [r3, #12]
 80063a8:	697a      	ldr	r2, [r7, #20]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80063ae:	697b      	ldr	r3, [r7, #20]
 80063b0:	f023 0304 	bic.w	r3, r3, #4
 80063b4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	4a15      	ldr	r2, [pc, #84]	@ (8006410 <TIM_OC1_SetConfig+0xd8>)
 80063ba:	4293      	cmp	r3, r2
 80063bc:	d003      	beq.n	80063c6 <TIM_OC1_SetConfig+0x8e>
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4a14      	ldr	r2, [pc, #80]	@ (8006414 <TIM_OC1_SetConfig+0xdc>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d111      	bne.n	80063ea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80063c6:	693b      	ldr	r3, [r7, #16]
 80063c8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80063cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80063d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	695b      	ldr	r3, [r3, #20]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	4313      	orrs	r3, r2
 80063de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80063e0:	683b      	ldr	r3, [r7, #0]
 80063e2:	699b      	ldr	r3, [r3, #24]
 80063e4:	693a      	ldr	r2, [r7, #16]
 80063e6:	4313      	orrs	r3, r2
 80063e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	693a      	ldr	r2, [r7, #16]
 80063ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	68fa      	ldr	r2, [r7, #12]
 80063f4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80063f6:	683b      	ldr	r3, [r7, #0]
 80063f8:	685a      	ldr	r2, [r3, #4]
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	697a      	ldr	r2, [r7, #20]
 8006402:	621a      	str	r2, [r3, #32]
}
 8006404:	bf00      	nop
 8006406:	371c      	adds	r7, #28
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr
 8006410:	40010000 	.word	0x40010000
 8006414:	40010400 	.word	0x40010400

08006418 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006418:	b480      	push	{r7}
 800641a:	b087      	sub	sp, #28
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6a1b      	ldr	r3, [r3, #32]
 8006426:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6a1b      	ldr	r3, [r3, #32]
 800642c:	f023 0210 	bic.w	r2, r3, #16
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	685b      	ldr	r3, [r3, #4]
 8006438:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	699b      	ldr	r3, [r3, #24]
 800643e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006446:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800644e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	021b      	lsls	r3, r3, #8
 8006456:	68fa      	ldr	r2, [r7, #12]
 8006458:	4313      	orrs	r3, r2
 800645a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800645c:	697b      	ldr	r3, [r7, #20]
 800645e:	f023 0320 	bic.w	r3, r3, #32
 8006462:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006464:	683b      	ldr	r3, [r7, #0]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	011b      	lsls	r3, r3, #4
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	4313      	orrs	r3, r2
 800646e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	4a22      	ldr	r2, [pc, #136]	@ (80064fc <TIM_OC2_SetConfig+0xe4>)
 8006474:	4293      	cmp	r3, r2
 8006476:	d003      	beq.n	8006480 <TIM_OC2_SetConfig+0x68>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4a21      	ldr	r2, [pc, #132]	@ (8006500 <TIM_OC2_SetConfig+0xe8>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d10d      	bne.n	800649c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006486:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	011b      	lsls	r3, r3, #4
 800648e:	697a      	ldr	r2, [r7, #20]
 8006490:	4313      	orrs	r3, r2
 8006492:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006494:	697b      	ldr	r3, [r7, #20]
 8006496:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800649a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a17      	ldr	r2, [pc, #92]	@ (80064fc <TIM_OC2_SetConfig+0xe4>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d003      	beq.n	80064ac <TIM_OC2_SetConfig+0x94>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	4a16      	ldr	r2, [pc, #88]	@ (8006500 <TIM_OC2_SetConfig+0xe8>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d113      	bne.n	80064d4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80064b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80064b4:	693b      	ldr	r3, [r7, #16]
 80064b6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80064ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80064bc:	683b      	ldr	r3, [r7, #0]
 80064be:	695b      	ldr	r3, [r3, #20]
 80064c0:	009b      	lsls	r3, r3, #2
 80064c2:	693a      	ldr	r2, [r7, #16]
 80064c4:	4313      	orrs	r3, r2
 80064c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80064c8:	683b      	ldr	r3, [r7, #0]
 80064ca:	699b      	ldr	r3, [r3, #24]
 80064cc:	009b      	lsls	r3, r3, #2
 80064ce:	693a      	ldr	r2, [r7, #16]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	693a      	ldr	r2, [r7, #16]
 80064d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	68fa      	ldr	r2, [r7, #12]
 80064de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	685a      	ldr	r2, [r3, #4]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	697a      	ldr	r2, [r7, #20]
 80064ec:	621a      	str	r2, [r3, #32]
}
 80064ee:	bf00      	nop
 80064f0:	371c      	adds	r7, #28
 80064f2:	46bd      	mov	sp, r7
 80064f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064f8:	4770      	bx	lr
 80064fa:	bf00      	nop
 80064fc:	40010000 	.word	0x40010000
 8006500:	40010400 	.word	0x40010400

08006504 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006504:	b480      	push	{r7}
 8006506:	b087      	sub	sp, #28
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
 800650c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	6a1b      	ldr	r3, [r3, #32]
 8006512:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6a1b      	ldr	r3, [r3, #32]
 8006518:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	685b      	ldr	r3, [r3, #4]
 8006524:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	69db      	ldr	r3, [r3, #28]
 800652a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006532:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	f023 0303 	bic.w	r3, r3, #3
 800653a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68fa      	ldr	r2, [r7, #12]
 8006542:	4313      	orrs	r3, r2
 8006544:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006546:	697b      	ldr	r3, [r7, #20]
 8006548:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800654c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800654e:	683b      	ldr	r3, [r7, #0]
 8006550:	689b      	ldr	r3, [r3, #8]
 8006552:	021b      	lsls	r3, r3, #8
 8006554:	697a      	ldr	r2, [r7, #20]
 8006556:	4313      	orrs	r3, r2
 8006558:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a21      	ldr	r2, [pc, #132]	@ (80065e4 <TIM_OC3_SetConfig+0xe0>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d003      	beq.n	800656a <TIM_OC3_SetConfig+0x66>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a20      	ldr	r2, [pc, #128]	@ (80065e8 <TIM_OC3_SetConfig+0xe4>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d10d      	bne.n	8006586 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006570:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006572:	683b      	ldr	r3, [r7, #0]
 8006574:	68db      	ldr	r3, [r3, #12]
 8006576:	021b      	lsls	r3, r3, #8
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	4313      	orrs	r3, r2
 800657c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006584:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a16      	ldr	r2, [pc, #88]	@ (80065e4 <TIM_OC3_SetConfig+0xe0>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d003      	beq.n	8006596 <TIM_OC3_SetConfig+0x92>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a15      	ldr	r2, [pc, #84]	@ (80065e8 <TIM_OC3_SetConfig+0xe4>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d113      	bne.n	80065be <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800659c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80065a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	011b      	lsls	r3, r3, #4
 80065ac:	693a      	ldr	r2, [r7, #16]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065b2:	683b      	ldr	r3, [r7, #0]
 80065b4:	699b      	ldr	r3, [r3, #24]
 80065b6:	011b      	lsls	r3, r3, #4
 80065b8:	693a      	ldr	r2, [r7, #16]
 80065ba:	4313      	orrs	r3, r2
 80065bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	693a      	ldr	r2, [r7, #16]
 80065c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	68fa      	ldr	r2, [r7, #12]
 80065c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	685a      	ldr	r2, [r3, #4]
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	621a      	str	r2, [r3, #32]
}
 80065d8:	bf00      	nop
 80065da:	371c      	adds	r7, #28
 80065dc:	46bd      	mov	sp, r7
 80065de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065e2:	4770      	bx	lr
 80065e4:	40010000 	.word	0x40010000
 80065e8:	40010400 	.word	0x40010400

080065ec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065ec:	b480      	push	{r7}
 80065ee:	b087      	sub	sp, #28
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
 80065f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	6a1b      	ldr	r3, [r3, #32]
 80065fa:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	6a1b      	ldr	r3, [r3, #32]
 8006600:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	69db      	ldr	r3, [r3, #28]
 8006612:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800661a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006622:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	021b      	lsls	r3, r3, #8
 800662a:	68fa      	ldr	r2, [r7, #12]
 800662c:	4313      	orrs	r3, r2
 800662e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006630:	693b      	ldr	r3, [r7, #16]
 8006632:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006636:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006638:	683b      	ldr	r3, [r7, #0]
 800663a:	689b      	ldr	r3, [r3, #8]
 800663c:	031b      	lsls	r3, r3, #12
 800663e:	693a      	ldr	r2, [r7, #16]
 8006640:	4313      	orrs	r3, r2
 8006642:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a12      	ldr	r2, [pc, #72]	@ (8006690 <TIM_OC4_SetConfig+0xa4>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d003      	beq.n	8006654 <TIM_OC4_SetConfig+0x68>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a11      	ldr	r2, [pc, #68]	@ (8006694 <TIM_OC4_SetConfig+0xa8>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d109      	bne.n	8006668 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800665a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	695b      	ldr	r3, [r3, #20]
 8006660:	019b      	lsls	r3, r3, #6
 8006662:	697a      	ldr	r2, [r7, #20]
 8006664:	4313      	orrs	r3, r2
 8006666:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	697a      	ldr	r2, [r7, #20]
 800666c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	68fa      	ldr	r2, [r7, #12]
 8006672:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	685a      	ldr	r2, [r3, #4]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	693a      	ldr	r2, [r7, #16]
 8006680:	621a      	str	r2, [r3, #32]
}
 8006682:	bf00      	nop
 8006684:	371c      	adds	r7, #28
 8006686:	46bd      	mov	sp, r7
 8006688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668c:	4770      	bx	lr
 800668e:	bf00      	nop
 8006690:	40010000 	.word	0x40010000
 8006694:	40010400 	.word	0x40010400

08006698 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006698:	b480      	push	{r7}
 800669a:	b087      	sub	sp, #28
 800669c:	af00      	add	r7, sp, #0
 800669e:	60f8      	str	r0, [r7, #12]
 80066a0:	60b9      	str	r1, [r7, #8]
 80066a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	6a1b      	ldr	r3, [r3, #32]
 80066a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	6a1b      	ldr	r3, [r3, #32]
 80066ae:	f023 0201 	bic.w	r2, r3, #1
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80066bc:	693b      	ldr	r3, [r7, #16]
 80066be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80066c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	011b      	lsls	r3, r3, #4
 80066c8:	693a      	ldr	r2, [r7, #16]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80066ce:	697b      	ldr	r3, [r7, #20]
 80066d0:	f023 030a 	bic.w	r3, r3, #10
 80066d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80066d6:	697a      	ldr	r2, [r7, #20]
 80066d8:	68bb      	ldr	r3, [r7, #8]
 80066da:	4313      	orrs	r3, r2
 80066dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	693a      	ldr	r2, [r7, #16]
 80066e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	697a      	ldr	r2, [r7, #20]
 80066e8:	621a      	str	r2, [r3, #32]
}
 80066ea:	bf00      	nop
 80066ec:	371c      	adds	r7, #28
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr

080066f6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b087      	sub	sp, #28
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	60f8      	str	r0, [r7, #12]
 80066fe:	60b9      	str	r1, [r7, #8]
 8006700:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	6a1b      	ldr	r3, [r3, #32]
 8006706:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	6a1b      	ldr	r3, [r3, #32]
 800670c:	f023 0210 	bic.w	r2, r3, #16
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	699b      	ldr	r3, [r3, #24]
 8006718:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006720:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	031b      	lsls	r3, r3, #12
 8006726:	693a      	ldr	r2, [r7, #16]
 8006728:	4313      	orrs	r3, r2
 800672a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006732:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	011b      	lsls	r3, r3, #4
 8006738:	697a      	ldr	r2, [r7, #20]
 800673a:	4313      	orrs	r3, r2
 800673c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	693a      	ldr	r2, [r7, #16]
 8006742:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	697a      	ldr	r2, [r7, #20]
 8006748:	621a      	str	r2, [r3, #32]
}
 800674a:	bf00      	nop
 800674c:	371c      	adds	r7, #28
 800674e:	46bd      	mov	sp, r7
 8006750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006754:	4770      	bx	lr

08006756 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006756:	b480      	push	{r7}
 8006758:	b085      	sub	sp, #20
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
 800675e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	689b      	ldr	r3, [r3, #8]
 8006764:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800676c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800676e:	683a      	ldr	r2, [r7, #0]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	4313      	orrs	r3, r2
 8006774:	f043 0307 	orr.w	r3, r3, #7
 8006778:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	68fa      	ldr	r2, [r7, #12]
 800677e:	609a      	str	r2, [r3, #8]
}
 8006780:	bf00      	nop
 8006782:	3714      	adds	r7, #20
 8006784:	46bd      	mov	sp, r7
 8006786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800678a:	4770      	bx	lr

0800678c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800678c:	b480      	push	{r7}
 800678e:	b087      	sub	sp, #28
 8006790:	af00      	add	r7, sp, #0
 8006792:	60f8      	str	r0, [r7, #12]
 8006794:	60b9      	str	r1, [r7, #8]
 8006796:	607a      	str	r2, [r7, #4]
 8006798:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	689b      	ldr	r3, [r3, #8]
 800679e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80067a6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	021a      	lsls	r2, r3, #8
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	431a      	orrs	r2, r3
 80067b0:	68bb      	ldr	r3, [r7, #8]
 80067b2:	4313      	orrs	r3, r2
 80067b4:	697a      	ldr	r2, [r7, #20]
 80067b6:	4313      	orrs	r3, r2
 80067b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	697a      	ldr	r2, [r7, #20]
 80067be:	609a      	str	r2, [r3, #8]
}
 80067c0:	bf00      	nop
 80067c2:	371c      	adds	r7, #28
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b087      	sub	sp, #28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	f003 031f 	and.w	r3, r3, #31
 80067de:	2201      	movs	r2, #1
 80067e0:	fa02 f303 	lsl.w	r3, r2, r3
 80067e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6a1a      	ldr	r2, [r3, #32]
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	43db      	mvns	r3, r3
 80067ee:	401a      	ands	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6a1a      	ldr	r2, [r3, #32]
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	f003 031f 	and.w	r3, r3, #31
 80067fe:	6879      	ldr	r1, [r7, #4]
 8006800:	fa01 f303 	lsl.w	r3, r1, r3
 8006804:	431a      	orrs	r2, r3
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	621a      	str	r2, [r3, #32]
}
 800680a:	bf00      	nop
 800680c:	371c      	adds	r7, #28
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
	...

08006818 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006828:	2b01      	cmp	r3, #1
 800682a:	d101      	bne.n	8006830 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800682c:	2302      	movs	r3, #2
 800682e:	e05a      	b.n	80068e6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2202      	movs	r2, #2
 800683c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006850:	68fb      	ldr	r3, [r7, #12]
 8006852:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006856:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006858:	683b      	ldr	r3, [r7, #0]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	68fa      	ldr	r2, [r7, #12]
 800685e:	4313      	orrs	r3, r2
 8006860:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4a21      	ldr	r2, [pc, #132]	@ (80068f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006870:	4293      	cmp	r3, r2
 8006872:	d022      	beq.n	80068ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800687c:	d01d      	beq.n	80068ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	4a1d      	ldr	r2, [pc, #116]	@ (80068f8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006884:	4293      	cmp	r3, r2
 8006886:	d018      	beq.n	80068ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	4a1b      	ldr	r2, [pc, #108]	@ (80068fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800688e:	4293      	cmp	r3, r2
 8006890:	d013      	beq.n	80068ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	4a1a      	ldr	r2, [pc, #104]	@ (8006900 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006898:	4293      	cmp	r3, r2
 800689a:	d00e      	beq.n	80068ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a18      	ldr	r2, [pc, #96]	@ (8006904 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d009      	beq.n	80068ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4a17      	ldr	r2, [pc, #92]	@ (8006908 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80068ac:	4293      	cmp	r3, r2
 80068ae:	d004      	beq.n	80068ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4a15      	ldr	r2, [pc, #84]	@ (800690c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d10c      	bne.n	80068d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	68ba      	ldr	r2, [r7, #8]
 80068d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2201      	movs	r2, #1
 80068d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80068e4:	2300      	movs	r3, #0
}
 80068e6:	4618      	mov	r0, r3
 80068e8:	3714      	adds	r7, #20
 80068ea:	46bd      	mov	sp, r7
 80068ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f0:	4770      	bx	lr
 80068f2:	bf00      	nop
 80068f4:	40010000 	.word	0x40010000
 80068f8:	40000400 	.word	0x40000400
 80068fc:	40000800 	.word	0x40000800
 8006900:	40000c00 	.word	0x40000c00
 8006904:	40010400 	.word	0x40010400
 8006908:	40014000 	.word	0x40014000
 800690c:	40001800 	.word	0x40001800

08006910 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006910:	b480      	push	{r7}
 8006912:	b083      	sub	sp, #12
 8006914:	af00      	add	r7, sp, #0
 8006916:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006918:	bf00      	nop
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006924:	b480      	push	{r7}
 8006926:	b083      	sub	sp, #12
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800692c:	bf00      	nop
 800692e:	370c      	adds	r7, #12
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr

08006938 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8006938:	b480      	push	{r7}
 800693a:	b087      	sub	sp, #28
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	681a      	ldr	r2, [r3, #0]
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800694c:	683a      	ldr	r2, [r7, #0]
 800694e:	6812      	ldr	r2, [r2, #0]
 8006950:	f023 0101 	bic.w	r1, r3, #1
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800695a:	683b      	ldr	r3, [r7, #0]
 800695c:	689b      	ldr	r3, [r3, #8]
 800695e:	2b08      	cmp	r3, #8
 8006960:	d102      	bne.n	8006968 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8006962:	2340      	movs	r3, #64	@ 0x40
 8006964:	617b      	str	r3, [r7, #20]
 8006966:	e001      	b.n	800696c <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8006968:	2300      	movs	r3, #0
 800696a:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8006978:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 800697e:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8006984:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 800698a:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 800698c:	683b      	ldr	r3, [r7, #0]
 800698e:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8006990:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8006996:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 800699c:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 800699e:	683b      	ldr	r3, [r7, #0]
 80069a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 80069a2:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 80069a8:	431a      	orrs	r2, r3
              Init->WriteBurst);
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 80069ae:	4313      	orrs	r3, r2
 80069b0:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	699b      	ldr	r3, [r3, #24]
 80069b6:	693a      	ldr	r2, [r7, #16]
 80069b8:	4313      	orrs	r3, r2
 80069ba:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069c0:	693a      	ldr	r2, [r7, #16]
 80069c2:	4313      	orrs	r3, r2
 80069c4:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 80069c6:	4b10      	ldr	r3, [pc, #64]	@ (8006a08 <FSMC_NORSRAM_Init+0xd0>)
 80069c8:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80069d0:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 80069d8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	681a      	ldr	r2, [r3, #0]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	43db      	mvns	r3, r3
 80069e8:	ea02 0103 	and.w	r1, r2, r3
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	681a      	ldr	r2, [r3, #0]
 80069f0:	693b      	ldr	r3, [r7, #16]
 80069f2:	4319      	orrs	r1, r3
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 80069fa:	2300      	movs	r3, #0
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	371c      	adds	r7, #28
 8006a00:	46bd      	mov	sp, r7
 8006a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a06:	4770      	bx	lr
 8006a08:	0008fb7f 	.word	0x0008fb7f

08006a0c <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006a0c:	b480      	push	{r7}
 8006a0e:	b085      	sub	sp, #20
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	60f8      	str	r0, [r7, #12]
 8006a14:	60b9      	str	r1, [r7, #8]
 8006a16:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8006a1c:	68bb      	ldr	r3, [r7, #8]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8006a22:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	689b      	ldr	r3, [r3, #8]
 8006a28:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8006a2a:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8006a2c:	68bb      	ldr	r3, [r7, #8]
 8006a2e:	68db      	ldr	r3, [r3, #12]
 8006a30:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8006a32:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	3b01      	subs	r3, #1
 8006a3a:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8006a3c:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8006a3e:	68bb      	ldr	r3, [r7, #8]
 8006a40:	695b      	ldr	r3, [r3, #20]
 8006a42:	3b02      	subs	r3, #2
 8006a44:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8006a46:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8006a4e:	687a      	ldr	r2, [r7, #4]
 8006a50:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8006a52:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	3714      	adds	r7, #20
 8006a60:	46bd      	mov	sp, r7
 8006a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a66:	4770      	bx	lr

08006a68 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8006a68:	b480      	push	{r7}
 8006a6a:	b085      	sub	sp, #20
 8006a6c:	af00      	add	r7, sp, #0
 8006a6e:	60f8      	str	r0, [r7, #12]
 8006a70:	60b9      	str	r1, [r7, #8]
 8006a72:	607a      	str	r2, [r7, #4]
 8006a74:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006a7c:	d11d      	bne.n	8006aba <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	687a      	ldr	r2, [r7, #4]
 8006a82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006a86:	4b13      	ldr	r3, [pc, #76]	@ (8006ad4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8006a88:	4013      	ands	r3, r2
 8006a8a:	68ba      	ldr	r2, [r7, #8]
 8006a8c:	6811      	ldr	r1, [r2, #0]
 8006a8e:	68ba      	ldr	r2, [r7, #8]
 8006a90:	6852      	ldr	r2, [r2, #4]
 8006a92:	0112      	lsls	r2, r2, #4
 8006a94:	4311      	orrs	r1, r2
 8006a96:	68ba      	ldr	r2, [r7, #8]
 8006a98:	6892      	ldr	r2, [r2, #8]
 8006a9a:	0212      	lsls	r2, r2, #8
 8006a9c:	4311      	orrs	r1, r2
 8006a9e:	68ba      	ldr	r2, [r7, #8]
 8006aa0:	6992      	ldr	r2, [r2, #24]
 8006aa2:	4311      	orrs	r1, r2
 8006aa4:	68ba      	ldr	r2, [r7, #8]
 8006aa6:	68d2      	ldr	r2, [r2, #12]
 8006aa8:	0412      	lsls	r2, r2, #16
 8006aaa:	430a      	orrs	r2, r1
 8006aac:	ea43 0102 	orr.w	r1, r3, r2
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	687a      	ldr	r2, [r7, #4]
 8006ab4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006ab8:	e005      	b.n	8006ac6 <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	687a      	ldr	r2, [r7, #4]
 8006abe:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8006ac2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3714      	adds	r7, #20
 8006acc:	46bd      	mov	sp, r7
 8006ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad2:	4770      	bx	lr
 8006ad4:	cff00000 	.word	0xcff00000

08006ad8 <memset>:
 8006ad8:	4402      	add	r2, r0
 8006ada:	4603      	mov	r3, r0
 8006adc:	4293      	cmp	r3, r2
 8006ade:	d100      	bne.n	8006ae2 <memset+0xa>
 8006ae0:	4770      	bx	lr
 8006ae2:	f803 1b01 	strb.w	r1, [r3], #1
 8006ae6:	e7f9      	b.n	8006adc <memset+0x4>

08006ae8 <__libc_init_array>:
 8006ae8:	b570      	push	{r4, r5, r6, lr}
 8006aea:	4d0d      	ldr	r5, [pc, #52]	@ (8006b20 <__libc_init_array+0x38>)
 8006aec:	4c0d      	ldr	r4, [pc, #52]	@ (8006b24 <__libc_init_array+0x3c>)
 8006aee:	1b64      	subs	r4, r4, r5
 8006af0:	10a4      	asrs	r4, r4, #2
 8006af2:	2600      	movs	r6, #0
 8006af4:	42a6      	cmp	r6, r4
 8006af6:	d109      	bne.n	8006b0c <__libc_init_array+0x24>
 8006af8:	4d0b      	ldr	r5, [pc, #44]	@ (8006b28 <__libc_init_array+0x40>)
 8006afa:	4c0c      	ldr	r4, [pc, #48]	@ (8006b2c <__libc_init_array+0x44>)
 8006afc:	f000 f818 	bl	8006b30 <_init>
 8006b00:	1b64      	subs	r4, r4, r5
 8006b02:	10a4      	asrs	r4, r4, #2
 8006b04:	2600      	movs	r6, #0
 8006b06:	42a6      	cmp	r6, r4
 8006b08:	d105      	bne.n	8006b16 <__libc_init_array+0x2e>
 8006b0a:	bd70      	pop	{r4, r5, r6, pc}
 8006b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b10:	4798      	blx	r3
 8006b12:	3601      	adds	r6, #1
 8006b14:	e7ee      	b.n	8006af4 <__libc_init_array+0xc>
 8006b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b1a:	4798      	blx	r3
 8006b1c:	3601      	adds	r6, #1
 8006b1e:	e7f2      	b.n	8006b06 <__libc_init_array+0x1e>
 8006b20:	08037908 	.word	0x08037908
 8006b24:	08037908 	.word	0x08037908
 8006b28:	08037908 	.word	0x08037908
 8006b2c:	0803790c 	.word	0x0803790c

08006b30 <_init>:
 8006b30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b32:	bf00      	nop
 8006b34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b36:	bc08      	pop	{r3}
 8006b38:	469e      	mov	lr, r3
 8006b3a:	4770      	bx	lr

08006b3c <_fini>:
 8006b3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b3e:	bf00      	nop
 8006b40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006b42:	bc08      	pop	{r3}
 8006b44:	469e      	mov	lr, r3
 8006b46:	4770      	bx	lr
