Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Nov 26 09:14:15 2025
| Host         : DESKTOP-VGVTN86 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab_part1_timing_summary_routed.rpt -pb lab_part1_timing_summary_routed.pb -rpx lab_part1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_part1
| Device       : 7a35t-cpg236
| Speed File   : -2L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (13)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: clk_div_inst/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.896        0.000                      0                   26        0.222        0.000                      0                   26        4.500        0.000                       0                    27  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.896        0.000                      0                   26        0.222        0.000                      0                   26        4.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.896ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.104ns  (logic 0.694ns (22.356%)  route 2.410ns (77.644%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.424     4.583    clk_div_inst/CLK
    SLICE_X4Y28          FDCE                                         r  clk_div_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.379     4.962 f  clk_div_inst/counter_reg[20]/Q
                         net (fo=2, routed)           0.693     5.655    clk_div_inst/counter[20]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.105     5.760 r  clk_div_inst/counter[24]_i_6/O
                         net (fo=1, routed)           0.697     6.457    clk_div_inst/counter[24]_i_6_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.105     6.562 r  clk_div_inst/counter[24]_i_2/O
                         net (fo=25, routed)          1.021     7.582    clk_div_inst/counter[24]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.105     7.687 r  clk_div_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     7.687    clk_div_inst/counter_0[24]
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.320    14.320    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[24]/C
                         clock pessimism              0.225    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.074    14.584    clk_div_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -7.687    
  -------------------------------------------------------------------
                         slack                                  6.896    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.090ns  (logic 0.694ns (22.457%)  route 2.396ns (77.543%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.424     4.583    clk_div_inst/CLK
    SLICE_X4Y28          FDCE                                         r  clk_div_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.379     4.962 f  clk_div_inst/counter_reg[20]/Q
                         net (fo=2, routed)           0.693     5.655    clk_div_inst/counter[20]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.105     5.760 r  clk_div_inst/counter[24]_i_6/O
                         net (fo=1, routed)           0.697     6.457    clk_div_inst/counter[24]_i_6_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.105     6.562 r  clk_div_inst/counter[24]_i_2/O
                         net (fo=25, routed)          1.007     7.568    clk_div_inst/counter[24]_i_2_n_0
    SLICE_X2Y29          LUT6 (Prop_lut6_I0_O)        0.105     7.673 r  clk_div_inst/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     7.673    clk_div_inst/counter_0[23]
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.320    14.320    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[23]/C
                         clock pessimism              0.225    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.074    14.584    clk_div_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -7.673    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.950ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.052ns  (logic 1.816ns (59.502%)  route 1.236ns (40.498%))
  Logic Levels:           7  (CARRY4=6 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.320ns = ( 14.320 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.421     4.580    clk_div_inst/CLK
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.433     5.013 r  clk_div_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.523     5.536    clk_div_inst/counter[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.098 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.008     6.106    clk_div_inst/counter0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.204 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    clk_div_inst/counter0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.302 r  clk_div_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.302    clk_div_inst/counter0_carry__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.400 r  clk_div_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.400    clk_div_inst/counter0_carry__2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.498 r  clk_div_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.498    clk_div_inst/counter0_carry__3_n_0
    SLICE_X3Y29          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     6.678 r  clk_div_inst/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.705     7.383    clk_div_inst/data0[21]
    SLICE_X2Y29          LUT6 (Prop_lut6_I5_O)        0.249     7.632 r  clk_div_inst/counter[21]_i_1/O
                         net (fo=1, routed)           0.000     7.632    clk_div_inst/counter_0[21]
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.320    14.320    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[21]/C
                         clock pessimism              0.225    14.545    
                         clock uncertainty           -0.035    14.510    
    SLICE_X2Y29          FDCE (Setup_fdce_C_D)        0.072    14.582    clk_div_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -7.632    
  -------------------------------------------------------------------
                         slack                                  6.950    

Slack (MET) :             6.991ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.013ns  (logic 1.706ns (56.622%)  route 1.307ns (43.378%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.421     4.580    clk_div_inst/CLK
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.433     5.013 r  clk_div_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.523     5.536    clk_div_inst/counter[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.098 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.008     6.106    clk_div_inst/counter0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.204 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    clk_div_inst/counter0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.302 r  clk_div_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.302    clk_div_inst/counter0_carry__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.567 r  clk_div_inst/counter0_carry__2/O[1]
                         net (fo=1, routed)           0.776     7.343    clk_div_inst/data0[14]
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.250     7.593 r  clk_div_inst/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     7.593    clk_div_inst/counter_0[14]
    SLICE_X2Y27          FDCE                                         r  clk_div_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.318    14.318    clk_div_inst/CLK
    SLICE_X2Y27          FDCE                                         r  clk_div_inst/counter_reg[14]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)        0.076    14.584    clk_div_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  6.991    

Slack (MET) :             7.014ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 1.804ns (60.339%)  route 1.186ns (39.661%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.421     4.580    clk_div_inst/CLK
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.433     5.013 r  clk_div_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.523     5.536    clk_div_inst/counter[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.098 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.008     6.106    clk_div_inst/counter0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.204 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    clk_div_inst/counter0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.302 r  clk_div_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.302    clk_div_inst/counter0_carry__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.400 r  clk_div_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.400    clk_div_inst/counter0_carry__2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.665 r  clk_div_inst/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.655     7.320    clk_div_inst/data0[18]
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.250     7.570 r  clk_div_inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     7.570    clk_div_inst/counter_0[18]
    SLICE_X2Y28          FDCE                                         r  clk_div_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.318    14.318    clk_div_inst/CLK
    SLICE_X2Y28          FDCE                                         r  clk_div_inst/counter_reg[18]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.076    14.584    clk_div_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.014    

Slack (MET) :             7.036ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.960ns  (logic 0.694ns (23.442%)  route 2.266ns (76.558%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.424     4.583    clk_div_inst/CLK
    SLICE_X4Y28          FDCE                                         r  clk_div_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.379     4.962 f  clk_div_inst/counter_reg[20]/Q
                         net (fo=2, routed)           0.693     5.655    clk_div_inst/counter[20]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.105     5.760 r  clk_div_inst/counter[24]_i_6/O
                         net (fo=1, routed)           0.697     6.457    clk_div_inst/counter[24]_i_6_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.105     6.562 r  clk_div_inst/counter[24]_i_2/O
                         net (fo=25, routed)          0.877     7.438    clk_div_inst/counter[24]_i_2_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.105     7.543 r  clk_div_inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     7.543    clk_div_inst/counter_0[17]
    SLICE_X2Y28          FDCE                                         r  clk_div_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.318    14.318    clk_div_inst/CLK
    SLICE_X2Y28          FDCE                                         r  clk_div_inst/counter_reg[17]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X2Y28          FDCE (Setup_fdce_C_D)        0.072    14.580    clk_div_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.036    

Slack (MET) :             7.095ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 1.806ns (63.059%)  route 1.058ns (36.941%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.421     4.580    clk_div_inst/CLK
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.433     5.013 r  clk_div_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.523     5.536    clk_div_inst/counter[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.098 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.008     6.106    clk_div_inst/counter0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.204 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    clk_div_inst/counter0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.302 r  clk_div_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.302    clk_div_inst/counter0_carry__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.400 r  clk_div_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.400    clk_div_inst/counter0_carry__2_n_0
    SLICE_X3Y28          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     6.660 r  clk_div_inst/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.527     7.187    clk_div_inst/data0[20]
    SLICE_X4Y28          LUT6 (Prop_lut6_I5_O)        0.257     7.444 r  clk_div_inst/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     7.444    clk_div_inst/counter_0[20]
    SLICE_X4Y28          FDCE                                         r  clk_div_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.317    14.317    clk_div_inst/CLK
    SLICE_X4Y28          FDCE                                         r  clk_div_inst/counter_reg[20]/C
                         clock pessimism              0.225    14.542    
                         clock uncertainty           -0.035    14.507    
    SLICE_X4Y28          FDCE (Setup_fdce_C_D)        0.032    14.539    clk_div_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.539    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  7.095    

Slack (MET) :             7.140ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 1.644ns (57.447%)  route 1.218ns (42.553%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns = ( 14.318 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.421     4.580    clk_div_inst/CLK
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.433     5.013 r  clk_div_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.523     5.536    clk_div_inst/counter[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.098 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.008     6.106    clk_div_inst/counter0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.204 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    clk_div_inst/counter0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.302 r  clk_div_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.302    clk_div_inst/counter0_carry__1_n_0
    SLICE_X3Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     6.502 r  clk_div_inst/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.687     7.189    clk_div_inst/data0[15]
    SLICE_X2Y27          LUT6 (Prop_lut6_I5_O)        0.253     7.442 r  clk_div_inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     7.442    clk_div_inst/counter_0[15]
    SLICE_X2Y27          FDCE                                         r  clk_div_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.318    14.318    clk_div_inst/CLK
    SLICE_X2Y27          FDCE                                         r  clk_div_inst/counter_reg[15]/C
                         clock pessimism              0.225    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)        0.074    14.582    clk_div_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  7.140    

Slack (MET) :             7.157ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.799ns  (logic 1.608ns (57.453%)  route 1.191ns (42.547%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.421     4.580    clk_div_inst/CLK
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.433     5.013 r  clk_div_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.523     5.536    clk_div_inst/counter[2]
    SLICE_X3Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.562     6.098 r  clk_div_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.008     6.106    clk_div_inst/counter0_carry_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.204 r  clk_div_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.204    clk_div_inst/counter0_carry__0_n_0
    SLICE_X3Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     6.469 r  clk_div_inst/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.660     7.129    clk_div_inst/data0[10]
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.250     7.379 r  clk_div_inst/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     7.379    clk_div_inst/counter_0[10]
    SLICE_X1Y26          FDCE                                         r  clk_div_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.316    14.316    clk_div_inst/CLK
    SLICE_X1Y26          FDCE                                         r  clk_div_inst/counter_reg[10]/C
                         clock pessimism              0.225    14.541    
                         clock uncertainty           -0.035    14.506    
    SLICE_X1Y26          FDCE (Setup_fdce_C_D)        0.030    14.536    clk_div_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.536    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.157    

Slack (MET) :             7.183ns  (required time - arrival time)
  Source:                 clk_div_inst/counter_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.815ns  (logic 0.694ns (24.655%)  route 2.121ns (75.345%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns = ( 14.315 - 10.000 ) 
    Source Clock Delay      (SCD):    4.583ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.389     1.389 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.689     3.078    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.424     4.583    clk_div_inst/CLK
    SLICE_X4Y28          FDCE                                         r  clk_div_inst/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDCE (Prop_fdce_C_Q)         0.379     4.962 f  clk_div_inst/counter_reg[20]/Q
                         net (fo=2, routed)           0.693     5.655    clk_div_inst/counter[20]
    SLICE_X2Y28          LUT4 (Prop_lut4_I2_O)        0.105     5.760 r  clk_div_inst/counter[24]_i_6/O
                         net (fo=1, routed)           0.697     6.457    clk_div_inst/counter[24]_i_6_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.105     6.562 r  clk_div_inst/counter[24]_i_2/O
                         net (fo=25, routed)          0.731     7.293    clk_div_inst/counter[24]_i_2_n_0
    SLICE_X2Y25          LUT6 (Prop_lut6_I0_O)        0.105     7.398 r  clk_div_inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     7.398    clk_div_inst/counter_0[7]
    SLICE_X2Y25          FDCE                                         r  clk_div_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324    11.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599    12.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    13.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315    14.315    clk_div_inst/CLK
    SLICE_X2Y25          FDCE                                         r  clk_div_inst/counter_reg[7]/C
                         clock pessimism              0.225    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X2Y25          FDCE (Setup_fdce_C_D)        0.076    14.581    clk_div_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.581    
                         arrival time                          -7.398    
  -------------------------------------------------------------------
                         slack                                  7.183    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.732%)  route 0.147ns (41.268%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  clk_div_inst/counter_reg[23]/Q
                         net (fo=26, routed)          0.147     1.780    clk_div_inst/counter[23]
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.825 r  clk_div_inst/counter[18]_i_1/O
                         net (fo=1, routed)           0.000     1.825    clk_div_inst/counter_0[18]
    SLICE_X2Y28          FDCE                                         r  clk_div_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    clk_div_inst/CLK
    SLICE_X2Y28          FDCE                                         r  clk_div_inst/counter_reg[18]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.121     1.603    clk_div_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.403%)  route 0.149ns (41.597%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  clk_div_inst/counter_reg[23]/Q
                         net (fo=26, routed)          0.149     1.782    clk_div_inst/counter[23]
    SLICE_X2Y28          LUT6 (Prop_lut6_I3_O)        0.045     1.827 r  clk_div_inst/counter[17]_i_1/O
                         net (fo=1, routed)           0.000     1.827    clk_div_inst/counter_0[17]
    SLICE_X2Y28          FDCE                                         r  clk_div_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.854     1.981    clk_div_inst/CLK
    SLICE_X2Y28          FDCE                                         r  clk_div_inst/counter_reg[17]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.120     1.602    clk_div_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.686%)  route 0.160ns (43.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.465    clk_div_inst/CLK
    SLICE_X2Y25          FDCE                                         r  clk_div_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDCE (Prop_fdce_C_Q)         0.164     1.629 f  clk_div_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.160     1.789    clk_div_inst/counter[0]
    SLICE_X2Y25          LUT1 (Prop_lut1_I0_O)        0.045     1.834 r  clk_div_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.834    clk_div_inst/counter_0[0]
    SLICE_X2Y25          FDCE                                         r  clk_div_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.977    clk_div_inst/CLK
    SLICE_X2Y25          FDCE                                         r  clk_div_inst/counter_reg[0]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X2Y25          FDCE (Hold_fdce_C_D)         0.121     1.586    clk_div_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.582     1.465    clk_div_inst/CLK
    SLICE_X1Y24          FDCE                                         r  clk_div_inst/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  clk_div_inst/clk_out_reg/Q
                         net (fo=9, routed)           0.167     1.773    clk_div_inst/clk_out_reg_0
    SLICE_X1Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.818 r  clk_div_inst/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.818    clk_div_inst/clk_out_i_1_n_0
    SLICE_X1Y24          FDCE                                         r  clk_div_inst/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.977    clk_div_inst/CLK
    SLICE_X1Y24          FDCE                                         r  clk_div_inst/clk_out_reg/C
                         clock pessimism             -0.512     1.465    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.091     1.556    clk_div_inst/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.428%)  route 0.175ns (45.572%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  clk_div_inst/counter_reg[23]/Q
                         net (fo=26, routed)          0.175     1.808    clk_div_inst/counter[23]
    SLICE_X2Y29          LUT6 (Prop_lut6_I3_O)        0.045     1.853 r  clk_div_inst/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     1.853    clk_div_inst/counter_0[23]
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[23]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121     1.590    clk_div_inst/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.209ns (53.478%)  route 0.182ns (46.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 f  clk_div_inst/counter_reg[24]/Q
                         net (fo=26, routed)          0.182     1.815    clk_div_inst/counter[24]
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.045     1.860 r  clk_div_inst/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     1.860    clk_div_inst/counter_0[24]
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[24]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X2Y29          FDCE (Hold_fdce_C_D)         0.121     1.590    clk_div_inst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.802%)  route 0.249ns (57.198%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.580     1.463    clk_div_inst/CLK
    SLICE_X4Y25          FDCE                                         r  clk_div_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 f  clk_div_inst/counter_reg[5]/Q
                         net (fo=26, routed)          0.249     1.853    clk_div_inst/counter[5]
    SLICE_X2Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.898 r  clk_div_inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.898    clk_div_inst/counter_0[2]
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.850     1.977    clk_div_inst/CLK
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[2]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          FDCE (Hold_fdce_C_D)         0.121     1.620    clk_div_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.898%)  route 0.219ns (54.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.580     1.463    clk_div_inst/CLK
    SLICE_X4Y25          FDCE                                         r  clk_div_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 f  clk_div_inst/counter_reg[5]/Q
                         net (fo=26, routed)          0.219     1.823    clk_div_inst/counter[5]
    SLICE_X4Y24          LUT6 (Prop_lut6_I2_O)        0.045     1.868 r  clk_div_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    clk_div_inst/counter_0[3]
    SLICE_X4Y24          FDCE                                         r  clk_div_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.975    clk_div_inst/CLK
    SLICE_X4Y24          FDCE                                         r  clk_div_inst/counter_reg[3]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X4Y24          FDCE (Hold_fdce_C_D)         0.091     1.588    clk_div_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.111%)  route 0.217ns (50.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.586     1.469    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 f  clk_div_inst/counter_reg[24]/Q
                         net (fo=26, routed)          0.217     1.850    clk_div_inst/counter[24]
    SLICE_X2Y27          LUT6 (Prop_lut6_I4_O)        0.045     1.895 r  clk_div_inst/counter[15]_i_1/O
                         net (fo=1, routed)           0.000     1.895    clk_div_inst/counter_0[15]
    SLICE_X2Y27          FDCE                                         r  clk_div_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    clk_div_inst/CLK
    SLICE_X2Y27          FDCE                                         r  clk_div_inst/counter_reg[15]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.121     1.602    clk_div_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk_div_inst/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.673%)  route 0.213ns (53.327%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.580     1.463    clk_div_inst/CLK
    SLICE_X4Y25          FDCE                                         r  clk_div_inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y25          FDCE (Prop_fdce_C_Q)         0.141     1.604 f  clk_div_inst/counter_reg[5]/Q
                         net (fo=26, routed)          0.213     1.817    clk_div_inst/counter[5]
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.045     1.862 r  clk_div_inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.862    clk_div_inst/counter_0[5]
    SLICE_X4Y25          FDCE                                         r  clk_div_inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.848     1.975    clk_div_inst/CLK
    SLICE_X4Y25          FDCE                                         r  clk_div_inst/counter_reg[5]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X4Y25          FDCE (Hold_fdce_C_D)         0.091     1.554    clk_div_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.308    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y24    clk_div_inst/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y25    clk_div_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y26    clk_div_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y26    clk_div_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y26    clk_div_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    clk_div_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    clk_div_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    clk_div_inst/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    clk_div_inst/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    clk_div_inst/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    clk_div_inst/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    clk_div_inst/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    clk_div_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    clk_div_inst/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    clk_div_inst/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    clk_div_inst/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    clk_div_inst/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clk_div_inst/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clk_div_inst/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    clk_div_inst/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y24    clk_div_inst/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    clk_div_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y25    clk_div_inst/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    clk_div_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y26    clk_div_inst/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    clk_div_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y26    clk_div_inst/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clk_div_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y26    clk_div_inst/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            my_reg_inst/f2/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 1.596ns (27.557%)  route 4.196ns (72.443%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.386     1.386 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.465     4.851    my_reg_inst/f3/sw_IBUF[3]
    SLICE_X0Y21          LUT6 (Prop_lut6_I2_O)        0.105     4.956 r  my_reg_inst/f3/q_i_2__4/O
                         net (fo=1, routed)           0.731     5.687    my_reg_inst/f3/q_i_2__4_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.105     5.792 r  my_reg_inst/f3/q_i_1__0/O
                         net (fo=1, routed)           0.000     5.792    my_reg_inst/f2/y_0
    SLICE_X0Y21          FDRE                                         r  my_reg_inst/f2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f6/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.631ns (64.185%)  route 2.026ns (35.815%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  my_reg_inst/f6/q_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  my_reg_inst/f6/q_reg/Q
                         net (fo=6, routed)           2.026     2.405    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.252     5.657 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.657    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.647ns  (logic 3.654ns (64.711%)  route 1.993ns (35.289%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  my_reg_inst/f1/q_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  my_reg_inst/f1/q_reg/Q
                         net (fo=6, routed)           1.993     2.372    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.275     5.647 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.647    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.545ns  (logic 3.629ns (65.450%)  route 1.916ns (34.550%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  my_reg_inst/f0/q_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  my_reg_inst/f0/q_reg/Q
                         net (fo=5, routed)           1.916     2.295    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.250     5.545 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.545    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f5/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.502ns  (logic 3.639ns (66.136%)  route 1.863ns (33.864%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  my_reg_inst/f5/q_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  my_reg_inst/f5/q_reg/Q
                         net (fo=6, routed)           1.863     2.242    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.260     5.502 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.502    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            my_reg_inst/f6/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.471ns  (logic 1.596ns (29.178%)  route 3.874ns (70.822%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.386     1.386 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.365     4.751    my_reg_inst/f7/sw_IBUF[3]
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.105     4.856 r  my_reg_inst/f7/q_i_2__0/O
                         net (fo=1, routed)           0.509     5.366    my_reg_inst/f7/q_i_2__0_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.105     5.471 r  my_reg_inst/f7/q_i_1__2/O
                         net (fo=1, routed)           0.000     5.471    my_reg_inst/f6/y_1
    SLICE_X1Y19          FDRE                                         r  my_reg_inst/f6/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            my_reg_inst/f1/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.445ns  (logic 1.596ns (29.314%)  route 3.849ns (70.686%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.386     1.386 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.303     4.689    my_reg_inst/f2/sw_IBUF[3]
    SLICE_X0Y19          LUT6 (Prop_lut6_I2_O)        0.105     4.794 r  my_reg_inst/f2/q_i_2__5/O
                         net (fo=1, routed)           0.546     5.340    my_reg_inst/f2/q_i_2__5_n_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.105     5.445 r  my_reg_inst/f2/q_i_1__5/O
                         net (fo=1, routed)           0.000     5.445    my_reg_inst/f1/y_0
    SLICE_X0Y19          FDRE                                         r  my_reg_inst/f1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            my_reg_inst/f7/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.428ns  (logic 1.596ns (29.408%)  route 3.832ns (70.592%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         1.386     1.386 r  sw_IBUF[14]_inst/O
                         net (fo=16, routed)          3.285     4.672    my_reg_inst/f6/sw_IBUF[5]
    SLICE_X1Y19          LUT6 (Prop_lut6_I2_O)        0.105     4.777 r  my_reg_inst/f6/q_i_2/O
                         net (fo=1, routed)           0.546     5.323    my_reg_inst/f6/q_i_2_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I0_O)        0.105     5.428 r  my_reg_inst/f6/q_i_1__6/O
                         net (fo=1, routed)           0.000     5.428    my_reg_inst/f7/y_0
    SLICE_X1Y19          FDRE                                         r  my_reg_inst/f7/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f7/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.422ns  (logic 3.625ns (66.863%)  route 1.797ns (33.137%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  my_reg_inst/f7/q_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  my_reg_inst/f7/q_reg/Q
                         net (fo=5, routed)           1.797     2.176    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.246     5.422 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.422    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            my_reg_inst/f3/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.334ns  (logic 1.594ns (29.881%)  route 3.740ns (70.119%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         1.384     1.384 r  sw_IBUF[13]_inst/O
                         net (fo=16, routed)          3.387     4.771    my_reg_inst/f4/sw_IBUF[2]
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.105     4.876 r  my_reg_inst/f4/q_i_2__3/O
                         net (fo=1, routed)           0.353     5.229    my_reg_inst/f4/q_i_2__3_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I0_O)        0.105     5.334 r  my_reg_inst/f4/q_i_1__4/O
                         net (fo=1, routed)           0.000     5.334    my_reg_inst/f3/y_0
    SLICE_X0Y20          FDRE                                         r  my_reg_inst/f3/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 my_reg_inst/f4/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_reg_inst/f5/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.186ns (70.896%)  route 0.076ns (29.104%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  my_reg_inst/f4/q_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_reg_inst/f4/q_reg/Q
                         net (fo=6, routed)           0.076     0.217    my_reg_inst/f6/q_reg_2
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.262 r  my_reg_inst/f6/q_i_1__3/O
                         net (fo=1, routed)           0.000     0.262    my_reg_inst/f5/y_0
    SLICE_X1Y19          FDRE                                         r  my_reg_inst/f5/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f5/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_reg_inst/f6/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.143%)  route 0.128ns (40.857%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  my_reg_inst/f5/q_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_reg_inst/f5/q_reg/Q
                         net (fo=6, routed)           0.128     0.269    my_reg_inst/f7/q_reg_2
    SLICE_X1Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  my_reg_inst/f7/q_i_1__2/O
                         net (fo=1, routed)           0.000     0.314    my_reg_inst/f6/y_1
    SLICE_X1Y19          FDRE                                         r  my_reg_inst/f6/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f0/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_reg_inst/f7/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.173%)  route 0.151ns (44.827%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  my_reg_inst/f0/q_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_reg_inst/f0/q_reg/Q
                         net (fo=5, routed)           0.151     0.292    my_reg_inst/f6/q_reg_3
    SLICE_X1Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.337 r  my_reg_inst/f6/q_i_1__6/O
                         net (fo=1, routed)           0.000     0.337    my_reg_inst/f7/y_0
    SLICE_X1Y19          FDRE                                         r  my_reg_inst/f7/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f7/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_reg_inst/f0/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.701%)  route 0.181ns (49.299%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  my_reg_inst/f7/q_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_reg_inst/f7/q_reg/Q
                         net (fo=5, routed)           0.181     0.322    my_reg_inst/f1/q_reg_2
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.367 r  my_reg_inst/f1/q_i_1/O
                         net (fo=1, routed)           0.000     0.367    my_reg_inst/f0/y
    SLICE_X0Y19          FDRE                                         r  my_reg_inst/f0/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_reg_inst/f1/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.186ns (49.471%)  route 0.190ns (50.529%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  my_reg_inst/f2/q_reg/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_reg_inst/f2/q_reg/Q
                         net (fo=6, routed)           0.190     0.331    my_reg_inst/f2/q_reg_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.376 r  my_reg_inst/f2/q_i_1__5/O
                         net (fo=1, routed)           0.000     0.376    my_reg_inst/f1/y_0
    SLICE_X0Y19          FDRE                                         r  my_reg_inst/f1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f3/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_reg_inst/f2/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.259%)  route 0.208ns (52.741%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE                         0.000     0.000 r  my_reg_inst/f3/q_reg/C
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_reg_inst/f3/q_reg/Q
                         net (fo=6, routed)           0.208     0.349    my_reg_inst/f3/q_reg_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I3_O)        0.045     0.394 r  my_reg_inst/f3/q_i_1__0/O
                         net (fo=1, routed)           0.000     0.394    my_reg_inst/f2/y_0
    SLICE_X0Y21          FDRE                                         r  my_reg_inst/f2/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f5/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_reg_inst/f4/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.509%)  route 0.223ns (54.491%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE                         0.000     0.000 r  my_reg_inst/f5/q_reg/C
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_reg_inst/f5/q_reg/Q
                         net (fo=6, routed)           0.223     0.364    my_reg_inst/f5/q_reg_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I3_O)        0.045     0.409 r  my_reg_inst/f5/q_i_1__1/O
                         net (fo=1, routed)           0.000     0.409    my_reg_inst/f4/y_0
    SLICE_X0Y19          FDRE                                         r  my_reg_inst/f4/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            my_reg_inst/f3/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.186ns (41.870%)  route 0.258ns (58.130%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  my_reg_inst/f2/q_reg/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_reg_inst/f2/q_reg/Q
                         net (fo=6, routed)           0.258     0.399    my_reg_inst/f4/q_reg_2
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.444 r  my_reg_inst/f4/q_i_1__4/O
                         net (fo=1, routed)           0.000     0.444    my_reg_inst/f3/y_0
    SLICE_X0Y20          FDRE                                         r  my_reg_inst/f3/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f2/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.713ns  (logic 1.343ns (78.387%)  route 0.370ns (21.613%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE                         0.000     0.000 r  my_reg_inst/f2/q_reg/C
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_reg_inst/f2/q_reg/Q
                         net (fo=6, routed)           0.370     0.511    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.713 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.713    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 my_reg_inst/f4/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.351ns (75.946%)  route 0.428ns (24.054%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE                         0.000     0.000 r  my_reg_inst/f4/q_reg/C
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  my_reg_inst/f4/q_reg/Q
                         net (fo=6, routed)           0.428     0.569    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.778 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.778    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.400ns (27.158%)  route 3.754ns (72.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.400     1.400 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          3.754     5.154    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y28          FDCE                                         f  clk_div_inst/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.318     4.318    clk_div_inst/CLK
    SLICE_X2Y28          FDCE                                         r  clk_div_inst/counter_reg[17]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 1.400ns (27.158%)  route 3.754ns (72.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.400     1.400 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          3.754     5.154    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y28          FDCE                                         f  clk_div_inst/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.318     4.318    clk_div_inst/CLK
    SLICE_X2Y28          FDCE                                         r  clk_div_inst/counter_reg[18]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.033ns  (logic 1.400ns (27.812%)  route 3.633ns (72.188%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.400     1.400 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          3.633     5.033    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y26          FDCE                                         f  clk_div_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.316     4.316    clk_div_inst/CLK
    SLICE_X2Y26          FDCE                                         r  clk_div_inst/counter_reg[11]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.884ns  (logic 1.400ns (28.659%)  route 3.484ns (71.341%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.400     1.400 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          3.484     4.884    clk_div_inst/sw_IBUF[0]
    SLICE_X4Y24          FDCE                                         f  clk_div_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.314     4.314    clk_div_inst/CLK
    SLICE_X4Y24          FDCE                                         r  clk_div_inst/counter_reg[3]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.400ns (29.332%)  route 3.372ns (70.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.400     1.400 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          3.372     4.772    clk_div_inst/sw_IBUF[0]
    SLICE_X4Y26          FDCE                                         f  clk_div_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315     4.315    clk_div_inst/CLK
    SLICE_X4Y26          FDCE                                         r  clk_div_inst/counter_reg[12]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.772ns  (logic 1.400ns (29.332%)  route 3.372ns (70.668%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.400     1.400 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          3.372     4.772    clk_div_inst/sw_IBUF[0]
    SLICE_X4Y26          FDCE                                         f  clk_div_inst/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315     4.315    clk_div_inst/CLK
    SLICE_X4Y26          FDCE                                         r  clk_div_inst/counter_reg[9]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.654ns  (logic 1.400ns (30.071%)  route 3.255ns (69.929%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.314ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.400     1.400 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          3.255     4.654    clk_div_inst/sw_IBUF[0]
    SLICE_X4Y25          FDCE                                         f  clk_div_inst/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.314     4.314    clk_div_inst/CLK
    SLICE_X4Y25          FDCE                                         r  clk_div_inst/counter_reg[5]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.615ns  (logic 1.400ns (30.330%)  route 3.215ns (69.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.400     1.400 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          3.215     4.615    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y24          FDCE                                         f  clk_div_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315     4.315    clk_div_inst/CLK
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[1]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.615ns  (logic 1.400ns (30.330%)  route 3.215ns (69.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.400     1.400 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          3.215     4.615    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y24          FDCE                                         f  clk_div_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315     4.315    clk_div_inst/CLK
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[2]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.615ns  (logic 1.400ns (30.330%)  route 3.215ns (69.670%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.315ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.400     1.400 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          3.215     4.615    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y24          FDCE                                         f  clk_div_inst/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.324     1.324 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.599     2.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          1.315     4.315    clk_div_inst/CLK
    SLICE_X2Y24          FDCE                                         r  clk_div_inst/counter_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.237ns (14.306%)  route 1.417ns (85.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          1.417     1.654    clk_div_inst/sw_IBUF[0]
    SLICE_X4Y28          FDCE                                         f  clk_div_inst/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.852     1.979    clk_div_inst/CLK
    SLICE_X4Y28          FDCE                                         r  clk_div_inst/counter_reg[19]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.654ns  (logic 0.237ns (14.306%)  route 1.417ns (85.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          1.417     1.654    clk_div_inst/sw_IBUF[0]
    SLICE_X4Y28          FDCE                                         f  clk_div_inst/counter_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.852     1.979    clk_div_inst/CLK
    SLICE_X4Y28          FDCE                                         r  clk_div_inst/counter_reg[20]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.237ns (13.844%)  route 1.473ns (86.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          1.473     1.709    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y29          FDCE                                         f  clk_div_inst/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[21]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.237ns (13.844%)  route 1.473ns (86.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          1.473     1.709    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y29          FDCE                                         f  clk_div_inst/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[22]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.237ns (13.844%)  route 1.473ns (86.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          1.473     1.709    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y29          FDCE                                         f  clk_div_inst/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[23]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.709ns  (logic 0.237ns (13.844%)  route 1.473ns (86.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.982ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          1.473     1.709    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y29          FDCE                                         f  clk_div_inst/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.855     1.982    clk_div_inst/CLK
    SLICE_X2Y29          FDCE                                         r  clk_div_inst/counter_reg[24]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.237ns (12.850%)  route 1.605ns (87.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          1.605     1.841    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y27          FDCE                                         f  clk_div_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    clk_div_inst/CLK
    SLICE_X2Y27          FDCE                                         r  clk_div_inst/counter_reg[13]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.237ns (12.850%)  route 1.605ns (87.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          1.605     1.841    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y27          FDCE                                         f  clk_div_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    clk_div_inst/CLK
    SLICE_X2Y27          FDCE                                         r  clk_div_inst/counter_reg[14]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.237ns (12.850%)  route 1.605ns (87.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          1.605     1.841    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y27          FDCE                                         f  clk_div_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    clk_div_inst/CLK
    SLICE_X2Y27          FDCE                                         r  clk_div_inst/counter_reg[15]/C

Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            clk_div_inst/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.841ns  (logic 0.237ns (12.850%)  route 1.605ns (87.150%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 f  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 f  sw_IBUF[12]_inst/O
                         net (fo=34, routed)          1.605     1.841    clk_div_inst/sw_IBUF[0]
    SLICE_X2Y27          FDCE                                         f  clk_div_inst/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=26, routed)          0.853     1.980    clk_div_inst/CLK
    SLICE_X2Y27          FDCE                                         r  clk_div_inst/counter_reg[16]/C





