// Seed: 3090284654
module module_0 ();
  assign id_1 = id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input logic id_2,
    input supply0 id_3,
    output supply1 id_4,
    input wand id_5
);
  supply1 id_7 = 1;
  reg id_8;
  module_0();
  assign id_4 = !id_3 - $display(1);
  always @(*) begin
    id_8 <= id_2;
  end
endmodule
module module_2 (
    input  uwire id_0,
    input  uwire id_1,
    output tri   id_2
);
  logic [7:0] id_4;
  tri id_5;
  module_0(); id_6(
      .id_0(id_1),
      .id_1(id_4),
      .id_2(1),
      .id_3(1),
      .sum(1),
      .id_4(1),
      .id_5(),
      .id_6(1'b0),
      .id_7(1),
      .id_8(1'b0),
      .id_9(id_1 + id_5 - 1'b0),
      .id_10((1)),
      .id_11(1),
      .id_12(1),
      .id_13(id_2)
  );
  assign id_4[1] = id_1;
  always @(posedge id_4[1]) id_2 = 1;
  wire id_7;
endmodule
