#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x112e9b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x112eb40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11212d0 .functor NOT 1, L_0x117df20, C4<0>, C4<0>, C4<0>;
L_0x117dd00 .functor XOR 2, L_0x117dba0, L_0x117dc60, C4<00>, C4<00>;
L_0x117de10 .functor XOR 2, L_0x117dd00, L_0x117dd70, C4<00>, C4<00>;
v0x11792d0_0 .net *"_ivl_10", 1 0, L_0x117dd70;  1 drivers
v0x11793d0_0 .net *"_ivl_12", 1 0, L_0x117de10;  1 drivers
v0x11794b0_0 .net *"_ivl_2", 1 0, L_0x117c640;  1 drivers
v0x1179570_0 .net *"_ivl_4", 1 0, L_0x117dba0;  1 drivers
v0x1179650_0 .net *"_ivl_6", 1 0, L_0x117dc60;  1 drivers
v0x1179780_0 .net *"_ivl_8", 1 0, L_0x117dd00;  1 drivers
v0x1179860_0 .net "a", 0 0, v0x1176080_0;  1 drivers
v0x1179900_0 .net "b", 0 0, v0x1176120_0;  1 drivers
v0x11799a0_0 .net "c", 0 0, v0x11761c0_0;  1 drivers
v0x1179a40_0 .var "clk", 0 0;
v0x1179ae0_0 .net "d", 0 0, v0x1176300_0;  1 drivers
v0x1179b80_0 .net "out_pos_dut", 0 0, L_0x117da20;  1 drivers
v0x1179c20_0 .net "out_pos_ref", 0 0, L_0x117b150;  1 drivers
v0x1179cc0_0 .net "out_sop_dut", 0 0, L_0x117c1e0;  1 drivers
v0x1179d60_0 .net "out_sop_ref", 0 0, L_0x1150830;  1 drivers
v0x1179e00_0 .var/2u "stats1", 223 0;
v0x1179ea0_0 .var/2u "strobe", 0 0;
v0x1179f40_0 .net "tb_match", 0 0, L_0x117df20;  1 drivers
v0x117a010_0 .net "tb_mismatch", 0 0, L_0x11212d0;  1 drivers
v0x117a0b0_0 .net "wavedrom_enable", 0 0, v0x11765d0_0;  1 drivers
v0x117a180_0 .net "wavedrom_title", 511 0, v0x1176670_0;  1 drivers
L_0x117c640 .concat [ 1 1 0 0], L_0x117b150, L_0x1150830;
L_0x117dba0 .concat [ 1 1 0 0], L_0x117b150, L_0x1150830;
L_0x117dc60 .concat [ 1 1 0 0], L_0x117da20, L_0x117c1e0;
L_0x117dd70 .concat [ 1 1 0 0], L_0x117b150, L_0x1150830;
L_0x117df20 .cmp/eeq 2, L_0x117c640, L_0x117de10;
S_0x112ecd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x112eb40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11216b0 .functor AND 1, v0x11761c0_0, v0x1176300_0, C4<1>, C4<1>;
L_0x1121a90 .functor NOT 1, v0x1176080_0, C4<0>, C4<0>, C4<0>;
L_0x1121e70 .functor NOT 1, v0x1176120_0, C4<0>, C4<0>, C4<0>;
L_0x11220f0 .functor AND 1, L_0x1121a90, L_0x1121e70, C4<1>, C4<1>;
L_0x11395d0 .functor AND 1, L_0x11220f0, v0x11761c0_0, C4<1>, C4<1>;
L_0x1150830 .functor OR 1, L_0x11216b0, L_0x11395d0, C4<0>, C4<0>;
L_0x117a5d0 .functor NOT 1, v0x1176120_0, C4<0>, C4<0>, C4<0>;
L_0x117a640 .functor OR 1, L_0x117a5d0, v0x1176300_0, C4<0>, C4<0>;
L_0x117a750 .functor AND 1, v0x11761c0_0, L_0x117a640, C4<1>, C4<1>;
L_0x117a810 .functor NOT 1, v0x1176080_0, C4<0>, C4<0>, C4<0>;
L_0x117a8e0 .functor OR 1, L_0x117a810, v0x1176120_0, C4<0>, C4<0>;
L_0x117a950 .functor AND 1, L_0x117a750, L_0x117a8e0, C4<1>, C4<1>;
L_0x117aad0 .functor NOT 1, v0x1176120_0, C4<0>, C4<0>, C4<0>;
L_0x117ab40 .functor OR 1, L_0x117aad0, v0x1176300_0, C4<0>, C4<0>;
L_0x117aa60 .functor AND 1, v0x11761c0_0, L_0x117ab40, C4<1>, C4<1>;
L_0x117acd0 .functor NOT 1, v0x1176080_0, C4<0>, C4<0>, C4<0>;
L_0x117add0 .functor OR 1, L_0x117acd0, v0x1176300_0, C4<0>, C4<0>;
L_0x117ae90 .functor AND 1, L_0x117aa60, L_0x117add0, C4<1>, C4<1>;
L_0x117b040 .functor XNOR 1, L_0x117a950, L_0x117ae90, C4<0>, C4<0>;
v0x1120c00_0 .net *"_ivl_0", 0 0, L_0x11216b0;  1 drivers
v0x1121000_0 .net *"_ivl_12", 0 0, L_0x117a5d0;  1 drivers
v0x11213e0_0 .net *"_ivl_14", 0 0, L_0x117a640;  1 drivers
v0x11217c0_0 .net *"_ivl_16", 0 0, L_0x117a750;  1 drivers
v0x1121ba0_0 .net *"_ivl_18", 0 0, L_0x117a810;  1 drivers
v0x1121f80_0 .net *"_ivl_2", 0 0, L_0x1121a90;  1 drivers
v0x1122200_0 .net *"_ivl_20", 0 0, L_0x117a8e0;  1 drivers
v0x11745f0_0 .net *"_ivl_24", 0 0, L_0x117aad0;  1 drivers
v0x11746d0_0 .net *"_ivl_26", 0 0, L_0x117ab40;  1 drivers
v0x11747b0_0 .net *"_ivl_28", 0 0, L_0x117aa60;  1 drivers
v0x1174890_0 .net *"_ivl_30", 0 0, L_0x117acd0;  1 drivers
v0x1174970_0 .net *"_ivl_32", 0 0, L_0x117add0;  1 drivers
v0x1174a50_0 .net *"_ivl_36", 0 0, L_0x117b040;  1 drivers
L_0x7f209f7a1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1174b10_0 .net *"_ivl_38", 0 0, L_0x7f209f7a1018;  1 drivers
v0x1174bf0_0 .net *"_ivl_4", 0 0, L_0x1121e70;  1 drivers
v0x1174cd0_0 .net *"_ivl_6", 0 0, L_0x11220f0;  1 drivers
v0x1174db0_0 .net *"_ivl_8", 0 0, L_0x11395d0;  1 drivers
v0x1174e90_0 .net "a", 0 0, v0x1176080_0;  alias, 1 drivers
v0x1174f50_0 .net "b", 0 0, v0x1176120_0;  alias, 1 drivers
v0x1175010_0 .net "c", 0 0, v0x11761c0_0;  alias, 1 drivers
v0x11750d0_0 .net "d", 0 0, v0x1176300_0;  alias, 1 drivers
v0x1175190_0 .net "out_pos", 0 0, L_0x117b150;  alias, 1 drivers
v0x1175250_0 .net "out_sop", 0 0, L_0x1150830;  alias, 1 drivers
v0x1175310_0 .net "pos0", 0 0, L_0x117a950;  1 drivers
v0x11753d0_0 .net "pos1", 0 0, L_0x117ae90;  1 drivers
L_0x117b150 .functor MUXZ 1, L_0x7f209f7a1018, L_0x117a950, L_0x117b040, C4<>;
S_0x1175550 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x112eb40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1176080_0 .var "a", 0 0;
v0x1176120_0 .var "b", 0 0;
v0x11761c0_0 .var "c", 0 0;
v0x1176260_0 .net "clk", 0 0, v0x1179a40_0;  1 drivers
v0x1176300_0 .var "d", 0 0;
v0x11763f0_0 .var/2u "fail", 0 0;
v0x1176490_0 .var/2u "fail1", 0 0;
v0x1176530_0 .net "tb_match", 0 0, L_0x117df20;  alias, 1 drivers
v0x11765d0_0 .var "wavedrom_enable", 0 0;
v0x1176670_0 .var "wavedrom_title", 511 0;
E_0x112d320/0 .event negedge, v0x1176260_0;
E_0x112d320/1 .event posedge, v0x1176260_0;
E_0x112d320 .event/or E_0x112d320/0, E_0x112d320/1;
S_0x1175880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1175550;
 .timescale -12 -12;
v0x1175ac0_0 .var/2s "i", 31 0;
E_0x112d1c0 .event posedge, v0x1176260_0;
S_0x1175bc0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1175550;
 .timescale -12 -12;
v0x1175dc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1175ea0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1175550;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1176850 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x112eb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x117b300 .functor NOT 1, v0x1176080_0, C4<0>, C4<0>, C4<0>;
L_0x117b390 .functor AND 1, L_0x117b300, v0x1176120_0, C4<1>, C4<1>;
L_0x117b580 .functor NOT 1, v0x11761c0_0, C4<0>, C4<0>, C4<0>;
L_0x117b700 .functor AND 1, L_0x117b390, L_0x117b580, C4<1>, C4<1>;
L_0x117b840 .functor AND 1, L_0x117b700, v0x1176300_0, C4<1>, C4<1>;
L_0x117ba10 .functor AND 1, v0x1176080_0, v0x1176120_0, C4<1>, C4<1>;
L_0x117bbd0 .functor AND 1, L_0x117ba10, v0x11761c0_0, C4<1>, C4<1>;
L_0x117bc90 .functor AND 1, L_0x117bbd0, v0x1176300_0, C4<1>, C4<1>;
L_0x117bda0 .functor OR 1, L_0x117b840, L_0x117bc90, C4<0>, C4<0>;
L_0x117beb0 .functor NOT 1, v0x1176080_0, C4<0>, C4<0>, C4<0>;
L_0x117bf80 .functor AND 1, L_0x117beb0, v0x1176120_0, C4<1>, C4<1>;
L_0x117bff0 .functor AND 1, L_0x117bf80, v0x11761c0_0, C4<1>, C4<1>;
L_0x117c120 .functor AND 1, L_0x117bff0, v0x1176300_0, C4<1>, C4<1>;
L_0x117c1e0 .functor OR 1, L_0x117bda0, L_0x117c120, C4<0>, C4<0>;
L_0x117c0b0 .functor NOT 1, v0x1176120_0, C4<0>, C4<0>, C4<0>;
L_0x117c3c0 .functor OR 1, v0x1176080_0, L_0x117c0b0, C4<0>, C4<0>;
L_0x117c510 .functor OR 1, L_0x117c3c0, v0x11761c0_0, C4<0>, C4<0>;
L_0x117c5d0 .functor NOT 1, v0x1176120_0, C4<0>, C4<0>, C4<0>;
L_0x117c6e0 .functor OR 1, v0x1176080_0, L_0x117c5d0, C4<0>, C4<0>;
L_0x117c7a0 .functor NOT 1, v0x1176300_0, C4<0>, C4<0>, C4<0>;
L_0x117c8c0 .functor OR 1, L_0x117c6e0, L_0x117c7a0, C4<0>, C4<0>;
L_0x117c9d0 .functor AND 1, L_0x117c510, L_0x117c8c0, C4<1>, C4<1>;
L_0x117cba0 .functor NOT 1, v0x1176080_0, C4<0>, C4<0>, C4<0>;
L_0x117cc10 .functor OR 1, L_0x117cba0, v0x1176120_0, C4<0>, C4<0>;
L_0x117cda0 .functor OR 1, L_0x117cc10, v0x11761c0_0, C4<0>, C4<0>;
L_0x117ce60 .functor NOT 1, v0x1176300_0, C4<0>, C4<0>, C4<0>;
L_0x117cfb0 .functor OR 1, L_0x117cda0, L_0x117ce60, C4<0>, C4<0>;
L_0x117d0c0 .functor AND 1, L_0x117c9d0, L_0x117cfb0, C4<1>, C4<1>;
L_0x117d2c0 .functor NOT 1, v0x1176080_0, C4<0>, C4<0>, C4<0>;
L_0x117d330 .functor NOT 1, v0x1176120_0, C4<0>, C4<0>, C4<0>;
L_0x117d4a0 .functor OR 1, L_0x117d2c0, L_0x117d330, C4<0>, C4<0>;
L_0x117d5b0 .functor NOT 1, v0x11761c0_0, C4<0>, C4<0>, C4<0>;
L_0x117d730 .functor OR 1, L_0x117d4a0, L_0x117d5b0, C4<0>, C4<0>;
L_0x117d840 .functor OR 1, L_0x117d730, v0x1176300_0, C4<0>, C4<0>;
L_0x117da20 .functor AND 1, L_0x117d0c0, L_0x117d840, C4<1>, C4<1>;
v0x1176a10_0 .net *"_ivl_0", 0 0, L_0x117b300;  1 drivers
v0x1176af0_0 .net *"_ivl_10", 0 0, L_0x117ba10;  1 drivers
v0x1176bd0_0 .net *"_ivl_12", 0 0, L_0x117bbd0;  1 drivers
v0x1176cc0_0 .net *"_ivl_14", 0 0, L_0x117bc90;  1 drivers
v0x1176da0_0 .net *"_ivl_16", 0 0, L_0x117bda0;  1 drivers
v0x1176ed0_0 .net *"_ivl_18", 0 0, L_0x117beb0;  1 drivers
v0x1176fb0_0 .net *"_ivl_2", 0 0, L_0x117b390;  1 drivers
v0x1177090_0 .net *"_ivl_20", 0 0, L_0x117bf80;  1 drivers
v0x1177170_0 .net *"_ivl_22", 0 0, L_0x117bff0;  1 drivers
v0x11772e0_0 .net *"_ivl_24", 0 0, L_0x117c120;  1 drivers
v0x11773c0_0 .net *"_ivl_28", 0 0, L_0x117c0b0;  1 drivers
v0x11774a0_0 .net *"_ivl_30", 0 0, L_0x117c3c0;  1 drivers
v0x1177580_0 .net *"_ivl_32", 0 0, L_0x117c510;  1 drivers
v0x1177660_0 .net *"_ivl_34", 0 0, L_0x117c5d0;  1 drivers
v0x1177740_0 .net *"_ivl_36", 0 0, L_0x117c6e0;  1 drivers
v0x1177820_0 .net *"_ivl_38", 0 0, L_0x117c7a0;  1 drivers
v0x1177900_0 .net *"_ivl_4", 0 0, L_0x117b580;  1 drivers
v0x1177af0_0 .net *"_ivl_40", 0 0, L_0x117c8c0;  1 drivers
v0x1177bd0_0 .net *"_ivl_42", 0 0, L_0x117c9d0;  1 drivers
v0x1177cb0_0 .net *"_ivl_44", 0 0, L_0x117cba0;  1 drivers
v0x1177d90_0 .net *"_ivl_46", 0 0, L_0x117cc10;  1 drivers
v0x1177e70_0 .net *"_ivl_48", 0 0, L_0x117cda0;  1 drivers
v0x1177f50_0 .net *"_ivl_50", 0 0, L_0x117ce60;  1 drivers
v0x1178030_0 .net *"_ivl_52", 0 0, L_0x117cfb0;  1 drivers
v0x1178110_0 .net *"_ivl_54", 0 0, L_0x117d0c0;  1 drivers
v0x11781f0_0 .net *"_ivl_56", 0 0, L_0x117d2c0;  1 drivers
v0x11782d0_0 .net *"_ivl_58", 0 0, L_0x117d330;  1 drivers
v0x11783b0_0 .net *"_ivl_6", 0 0, L_0x117b700;  1 drivers
v0x1178490_0 .net *"_ivl_60", 0 0, L_0x117d4a0;  1 drivers
v0x1178570_0 .net *"_ivl_62", 0 0, L_0x117d5b0;  1 drivers
v0x1178650_0 .net *"_ivl_64", 0 0, L_0x117d730;  1 drivers
v0x1178730_0 .net *"_ivl_66", 0 0, L_0x117d840;  1 drivers
v0x1178810_0 .net *"_ivl_8", 0 0, L_0x117b840;  1 drivers
v0x1178b00_0 .net "a", 0 0, v0x1176080_0;  alias, 1 drivers
v0x1178ba0_0 .net "b", 0 0, v0x1176120_0;  alias, 1 drivers
v0x1178c90_0 .net "c", 0 0, v0x11761c0_0;  alias, 1 drivers
v0x1178d80_0 .net "d", 0 0, v0x1176300_0;  alias, 1 drivers
v0x1178e70_0 .net "out_pos", 0 0, L_0x117da20;  alias, 1 drivers
v0x1178f30_0 .net "out_sop", 0 0, L_0x117c1e0;  alias, 1 drivers
S_0x11790b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x112eb40;
 .timescale -12 -12;
E_0x11169f0 .event anyedge, v0x1179ea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1179ea0_0;
    %nor/r;
    %assign/vec4 v0x1179ea0_0, 0;
    %wait E_0x11169f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1175550;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11763f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1176490_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1175550;
T_4 ;
    %wait E_0x112d320;
    %load/vec4 v0x1176530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x11763f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1175550;
T_5 ;
    %wait E_0x112d1c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %wait E_0x112d1c0;
    %load/vec4 v0x11763f0_0;
    %store/vec4 v0x1176490_0, 0, 1;
    %fork t_1, S_0x1175880;
    %jmp t_0;
    .scope S_0x1175880;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1175ac0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1175ac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x112d1c0;
    %load/vec4 v0x1175ac0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1175ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1175ac0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1175550;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x112d320;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1176300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x11761c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1176120_0, 0;
    %assign/vec4 v0x1176080_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x11763f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1176490_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x112eb40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1179a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1179ea0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x112eb40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1179a40_0;
    %inv;
    %store/vec4 v0x1179a40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x112eb40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1176260_0, v0x117a010_0, v0x1179860_0, v0x1179900_0, v0x11799a0_0, v0x1179ae0_0, v0x1179d60_0, v0x1179cc0_0, v0x1179c20_0, v0x1179b80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x112eb40;
T_9 ;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x112eb40;
T_10 ;
    %wait E_0x112d320;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1179e00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1179e00_0, 4, 32;
    %load/vec4 v0x1179f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1179e00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1179e00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1179e00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1179d60_0;
    %load/vec4 v0x1179d60_0;
    %load/vec4 v0x1179cc0_0;
    %xor;
    %load/vec4 v0x1179d60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1179e00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1179e00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1179c20_0;
    %load/vec4 v0x1179c20_0;
    %load/vec4 v0x1179b80_0;
    %xor;
    %load/vec4 v0x1179c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1179e00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1179e00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1179e00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response14/top_module.sv";
