/******************************************************************************
*    Copyright (c) 2009-2010 HiC.
*    All rights reserved.
* ***
*    HiC 2010-12-18
*
******************************************************************************/

#ifndef SPI_IDSH
#define SPI_IDSH

/*****************************************************************************/

#define _1K             (0x400)
#define _2K             (0x800)

#define _4K             (0x1000)
#define _8K             (0x2000)
#define _16K            (0x4000)
#define _32K            (0x8000)

#define _64K            (0x10000)
#define _128K           (0x20000)
#define _256K           (0x40000)
#define _512K           (0x80000)

#define _1M             (0x100000)
#define _2M             (0x200000)
#define _4M             (0x400000)
#define _8M             (0x800000)

#define _16M            (0x1000000)
#define _32M            (0x2000000)
#define _64M            (0x4000000)

#define INFINITE        (0xFFFFFFFF)
/*****************************************************************************/

#define SPI_IF_READ_STD           (0x01)
#define SPI_IF_READ_FAST          (0x02)
#define SPI_IF_READ_DUAL          (0x04)
#define SPI_IF_READ_DUAL_ADDR     (0x08)
#define SPI_IF_READ_QUAD          (0x10)
#define SPI_IF_READ_QUAD_ADDR     (0x20)

#define SPI_IF_WRITE_STD          (0x01)
#define SPI_IF_WRITE_DUAL         (0x02)
#define SPI_IF_WRITE_DUAL_ADDR    (0x04)
#define SPI_IF_WRITE_QUAD         (0x08)
#define SPI_IF_WRITE_QUAD_ADDR    (0x10)

/*macro for v350*/
#define SPI_IF_ERASE_SECTOR_4K        (0x01)  /* 4K */
/*macro for v300*/
#define SPI_IF_ERASE_CHIP             (0x02)  /* chip erase */
/*macro for v350*/
#define SPI_IF_ERASE_SECTOR_32K       (0x02)  /* 32K */
/*macro for v350*/
#define SPI_IF_ERASE_SECTOR_64K       (0x04)  /* 64K */
/*macro for v300*/
#define SPI_IF_ERASE_SECTOR           (0x04)  /* sector erase, 64K */
/*macro for v350*/
#define SPI_IF_ERASE_SECTOR_256K      (0x08)  /* 256K */
/*****************************************************************************/
#define SPI_4BYTE_ADDR_LEN            (4)     /*address len 4Byte*/

#define SPI_CMD_WREN                                0x06   /* Write Enable */
//-----------------------------------------------------------------------------
#define SPI_CMD_SE_4K                               0x20   /* 4KB sector Erase */ 
#define SPI_CMD_SE_32K                              0x52   /* 32KB sector Erase */ 
#define SPI_CMD_SE_64K                              0xD8   /* 64KB sector Erase */
#define SPI_CMD_SE_64K_4                            0xDC   /* 64KB sector Erase with 4 byte address */
#define SPI_CMD_SE_256K                             0xD8   /* 256KB sector Erase */
/*cmd for v300*/
#define SPI_CMD_SE                                  0xD8   /* 64KB Sector Erase */
/*cmd for v300*/
#define SPI_CMD_BE                                  0xC7   /* chip erase */
//-----------------------------------------------------------------------------
#define SPI_CMD_RDSR                                0x05   /* Read Status Register */
#define SPI_CMD_RDSR1                               0x35   /* Read Status Register-1 */
#define SPI_CMD_RDID                                0x9F   /* Read Identification */
#define SPI_CMD_RDCR                                0x35   /* Read Config Register */
//-----------------------------------------------------------------------------
#define SPI_CMD_WRSR                                0x01   /* Write Status Register */
#define SPI_CMD_WRSR2                               0x31   /* Write Status Register-2 */
#define SPI_CMD_WRSR3                               0x11   /* Write Status Register-3 */

//-----------------------------------------------------------------------------
#define SPI_CMD_PP                                  0x02   /* Page Programming */
#define SPI_CMD_PP_4                                0x12   /* Page Programming with 4 byte address */
#define SPI_CMD_WRITE_DUAL                          0xA2   /* fast program dual input */
#define SPI_CMD_WRITE_QUAD                          0x32   /* fast program quad input */
#define SPI_CMD_WRITE_DUAL_ADDR                     0xD2   /* Dual I/O High Performance Write */
#define SPI_CMD_WRITE_QUAD_ADDR                     0x12   /* Quad I/O High Performance Write */
//-----------------------------------------------------------------------------
#define SPI_CMD_READ                                0x03   /* Read Data bytes */
#define SPI_CMD_FAST_READ                           0x0B   /* Read Data Bytes at Higher Speed */
#define SPI_CMD_READ_DUAL                           0x3B   /* fast read dual output */
#define SPI_CMD_READ_DUAL_4                         0x3C   /* fast read dual output with 4 byte address */
#define SPI_CMD_READ_QUAD                           0x6B   /* fast read quad output */
#define SPI_CMD_READ_DUAL_ADDR                      0xBB   /* Dual I/O High Performance Read */
#define SPI_CMD_READ_QUAD_ADDR                      0xEB   /* Quad I/O High Performance Read */
//-----------------------------------------------------------------------------
#define SPI_CMD_SR_WIP                              1      /* Write in Progress */
#define SPI_CMD_SR_WEL                              2      /* Write Enable Latch */
//-----------------------------------------------------------------------------
#define SPI_CMD_EN4B                                0xB7  /* enter to 4 bytes mode and set 4 byte bit as '1' */
#define SPI_CMD_EX4B                                0xE9  /* exit 4 bytes mode and clear 4 byte bit as '0' */

/*****************************************************************************/

struct spi_operation {
	unsigned char  iftype;
	unsigned char  cmd;
	unsigned char  dummy;
	unsigned int   size;
	unsigned int   clock;
};

struct spi_info {
	char *name;

	unsigned char  id[8];
	unsigned int   id_len;

	unsigned long  chipsize;
	unsigned int   erasesize;
	unsigned int   addrcycle;

#define MAX_SPI_OP                       (8)
	struct spi_operation *read[8];
	struct spi_operation *write[8];
	struct spi_operation *erase[8];
	struct spi_driver *driver;

#define SPI_NOR_ADDR_3B		0x01 /* spi nor support 3B addr mode only. */
#define SPI_NOR_ADDR_4B		0x02 /* spi nor support 4B addr mode only. */
#define SPI_NOR_ADDR_3B_4B	0x04 /* spi nor support 3B/4B addr mode, default 3B */
	unsigned int   flags;
};
/*****************************************************************************/

#define IS_SPI_NOR_3B(_dev)	(_dev->flags & SPI_NOR_ADDR_3B)
#define IS_SPI_NOR_4B(_dev)	(_dev->flags & SPI_NOR_ADDR_4B)
#define IS_SPI_NOR_3B_4B(_dev)	(_dev->flags & SPI_NOR_ADDR_3B_4B)
/*****************************************************************************/

struct spi_info *spi_serach_ids(struct spi_info *spi_info_table,
	unsigned char ids[8]);

void spi_search_rw(struct spi_info *spiinfo, struct spi_operation *spiop_rw,
	unsigned int iftype, unsigned int max_dummy, int is_read);

void spi_get_erase(struct spi_info *spiinfo, struct spi_operation *spiop_erase);

void spi_get_erase_sfcv300(struct spi_info *spiinfo, struct spi_operation *spiop_erase,
	unsigned int *erasesize);

/******************************************************************************/
#endif /* SPI_IDSH */
