#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun May 28 08:19:15 2023
# Process ID: 21652
# Current directory: E:/VMshare/e203/script/jichuang
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33008 E:\VMshare\e203\script\jichuang\jichuang.xpr
# Log file: E:/VMshare/e203/script/jichuang/vivado.log
# Journal file: E:/VMshare/e203/script/jichuang\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VMshare/e203/script/jichuang/jichuang.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'div_gen_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'c_shift_ram_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'clk_wiz_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'mig_7series_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'rd_fifo_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'PLL_synth_1' not found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xlinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 849.141 ; gain = 181.449
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/VMshare/e203/script/jichuang/jichuang.srcs/sources_1/ip/wr_fifo/wr_fifo.xci' is already up-to-date
[Sun May 28 08:20:13 2023] Launched div_gen_0_synth_1, c_shift_ram_0_synth_1, clk_wiz_0_synth_1, mig_7series_0_synth_1, rd_fifo_synth_1, PLL_synth_1, synth_1...
Run output will be captured here:
div_gen_0_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/div_gen_0_synth_1/runme.log
c_shift_ram_0_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/c_shift_ram_0_synth_1/runme.log
clk_wiz_0_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/clk_wiz_0_synth_1/runme.log
mig_7series_0_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/mig_7series_0_synth_1/runme.log
rd_fifo_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/rd_fifo_synth_1/runme.log
PLL_synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/PLL_synth_1/runme.log
synth_1: E:/VMshare/e203/script/jichuang/jichuang.runs/synth_1/runme.log
[Sun May 28 08:20:14 2023] Launched impl_1...
Run output will be captured here: E:/VMshare/e203/script/jichuang/jichuang.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1454.148 ; gain = 3.824
INFO: [Netlist 29-17] Analyzing 11906 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2553.016 ; gain = 77.832
Restored from archive | CPU: 9.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2553.016 ; gain = 77.832
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2553.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 169 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 11 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 138 instances
  SRLC32E => SRL16E: 1 instance 

open_run: Time (s): cpu = 00:01:01 ; elapsed = 00:00:53 . Memory (MB): peak = 2631.566 ; gain = 1695.059
open_report: Time (s): cpu = 00:01:01 ; elapsed = 00:00:25 . Memory (MB): peak = 3005.504 ; gain = 313.082
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 28 09:34:19 2023...
