

================================================================
== Vitis HLS Report for 'CNN_Pipeline_loop_for_3_channel_pad_4_loop_for_channel_pad_4'
================================================================
* Date:           Mon Jul 14 02:16:14 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.400 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      683|      683|  6.830 us|  6.830 us|  673|  673|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_for_3_channel_pad_4_loop_for_channel_pad_4  |      681|      681|        11|          1|          1|   672|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 14 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 15 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten58 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten58"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln109 = store i4 0, i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 18 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln111 = store i7 0, i7 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 19 'store' 'store_ln111' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i212"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten58_load = load i10 %indvar_flatten58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 21 'load' 'indvar_flatten58_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.78ns)   --->   "%icmp_ln109 = icmp_eq  i10 %indvar_flatten58_load, i10 672" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 22 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.78ns)   --->   "%add_ln109 = add i10 %indvar_flatten58_load, i10 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 23 'add' 'add_ln109' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %for.inc15.i224, void %for.body4.i230.preheader.exitStub" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 24 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%n_load = load i7 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 25 'load' 'n_load' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.77ns)   --->   "%icmp_ln111 = icmp_eq  i7 %n_load, i7 84" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 26 'icmp' 'icmp_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%select_ln109 = select i1 %icmp_ln111, i7 0, i7 %n_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 27 'select' 'select_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i6 @_ssdm_op_PartSelect.i6.i7.i32.i32, i7 %select_ln109, i32 1, i32 6" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 28 'partselect' 'tmp_14' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%icmp_ln112 = icmp_eq  i6 %tmp_14, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 29 'icmp' 'icmp_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [11/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 30 'urem' 'urem_ln112' <Predicate = (!icmp_ln109)> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln111 = add i7 %select_ln109, i7 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 31 'add' 'add_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln109 = store i10 %add_ln109, i10 %indvar_flatten58" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 32 'store' 'store_ln109' <Predicate = (!icmp_ln109)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln111 = store i7 %add_ln111, i7 %n" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 33 'store' 'store_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.61>
ST_2 : Operation 34 [10/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 34 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.61>
ST_3 : Operation 35 [9/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 35 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.61>
ST_4 : Operation 36 [8/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 36 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.61>
ST_5 : Operation 37 [7/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 37 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 38 [6/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 38 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.61>
ST_7 : Operation 39 [5/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 39 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.61>
ST_8 : Operation 40 [4/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 40 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.61>
ST_9 : Operation 41 [3/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 41 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.38>
ST_10 : Operation 42 [1/1] (0.00ns)   --->   "%c_load = load i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 42 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 43 [1/1] (0.79ns)   --->   "%add_ln109_1 = add i4 %c_load, i4 1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 43 'add' 'add_ln109_1' <Predicate = (icmp_ln111)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 44 [1/1] (0.39ns)   --->   "%select_ln109_1 = select i1 %icmp_ln111, i4 %add_ln109_1, i4 %c_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 44 'select' 'select_ln109_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %select_ln109_1, i6 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 45 'bitconcatenate' 'p_shl7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln109_1, i4 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 46 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl8 = zext i8 %tmp" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 47 'zext' 'p_shl8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 48 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = add i10 %p_shl7, i10 %p_shl8" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 48 'add' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i4 %select_ln109_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 49 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %trunc_ln111, i5 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 50 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %select_ln109_1, i2 0" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 51 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i6 %tmp_13" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 52 'zext' 'zext_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln111 = sub i8 %p_shl, i8 %zext_ln111" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 53 'sub' 'sub_ln111' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i7 %select_ln109" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 54 'zext' 'zext_ln111_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.77ns)   --->   "%icmp_ln112_1 = icmp_ugt  i7 %select_ln109, i7 81" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 55 'icmp' 'icmp_ln112_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 56 [1/1] (0.28ns)   --->   "%or_ln112 = or i1 %icmp_ln112, i1 %icmp_ln112_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 56 'or' 'or_ln112' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln112_3 = zext i7 %select_ln109" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 57 'zext' 'zext_ln112_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 58 [1/1] (1.74ns)   --->   "%mul_ln112 = mul i15 %zext_ln112_3, i15 171" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 58 'mul' 'mul_ln112' <Predicate = true> <Delay = 1.74> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i6 @_ssdm_op_PartSelect.i6.i15.i32.i32, i15 %mul_ln112, i32 9, i32 14" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 59 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i6 %tmp_15" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 60 'zext' 'zext_ln112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln112 = add i8 %zext_ln112, i8 %sub_ln111" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 61 'add' 'add_ln112' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 62 [2/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 62 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.77ns)   --->   "%add_ln112_1 = add i8 %zext_ln111_1, i8 254" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 63 'add' 'add_ln112_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i8 %add_ln112_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 64 'sext' 'sext_ln112' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln112_2 = add i10 %sext_ln112, i10 %empty" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 65 'add' 'add_ln112_2' <Predicate = true> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i10 %add_ln112_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 66 'zext' 'zext_ln112_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%OutPool1_addr = getelementptr i16 %OutPool1, i64 0, i64 %zext_ln112_2" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 67 'getelementptr' 'OutPool1_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (1.23ns)   --->   "%OutPool1_load = load i10 %OutPool1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 68 'load' 'OutPool1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_10 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln109 = store i4 %select_ln109_1, i4 %c" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 69 'store' 'store_ln109' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.body4.i212" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 70 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln109)> <Delay = 0.42>

State 11 <SV = 10> <Delay = 3.39>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_for_3_channel_pad_4_loop_for_channel_pad_4_str"   --->   Operation 71 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 672, i64 672, i64 672"   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "%specpipeline_ln111 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 73 'specpipeline' 'specpipeline_ln111' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i8 %add_ln112" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 74 'zext' 'zext_ln112_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/11] (1.61ns)   --->   "%urem_ln112 = urem i7 %select_ln109, i7 3" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 75 'urem' 'urem_ln112' <Predicate = true> <Delay = 1.61> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln112 = trunc i2 %urem_ln112" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 76 'trunc' 'trunc_ln112' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "%OutPadConv4_addr = getelementptr i16 %OutPadConv4, i64 0, i64 %zext_ln112_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 77 'getelementptr' 'OutPadConv4_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%OutPadConv4_1_addr = getelementptr i16 %OutPadConv4_1, i64 0, i64 %zext_ln112_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 78 'getelementptr' 'OutPadConv4_1_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%OutPadConv4_2_addr = getelementptr i16 %OutPadConv4_2, i64 0, i64 %zext_ln112_1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 79 'getelementptr' 'OutPadConv4_2_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 80 [1/2] ( I:1.23ns O:1.23ns )   --->   "%OutPool1_load = load i10 %OutPool1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 80 'load' 'OutPool1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 640> <RAM>
ST_11 : Operation 81 [1/1] (0.35ns)   --->   "%storemerge583 = select i1 %or_ln112, i16 0, i16 %OutPool1_load" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 81 'select' 'storemerge583' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 82 [1/1] (0.54ns)   --->   "%switch_ln112 = switch i2 %trunc_ln112, void %arrayidx.i213581.case.2, i2 0, void %arrayidx.i213581.case.0, i2 1, void %arrayidx.i213581.case.1" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 82 'switch' 'switch_ln112' <Predicate = true> <Delay = 0.54>
ST_11 : Operation 83 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln112 = store i16 %storemerge583, i8 %OutPadConv4_1_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 83 'store' 'store_ln112' <Predicate = (trunc_ln112 == 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i213581.exit"   --->   Operation 84 'br' 'br_ln0' <Predicate = (trunc_ln112 == 1)> <Delay = 0.00>
ST_11 : Operation 85 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln112 = store i16 %storemerge583, i8 %OutPadConv4_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 85 'store' 'store_ln112' <Predicate = (trunc_ln112 == 0)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i213581.exit"   --->   Operation 86 'br' 'br_ln0' <Predicate = (trunc_ln112 == 0)> <Delay = 0.00>
ST_11 : Operation 87 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln112 = store i16 %storemerge583, i8 %OutPadConv4_2_addr" [D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41]   --->   Operation 87 'store' 'store_ln112' <Predicate = (trunc_ln112 != 0 & trunc_ln112 != 1)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 16> <Depth = 224> <RAM>
ST_11 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln0 = br void %arrayidx.i213581.exit"   --->   Operation 88 'br' 'br_ln0' <Predicate = (trunc_ln112 != 0 & trunc_ln112 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.175ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln111', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) of constant 0 on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41 [10]  (0.427 ns)
	'load' operation 7 bit ('n_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) on local variable 'n', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41 [18]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln111', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:111->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [22]  (0.773 ns)
	'select' operation 7 bit ('select_ln109', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [23]  (0.360 ns)
	'urem' operation 2 bit ('urem_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [47]  (1.615 ns)

 <State 2>: 1.615ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [47]  (1.615 ns)

 <State 3>: 1.615ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [47]  (1.615 ns)

 <State 4>: 1.615ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [47]  (1.615 ns)

 <State 5>: 1.615ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [47]  (1.615 ns)

 <State 6>: 1.615ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [47]  (1.615 ns)

 <State 7>: 1.615ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [47]  (1.615 ns)

 <State 8>: 1.615ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [47]  (1.615 ns)

 <State 9>: 1.615ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [47]  (1.615 ns)

 <State 10>: 3.385ns
The critical path consists of the following:
	'load' operation 4 bit ('c_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) on local variable 'c', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41 [19]  (0.000 ns)
	'add' operation 4 bit ('add_ln109_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [24]  (0.797 ns)
	'select' operation 4 bit ('select_ln109_1', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [25]  (0.391 ns)
	'add' operation 10 bit ('empty', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:109->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [29]  (0.000 ns)
	'add' operation 10 bit ('add_ln112_2', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [54]  (0.960 ns)
	'getelementptr' operation 10 bit ('OutPool1_addr', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [56]  (0.000 ns)
	'load' operation 16 bit ('OutPool1_load', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) on array 'OutPool1' [57]  (1.237 ns)

 <State 11>: 3.400ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) [47]  (1.615 ns)
	'store' operation 0 bit ('store_ln112', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41) of variable 'storemerge583', D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/Conv.cpp:112->D:/PhamDuyHoang_LuongVanDai_DA2/CNN_nopad/CNN.cpp:41 on array 'OutPadConv4_1' [61]  (1.237 ns)
	blocking operation 0.548 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
