$comment
	File created using the following command:
		vcd file ALU.msim.vcd -direction
$end
$date
	Thu Sep 23 18:23:35 2021
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module is_not_equal_vlg_vec_tst $end
$var reg 32 ! A [31:0] $end
$var reg 32 " B [31:0] $end
$var wire 1 # out $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var tri1 1 ' devclrn $end
$var tri1 1 ( devpor $end
$var tri1 1 ) devoe $end
$var wire 1 * out~output_o $end
$var wire 1 + A[0]~input_o $end
$var wire 1 , B[0]~input_o $end
$var wire 1 - A[1]~input_o $end
$var wire 1 . B[1]~input_o $end
$var wire 1 / comb~0_combout $end
$var wire 1 0 A[2]~input_o $end
$var wire 1 1 B[2]~input_o $end
$var wire 1 2 A[3]~input_o $end
$var wire 1 3 B[3]~input_o $end
$var wire 1 4 comb~1_combout $end
$var wire 1 5 A[4]~input_o $end
$var wire 1 6 B[4]~input_o $end
$var wire 1 7 A[5]~input_o $end
$var wire 1 8 B[5]~input_o $end
$var wire 1 9 comb~2_combout $end
$var wire 1 : A[6]~input_o $end
$var wire 1 ; B[6]~input_o $end
$var wire 1 < A[7]~input_o $end
$var wire 1 = B[7]~input_o $end
$var wire 1 > comb~3_combout $end
$var wire 1 ? comb~4_combout $end
$var wire 1 @ A[8]~input_o $end
$var wire 1 A B[8]~input_o $end
$var wire 1 B A[9]~input_o $end
$var wire 1 C B[9]~input_o $end
$var wire 1 D comb~5_combout $end
$var wire 1 E A[10]~input_o $end
$var wire 1 F B[10]~input_o $end
$var wire 1 G A[11]~input_o $end
$var wire 1 H B[11]~input_o $end
$var wire 1 I comb~6_combout $end
$var wire 1 J A[12]~input_o $end
$var wire 1 K B[12]~input_o $end
$var wire 1 L A[13]~input_o $end
$var wire 1 M B[13]~input_o $end
$var wire 1 N comb~7_combout $end
$var wire 1 O A[14]~input_o $end
$var wire 1 P B[14]~input_o $end
$var wire 1 Q A[15]~input_o $end
$var wire 1 R B[15]~input_o $end
$var wire 1 S comb~8_combout $end
$var wire 1 T comb~9_combout $end
$var wire 1 U A[16]~input_o $end
$var wire 1 V B[16]~input_o $end
$var wire 1 W A[17]~input_o $end
$var wire 1 X B[17]~input_o $end
$var wire 1 Y comb~10_combout $end
$var wire 1 Z A[18]~input_o $end
$var wire 1 [ B[18]~input_o $end
$var wire 1 \ A[19]~input_o $end
$var wire 1 ] B[19]~input_o $end
$var wire 1 ^ comb~11_combout $end
$var wire 1 _ A[20]~input_o $end
$var wire 1 ` B[20]~input_o $end
$var wire 1 a A[21]~input_o $end
$var wire 1 b B[21]~input_o $end
$var wire 1 c comb~12_combout $end
$var wire 1 d A[22]~input_o $end
$var wire 1 e B[22]~input_o $end
$var wire 1 f A[23]~input_o $end
$var wire 1 g B[23]~input_o $end
$var wire 1 h comb~13_combout $end
$var wire 1 i comb~14_combout $end
$var wire 1 j A[24]~input_o $end
$var wire 1 k B[24]~input_o $end
$var wire 1 l A[25]~input_o $end
$var wire 1 m B[25]~input_o $end
$var wire 1 n comb~15_combout $end
$var wire 1 o A[26]~input_o $end
$var wire 1 p B[26]~input_o $end
$var wire 1 q A[27]~input_o $end
$var wire 1 r B[27]~input_o $end
$var wire 1 s comb~16_combout $end
$var wire 1 t A[28]~input_o $end
$var wire 1 u B[28]~input_o $end
$var wire 1 v A[29]~input_o $end
$var wire 1 w B[29]~input_o $end
$var wire 1 x comb~17_combout $end
$var wire 1 y A[30]~input_o $end
$var wire 1 z B[30]~input_o $end
$var wire 1 { A[31]~input_o $end
$var wire 1 | B[31]~input_o $end
$var wire 1 } comb~18_combout $end
$var wire 1 ~ comb~19_combout $end
$var wire 1 !! comb~20_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111111111011110000001001001010 !
b11111111111111100111100101100000 "
1#
0$
1%
x&
1'
1(
1)
1*
0+
0,
1-
0.
1/
00
01
12
03
14
05
06
07
18
19
1:
1;
0<
0=
0>
1?
0@
1A
1B
0C
1D
0E
0F
0G
1H
1I
0J
1K
0L
1M
1N
0O
1P
0Q
0R
1S
1T
1U
0V
1W
1X
1Y
1Z
1[
1\
1]
0^
0_
1`
1a
1b
1c
1d
1e
1f
1g
0h
1i
1j
1k
1l
1m
0n
1o
1p
1q
1r
0s
1t
1u
1v
1w
0x
1y
1z
1{
1|
0}
0~
1!!
$end
#1000000
