Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 24 00:50:52 2020
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    33 |
| Unused register locations in slices containing registers |   179 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              95 |           43 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             166 |           53 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------+----------------------------------------------+--------------------------------------+------------------+----------------+
|      Clock Signal      |                 Enable Signal                |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+------------------------+----------------------------------------------+--------------------------------------+------------------+----------------+
|  testcharge/div_in/CLK |                                              | testkeyboard/div_ins/clkout_r_reg_1  |                1 |              1 |
|  testcharge/div_in/CLK |                                              | memory_inst/key_inst/key_en_reg[0]_0 |                1 |              1 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[9][9][0] | testkeyboard/div_ins/clkout_r_reg_1  |                1 |              1 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[5][0][0] | testkeyboard/div_ins/clkout_r_reg_1  |                1 |              1 |
|  clk_0                 |                                              | memory_inst/chargeE_reg[0]_0         |                1 |              1 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[1][9][0] | testkeyboard/div_ins/clkout_r_reg_1  |                1 |              1 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/E[0]                    | testkeyboard/div_ins/clkout_r_reg_1  |                1 |              1 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[7][0][0] | testkeyboard/div_ins/clkout_r_reg_1  |                1 |              1 |
|  clk_IBUF_BUFG         |                                              | memory_inst/key_inst/key_en_reg[0]_0 |                1 |              2 |
|  clk_0                 |                                              | testkeyboard/div_ins/clkout_r_reg_1  |                2 |              3 |
|  testcharge/div_in/CLK | testcharge/electricity[9]_i_1_n_0            | testkeyboard/div_ins/clkout_r_reg_1  |                1 |              4 |
|  testcharge/div_in/CLK | testcharge/temp0                             | testkeyboard/div_ins/clkout_r_reg_1  |                3 |              4 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/cnt_reg[0]_0            | testkeyboard/div_ins/clkout_r_reg_1  |                1 |              4 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/cur_reg[0][0]           | testkeyboard/div_ins/clkout_r_reg_1  |                2 |              4 |
|  clk_0                 |                                              | memory_inst/key_inst/key_en_reg[0]_0 |                2 |              4 |
|  clk_0                 | testkeyboard/data[15]_i_1_n_0                | memory_inst/key_inst/key_en_reg[0]_0 |                1 |              4 |
|  clk_0                 | testkeyboard/data[11]_i_1_n_0                | memory_inst/key_inst/key_en_reg[0]_0 |                1 |              4 |
|  clk_0                 | testkeyboard/data[7]_i_1_n_0                 | memory_inst/key_inst/key_en_reg[0]_0 |                1 |              4 |
|  clk_0                 | testkeyboard/data[3]_i_1_n_0                 | memory_inst/key_inst/key_en_reg[0]_0 |                2 |              4 |
|  testcharge/div_in/CLK | testcharge/electricity[9]_i_1_n_0            | memory_inst/key_inst/key_en_reg[0]_0 |                3 |              8 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[9][9][0] | memory_inst/key_inst/key_en_reg[0]_0 |                3 |              9 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[1][9][0] | memory_inst/key_inst/key_en_reg[0]_0 |                2 |              9 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[7][0][0] | memory_inst/key_inst/key_en_reg[0]_0 |                3 |              9 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/E[0]                    | memory_inst/key_inst/key_en_reg[0]_0 |                2 |              9 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[5][0][0] | memory_inst/key_inst/key_en_reg[0]_0 |                3 |              9 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeE_reg[0][0]       | memory_inst/chargeE_reg[0]_0         |                4 |             10 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[0][9][0] | memory_inst/key_inst/key_en_reg[0]_0 |                2 |             10 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[4][0][0] | memory_inst/key_inst/key_en_reg[0]_0 |                2 |             10 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[2][9][0] | memory_inst/key_inst/key_en_reg[0]_0 |                3 |             10 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[8][9][0] | memory_inst/key_inst/key_en_reg[0]_0 |                3 |             10 |
|  clk_IBUF_BUFG         | memory_inst/key_inst/chargeElec_reg[6][0][0] | memory_inst/key_inst/key_en_reg[0]_0 |                2 |             10 |
|  clk_0                 | testkeyboard/data_out[15]_i_1_n_0            | testkeyboard/div_ins/clkout_r_reg_1  |                4 |             16 |
|  clk_IBUF_BUFG         |                                              | testkeyboard/div_ins/clkout_r_reg_1  |               35 |             83 |
+------------------------+----------------------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     8 |
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     9 |
| 8      |                     1 |
| 9      |                     5 |
| 10     |                     6 |
| 16+    |                     2 |
+--------+-----------------------+


