;redcode
;assert 1
	SPL 0, <-52
	MOV 100, @802
	SUB -121, 600
	CMP 12, @0
	MOV -507, <-20
	SPL 188, #72
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	MOV -1, <-26
	MOV -1, <-26
	SUB #1, -102
	SPL <100, #60
	SUB #0, -5
	JMP 100, 10
	JMZ <430, #9
	ADD 270, <60
	JMZ <430, #9
	MOV -507, <-20
	SUB 43, -0
	MOV #4, <20
	MOV -507, <-20
	SPL 10, <24
	SPL 188, #72
	SPL <100, #60
	MOV #4, <20
	SUB @24, 16
	SUB @50, @2
	SUB @24, 16
	MOV -1, <-26
	SUB @24, 16
	SUB @24, 16
	SUB @24, 16
	SUB @24, 16
	SUB @24, 16
	CMP 12, @0
	CMP 12, @0
	SUB 42, @0
	SUB @24, 16
	SUB 43, -0
	SUB @50, @2
	SUB @24, 16
	SUB #1, -102
	SUB -121, 600
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB @12, @10
	MOV -7, <-20
	MOV -7, <-20
