<stg><name>axi_stream_gpio</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %inputData_V), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outputData), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecTopModule([16 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecInterface(i1 %inputData_V, [7 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
._crit_edge:5  call void (...)* @_ssdm_op_SpecInterface(i32* %outputData, [5 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge:6  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="9" name="inputData_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputData_V"/></StgValue>
</port>
<port id="10" name="outputData" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="outputData"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="12" from="_ssdm_op_SpecBitsMap" to="stg_2" fromId="11" toId="2">
</dataflow>
<dataflow id="13" from="inputData_V" to="stg_2" fromId="9" toId="2">
</dataflow>
<dataflow id="14" from="_ssdm_op_SpecBitsMap" to="stg_3" fromId="11" toId="3">
</dataflow>
<dataflow id="15" from="outputData" to="stg_3" fromId="10" toId="3">
</dataflow>
<dataflow id="16" from="_ssdm_op_SpecBitsMap" to="stg_4" fromId="11" toId="4">
</dataflow>
<dataflow id="18" from="stg_17" to="stg_4" fromId="17" toId="4">
</dataflow>
<dataflow id="20" from="_ssdm_op_SpecTopModule" to="stg_5" fromId="19" toId="5">
</dataflow>
<dataflow id="22" from="str" to="stg_5" fromId="21" toId="5">
</dataflow>
<dataflow id="24" from="_ssdm_op_SpecInterface" to="stg_6" fromId="23" toId="6">
</dataflow>
<dataflow id="25" from="inputData_V" to="stg_6" fromId="9" toId="6">
</dataflow>
<dataflow id="27" from="p_str" to="stg_6" fromId="26" toId="6">
</dataflow>
<dataflow id="28" from="stg_17" to="stg_6" fromId="17" toId="6">
</dataflow>
<dataflow id="29" from="stg_17" to="stg_6" fromId="17" toId="6">
</dataflow>
<dataflow id="30" from="stg_17" to="stg_6" fromId="17" toId="6">
</dataflow>
<dataflow id="31" from="stg_17" to="stg_6" fromId="17" toId="6">
</dataflow>
<dataflow id="33" from="p_str1" to="stg_6" fromId="32" toId="6">
</dataflow>
<dataflow id="34" from="p_str1" to="stg_6" fromId="32" toId="6">
</dataflow>
<dataflow id="35" from="p_str1" to="stg_6" fromId="32" toId="6">
</dataflow>
<dataflow id="36" from="_ssdm_op_SpecInterface" to="stg_7" fromId="23" toId="7">
</dataflow>
<dataflow id="37" from="outputData" to="stg_7" fromId="10" toId="7">
</dataflow>
<dataflow id="39" from="p_str2" to="stg_7" fromId="38" toId="7">
</dataflow>
<dataflow id="40" from="stg_17" to="stg_7" fromId="17" toId="7">
</dataflow>
<dataflow id="41" from="stg_17" to="stg_7" fromId="17" toId="7">
</dataflow>
<dataflow id="42" from="stg_17" to="stg_7" fromId="17" toId="7">
</dataflow>
<dataflow id="43" from="stg_17" to="stg_7" fromId="17" toId="7">
</dataflow>
<dataflow id="44" from="p_str1" to="stg_7" fromId="32" toId="7">
</dataflow>
<dataflow id="45" from="p_str1" to="stg_7" fromId="32" toId="7">
</dataflow>
<dataflow id="46" from="p_str1" to="stg_7" fromId="32" toId="7">
</dataflow>
<dataflow id="47" from="stg_17" to="stg_8" fromId="17" toId="8">
</dataflow>
</dataflows>


</stg>
