Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Wed Dec  7 23:17:40 2022
| Host         : UbuntuSeniorLab running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   221 |
|    Minimum number of control sets                        |   221 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   560 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   221 |
| >= 0 to < 4        |    32 |
| >= 4 to < 6        |    27 |
| >= 6 to < 8        |    16 |
| >= 8 to < 10       |    54 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     5 |
| >= 16              |    72 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1120 |          325 |
| No           | No                    | Yes                    |             240 |           84 |
| No           | Yes                   | No                     |             310 |          106 |
| Yes          | No                    | No                     |            1001 |          290 |
| Yes          | No                    | Yes                    |              93 |           23 |
| Yes          | Yes                   | No                     |             820 |          249 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                 Clock Signal                                |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                             | System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                            | System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                            | System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                               |                1 |              1 |         1.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                    | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                                                                                                     |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/uart_0/U0/Inst_uart_master/tx_count[3]_i_1_n_0                                                                                                                                                                                                  | System_i/uart_0/U0/Inst_uart_master/clear                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                        | System_i/ila_0/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                 | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                                                                                                                  |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/skip_nibble                                                                                                                                                             | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                                                                                                          |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                           |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                         |                3 |              4 |         1.33 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                      | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                                     |                2 |              4 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                           | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                            | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |         2.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                     | System_i/rst_M_AXI_GP0_ACLK_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                             |                1 |              6 |         6.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/byteSel[5]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/lcd_delay_cnst[18]_i_1_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/addr_rw0                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                  | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                2 |              6 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                              | System_i/ila_0/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                            |                2 |              7 |         3.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/sel_7                                                                                                                                                                                                         | System_i/ila_0/U0/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_PS2_Keyboard_DEB_0/U0/ps2/ascii_code[6]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              7 |         1.75 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/E[0]                                                                                                                                                    | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                                                                                                          |                3 |              7 |         2.33 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_PS2_Keyboard_DEB_0/U0/ps2/ps2_keyboard_0/FSM_sequential_state_reg[0]_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |              7 |         1.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |         3.50 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                          |                2 |              7 |         3.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                   | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                   | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                         |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                    | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                  | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                     | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                                                                                                                                                         | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                                                                                         | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                                                         | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                                                                                         | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                                                                                         | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                                                                                         | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                                                                   | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                  | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                  | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                   | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                         |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                       | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_PS2_Keyboard_DEB_0/U0/ps2/ps2_keyboard_0/ps2_code_new0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                                                         | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                                                        | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                                                         | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/uart_0/U0/Inst_uart_master/tx_buffer0                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |              9 |         1.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                           | System_i/ila_0/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                      |                3 |              9 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                 |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                | System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                             |                2 |             10 |         5.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                | System_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |                2 |             10 |         5.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                         |                4 |             10 |         2.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |             10 |         5.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                6 |             10 |         1.67 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                 |                3 |             11 |         3.67 |
| ~System_i/AXI_PS2_Keyboard_DEB_0/U0/ps2/ps2_keyboard_0/debounce_ps2_clk/CLK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             11 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_PS2_Keyboard_DEB_0/U0/ps2/ps2_keyboard_0/sel                                                                                                                                                                                                | System_i/AXI_PS2_Keyboard_DEB_0/U0/ps2/ps2_keyboard_0/debounce_ps2_clk/result_reg_0                                                                                                                                                     |                4 |             13 |         3.25 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |                5 |             13 |         2.60 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             13 |         3.25 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             14 |         4.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             14 |         3.50 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/uart_0/U0/Inst_uart_master/clear                                                                                                                                                                                               |                6 |             15 |         2.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             15 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                5 |             15 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                6 |             16 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                 |                7 |             16 |         2.29 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                      |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                                                                                                          |                8 |             17 |         2.12 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                5 |             18 |         3.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                                      |                                                                                                                                                                                                                                         |                8 |             18 |         2.25 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             20 |         2.22 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                         | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                           |                4 |             21 |         5.25 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                | System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |               10 |             23 |         2.30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  clk_125Mhz_IBUF_BUFG                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                8 |             28 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  System_i/AXI_PS2_Keyboard_DEB_0/ps2/break_reg__0                           |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                                                                                                            | System_i/AXI_I2C_LCD_Transmit_0/U0/axi_awready_i_1_n_0                                                                                                                                                                                  |               12 |             32 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                9 |             32 |         3.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |         3.20 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/next_state_reg[0]_1[0]                                                                                                                                                  | System_i/AXI_I2C_LCD_Transmit_0/U0/AXI_I2C_LCD_Transmitter_v1_0_S00_AXI_inst/lcd/Inst_i2c_master/lcd_reset_n_0                                                                                                                          |                6 |             32 |         5.33 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/axi_rvalid05_out                                                                                                                                                             | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                                                                         |               13 |             32 |         2.46 |
|  System_i/AXI_PS2_Keyboard_DEB_0/clk_BUFG                                   |                                                                                                                                                                                                                                                          | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/Q[0]                                                                                                                                                        |                8 |             32 |         4.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/AXI_PS2_Keyboard_DEB_0/U0/AXI_PS2_Keyboard_DEBUG_v1_0_S00_AXI_inst/Q[0]                                                                                                                                                        |               14 |             33 |         2.36 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                            |                                                                                                                                                                                                                                         |                9 |             34 |         3.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               12 |             34 |         2.83 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                         |                9 |             35 |         3.89 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/ila_0/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                   |               10 |             36 |         3.60 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | System_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                         |               12 |             40 |         3.33 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               17 |             41 |         2.41 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                         |                9 |             45 |         5.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             45 |         5.00 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             45 |         4.09 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             45 |         6.43 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             47 |         5.22 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             47 |         5.88 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                               |                                                                                                                                                                                                                                         |               11 |             49 |         4.45 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               23 |             63 |         2.74 |
|  clk_125Mhz_IBUF_BUFG                                                       | System_i/ila_0/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  clk_125Mhz_IBUF_BUFG                                                       |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              292 |           1060 |         3.63 |
+-----------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


