Classic Timing Analyzer report for SELECT-FOUR
Mon Jun 19 20:28:40 2017
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Parallel Compilation
  5. tpd
  6. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                 ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 16.930 ns   ; D18  ; OUT8 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;      ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; tpd                                                        ;
+-------+-------------------+-----------------+-------+------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To   ;
+-------+-------------------+-----------------+-------+------+
; N/A   ; None              ; 16.930 ns       ; D18   ; OUT8 ;
; N/A   ; None              ; 16.731 ns       ; CTRO1 ; OUT8 ;
; N/A   ; None              ; 16.516 ns       ; CTRO1 ; OUT1 ;
; N/A   ; None              ; 16.430 ns       ; D11   ; OUT1 ;
; N/A   ; None              ; 16.334 ns       ; CTRO1 ; OUT4 ;
; N/A   ; None              ; 16.109 ns       ; D14   ; OUT4 ;
; N/A   ; None              ; 15.881 ns       ; D41   ; OUT1 ;
; N/A   ; None              ; 15.877 ns       ; CTRO2 ; OUT8 ;
; N/A   ; None              ; 15.838 ns       ; D21   ; OUT1 ;
; N/A   ; None              ; 15.570 ns       ; /GN1  ; OUT8 ;
; N/A   ; None              ; 15.502 ns       ; CTRO1 ; OUT6 ;
; N/A   ; None              ; 15.450 ns       ; D38   ; OUT8 ;
; N/A   ; None              ; 15.085 ns       ; D46   ; OUT6 ;
; N/A   ; None              ; 15.017 ns       ; D28   ; OUT8 ;
; N/A   ; None              ; 15.011 ns       ; D33   ; OUT3 ;
; N/A   ; None              ; 14.983 ns       ; D44   ; OUT4 ;
; N/A   ; None              ; 14.955 ns       ; D24   ; OUT4 ;
; N/A   ; None              ; 14.944 ns       ; D34   ; OUT4 ;
; N/A   ; None              ; 14.919 ns       ; D31   ; OUT1 ;
; N/A   ; None              ; 14.918 ns       ; /GN1  ; OUT4 ;
; N/A   ; None              ; 14.905 ns       ; CTRO1 ; OUT3 ;
; N/A   ; None              ; 14.904 ns       ; D43   ; OUT3 ;
; N/A   ; None              ; 14.802 ns       ; D23   ; OUT3 ;
; N/A   ; None              ; 14.793 ns       ; CTRO2 ; OUT1 ;
; N/A   ; None              ; 14.720 ns       ; /GN1  ; OUT1 ;
; N/A   ; None              ; 14.703 ns       ; D13   ; OUT3 ;
; N/A   ; None              ; 14.621 ns       ; D26   ; OUT6 ;
; N/A   ; None              ; 14.433 ns       ; CTRO2 ; OUT4 ;
; N/A   ; None              ; 14.201 ns       ; CTRO2 ; OUT6 ;
; N/A   ; None              ; 14.044 ns       ; /GN1  ; OUT6 ;
; N/A   ; None              ; 14.039 ns       ; CTRO1 ; OUT5 ;
; N/A   ; None              ; 13.939 ns       ; /GN1  ; OUT3 ;
; N/A   ; None              ; 13.707 ns       ; CTRO1 ; OUT2 ;
; N/A   ; None              ; 13.603 ns       ; D32   ; OUT2 ;
; N/A   ; None              ; 13.580 ns       ; D36   ; OUT6 ;
; N/A   ; None              ; 13.482 ns       ; D45   ; OUT5 ;
; N/A   ; None              ; 13.454 ns       ; CTRO2 ; OUT3 ;
; N/A   ; None              ; 13.367 ns       ; CTRO1 ; OUT7 ;
; N/A   ; None              ; 13.335 ns       ; D15   ; OUT5 ;
; N/A   ; None              ; 13.229 ns       ; CTRO2 ; OUT5 ;
; N/A   ; None              ; 13.168 ns       ; D16   ; OUT6 ;
; N/A   ; None              ; 13.155 ns       ; D22   ; OUT2 ;
; N/A   ; None              ; 13.013 ns       ; D35   ; OUT5 ;
; N/A   ; None              ; 12.833 ns       ; D25   ; OUT5 ;
; N/A   ; None              ; 12.828 ns       ; /GN1  ; OUT5 ;
; N/A   ; None              ; 12.735 ns       ; CTRO2 ; OUT7 ;
; N/A   ; None              ; 12.557 ns       ; D12   ; OUT2 ;
; N/A   ; None              ; 12.430 ns       ; /GN1  ; OUT7 ;
; N/A   ; None              ; 12.383 ns       ; D42   ; OUT2 ;
; N/A   ; None              ; 12.259 ns       ; CTRO2 ; OUT2 ;
; N/A   ; None              ; 12.187 ns       ; /GN1  ; OUT2 ;
; N/A   ; None              ; 12.076 ns       ; D47   ; OUT7 ;
; N/A   ; None              ; 10.223 ns       ; D48   ; OUT8 ;
; N/A   ; None              ; 6.946 ns        ; D27   ; OUT7 ;
; N/A   ; None              ; 6.620 ns        ; D37   ; OUT7 ;
; N/A   ; None              ; 6.525 ns        ; D17   ; OUT7 ;
+-------+-------------------+-----------------+-------+------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon Jun 19 20:28:39 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SELECT-FOUR -c SELECT-FOUR --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Longest tpd from source pin "D18" to destination pin "OUT8" is 16.930 ns
    Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_143; Fanout = 1; PIN Node = 'D18'
    Info: 2: + IC(7.818 ns) + CELL(0.370 ns) = 9.142 ns; Loc. = LCCOMB_X33_Y10_N0; Fanout = 1; COMB Node = '74153:inst4|10~1'
    Info: 3: + IC(0.353 ns) + CELL(0.206 ns) = 9.701 ns; Loc. = LCCOMB_X33_Y10_N10; Fanout = 1; COMB Node = '74153:inst4|10~2'
    Info: 4: + IC(4.173 ns) + CELL(3.056 ns) = 16.930 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'OUT8'
    Info: Total cell delay = 4.586 ns ( 27.09 % )
    Info: Total interconnect delay = 12.344 ns ( 72.91 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 135 megabytes
    Info: Processing ended: Mon Jun 19 20:28:40 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


