;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 6/8/2017 3:19:38 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x1B010000  	6913
0x0008	0x1ACD0000  	6861
0x000C	0x1ACD0000  	6861
0x0010	0x1ACD0000  	6861
0x0014	0x1ACD0000  	6861
0x0018	0x1ACD0000  	6861
0x001C	0x1ACD0000  	6861
0x0020	0x1ACD0000  	6861
0x0024	0x1ACD0000  	6861
0x0028	0x1ACD0000  	6861
0x002C	0x1ACD0000  	6861
0x0030	0x1ACD0000  	6861
0x0034	0x1ACD0000  	6861
0x0038	0x1ACD0000  	6861
0x003C	0x1ACD0000  	6861
0x0040	0x1ACD0000  	6861
0x0044	0x1ACD0000  	6861
0x0048	0x1ACD0000  	6861
0x004C	0x1ACD0000  	6861
0x0050	0x1ACD0000  	6861
0x0054	0x1ACD0000  	6861
0x0058	0x1ACD0000  	6861
0x005C	0x1ACD0000  	6861
0x0060	0x1ACD0000  	6861
0x0064	0x1ACD0000  	6861
0x0068	0x1ACD0000  	6861
0x006C	0x1ACD0000  	6861
0x0070	0x1ACD0000  	6861
0x0074	0x1ACD0000  	6861
0x0078	0x1ACD0000  	6861
0x007C	0x1ACD0000  	6861
0x0080	0x1ACD0000  	6861
0x0084	0x1ACD0000  	6861
0x0088	0x1ACD0000  	6861
0x008C	0x1ACD0000  	6861
0x0090	0x1ACD0000  	6861
0x0094	0x1ACD0000  	6861
0x0098	0x1ACD0000  	6861
0x009C	0x1ACD0000  	6861
0x00A0	0x1ACD0000  	6861
0x00A4	0x1ACD0000  	6861
0x00A8	0x1ACD0000  	6861
0x00AC	0x1ACD0000  	6861
0x00B0	0x1ACD0000  	6861
0x00B4	0x1ACD0000  	6861
0x00B8	0x1ACD0000  	6861
0x00BC	0x1ACD0000  	6861
0x00C0	0x1ACD0000  	6861
0x00C4	0x1ACD0000  	6861
0x00C8	0x1ACD0000  	6861
0x00CC	0x1ACD0000  	6861
0x00D0	0x1ACD0000  	6861
0x00D4	0x1ACD0000  	6861
0x00D8	0x1ACD0000  	6861
0x00DC	0x1ACD0000  	6861
0x00E0	0x1ACD0000  	6861
0x00E4	0x1ACD0000  	6861
0x00E8	0x1ACD0000  	6861
0x00EC	0x1ACD0000  	6861
0x00F0	0x1ACD0000  	6861
0x00F4	0x1ACD0000  	6861
0x00F8	0x1ACD0000  	6861
0x00FC	0x1ACD0000  	6861
0x0100	0x1ACD0000  	6861
0x0104	0x1ACD0000  	6861
0x0108	0x1ACD0000  	6861
0x010C	0x1ACD0000  	6861
0x0110	0x1ACD0000  	6861
0x0114	0x1ACD0000  	6861
0x0118	0x1ACD0000  	6861
0x011C	0x1ACD0000  	6861
0x0120	0x1ACD0000  	6861
0x0124	0x1ACD0000  	6861
0x0128	0x1ACD0000  	6861
0x012C	0x1ACD0000  	6861
0x0130	0x1ACD0000  	6861
0x0134	0x1ACD0000  	6861
0x0138	0x1ACD0000  	6861
0x013C	0x1ACD0000  	6861
0x0140	0x1ACD0000  	6861
0x0144	0x1ACD0000  	6861
0x0148	0x1ACD0000  	6861
0x014C	0x1ACD0000  	6861
0x0150	0x1ACD0000  	6861
0x0154	0x1ACD0000  	6861
0x0158	0x1ACD0000  	6861
0x015C	0x1ACD0000  	6861
0x0160	0x1ACD0000  	6861
0x0164	0x1ACD0000  	6861
0x0168	0x1ACD0000  	6861
0x016C	0x1ACD0000  	6861
0x0170	0x1ACD0000  	6861
0x0174	0x1ACD0000  	6861
0x0178	0x1ACD0000  	6861
0x017C	0x1ACD0000  	6861
0x0180	0x1ACD0000  	6861
0x0184	0x1ACD0000  	6861
0x0188	0x1ACD0000  	6861
0x018C	0x1ACD0000  	6861
0x0190	0x1ACD0000  	6861
0x0194	0x1ACD0000  	6861
; end of ____SysVT
_main:
;Thermo_4_KINETIS.c, 38 :: 		void main()
0x1B00	0xF000F902  BL	7432
0x1B04	0xF7FFFFE6  BL	6868
0x1B08	0xF000FD8C  BL	9764
0x1B0C	0xF7FFFFEE  BL	6892
0x1B10	0xF000FD48  BL	9636
;Thermo_4_KINETIS.c, 41 :: 		system_init();
0x1B14	0xF7FFFFAC  BL	Thermo_4_KINETIS_system_init+0
;Thermo_4_KINETIS.c, 42 :: 		thermo_init(0x55);
0x1B18	0x2055    MOVS	R0, #85
0x1B1A	0xF7FFFE39  BL	_thermo_init+0
;Thermo_4_KINETIS.c, 43 :: 		Delay_ms (100);
0x1B1E	0xF64007FE  MOVW	R7, #2302
0x1B22	0xF2C0073D  MOVT	R7, #61
0x1B26	0xBF00    NOP
0x1B28	0xBF00    NOP
L_main4:
0x1B2A	0x1E7F    SUBS	R7, R7, #1
0x1B2C	0xD1FD    BNE	L_main4
0x1B2E	0xBF00    NOP
0x1B30	0xBF00    NOP
0x1B32	0xBF00    NOP
;Thermo_4_KINETIS.c, 44 :: 		i=5;
0x1B34	0x2105    MOVS	R1, #5
0x1B36	0x4868    LDR	R0, [PC, #416]
0x1B38	0x7001    STRB	R1, [R0, #0]
;Thermo_4_KINETIS.c, 48 :: 		thermo_write_temperature (65.5, THERMO_TOS);
0x1B3A	0x4868    LDR	R0, [PC, #416]
0x1B3C	0xEE000A10  VMOV	S0, R0
0x1B40	0x2003    MOVS	R0, #3
0x1B42	0xF7FFFE39  BL	_thermo_write_temperature+0
;Thermo_4_KINETIS.c, 50 :: 		thermo_read_temperature_text (uart_text, THERMO_TOS);
0x1B46	0x2103    MOVS	R1, #3
0x1B48	0x4865    LDR	R0, [PC, #404]
0x1B4A	0xF7FFFE89  BL	_thermo_read_temperature_text+0
;Thermo_4_KINETIS.c, 51 :: 		Delay_ms (100);
0x1B4E	0xF64007FE  MOVW	R7, #2302
0x1B52	0xF2C0073D  MOVT	R7, #61
0x1B56	0xBF00    NOP
0x1B58	0xBF00    NOP
L_main6:
0x1B5A	0x1E7F    SUBS	R7, R7, #1
0x1B5C	0xD1FD    BNE	L_main6
0x1B5E	0xBF00    NOP
0x1B60	0xBF00    NOP
0x1B62	0xBF00    NOP
;Thermo_4_KINETIS.c, 53 :: 		UART0_Write_Text("\r\n Current temperature limit for output signal: ");
0x1B64	0x485F    LDR	R0, [PC, #380]
0x1B66	0xF7FFFD6D  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 54 :: 		UART0_Write_Text(uart_text);
0x1B6A	0x485D    LDR	R0, [PC, #372]
0x1B6C	0xF7FFFD6A  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 55 :: 		Delay_ms( 1000 );
0x1B70	0xF64517FE  MOVW	R7, #23038
0x1B74	0xF2C02762  MOVT	R7, #610
0x1B78	0xBF00    NOP
0x1B7A	0xBF00    NOP
L_main8:
0x1B7C	0x1E7F    SUBS	R7, R7, #1
0x1B7E	0xD1FD    BNE	L_main8
0x1B80	0xBF00    NOP
0x1B82	0xBF00    NOP
0x1B84	0xBF00    NOP
;Thermo_4_KINETIS.c, 58 :: 		_fh_value = thermo_read_temperature_fh (THERMO_TEMP);
0x1B86	0x2000    MOVS	R0, #0
0x1B88	0xF7FFFE5C  BL	_thermo_read_temperature_fh+0
0x1B8C	0x4856    LDR	R0, [PC, #344]
0x1B8E	0xED000A00  VSTR.32	S0, [R0, #0]
;Thermo_4_KINETIS.c, 59 :: 		FloatToStr (_fh_value , uart_text);
0x1B92	0x4853    LDR	R0, [PC, #332]
0x1B94	0xF7FFFE76  BL	_FloatToStr+0
;Thermo_4_KINETIS.c, 60 :: 		uart_text [5] = 0;
0x1B98	0x2100    MOVS	R1, #0
0x1B9A	0x4854    LDR	R0, [PC, #336]
0x1B9C	0x7001    STRB	R1, [R0, #0]
;Thermo_4_KINETIS.c, 61 :: 		Delay_ms (100);
0x1B9E	0xF64007FE  MOVW	R7, #2302
0x1BA2	0xF2C0073D  MOVT	R7, #61
0x1BA6	0xBF00    NOP
0x1BA8	0xBF00    NOP
L_main10:
0x1BAA	0x1E7F    SUBS	R7, R7, #1
0x1BAC	0xD1FD    BNE	L_main10
0x1BAE	0xBF00    NOP
0x1BB0	0xBF00    NOP
0x1BB2	0xBF00    NOP
;Thermo_4_KINETIS.c, 62 :: 		UART0_Write_Text("\r\n \r\n Current temperature in Fahrenheit: ");
0x1BB4	0x484E    LDR	R0, [PC, #312]
0x1BB6	0xF7FFFD45  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 63 :: 		UART0_Write_Text(uart_text);
0x1BBA	0x4849    LDR	R0, [PC, #292]
0x1BBC	0xF7FFFD42  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 64 :: 		Delay_ms( 1000 );
0x1BC0	0xF64517FE  MOVW	R7, #23038
0x1BC4	0xF2C02762  MOVT	R7, #610
0x1BC8	0xBF00    NOP
0x1BCA	0xBF00    NOP
L_main12:
0x1BCC	0x1E7F    SUBS	R7, R7, #1
0x1BCE	0xD1FD    BNE	L_main12
0x1BD0	0xBF00    NOP
0x1BD2	0xBF00    NOP
0x1BD4	0xBF00    NOP
;Thermo_4_KINETIS.c, 69 :: 		while( i-- )
L_main14:
0x1BD6	0x4A40    LDR	R2, [PC, #256]
0x1BD8	0x7811    LDRB	R1, [R2, #0]
0x1BDA	0x4610    MOV	R0, R2
0x1BDC	0x7800    LDRB	R0, [R0, #0]
0x1BDE	0x1E40    SUBS	R0, R0, #1
0x1BE0	0x7010    STRB	R0, [R2, #0]
0x1BE2	0xB1A9    CBZ	R1, L_main15
;Thermo_4_KINETIS.c, 71 :: 		UART0_Write_Text( "\r\n Current TEMP value: " );
0x1BE4	0x4843    LDR	R0, [PC, #268]
0x1BE6	0xF7FFFD2D  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 72 :: 		thermo_read_temperature_text (uart_text, THERMO_TEMP);
0x1BEA	0x2100    MOVS	R1, #0
0x1BEC	0x483C    LDR	R0, [PC, #240]
0x1BEE	0xF7FFFE37  BL	_thermo_read_temperature_text+0
;Thermo_4_KINETIS.c, 73 :: 		UART0_Write_Text(uart_text);
0x1BF2	0x483B    LDR	R0, [PC, #236]
0x1BF4	0xF7FFFD26  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 74 :: 		Delay_ms( 2000 );
0x1BF8	0xF24B37FE  MOVW	R7, #46078
0x1BFC	0xF2C047C4  MOVT	R7, #1220
0x1C00	0xBF00    NOP
0x1C02	0xBF00    NOP
L_main16:
0x1C04	0x1E7F    SUBS	R7, R7, #1
0x1C06	0xD1FD    BNE	L_main16
0x1C08	0xBF00    NOP
0x1C0A	0xBF00    NOP
0x1C0C	0xBF00    NOP
;Thermo_4_KINETIS.c, 75 :: 		}
0x1C0E	0xE7E2    B	L_main14
L_main15:
;Thermo_4_KINETIS.c, 79 :: 		thermo_config (THERMO_SHUTDOWN);
0x1C10	0x2001    MOVS	R0, #1
0x1C12	0xF7FFFD8D  BL	_thermo_config+0
;Thermo_4_KINETIS.c, 80 :: 		UART0_Write_Text( "\r\n SHUTDOWN MODE" );
0x1C16	0x4838    LDR	R0, [PC, #224]
0x1C18	0xF7FFFD14  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 81 :: 		Delay_ms( 350 );       /*measure time is up to 300 ms*/
0x1C1C	0xF649777E  MOVW	R7, #40830
0x1C20	0xF2C007D5  MOVT	R7, #213
0x1C24	0xBF00    NOP
0x1C26	0xBF00    NOP
L_main18:
0x1C28	0x1E7F    SUBS	R7, R7, #1
0x1C2A	0xD1FD    BNE	L_main18
0x1C2C	0xBF00    NOP
0x1C2E	0xBF00    NOP
0x1C30	0xBF00    NOP
;Thermo_4_KINETIS.c, 82 :: 		i=5;
0x1C32	0x2105    MOVS	R1, #5
0x1C34	0x4828    LDR	R0, [PC, #160]
0x1C36	0x7001    STRB	R1, [R0, #0]
;Thermo_4_KINETIS.c, 83 :: 		while( i-- )
L_main20:
0x1C38	0x4A27    LDR	R2, [PC, #156]
0x1C3A	0x7811    LDRB	R1, [R2, #0]
0x1C3C	0x4610    MOV	R0, R2
0x1C3E	0x7800    LDRB	R0, [R0, #0]
0x1C40	0x1E40    SUBS	R0, R0, #1
0x1C42	0x7010    STRB	R0, [R2, #0]
0x1C44	0xB1A9    CBZ	R1, L_main21
;Thermo_4_KINETIS.c, 85 :: 		UART0_Write_Text( "\r\n Current TEMP value: " );
0x1C46	0x482D    LDR	R0, [PC, #180]
0x1C48	0xF7FFFCFC  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 86 :: 		thermo_read_temperature_text (uart_text, THERMO_TEMP);
0x1C4C	0x2100    MOVS	R1, #0
0x1C4E	0x4824    LDR	R0, [PC, #144]
0x1C50	0xF7FFFE06  BL	_thermo_read_temperature_text+0
;Thermo_4_KINETIS.c, 87 :: 		UART0_Write_Text(uart_text);
0x1C54	0x4822    LDR	R0, [PC, #136]
0x1C56	0xF7FFFCF5  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 88 :: 		Delay_ms( 2000 );
0x1C5A	0xF24B37FE  MOVW	R7, #46078
0x1C5E	0xF2C047C4  MOVT	R7, #1220
0x1C62	0xBF00    NOP
0x1C64	0xBF00    NOP
L_main22:
0x1C66	0x1E7F    SUBS	R7, R7, #1
0x1C68	0xD1FD    BNE	L_main22
0x1C6A	0xBF00    NOP
0x1C6C	0xBF00    NOP
0x1C6E	0xBF00    NOP
;Thermo_4_KINETIS.c, 89 :: 		}
0x1C70	0xE7E2    B	L_main20
L_main21:
;Thermo_4_KINETIS.c, 93 :: 		thermo_config (THERMO_POWERUP);
0x1C72	0x20FE    MOVS	R0, #254
0x1C74	0xF7FFFD5C  BL	_thermo_config+0
;Thermo_4_KINETIS.c, 94 :: 		UART0_Write_Text( "\r\n POWERING UP..." );
0x1C78	0x4821    LDR	R0, [PC, #132]
0x1C7A	0xF7FFFCE3  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 95 :: 		Delay_ms( 350 );
0x1C7E	0xF649777E  MOVW	R7, #40830
0x1C82	0xF2C007D5  MOVT	R7, #213
0x1C86	0xBF00    NOP
0x1C88	0xBF00    NOP
L_main24:
0x1C8A	0x1E7F    SUBS	R7, R7, #1
0x1C8C	0xD1FD    BNE	L_main24
0x1C8E	0xBF00    NOP
0x1C90	0xBF00    NOP
0x1C92	0xBF00    NOP
;Thermo_4_KINETIS.c, 96 :: 		i=5;
0x1C94	0x2105    MOVS	R1, #5
0x1C96	0x4810    LDR	R0, [PC, #64]
0x1C98	0x7001    STRB	R1, [R0, #0]
;Thermo_4_KINETIS.c, 97 :: 		while( i-- )
L_main26:
0x1C9A	0x4A0F    LDR	R2, [PC, #60]
0x1C9C	0x7811    LDRB	R1, [R2, #0]
0x1C9E	0x4610    MOV	R0, R2
0x1CA0	0x7800    LDRB	R0, [R0, #0]
0x1CA2	0x1E40    SUBS	R0, R0, #1
0x1CA4	0x7010    STRB	R0, [R2, #0]
0x1CA6	0xB1A9    CBZ	R1, L_main27
;Thermo_4_KINETIS.c, 99 :: 		UART0_Write_Text( "\r\n Current TEMP value: " );
0x1CA8	0x4816    LDR	R0, [PC, #88]
0x1CAA	0xF7FFFCCB  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 100 :: 		thermo_read_temperature_text (uart_text, THERMO_TEMP);
0x1CAE	0x2100    MOVS	R1, #0
0x1CB0	0x480B    LDR	R0, [PC, #44]
0x1CB2	0xF7FFFDD5  BL	_thermo_read_temperature_text+0
;Thermo_4_KINETIS.c, 101 :: 		UART0_Write_Text(uart_text);
0x1CB6	0x480A    LDR	R0, [PC, #40]
0x1CB8	0xF7FFFCC4  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 102 :: 		Delay_ms( 2000 );
0x1CBC	0xF24B37FE  MOVW	R7, #46078
0x1CC0	0xF2C047C4  MOVT	R7, #1220
0x1CC4	0xBF00    NOP
0x1CC6	0xBF00    NOP
L_main28:
0x1CC8	0x1E7F    SUBS	R7, R7, #1
0x1CCA	0xD1FD    BNE	L_main28
0x1CCC	0xBF00    NOP
0x1CCE	0xBF00    NOP
0x1CD0	0xBF00    NOP
;Thermo_4_KINETIS.c, 103 :: 		}
0x1CD2	0xE7E2    B	L_main26
L_main27:
;Thermo_4_KINETIS.c, 105 :: 		}
L_end_main:
L__main_end_loop:
0x1CD4	0xE7FE    B	L__main_end_loop
0x1CD6	0xBF00    NOP
0x1CD8	0x00E91FFF  	_i+0
0x1CDC	0x00004283  	#1115881472
0x1CE0	0x00F81FFF  	_uart_text+0
0x1CE4	0x00191FFF  	?lstr2_Thermo_4_KINETIS+0
0x1CE8	0x01081FFF  	__fh_value+0
0x1CEC	0x00FD1FFF  	_uart_text+5
0x1CF0	0x004A1FFF  	?lstr3_Thermo_4_KINETIS+0
0x1CF4	0x00741FFF  	?lstr4_Thermo_4_KINETIS+0
0x1CF8	0x008C1FFF  	?lstr5_Thermo_4_KINETIS+0
0x1CFC	0x009D1FFF  	?lstr6_Thermo_4_KINETIS+0
0x1D00	0x00B51FFF  	?lstr7_Thermo_4_KINETIS+0
0x1D04	0x00C71FFF  	?lstr8_Thermo_4_KINETIS+0
; end of _main
___CC2DW:
;__Lib_System.c, 272 :: 		
0x17A4	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 274 :: 		
L_loopDW:
;__Lib_System.c, 275 :: 		
0x17A6	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 276 :: 		
0x17AA	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 277 :: 		
0x17AE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 278 :: 		
0x17B2	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 280 :: 		
L_end___CC2DW:
0x17B4	0xB001    ADD	SP, SP, #4
0x17B6	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 314 :: 		
0x1808	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 316 :: 		
0x180A	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 317 :: 		
0x180E	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 318 :: 		
0x1812	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 319 :: 		
0x1816	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 320 :: 		
0x1818	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 321 :: 		
0x181C	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 322 :: 		
0x181E	0x46D4    MOV	R12, R10
;__Lib_System.c, 323 :: 		
0x1820	0x46EA    MOV	R10, SP
;__Lib_System.c, 324 :: 		
L_loopFZs:
;__Lib_System.c, 325 :: 		
0x1822	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 326 :: 		
0x1826	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 327 :: 		
0x182A	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 328 :: 		
0x182C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 329 :: 		
0x1830	0xDD05    BLE	L_norep
;__Lib_System.c, 330 :: 		
0x1832	0x46E2    MOV	R10, R12
;__Lib_System.c, 331 :: 		
0x1834	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 332 :: 		
0x1838	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 333 :: 		
0x183C	0xE7F1    B	L_loopFZs
;__Lib_System.c, 334 :: 		
L_norep:
;__Lib_System.c, 336 :: 		
L_end___FillZeros:
0x183E	0xB001    ADD	SP, SP, #4
0x1840	0x4770    BX	LR
; end of ___FillZeros
Thermo_4_KINETIS_system_init:
;Thermo_4_KINETIS.c, 25 :: 		static void system_init( void )
0x1A70	0xB081    SUB	SP, SP, #4
0x1A72	0xF8CDE000  STR	LR, [SP, #0]
;Thermo_4_KINETIS.c, 28 :: 		UART0_Init( 115200 );
0x1A76	0xF44F30E1  MOV	R0, #115200
0x1A7A	0xF7FFFE3B  BL	_UART0_Init+0
;Thermo_4_KINETIS.c, 29 :: 		Delay_ms (100);
0x1A7E	0xF64007FE  MOVW	R7, #2302
0x1A82	0xF2C0073D  MOVT	R7, #61
0x1A86	0xBF00    NOP
0x1A88	0xBF00    NOP
L_Thermo_4_KINETIS_system_init0:
0x1A8A	0x1E7F    SUBS	R7, R7, #1
0x1A8C	0xD1FD    BNE	L_Thermo_4_KINETIS_system_init0
0x1A8E	0xBF00    NOP
0x1A90	0xBF00    NOP
0x1A92	0xBF00    NOP
;Thermo_4_KINETIS.c, 30 :: 		I2C0_Init_Advanced(100000, &_GPIO_Module_I2C0_PD8_9);
0x1A94	0x490A    LDR	R1, [PC, #40]
0x1A96	0x480B    LDR	R0, [PC, #44]
0x1A98	0xF7FFFDE2  BL	_I2C0_Init_Advanced+0
;Thermo_4_KINETIS.c, 31 :: 		Delay_ms (100);
0x1A9C	0xF64007FE  MOVW	R7, #2302
0x1AA0	0xF2C0073D  MOVT	R7, #61
0x1AA4	0xBF00    NOP
0x1AA6	0xBF00    NOP
L_Thermo_4_KINETIS_system_init2:
0x1AA8	0x1E7F    SUBS	R7, R7, #1
0x1AAA	0xD1FD    BNE	L_Thermo_4_KINETIS_system_init2
0x1AAC	0xBF00    NOP
0x1AAE	0xBF00    NOP
0x1AB0	0xBF00    NOP
;Thermo_4_KINETIS.c, 32 :: 		UART0_Write_Text( "\r\n INITIALIZED  \r\n" );
0x1AB2	0x4805    LDR	R0, [PC, #20]
0x1AB4	0xF7FFFDC6  BL	_UART0_Write_Text+0
;Thermo_4_KINETIS.c, 34 :: 		}
L_end_system_init:
0x1AB8	0xF8DDE000  LDR	LR, [SP, #0]
0x1ABC	0xB001    ADD	SP, SP, #4
0x1ABE	0x4770    BX	LR
0x1AC0	0x25380000  	__GPIO_Module_I2C0_PD8_9+0
0x1AC4	0x86A00001  	#100000
0x1AC8	0x00061FFF  	?lstr1_Thermo_4_KINETIS+0
; end of Thermo_4_KINETIS_system_init
_UART0_Init:
;__Lib_UART_012345.c, 208 :: 		
; baudRate start address is: 0 (R0)
0x16F4	0xB081    SUB	SP, SP, #4
0x16F6	0xF8CDE000  STR	LR, [SP, #0]
0x16FA	0x4603    MOV	R3, R0
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
;__Lib_UART_012345.c, 209 :: 		
0x16FC	0x480A    LDR	R0, [PC, #40]
0x16FE	0xF7FFFC63  BL	__Lib_UART_012345_UART_AssignPtr+0
;__Lib_UART_012345.c, 210 :: 		
0x1702	0x4A0A    LDR	R2, [PC, #40]
0x1704	0xF2400100  MOVW	R1, #0
0x1708	0xB404    PUSH	(R2)
0x170A	0xB402    PUSH	(R1)
0x170C	0xF2400200  MOVW	R2, #0
0x1710	0x4619    MOV	R1, R3
0x1712	0xF2400300  MOVW	R3, #0
; baudRate end address is: 12 (R3)
0x1716	0x4804    LDR	R0, [PC, #16]
0x1718	0xF7FFFC26  BL	__Lib_UART_012345_UART_Hal_Init_Advanced+0
0x171C	0xB002    ADD	SP, SP, #8
;__Lib_UART_012345.c, 211 :: 		
L_end_UART0_Init:
0x171E	0xF8DDE000  LDR	LR, [SP, #0]
0x1722	0xB001    ADD	SP, SP, #4
0x1724	0x4770    BX	LR
0x1726	0xBF00    NOP
0x1728	0xA0004006  	UART0_BDH+0
0x172C	0x24CC0000  	__GPIO_Module_UART0_PB16_17+0
; end of _UART0_Init
__Lib_UART_012345_UART_AssignPtr:
;__Lib_UART_012345.c, 1044 :: 		
; uartBase start address is: 0 (R0)
0x0FC8	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 1046 :: 		
0x0FCA	0x4930    LDR	R1, [PC, #192]
0x0FCC	0x4288    CMP	R0, R1
0x0FCE	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr47
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1047 :: 		
0x0FD0	0x4A2F    LDR	R2, [PC, #188]
0x0FD2	0x4930    LDR	R1, [PC, #192]
0x0FD4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1048 :: 		
0x0FD6	0x4A30    LDR	R2, [PC, #192]
0x0FD8	0x4930    LDR	R1, [PC, #192]
0x0FDA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1049 :: 		
0x0FDC	0x4A30    LDR	R2, [PC, #192]
0x0FDE	0x4931    LDR	R1, [PC, #196]
0x0FE0	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1050 :: 		
0x0FE2	0x4A31    LDR	R2, [PC, #196]
0x0FE4	0x4931    LDR	R1, [PC, #196]
0x0FE6	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1051 :: 		
0x0FE8	0xE04E    B	L___Lib_UART_012345_UART_AssignPtr48
L___Lib_UART_012345_UART_AssignPtr47:
; uartBase start address is: 0 (R0)
0x0FEA	0x4931    LDR	R1, [PC, #196]
0x0FEC	0x4288    CMP	R0, R1
0x0FEE	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr49
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1052 :: 		
0x0FF0	0x4A30    LDR	R2, [PC, #192]
0x0FF2	0x4928    LDR	R1, [PC, #160]
0x0FF4	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1053 :: 		
0x0FF6	0x4A30    LDR	R2, [PC, #192]
0x0FF8	0x4928    LDR	R1, [PC, #160]
0x0FFA	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1054 :: 		
0x0FFC	0x4A2F    LDR	R2, [PC, #188]
0x0FFE	0x4929    LDR	R1, [PC, #164]
0x1000	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1055 :: 		
0x1002	0x4A2F    LDR	R2, [PC, #188]
0x1004	0x4929    LDR	R1, [PC, #164]
0x1006	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1056 :: 		
0x1008	0xE03E    B	L___Lib_UART_012345_UART_AssignPtr50
L___Lib_UART_012345_UART_AssignPtr49:
; uartBase start address is: 0 (R0)
0x100A	0x492E    LDR	R1, [PC, #184]
0x100C	0x4288    CMP	R0, R1
0x100E	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr51
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1057 :: 		
0x1010	0x4A2D    LDR	R2, [PC, #180]
0x1012	0x4920    LDR	R1, [PC, #128]
0x1014	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1058 :: 		
0x1016	0x4A2D    LDR	R2, [PC, #180]
0x1018	0x4920    LDR	R1, [PC, #128]
0x101A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1059 :: 		
0x101C	0x4A2C    LDR	R2, [PC, #176]
0x101E	0x4921    LDR	R1, [PC, #132]
0x1020	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1060 :: 		
0x1022	0x4A2C    LDR	R2, [PC, #176]
0x1024	0x4921    LDR	R1, [PC, #132]
0x1026	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1061 :: 		
0x1028	0xE02E    B	L___Lib_UART_012345_UART_AssignPtr52
L___Lib_UART_012345_UART_AssignPtr51:
; uartBase start address is: 0 (R0)
0x102A	0x492B    LDR	R1, [PC, #172]
0x102C	0x4288    CMP	R0, R1
0x102E	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr53
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1062 :: 		
0x1030	0x4A2A    LDR	R2, [PC, #168]
0x1032	0x4918    LDR	R1, [PC, #96]
0x1034	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1063 :: 		
0x1036	0x4A2A    LDR	R2, [PC, #168]
0x1038	0x4918    LDR	R1, [PC, #96]
0x103A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1064 :: 		
0x103C	0x4A29    LDR	R2, [PC, #164]
0x103E	0x4919    LDR	R1, [PC, #100]
0x1040	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1065 :: 		
0x1042	0x4A29    LDR	R2, [PC, #164]
0x1044	0x4919    LDR	R1, [PC, #100]
0x1046	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1066 :: 		
0x1048	0xE01E    B	L___Lib_UART_012345_UART_AssignPtr54
L___Lib_UART_012345_UART_AssignPtr53:
; uartBase start address is: 0 (R0)
0x104A	0x4928    LDR	R1, [PC, #160]
0x104C	0x4288    CMP	R0, R1
0x104E	0xD10C    BNE	L___Lib_UART_012345_UART_AssignPtr55
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1067 :: 		
0x1050	0x4A27    LDR	R2, [PC, #156]
0x1052	0x4910    LDR	R1, [PC, #64]
0x1054	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1068 :: 		
0x1056	0x4A27    LDR	R2, [PC, #156]
0x1058	0x4910    LDR	R1, [PC, #64]
0x105A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1069 :: 		
0x105C	0x4A26    LDR	R2, [PC, #152]
0x105E	0x4911    LDR	R1, [PC, #68]
0x1060	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1070 :: 		
0x1062	0x4A26    LDR	R2, [PC, #152]
0x1064	0x4911    LDR	R1, [PC, #68]
0x1066	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1071 :: 		
0x1068	0xE00E    B	L___Lib_UART_012345_UART_AssignPtr56
L___Lib_UART_012345_UART_AssignPtr55:
; uartBase start address is: 0 (R0)
0x106A	0x4925    LDR	R1, [PC, #148]
0x106C	0x4288    CMP	R0, R1
0x106E	0xD10B    BNE	L___Lib_UART_012345_UART_AssignPtr57
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 1072 :: 		
0x1070	0x4A24    LDR	R2, [PC, #144]
0x1072	0x4908    LDR	R1, [PC, #32]
0x1074	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1073 :: 		
0x1076	0x4A24    LDR	R2, [PC, #144]
0x1078	0x4908    LDR	R1, [PC, #32]
0x107A	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1074 :: 		
0x107C	0x4A23    LDR	R2, [PC, #140]
0x107E	0x4909    LDR	R1, [PC, #36]
0x1080	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1075 :: 		
0x1082	0x4A23    LDR	R2, [PC, #140]
0x1084	0x4909    LDR	R1, [PC, #36]
0x1086	0x600A    STR	R2, [R1, #0]
;__Lib_UART_012345.c, 1076 :: 		
L___Lib_UART_012345_UART_AssignPtr57:
L___Lib_UART_012345_UART_AssignPtr56:
L___Lib_UART_012345_UART_AssignPtr54:
L___Lib_UART_012345_UART_AssignPtr52:
L___Lib_UART_012345_UART_AssignPtr50:
L___Lib_UART_012345_UART_AssignPtr48:
;__Lib_UART_012345.c, 1077 :: 		
L_end_UART_AssignPtr:
0x1088	0xB001    ADD	SP, SP, #4
0x108A	0x4770    BX	LR
0x108C	0xA0004006  	UART0_BDH+0
0x1090	0xFFFFFFFF  	_UART0_Write+0
0x1094	0x011C1FFF  	_UART_Wr_Ptr+0
0x1098	0x0EB90000  	_UART0_Read+0
0x109C	0x01201FFF  	_UART_Rd_Ptr+0
0x10A0	0x0ED10000  	_UART0_Data_Ready+0
0x10A4	0x01241FFF  	_UART_Rdy_Ptr+0
0x10A8	0x0EE90000  	_UART0_Tx_Idle+0
0x10AC	0x01281FFF  	_UART_Tx_Idle_Ptr+0
0x10B0	0xB0004006  	UART1_BDH+0
0x10B4	0xFFFFFFFF  	_UART1_Write+0
0x10B8	0x0A990000  	_UART1_Read+0
0x10BC	0x0A810000  	_UART1_Data_Ready+0
0x10C0	0x0AC90000  	_UART1_Tx_Idle+0
0x10C4	0xC0004006  	UART2_BDH+0
0x10C8	0xFFFFFFFF  	_UART2_Write+0
0x10CC	0x0AB10000  	_UART2_Read+0
0x10D0	0x0A690000  	_UART2_Data_Ready+0
0x10D4	0x0A090000  	_UART2_Tx_Idle+0
0x10D8	0xD0004006  	UART3_BDH+0
0x10DC	0xFFFFFFFF  	_UART3_Write+0
0x10E0	0x0A510000  	_UART3_Read+0
0x10E4	0x0A210000  	_UART3_Data_Ready+0
0x10E8	0x0A390000  	_UART3_Tx_Idle+0
0x10EC	0xA000400E  	UART4_BDH+0
0x10F0	0xFFFFFFFF  	_UART4_Write+0
0x10F4	0x0AE10000  	_UART4_Read+0
0x10F8	0x0C5D0000  	_UART4_Data_Ready+0
0x10FC	0x0C450000  	_UART4_Tx_Idle+0
0x1100	0xB000400E  	UART5_BDH+0
0x1104	0xFFFFFFFF  	_UART5_Write+0
0x1108	0x0C2D0000  	_UART5_Read+0
0x110C	0x0C750000  	_UART5_Data_Ready+0
0x1110	0x0CC90000  	_UART5_Tx_Idle+0
; end of __Lib_UART_012345_UART_AssignPtr
__Lib_UART_012345_UART_Hal_Init_Advanced:
;__Lib_UART_012345.c, 181 :: 		
0x0F68	0xB085    SUB	SP, SP, #20
0x0F6A	0xF8CDE000  STR	LR, [SP, #0]
0x0F6E	0x9001    STR	R0, [SP, #4]
0x0F70	0x9102    STR	R1, [SP, #8]
0x0F72	0xF8AD200C  STRH	R2, [SP, #12]
0x0F76	0xF8AD3010  STRH	R3, [SP, #16]
0x0F7A	0xF8BD4014  LDRH	R4, [SP, #20]
0x0F7E	0xF8AD4014  STRH	R4, [SP, #20]
; module start address is: 0 (R0)
0x0F82	0x9806    LDR	R0, [SP, #24]
;__Lib_UART_012345.c, 184 :: 		
; module end address is: 0 (R0)
0x0F84	0xF7FFFF1C  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_UART_012345.c, 186 :: 		
0x0F88	0x9801    LDR	R0, [SP, #4]
0x0F8A	0xF7FFFECF  BL	__Lib_UART_012345_UART_Hal_EnableClock+0
;__Lib_UART_012345.c, 188 :: 		
0x0F8E	0x9902    LDR	R1, [SP, #8]
0x0F90	0x9801    LDR	R0, [SP, #4]
0x0F92	0xF7FFFF3B  BL	__Lib_UART_012345_UART_Hal_SetBaudRate+0
;__Lib_UART_012345.c, 190 :: 		
0x0F96	0xF8BD100C  LDRH	R1, [SP, #12]
0x0F9A	0x9801    LDR	R0, [SP, #4]
0x0F9C	0xF7FFFFBC  BL	__Lib_UART_012345_UART_Hal_SetBitCountPerChar+0
;__Lib_UART_012345.c, 192 :: 		
0x0FA0	0xF8BD1010  LDRH	R1, [SP, #16]
0x0FA4	0x9801    LDR	R0, [SP, #4]
0x0FA6	0xF7FFFF6B  BL	__Lib_UART_012345_UART_Hal_SetParityMode+0
;__Lib_UART_012345.c, 194 :: 		
0x0FAA	0xF8BD1014  LDRH	R1, [SP, #20]
0x0FAE	0x9801    LDR	R0, [SP, #4]
0x0FB0	0xF7FFFEA6  BL	__Lib_UART_012345_UART_Hal_SetStopBitCount+0
;__Lib_UART_012345.c, 196 :: 		
0x0FB4	0x9801    LDR	R0, [SP, #4]
0x0FB6	0xF7FFFE9B  BL	__Lib_UART_012345_UART_Hal_EnableReceiver+0
;__Lib_UART_012345.c, 197 :: 		
0x0FBA	0x9801    LDR	R0, [SP, #4]
0x0FBC	0xF7FFFE90  BL	__Lib_UART_012345_UART_Hal_EnableTrasmitter+0
;__Lib_UART_012345.c, 198 :: 		
L_end_UART_Hal_Init_Advanced:
0x0FC0	0xF8DDE000  LDR	LR, [SP, #0]
0x0FC4	0xB005    ADD	SP, SP, #20
0x0FC6	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 327 :: 		
; module start address is: 0 (R0)
0x0DC0	0xB081    SUB	SP, SP, #4
0x0DC2	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 331 :: 		
; i start address is: 48 (R12)
0x0DC6	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x0DCA	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 332 :: 		
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x0DCC	0xEA4F018C  LSL	R1, R12, #2
0x0DD0	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x0DD4	0x6809    LDR	R1, [R1, #0]
0x0DD6	0xF1B13FFF  CMP	R1, #-1
0x0DDA	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 334 :: 		
0x0DDC	0xF10B0134  ADD	R1, R11, #52
0x0DE0	0xEA4F038C  LSL	R3, R12, #2
0x0DE4	0x18C9    ADDS	R1, R1, R3
0x0DE6	0x6809    LDR	R1, [R1, #0]
0x0DE8	0x460A    MOV	R2, R1
0x0DEA	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x0DEE	0x6809    LDR	R1, [R1, #0]
0x0DF0	0x4608    MOV	R0, R1
0x0DF2	0x4611    MOV	R1, R2
0x0DF4	0xF7FFFD54  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 335 :: 		
0x0DF8	0xF10C0C01  ADD	R12, R12, #1
0x0DFC	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 336 :: 		
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x0E00	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 337 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x0E02	0xF8DDE000  LDR	LR, [SP, #0]
0x0E06	0xB001    ADD	SP, SP, #4
0x0E08	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x08A0	0xB082    SUB	SP, SP, #8
0x08A2	0xF8CDE000  STR	LR, [SP, #0]
0x08A6	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		
0x08A8	0xEA4F1258  LSR	R2, R8, #5
0x08AC	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x08B0	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		
0x08B2	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x08B6	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		
0x08B8	0x0193    LSLS	R3, R2, #6
0x08BA	0x4A0D    LDR	R2, [PC, #52]
0x08BC	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		
0x08BE	0xF04F0201  MOV	R2, #1
0x08C2	0x40A2    LSLS	R2, R4
0x08C4	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x08C6	0x4618    MOV	R0, R3
0x08C8	0x460A    MOV	R2, R1
0x08CA	0x9901    LDR	R1, [SP, #4]
0x08CC	0xF7FFFE7A  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		
0x08D0	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x08D4	0x4A07    LDR	R2, [PC, #28]
0x08D6	0x18D3    ADDS	R3, R2, R3
0x08D8	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x08DC	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		
0x08DE	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x08E2	0x6822    LDR	R2, [R4, #0]
0x08E4	0x431A    ORRS	R2, R3
0x08E6	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x08E8	0xF8DDE000  LDR	LR, [SP, #0]
0x08EC	0xB002    ADD	SP, SP, #8
0x08EE	0x4770    BX	LR
0x08F0	0xF000400F  	#1074786304
0x08F4	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x05C4	0xB081    SUB	SP, SP, #4
0x05C6	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x05CA	0xF7FFFF39  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		
L_end_GPIO_Config:
0x05CE	0xF8DDE000  LDR	LR, [SP, #0]
0x05D2	0xB001    ADD	SP, SP, #4
0x05D4	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0440	0xB083    SUB	SP, SP, #12
0x0442	0xF8CDE000  STR	LR, [SP, #0]
0x0446	0x4606    MOV	R6, R0
0x0448	0x460C    MOV	R4, R1
0x044A	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		
;__Lib_GPIO.c, 117 :: 		
;__Lib_GPIO.c, 118 :: 		
;__Lib_GPIO.c, 119 :: 		
;__Lib_GPIO.c, 125 :: 		
0x044C	0x4630    MOV	R0, R6
0x044E	0xF7FFFFDF  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		
0x0452	0xF24013FF  MOVW	R3, #511
0x0456	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x045A	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		
; pinNum start address is: 24 (R6)
0x045C	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x045E	0x4622    MOV	R2, R4
0x0460	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x0462	0x2E20    CMP	R6, #32
0x0464	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x0466	0xF04F0301  MOV	R3, #1
0x046A	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		
0x046E	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x0472	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		
0x0474	0x42A3    CMP	R3, R4
0x0476	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		
0x0478	0x0304    LSLS	R4, R0, #12
0x047A	0x4B1A    LDR	R3, [PC, #104]
0x047C	0x191C    ADDS	R4, R3, R4
0x047E	0x00B3    LSLS	R3, R6, #2
0x0480	0x18E5    ADDS	R5, R4, R3
0x0482	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		
0x0484	0x682C    LDR	R4, [R5, #0]
0x0486	0x4B18    LDR	R3, [PC, #96]
0x0488	0xEA040303  AND	R3, R4, R3, LSL #0
0x048C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		
0x048E	0x4B17    LDR	R3, [PC, #92]
0x0490	0xEA010403  AND	R4, R1, R3, LSL #0
0x0494	0x9B01    LDR	R3, [SP, #4]
0x0496	0x681B    LDR	R3, [R3, #0]
0x0498	0xEA430404  ORR	R4, R3, R4, LSL #0
0x049C	0x9B01    LDR	R3, [SP, #4]
0x049E	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		
0x04A0	0xF4013380  AND	R3, R1, #65536
0x04A4	0xF5B33F80  CMP	R3, #65536
0x04A8	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		
0x04AA	0x0184    LSLS	R4, R0, #6
0x04AC	0x4B10    LDR	R3, [PC, #64]
0x04AE	0x191B    ADDS	R3, R3, R4
0x04B0	0x3314    ADDS	R3, #20
0x04B2	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		
0x04B4	0xF4013300  AND	R3, R1, #131072
0x04B8	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		
0x04BA	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x04BC	0x9B02    LDR	R3, [SP, #8]
0x04BE	0x681B    LDR	R3, [R3, #0]
0x04C0	0xEA030404  AND	R4, R3, R4, LSL #0
0x04C4	0x9B02    LDR	R3, [SP, #8]
0x04C6	0x601C    STR	R4, [R3, #0]
0x04C8	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		
; currentPin start address is: 28 (R7)
0x04CA	0x9B02    LDR	R3, [SP, #8]
0x04CC	0x681B    LDR	R3, [R3, #0]
0x04CE	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x04D2	0x9B02    LDR	R3, [SP, #8]
0x04D4	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		
0x04D6	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x04D8	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		
L_end_GPIO_HAL_Config:
0x04DA	0xF8DDE000  LDR	LR, [SP, #0]
0x04DE	0xB003    ADD	SP, SP, #12
0x04E0	0x4770    BX	LR
0x04E2	0xBF00    NOP
0x04E4	0x90004004  	#1074040832
0x04E8	0x0000FFFF  	#-65536
0x04EC	0xFFFF0000  	#65535
0x04F0	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		
; portBase start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		
0x0412	0xF24011FF  MOVW	R1, #511
0x0416	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x041A	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x041C	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		
0x041E	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x0422	0xF04F0101  MOV	R1, #1
0x0426	0xFA01F202  LSL	R2, R1, R2
0x042A	0x4904    LDR	R1, [PC, #16]
0x042C	0x6809    LDR	R1, [R1, #0]
0x042E	0xEA410202  ORR	R2, R1, R2, LSL #0
0x0432	0x4902    LDR	R1, [PC, #8]
0x0434	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		
L_end_GPIO_HAL_Clk_Enable:
0x0436	0xB001    ADD	SP, SP, #4
0x0438	0x4770    BX	LR
0x043A	0xBF00    NOP
0x043C	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
__Lib_UART_012345_UART_Hal_EnableClock:
;__Lib_UART_012345.c, 57 :: 		
; uartBase start address is: 0 (R0)
0x0D2C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 58 :: 		
0x0D2E	0x4918    LDR	R1, [PC, #96]
0x0D30	0x4288    CMP	R0, R1
0x0D32	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock0
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 59 :: 		
0x0D34	0x2201    MOVS	R2, #1
0x0D36	0xB252    SXTB	R2, R2
0x0D38	0x4916    LDR	R1, [PC, #88]
0x0D3A	0x600A    STR	R2, [R1, #0]
0x0D3C	0xE026    B	L___Lib_UART_012345_UART_Hal_EnableClock1
L___Lib_UART_012345_UART_Hal_EnableClock0:
;__Lib_UART_012345.c, 60 :: 		
; uartBase start address is: 0 (R0)
0x0D3E	0x4916    LDR	R1, [PC, #88]
0x0D40	0x4288    CMP	R0, R1
0x0D42	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock2
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 61 :: 		
0x0D44	0x2201    MOVS	R2, #1
0x0D46	0xB252    SXTB	R2, R2
0x0D48	0x4914    LDR	R1, [PC, #80]
0x0D4A	0x600A    STR	R2, [R1, #0]
0x0D4C	0xE01E    B	L___Lib_UART_012345_UART_Hal_EnableClock3
L___Lib_UART_012345_UART_Hal_EnableClock2:
;__Lib_UART_012345.c, 62 :: 		
; uartBase start address is: 0 (R0)
0x0D4E	0x4914    LDR	R1, [PC, #80]
0x0D50	0x4288    CMP	R0, R1
0x0D52	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock4
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 63 :: 		
0x0D54	0x2201    MOVS	R2, #1
0x0D56	0xB252    SXTB	R2, R2
0x0D58	0x4912    LDR	R1, [PC, #72]
0x0D5A	0x600A    STR	R2, [R1, #0]
0x0D5C	0xE016    B	L___Lib_UART_012345_UART_Hal_EnableClock5
L___Lib_UART_012345_UART_Hal_EnableClock4:
;__Lib_UART_012345.c, 64 :: 		
; uartBase start address is: 0 (R0)
0x0D5E	0x4912    LDR	R1, [PC, #72]
0x0D60	0x4288    CMP	R0, R1
0x0D62	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock6
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 65 :: 		
0x0D64	0x2201    MOVS	R2, #1
0x0D66	0xB252    SXTB	R2, R2
0x0D68	0x4910    LDR	R1, [PC, #64]
0x0D6A	0x600A    STR	R2, [R1, #0]
0x0D6C	0xE00E    B	L___Lib_UART_012345_UART_Hal_EnableClock7
L___Lib_UART_012345_UART_Hal_EnableClock6:
;__Lib_UART_012345.c, 66 :: 		
; uartBase start address is: 0 (R0)
0x0D6E	0x4910    LDR	R1, [PC, #64]
0x0D70	0x4288    CMP	R0, R1
0x0D72	0xD104    BNE	L___Lib_UART_012345_UART_Hal_EnableClock8
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 67 :: 		
0x0D74	0x2201    MOVS	R2, #1
0x0D76	0xB252    SXTB	R2, R2
0x0D78	0x490E    LDR	R1, [PC, #56]
0x0D7A	0x600A    STR	R2, [R1, #0]
0x0D7C	0xE006    B	L___Lib_UART_012345_UART_Hal_EnableClock9
L___Lib_UART_012345_UART_Hal_EnableClock8:
;__Lib_UART_012345.c, 68 :: 		
; uartBase start address is: 0 (R0)
0x0D7E	0x490E    LDR	R1, [PC, #56]
0x0D80	0x4288    CMP	R0, R1
0x0D82	0xD103    BNE	L___Lib_UART_012345_UART_Hal_EnableClock10
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 69 :: 		
0x0D84	0x2201    MOVS	R2, #1
0x0D86	0xB252    SXTB	R2, R2
0x0D88	0x490C    LDR	R1, [PC, #48]
0x0D8A	0x600A    STR	R2, [R1, #0]
L___Lib_UART_012345_UART_Hal_EnableClock10:
L___Lib_UART_012345_UART_Hal_EnableClock9:
L___Lib_UART_012345_UART_Hal_EnableClock7:
L___Lib_UART_012345_UART_Hal_EnableClock5:
L___Lib_UART_012345_UART_Hal_EnableClock3:
L___Lib_UART_012345_UART_Hal_EnableClock1:
;__Lib_UART_012345.c, 70 :: 		
L_end_UART_Hal_EnableClock:
0x0D8C	0xB001    ADD	SP, SP, #4
0x0D8E	0x4770    BX	LR
0x0D90	0xA0004006  	UART0_BDH+0
0x0D94	0x06A84290  	SIM_SCGC4+0
0x0D98	0xB0004006  	UART1_BDH+0
0x0D9C	0x06AC4290  	SIM_SCGC4+0
0x0DA0	0xC0004006  	UART2_BDH+0
0x0DA4	0x06B04290  	SIM_SCGC4+0
0x0DA8	0xD0004006  	UART3_BDH+0
0x0DAC	0x06B44290  	SIM_SCGC4+0
0x0DB0	0xA000400E  	UART4_BDH+0
0x0DB4	0x05284290  	SIM_SCGC1+0
0x0DB8	0xB000400E  	UART5_BDH+0
0x0DBC	0x052C4290  	SIM_SCGC1+0
; end of __Lib_UART_012345_UART_Hal_EnableClock
__Lib_UART_012345_UART_Hal_SetBaudRate:
;__Lib_UART_012345.c, 79 :: 		
; baudRate start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E0C	0xB085    SUB	SP, SP, #20
0x0E0E	0xF8CDE000  STR	LR, [SP, #0]
0x0E12	0x4680    MOV	R8, R0
0x0E14	0x4689    MOV	R9, R1
; baudRate end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 32 (R8)
; baudRate start address is: 36 (R9)
;__Lib_UART_012345.c, 86 :: 		
0x0E16	0xAA01    ADD	R2, SP, #4
0x0E18	0x4610    MOV	R0, R2
0x0E1A	0xF7FFFBFF  BL	_SIM_GetClocksFrequency+0
;__Lib_UART_012345.c, 89 :: 		
0x0E1E	0x4A16    LDR	R2, [PC, #88]
0x0E20	0x4590    CMP	R8, R2
0x0E22	0xD003    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate60
0x0E24	0x4A15    LDR	R2, [PC, #84]
0x0E26	0x4590    CMP	R8, R2
0x0E28	0xD000    BEQ	L___Lib_UART_012345_UART_Hal_SetBaudRate59
0x0E2A	0xE001    B	L___Lib_UART_012345_UART_Hal_SetBaudRate13
L___Lib_UART_012345_UART_Hal_SetBaudRate60:
L___Lib_UART_012345_UART_Hal_SetBaudRate59:
;__Lib_UART_012345.c, 90 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0E2C	0x9801    LDR	R0, [SP, #4]
; moduleClockInHz end address is: 0 (R0)
0x0E2E	0xE000    B	L___Lib_UART_012345_UART_Hal_SetBaudRate14
L___Lib_UART_012345_UART_Hal_SetBaudRate13:
;__Lib_UART_012345.c, 92 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0E30	0x9802    LDR	R0, [SP, #8]
; moduleClockInHz end address is: 0 (R0)
L___Lib_UART_012345_UART_Hal_SetBaudRate14:
;__Lib_UART_012345.c, 94 :: 		
; moduleClockInHz start address is: 0 (R0)
0x0E32	0xEA4F1209  LSL	R2, R9, #4
0x0E36	0xFBB0F2F2  UDIV	R2, R0, R2
; sbr start address is: 4 (R1)
0x0E3A	0xB291    UXTH	R1, R2
;__Lib_UART_012345.c, 98 :: 		
0x0E3C	0xB292    UXTH	R2, R2
0x0E3E	0x0A13    LSRS	R3, R2, #8
0x0E40	0xB29B    UXTH	R3, R3
0x0E42	0xF8982000  LDRB	R2, [R8, #0]
0x0E46	0x431A    ORRS	R2, R3
0x0E48	0xF8882000  STRB	R2, [R8, #0]
;__Lib_UART_012345.c, 99 :: 		
0x0E4C	0xF1080301  ADD	R3, R8, #1
0x0E50	0xB2CA    UXTB	R2, R1
0x0E52	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 103 :: 		
0x0E54	0x0143    LSLS	R3, R0, #5
; moduleClockInHz end address is: 0 (R0)
0x0E56	0xEA4F1209  LSL	R2, R9, #4
; baudRate end address is: 36 (R9)
0x0E5A	0xFBB3F3F2  UDIV	R3, R3, R2
0x0E5E	0x014A    LSLS	R2, R1, #5
0x0E60	0xB292    UXTH	R2, R2
; sbr end address is: 4 (R1)
0x0E62	0x1A9A    SUB	R2, R3, R2
; tmp start address is: 0 (R0)
0x0E64	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 105 :: 		
0x0E66	0xF108030A  ADD	R3, R8, #10
; uartBase end address is: 32 (R8)
0x0E6A	0x781A    LDRB	R2, [R3, #0]
0x0E6C	0x4302    ORRS	R2, R0
; tmp end address is: 0 (R0)
0x0E6E	0x701A    STRB	R2, [R3, #0]
;__Lib_UART_012345.c, 106 :: 		
L_end_UART_Hal_SetBaudRate:
0x0E70	0xF8DDE000  LDR	LR, [SP, #0]
0x0E74	0xB005    ADD	SP, SP, #20
0x0E76	0x4770    BX	LR
0x0E78	0xA0004006  	UART0_BDH+0
0x0E7C	0xB0004006  	UART1_BDH+0
; end of __Lib_UART_012345_UART_Hal_SetBaudRate
_SIM_GetClocksFrequency:
;__Lib_System.c, 958 :: 		
; SIM_Clocks start address is: 0 (R0)
0x061C	0xB081    SUB	SP, SP, #4
0x061E	0xF8CDE000  STR	LR, [SP, #0]
0x0622	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 965 :: 		
0x0624	0xF7FFFFC8  BL	_Get_Fosc_kHz+0
0x0628	0xF24031E8  MOVW	R1, #1000
0x062C	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 967 :: 		
0x0630	0x4915    LDR	R1, [PC, #84]
0x0632	0x6809    LDR	R1, [R1, #0]
0x0634	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 968 :: 		
0x0636	0x4914    LDR	R1, [PC, #80]
0x0638	0x6809    LDR	R1, [R1, #0]
0x063A	0xF0016170  AND	R1, R1, #251658240
0x063E	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x0640	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 969 :: 		
0x0642	0x4911    LDR	R1, [PC, #68]
0x0644	0x6809    LDR	R1, [R1, #0]
0x0646	0xF4010170  AND	R1, R1, #15728640
0x064A	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x064C	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 970 :: 		
0x064E	0x490E    LDR	R1, [PC, #56]
0x0650	0x6809    LDR	R1, [R1, #0]
0x0652	0xF4012170  AND	R1, R1, #983040
0x0656	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x0658	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 972 :: 		
0x065A	0xB2D1    UXTB	R1, R2
0x065C	0xFA03F101  LSL	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x0660	0x460F    MOV	R7, R1
;__Lib_System.c, 974 :: 		
0x0662	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 975 :: 		
0x0664	0x1D22    ADDS	R2, R4, #4
0x0666	0xFA27F100  LSR	R1, R7, R0
; clockDiv2 end address is: 0 (R0)
0x066A	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 976 :: 		
0x066C	0xF2040208  ADDW	R2, R4, #8
0x0670	0xFA27F105  LSR	R1, R7, R5
; clockDiv3 end address is: 20 (R5)
0x0674	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 977 :: 		
0x0676	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x067A	0xFA27F106  LSR	R1, R7, R6
; clockDiv4 end address is: 24 (R6)
; mcgOutClockFrequency end address is: 28 (R7)
0x067E	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 978 :: 		
L_end_SIM_GetClocksFrequency:
0x0680	0xF8DDE000  LDR	LR, [SP, #0]
0x0684	0xB001    ADD	SP, SP, #4
0x0686	0x4770    BX	LR
0x0688	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x05B8	0x4801    LDR	R0, [PC, #4]
0x05BA	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x05BC	0x4770    BX	LR
0x05BE	0xBF00    NOP
0x05C0	0x010C1FFF  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Lib_UART_012345_UART_Hal_SetBitCountPerChar:
;__Lib_UART_012345.c, 113 :: 		
; bitCountPerChar start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0F18	0xB081    SUB	SP, SP, #4
; bitCountPerChar end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; bitCountPerChar start address is: 4 (R1)
;__Lib_UART_012345.c, 115 :: 		
0x0F1A	0x1C84    ADDS	R4, R0, #2
0x0F1C	0x7823    LDRB	R3, [R4, #0]
0x0F1E	0xF64F72EF  MOVW	R2, #65519
0x0F22	0xB212    SXTH	R2, R2
0x0F24	0xEA030202  AND	R2, R3, R2, LSL #0
0x0F28	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 116 :: 		
0x0F2A	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0F2C	0x010B    LSLS	R3, R1, #4
; bitCountPerChar end address is: 4 (R1)
0x0F2E	0x7822    LDRB	R2, [R4, #0]
0x0F30	0x431A    ORRS	R2, R3
0x0F32	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 117 :: 		
L_end_UART_Hal_SetBitCountPerChar:
0x0F34	0xB001    ADD	SP, SP, #4
0x0F36	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetBitCountPerChar
__Lib_UART_012345_UART_Hal_SetParityMode:
;__Lib_UART_012345.c, 125 :: 		
; parityMode start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0E80	0xB081    SUB	SP, SP, #4
; parityMode end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; parityMode start address is: 4 (R1)
;__Lib_UART_012345.c, 127 :: 		
0x0E82	0xF0010202  AND	R2, R1, #2
0x0E86	0xB162    CBZ	R2, L___Lib_UART_012345_UART_Hal_SetParityMode15
;__Lib_UART_012345.c, 128 :: 		
0x0E88	0x1C84    ADDS	R4, R0, #2
0x0E8A	0xF0010302  AND	R3, R1, #2
0x0E8E	0x7822    LDRB	R2, [R4, #0]
0x0E90	0x431A    ORRS	R2, R3
0x0E92	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 129 :: 		
0x0E94	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0E96	0xF0010301  AND	R3, R1, #1
; parityMode end address is: 4 (R1)
0x0E9A	0x7822    LDRB	R2, [R4, #0]
0x0E9C	0x431A    ORRS	R2, R3
0x0E9E	0x7022    STRB	R2, [R4, #0]
;__Lib_UART_012345.c, 130 :: 		
0x0EA0	0xE007    B	L___Lib_UART_012345_UART_Hal_SetParityMode16
L___Lib_UART_012345_UART_Hal_SetParityMode15:
;__Lib_UART_012345.c, 132 :: 		
; uartBase start address is: 0 (R0)
0x0EA2	0x1C84    ADDS	R4, R0, #2
; uartBase end address is: 0 (R0)
0x0EA4	0x7823    LDRB	R3, [R4, #0]
0x0EA6	0xF64F72FD  MOVW	R2, #65533
0x0EAA	0xB212    SXTH	R2, R2
0x0EAC	0xEA030202  AND	R2, R3, R2, LSL #0
0x0EB0	0x7022    STRB	R2, [R4, #0]
L___Lib_UART_012345_UART_Hal_SetParityMode16:
;__Lib_UART_012345.c, 133 :: 		
L_end_UART_Hal_SetParityMode:
0x0EB2	0xB001    ADD	SP, SP, #4
0x0EB4	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetParityMode
__Lib_UART_012345_UART_Hal_SetStopBitCount:
;__Lib_UART_012345.c, 140 :: 		
; stopBits start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0D00	0xB081    SUB	SP, SP, #4
; stopBits end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; stopBits start address is: 4 (R1)
;__Lib_UART_012345.c, 141 :: 		
0x0D02	0x7802    LDRB	R2, [R0, #0]
0x0D04	0x430A    ORRS	R2, R1
; stopBits end address is: 4 (R1)
0x0D06	0x7002    STRB	R2, [R0, #0]
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 142 :: 		
L_end_UART_Hal_SetStopBitCount:
0x0D08	0xB001    ADD	SP, SP, #4
0x0D0A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_SetStopBitCount
__Lib_UART_012345_UART_Hal_EnableReceiver:
;__Lib_UART_012345.c, 148 :: 		
; uartBase start address is: 0 (R0)
0x0CF0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 149 :: 		
0x0CF2	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x0CF4	0x7811    LDRB	R1, [R2, #0]
0x0CF6	0xF0410104  ORR	R1, R1, #4
0x0CFA	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 150 :: 		
L_end_UART_Hal_EnableReceiver:
0x0CFC	0xB001    ADD	SP, SP, #4
0x0CFE	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableReceiver
__Lib_UART_012345_UART_Hal_EnableTrasmitter:
;__Lib_UART_012345.c, 164 :: 		
; uartBase start address is: 0 (R0)
0x0CE0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 165 :: 		
0x0CE2	0x1CC2    ADDS	R2, R0, #3
; uartBase end address is: 0 (R0)
0x0CE4	0x7811    LDRB	R1, [R2, #0]
0x0CE6	0xF0410108  ORR	R1, R1, #8
0x0CEA	0x7011    STRB	R1, [R2, #0]
;__Lib_UART_012345.c, 166 :: 		
L_end_UART_Hal_EnableTrasmitter:
0x0CEC	0xB001    ADD	SP, SP, #4
0x0CEE	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_EnableTrasmitter
_I2C0_Init_Advanced:
;__Lib_I2C_012.c, 377 :: 		
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x1660	0xB081    SUB	SP, SP, #4
0x1662	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_012.c, 378 :: 		
0x1666	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x1668	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x166A	0x4803    LDR	R0, [PC, #12]
0x166C	0xF7FFFE60  BL	__Lib_I2C_012_I2Cx_Init_Advanced+0
;__Lib_I2C_012.c, 379 :: 		
L_end_I2C0_Init_Advanced:
0x1670	0xF8DDE000  LDR	LR, [SP, #0]
0x1674	0xB001    ADD	SP, SP, #4
0x1676	0x4770    BX	LR
0x1678	0x60004006  	I2C0_A1+0
; end of _I2C0_Init_Advanced
__Lib_I2C_012_I2Cx_Init_Advanced:
;__Lib_I2C_012.c, 574 :: 		
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x1330	0xB08A    SUB	SP, SP, #40
0x1332	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_I2C_012.c, 582 :: 		
0x1336	0x4B4C    LDR	R3, [PC, #304]
0x1338	0x4298    CMP	R0, R3
0x133A	0xD10D    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced57
;__Lib_I2C_012.c, 583 :: 		
0x133C	0x2401    MOVS	R4, #1
0x133E	0xB264    SXTB	R4, R4
0x1340	0x4B4A    LDR	R3, [PC, #296]
0x1342	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 584 :: 		
0x1344	0x4C4A    LDR	R4, [PC, #296]
0x1346	0x4B4B    LDR	R3, [PC, #300]
0x1348	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 585 :: 		
0x134A	0x4C4B    LDR	R4, [PC, #300]
0x134C	0x4B4B    LDR	R3, [PC, #300]
0x134E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 586 :: 		
0x1350	0x4C4B    LDR	R4, [PC, #300]
0x1352	0x4B4C    LDR	R3, [PC, #304]
0x1354	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 587 :: 		
0x1356	0xE020    B	L___Lib_I2C_012_I2Cx_Init_Advanced58
L___Lib_I2C_012_I2Cx_Init_Advanced57:
;__Lib_I2C_012.c, 588 :: 		
0x1358	0x4B4B    LDR	R3, [PC, #300]
0x135A	0x4298    CMP	R0, R3
0x135C	0xD10D    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced59
;__Lib_I2C_012.c, 589 :: 		
0x135E	0x2401    MOVS	R4, #1
0x1360	0xB264    SXTB	R4, R4
0x1362	0x4B4A    LDR	R3, [PC, #296]
0x1364	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 590 :: 		
0x1366	0x4C4A    LDR	R4, [PC, #296]
0x1368	0x4B42    LDR	R3, [PC, #264]
0x136A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 591 :: 		
0x136C	0x4C49    LDR	R4, [PC, #292]
0x136E	0x4B43    LDR	R3, [PC, #268]
0x1370	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 592 :: 		
0x1372	0x4C49    LDR	R4, [PC, #292]
0x1374	0x4B43    LDR	R3, [PC, #268]
0x1376	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 593 :: 		
0x1378	0xE00F    B	L___Lib_I2C_012_I2Cx_Init_Advanced60
L___Lib_I2C_012_I2Cx_Init_Advanced59:
;__Lib_I2C_012.c, 594 :: 		
0x137A	0x4B48    LDR	R3, [PC, #288]
0x137C	0x4298    CMP	R0, R3
0x137E	0xD10C    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced61
;__Lib_I2C_012.c, 595 :: 		
0x1380	0x2401    MOVS	R4, #1
0x1382	0xB264    SXTB	R4, R4
0x1384	0x4B46    LDR	R3, [PC, #280]
0x1386	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 596 :: 		
0x1388	0x4C46    LDR	R4, [PC, #280]
0x138A	0x4B3A    LDR	R3, [PC, #232]
0x138C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 597 :: 		
0x138E	0x4C46    LDR	R4, [PC, #280]
0x1390	0x4B3A    LDR	R3, [PC, #232]
0x1392	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 598 :: 		
0x1394	0x4C45    LDR	R4, [PC, #276]
0x1396	0x4B3B    LDR	R3, [PC, #236]
0x1398	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 599 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced61:
L___Lib_I2C_012_I2Cx_Init_Advanced60:
L___Lib_I2C_012_I2Cx_Init_Advanced58:
;__Lib_I2C_012.c, 601 :: 		
0x139A	0x9101    STR	R1, [SP, #4]
; module end address is: 8 (R2)
0x139C	0x9002    STR	R0, [SP, #8]
0x139E	0x4610    MOV	R0, R2
0x13A0	0xF7FFFD0E  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_012.c, 603 :: 		
0x13A4	0xAB06    ADD	R3, SP, #24
0x13A6	0x4618    MOV	R0, R3
0x13A8	0xF7FFF938  BL	_SIM_GetClocksFrequency+0
0x13AC	0x9802    LDR	R0, [SP, #8]
0x13AE	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 604 :: 		
; bestError start address is: 36 (R9)
0x13B0	0xF04F39FF  MOV	R9, #-1
;__Lib_I2C_012.c, 605 :: 		
; bestMult start address is: 28 (R7)
0x13B4	0x2700    MOVS	R7, #0
;__Lib_I2C_012.c, 606 :: 		
; bestIcr start address is: 32 (R8)
0x13B6	0xF2400800  MOVW	R8, #0
;__Lib_I2C_012.c, 608 :: 		
; mult start address is: 8 (R2)
0x13BA	0x2200    MOVS	R2, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced62:
; mult start address is: 8 (R2)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
; bestError start address is: 36 (R9)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x13BC	0x2A02    CMP	R2, #2
0x13BE	0xD837    BHI	L___Lib_I2C_012_I2Cx_Init_Advanced76
0x13C0	0xF1B90F00  CMP	R9, #0
0x13C4	0xD034    BEQ	L___Lib_I2C_012_I2Cx_Init_Advanced75
L___Lib_I2C_012_I2Cx_Init_Advanced74:
;__Lib_I2C_012.c, 610 :: 		
0x13C6	0x2301    MOVS	R3, #1
0x13C8	0xB21B    SXTH	R3, R3
0x13CA	0xFA03F502  LSL	R5, R3, R2
; multiplier start address is: 20 (R5)
0x13CE	0xB22D    SXTH	R5, R5
;__Lib_I2C_012.c, 612 :: 		
; i start address is: 24 (R6)
0x13D0	0x2600    MOVS	R6, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; i end address is: 24 (R6)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced67:
; i start address is: 24 (R6)
; multiplier start address is: 20 (R5)
; multiplier end address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; bestError start address is: 36 (R9)
; bestMult start address is: 28 (R7)
; bestIcr start address is: 32 (R8)
; mult start address is: 8 (R2)
0x13D2	0x2E32    CMP	R6, #50
0x13D4	0xD228    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced78
; multiplier end address is: 20 (R5)
;__Lib_I2C_012.c, 614 :: 		
; multiplier start address is: 20 (R5)
0x13D6	0x00F4    LSLS	R4, R6, #3
0x13D8	0x4B35    LDR	R3, [PC, #212]
0x13DA	0x191B    ADDS	R3, R3, R4
0x13DC	0x1D1B    ADDS	R3, R3, #4
0x13DE	0x681B    LDR	R3, [R3, #0]
0x13E0	0xFB05F403  MUL	R4, R5, R3
0x13E4	0x9B07    LDR	R3, [SP, #28]
0x13E6	0xFBB3F3F4  UDIV	R3, R3, R4
0x13EA	0x9304    STR	R3, [SP, #16]
;__Lib_I2C_012.c, 615 :: 		
0x13EC	0x4299    CMP	R1, R3
0x13EE	0xD903    BLS	L___Lib_I2C_012_I2Cx_Init_Advanced70
0x13F0	0x9B04    LDR	R3, [SP, #16]
0x13F2	0x1ACB    SUB	R3, R1, R3
0x13F4	0x9303    STR	R3, [SP, #12]
0x13F6	0xE002    B	L___Lib_I2C_012_I2Cx_Init_Advanced71
L___Lib_I2C_012_I2Cx_Init_Advanced70:
0x13F8	0x9B04    LDR	R3, [SP, #16]
0x13FA	0x1A5B    SUB	R3, R3, R1
0x13FC	0x9303    STR	R3, [SP, #12]
L___Lib_I2C_012_I2Cx_Init_Advanced71:
0x13FE	0x9B03    LDR	R3, [SP, #12]
0x1400	0x9305    STR	R3, [SP, #20]
;__Lib_I2C_012.c, 617 :: 		
0x1402	0x9B03    LDR	R3, [SP, #12]
0x1404	0x454B    CMP	R3, R9
0x1406	0xD20B    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced77
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
;__Lib_I2C_012.c, 619 :: 		
0x1408	0x4617    MOV	R7, R2
;__Lib_I2C_012.c, 620 :: 		
0x140A	0x00F4    LSLS	R4, R6, #3
0x140C	0x4B28    LDR	R3, [PC, #160]
0x140E	0x191B    ADDS	R3, R3, R4
0x1410	0xF8D38000  LDR	R8, [R3, #0]
; bestIcr start address is: 32 (R8)
;__Lib_I2C_012.c, 621 :: 		
; bestError start address is: 16 (R4)
0x1414	0x9C05    LDR	R4, [SP, #20]
;__Lib_I2C_012.c, 623 :: 		
0x1416	0x9B05    LDR	R3, [SP, #20]
0x1418	0x2B00    CMP	R3, #0
0x141A	0xD100    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced73
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
0x141C	0xE005    B	L___Lib_I2C_012_I2Cx_Init_Advanced68
L___Lib_I2C_012_I2Cx_Init_Advanced73:
;__Lib_I2C_012.c, 624 :: 		
; i start address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; multiplier start address is: 20 (R5)
0x141E	0xE000    B	L___Lib_I2C_012_I2Cx_Init_Advanced72
L___Lib_I2C_012_I2Cx_Init_Advanced77:
;__Lib_I2C_012.c, 617 :: 		
0x1420	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 624 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced72:
;__Lib_I2C_012.c, 612 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x1422	0x1C76    ADDS	R6, R6, #1
;__Lib_I2C_012.c, 625 :: 		
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
0x1424	0x46A1    MOV	R9, R4
0x1426	0xE7D4    B	L___Lib_I2C_012_I2Cx_Init_Advanced67
L___Lib_I2C_012_I2Cx_Init_Advanced78:
;__Lib_I2C_012.c, 612 :: 		
0x1428	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 625 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced68:
;__Lib_I2C_012.c, 608 :: 		
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x142A	0x1C52    ADDS	R2, R2, #1
;__Lib_I2C_012.c, 626 :: 		
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 16 (R4)
; mult end address is: 8 (R2)
0x142C	0x46A1    MOV	R9, R4
0x142E	0xE7C5    B	L___Lib_I2C_012_I2Cx_Init_Advanced62
;__Lib_I2C_012.c, 608 :: 		
L___Lib_I2C_012_I2Cx_Init_Advanced76:
L___Lib_I2C_012_I2Cx_Init_Advanced75:
;__Lib_I2C_012.c, 627 :: 		
0x1430	0x1C44    ADDS	R4, R0, #1
0x1432	0x01BB    LSLS	R3, R7, #6
; bestMult end address is: 28 (R7)
0x1434	0xEA430308  ORR	R3, R3, R8, LSL #0
; bestIcr end address is: 32 (R8)
0x1438	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_012.c, 629 :: 		
0x143A	0x1C85    ADDS	R5, R0, #2
0x143C	0x2401    MOVS	R4, #1
0x143E	0x782B    LDRB	R3, [R5, #0]
0x1440	0xF36413C7  BFI	R3, R4, #7, #1
0x1444	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 630 :: 		
0x1446	0x1C85    ADDS	R5, R0, #2
0x1448	0x2401    MOVS	R4, #1
0x144A	0x782B    LDRB	R3, [R5, #0]
0x144C	0xF3641386  BFI	R3, R4, #6, #1
0x1450	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 632 :: 		
0x1452	0x1D85    ADDS	R5, R0, #6
; I2C_BASE end address is: 0 (R0)
0x1454	0x2401    MOVS	R4, #1
0x1456	0x782B    LDRB	R3, [R5, #0]
0x1458	0xF3641345  BFI	R3, R4, #5, #1
0x145C	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 633 :: 		
L_end_I2Cx_Init_Advanced:
0x145E	0xF8DDE000  LDR	LR, [SP, #0]
0x1462	0xB00A    ADD	SP, SP, #40
0x1464	0x4770    BX	LR
0x1466	0xBF00    NOP
0x1468	0x60004006  	I2C0_A1+0
0x146C	0x06984290  	SIM_SCGC4+0
0x1470	0x0F390000  	_I2C0_Start+0
0x1474	0x01141FFF  	_I2C_Start_Ptr+0
0x1478	0x0AF90000  	_I2C0_Read+0
0x147C	0x01181FFF  	_I2C_Read_Ptr+0
0x1480	0x0C8D0000  	_I2C0_Write+0
0x1484	0x01101FFF  	_I2C_Write_Ptr+0
0x1488	0x70004006  	I2C1_A1+0
0x148C	0x069C4290  	SIM_SCGC4+0
0x1490	0x0F510000  	_I2C1_Start+0
0x1494	0x0B590000  	_I2C1_Read+0
0x1498	0x0C090000  	_I2C1_Write+0
0x149C	0x6000400E  	I2C2_A1+0
0x14A0	0x05184290  	SIM_SCGC1+0
0x14A4	0x0F010000  	_I2C2_Start+0
0x14A8	0x0BE50000  	_I2C2_Read+0
0x14AC	0x0B350000  	_I2C2_Write+0
0x14B0	0x22500000  	_divTable+0
; end of __Lib_I2C_012_I2Cx_Init_Advanced
_UART0_Write_Text:
;__Lib_UART_012345.c, 462 :: 		
; uartText start address is: 0 (R0)
0x1644	0xB081    SUB	SP, SP, #4
0x1646	0xF8CDE000  STR	LR, [SP, #0]
; uartText end address is: 0 (R0)
; uartText start address is: 0 (R0)
;__Lib_UART_012345.c, 463 :: 		
0x164A	0x4601    MOV	R1, R0
; uartText end address is: 0 (R0)
0x164C	0x4803    LDR	R0, [PC, #12]
0x164E	0xF7FFFE33  BL	__Lib_UART_012345_UART_Hal_WriteText+0
;__Lib_UART_012345.c, 464 :: 		
L_end_UART0_Write_Text:
0x1652	0xF8DDE000  LDR	LR, [SP, #0]
0x1656	0xB001    ADD	SP, SP, #4
0x1658	0x4770    BX	LR
0x165A	0xBF00    NOP
0x165C	0xA0004006  	UART0_BDH+0
; end of _UART0_Write_Text
__Lib_UART_012345_UART_Hal_WriteText:
;__Lib_UART_012345.c, 439 :: 		
; uartText start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x12B8	0xB082    SUB	SP, SP, #8
0x12BA	0xF8CDE000  STR	LR, [SP, #0]
0x12BE	0x460B    MOV	R3, R1
; uartText end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uartText start address is: 12 (R3)
;__Lib_UART_012345.c, 440 :: 		
; counter start address is: 4 (R1)
0x12C0	0x2100    MOVS	R1, #0
;__Lib_UART_012345.c, 442 :: 		
0x12C2	0x781A    LDRB	R2, [R3, #0]
; data_ start address is: 16 (R4)
0x12C4	0xB2D4    UXTB	R4, R2
; uartBase end address is: 0 (R0)
; uartText end address is: 12 (R3)
; data_ end address is: 16 (R4)
; counter end address is: 4 (R1)
0x12C6	0xF88D4004  STRB	R4, [SP, #4]
0x12CA	0x4604    MOV	R4, R0
0x12CC	0x461D    MOV	R5, R3
0x12CE	0xF89D0004  LDRB	R0, [SP, #4]
;__Lib_UART_012345.c, 443 :: 		
L___Lib_UART_012345_UART_Hal_WriteText19:
; data_ start address is: 0 (R0)
; counter start address is: 4 (R1)
; uartText start address is: 20 (R5)
; uartBase start address is: 16 (R4)
0x12D2	0xB1A0    CBZ	R0, L___Lib_UART_012345_UART_Hal_WriteText20
; uartBase end address is: 16 (R4)
; uartText end address is: 20 (R5)
; counter end address is: 4 (R1)
; data_ end address is: 0 (R0)
0x12D4	0xB2CE    UXTB	R6, R1
;__Lib_UART_012345.c, 445 :: 		
L___Lib_UART_012345_UART_Hal_WriteText21:
; uartBase start address is: 16 (R4)
; uartText start address is: 20 (R5)
; counter start address is: 24 (R6)
; data_ start address is: 0 (R0)
0x12D6	0x1D22    ADDS	R2, R4, #4
0x12D8	0x7812    LDRB	R2, [R2, #0]
0x12DA	0xF0020280  AND	R2, R2, #128
0x12DE	0xB2D2    UXTB	R2, R2
0x12E0	0x09D2    LSRS	R2, R2, #7
0x12E2	0xB2D2    UXTB	R2, R2
0x12E4	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteText22
;__Lib_UART_012345.c, 446 :: 		
0x12E6	0xE7F6    B	L___Lib_UART_012345_UART_Hal_WriteText21
L___Lib_UART_012345_UART_Hal_WriteText22:
;__Lib_UART_012345.c, 448 :: 		
0x12E8	0xB2C1    UXTB	R1, R0
; data_ end address is: 0 (R0)
0x12EA	0x4620    MOV	R0, R4
0x12EC	0xF7FFFD0E  BL	__Lib_UART_012345_UART_Hal_WriteChar+0
;__Lib_UART_012345.c, 449 :: 		
0x12F0	0x1C72    ADDS	R2, R6, #1
0x12F2	0xB2D2    UXTB	R2, R2
; counter end address is: 24 (R6)
; counter start address is: 4 (R1)
0x12F4	0xB2D1    UXTB	R1, R2
;__Lib_UART_012345.c, 450 :: 		
0x12F6	0x18AA    ADDS	R2, R5, R2
0x12F8	0x7812    LDRB	R2, [R2, #0]
; data_ start address is: 0 (R0)
0x12FA	0xB2D0    UXTB	R0, R2
;__Lib_UART_012345.c, 451 :: 		
; uartBase end address is: 16 (R4)
; uartText end address is: 20 (R5)
; counter end address is: 4 (R1)
; data_ end address is: 0 (R0)
0x12FC	0xE7E9    B	L___Lib_UART_012345_UART_Hal_WriteText19
L___Lib_UART_012345_UART_Hal_WriteText20:
;__Lib_UART_012345.c, 452 :: 		
L_end_UART_Hal_WriteText:
0x12FE	0xF8DDE000  LDR	LR, [SP, #0]
0x1302	0xB002    ADD	SP, SP, #8
0x1304	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteText
__Lib_UART_012345_UART_Hal_WriteChar:
;__Lib_UART_012345.c, 361 :: 		
; _data start address is: 4 (R1)
; uartBase start address is: 0 (R0)
0x0D0C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; _data start address is: 4 (R1)
0x0D0E	0xF8AD1000  STRH	R1, [SP, #0]
; uartBase end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0D12	0x4601    MOV	R1, R0
0x0D14	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_012345.c, 368 :: 		
L___Lib_UART_012345_UART_Hal_WriteChar17:
; _data start address is: 0 (R0)
; uartBase start address is: 4 (R1)
0x0D18	0x1D0A    ADDS	R2, R1, #4
0x0D1A	0x7813    LDRB	R3, [R2, #0]
0x0D1C	0xF3C312C0  UBFX	R2, R3, #7, #1
0x0D20	0xB902    CBNZ	R2, L___Lib_UART_012345_UART_Hal_WriteChar18
;__Lib_UART_012345.c, 370 :: 		
0x0D22	0xE7F9    B	L___Lib_UART_012345_UART_Hal_WriteChar17
L___Lib_UART_012345_UART_Hal_WriteChar18:
;__Lib_UART_012345.c, 374 :: 		
0x0D24	0x1DCA    ADDS	R2, R1, #7
; uartBase end address is: 4 (R1)
0x0D26	0x7010    STRB	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_012345.c, 375 :: 		
L_end_UART_Hal_WriteChar:
0x0D28	0xB001    ADD	SP, SP, #4
0x0D2A	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_WriteChar
_thermo_init:
;thermo_4_Click.c, 178 :: 		uint16_t thermo_init(uint8_t i2c_address )
; i2c_address start address is: 0 (R0)
0x1790	0xB081    SUB	SP, SP, #4
0x1792	0xF8CDE000  STR	LR, [SP, #0]
; i2c_address end address is: 0 (R0)
; i2c_address start address is: 0 (R0)
;thermo_4_Click.c, 180 :: 		return hal_thermo_init( i2c_address);
; i2c_address end address is: 0 (R0)
0x1796	0xF7FFFF85  BL	_hal_thermo_init+0
;thermo_4_Click.c, 181 :: 		}
L_end_thermo_init:
0x179A	0xF8DDE000  LDR	LR, [SP, #0]
0x179E	0xB001    ADD	SP, SP, #4
0x17A0	0x4770    BX	LR
; end of _thermo_init
_hal_thermo_init:
;thermo_4_Click_Hal.c, 136 :: 		uint16_t hal_thermo_init( uint8_t address_id )
;thermo_4_Click_Hal.c, 140 :: 		start_i2c_p                 = I2C_Start;
0x16A4	0x4A05    LDR	R2, [PC, #20]
0x16A6	0x4906    LDR	R1, [PC, #24]
0x16A8	0x600A    STR	R2, [R1, #0]
;thermo_4_Click_Hal.c, 141 :: 		write_i2c_p                 = I2C_Write;
0x16AA	0x4A06    LDR	R2, [PC, #24]
0x16AC	0x4906    LDR	R1, [PC, #24]
0x16AE	0x600A    STR	R2, [R1, #0]
;thermo_4_Click_Hal.c, 142 :: 		read_i2c_p                  = I2C_Read;
0x16B0	0x4A06    LDR	R2, [PC, #24]
0x16B2	0x4907    LDR	R1, [PC, #28]
0x16B4	0x600A    STR	R2, [R1, #0]
;thermo_4_Click_Hal.c, 217 :: 		return 0;
0x16B6	0x2000    MOVS	R0, #0
;thermo_4_Click_Hal.c, 218 :: 		}
L_end_hal_thermo_init:
0x16B8	0x4770    BX	LR
0x16BA	0xBF00    NOP
0x16BC	0x0CB10000  	_I2C_Start+0
0x16C0	0x00EC1FFF  	thermo_4_Click_Hal_start_i2c_p+0
0x16C4	0x0B1D0000  	_I2C_Write+0
0x16C8	0x00F01FFF  	thermo_4_Click_Hal_write_i2c_p+0
0x16CC	0x0BCD0000  	_I2C_Read+0
0x16D0	0x00F41FFF  	thermo_4_Click_Hal_read_i2c_p+0
; end of _hal_thermo_init
_thermo_write_temperature:
;thermo_4_Click.c, 225 :: 		void thermo_write_temperature ( float _value, uint8_t _location )
; _location start address is: 0 (R0)
0x17B8	0xB082    SUB	SP, SP, #8
0x17BA	0xF8CDE000  STR	LR, [SP, #0]
; _value start address is: 0 (S0)
0x17BE	0xEEB01A40  VMOV.F32	S2, S0
; _location end address is: 0 (R0)
; _value end address is: 0 (S0)
; _value start address is: 8 (S2)
; _location start address is: 0 (R0)
;thermo_4_Click.c, 232 :: 		if (_location ==  0x00)    /*Register 0x00 is read-only*/
0x17C2	0xB900    CBNZ	R0, L_thermo_write_temperature22
; _value end address is: 8 (S2)
; _location end address is: 0 (R0)
;thermo_4_Click.c, 233 :: 		return;
0x17C4	0xE01C    B	L_end_thermo_write_temperature
L_thermo_write_temperature22:
;thermo_4_Click.c, 235 :: 		_value_dec = _value;
; _location start address is: 0 (R0)
; _value start address is: 8 (S2)
0x17C6	0xEEBC0A41  VCVT.U32.F32	S0, S2
0x17CA	0xEE101A10  VMOV	R1, S0
0x17CE	0xB2C9    UXTB	R1, R1
; _value_dec start address is: 8 (R2)
0x17D0	0xB2CA    UXTB	R2, R1
;thermo_4_Click.c, 237 :: 		_value_fract = _value - _value_dec;
0x17D2	0xEE001A10  VMOV	S0, R1
0x17D6	0xEEB80A40  VCVT.F32.U32	S0, S0
0x17DA	0xEE710A40  VSUB.F32	S1, S2, S0
; _value end address is: 8 (S2)
;thermo_4_Click.c, 238 :: 		if (_value_fract >= 0.5)
0x17DE	0xEEB60A00  VMOV.F32	S0, #0.5
0x17E2	0xEEF40AC0  VCMPE.F32	S1, S0
0x17E6	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x17EA	0xDB01    BLT	L_thermo_write_temperature23
;thermo_4_Click.c, 239 :: 		_binary_fract = 0x80;
; _binary_fract start address is: 4 (R1)
0x17EC	0x2180    MOVS	R1, #128
; _binary_fract end address is: 4 (R1)
0x17EE	0xE000    B	L_thermo_write_temperature24
L_thermo_write_temperature23:
;thermo_4_Click.c, 240 :: 		else _binary_fract = 0x00;
; _binary_fract start address is: 4 (R1)
0x17F0	0x2100    MOVS	R1, #0
; _binary_fract end address is: 4 (R1)
L_thermo_write_temperature24:
;thermo_4_Click.c, 242 :: 		_thermo_write (_location, _value_dec, _binary_fract);
; _binary_fract start address is: 4 (R1)
0x17F2	0xF88D2004  STRB	R2, [SP, #4]
; _binary_fract end address is: 4 (R1)
0x17F6	0xB2CA    UXTB	R2, R1
; _value_dec end address is: 8 (R2)
0x17F8	0xF89D1004  LDRB	R1, [SP, #4]
; _location end address is: 0 (R0)
0x17FC	0xF7FFFF3E  BL	thermo_4_Click__thermo_write+0
;thermo_4_Click.c, 243 :: 		}
L_end_thermo_write_temperature:
0x1800	0xF8DDE000  LDR	LR, [SP, #0]
0x1804	0xB002    ADD	SP, SP, #8
0x1806	0x4770    BX	LR
; end of _thermo_write_temperature
thermo_4_Click__thermo_write:
;thermo_4_Click.c, 76 :: 		static uint8_t _thermo_write( uint8_t reg, uint8_t wr_data1, uint8_t wr_data2)
; wr_data2 start address is: 8 (R2)
; wr_data1 start address is: 4 (R1)
; reg start address is: 0 (R0)
0x167C	0xB082    SUB	SP, SP, #8
0x167E	0xF8CDE000  STR	LR, [SP, #0]
; wr_data2 end address is: 8 (R2)
; wr_data1 end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; wr_data1 start address is: 4 (R1)
; wr_data2 start address is: 8 (R2)
;thermo_4_Click.c, 79 :: 		input[ 0 ] = reg;
0x1682	0xAC01    ADD	R4, SP, #4
0x1684	0x7020    STRB	R0, [R4, #0]
; reg end address is: 0 (R0)
;thermo_4_Click.c, 80 :: 		input[ 1 ] = wr_data1;
0x1686	0x1C63    ADDS	R3, R4, #1
0x1688	0x7019    STRB	R1, [R3, #0]
; wr_data1 end address is: 4 (R1)
;thermo_4_Click.c, 81 :: 		input[ 2 ] = wr_data2;
0x168A	0x1CA3    ADDS	R3, R4, #2
0x168C	0x701A    STRB	R2, [R3, #0]
; wr_data2 end address is: 8 (R2)
;thermo_4_Click.c, 82 :: 		hal_thermo_write( _i2c_hw_address, input, 3 );
0x168E	0x2203    MOVS	R2, #3
0x1690	0x4621    MOV	R1, R4
0x1692	0x2048    MOVS	R0, #72
0x1694	0xF7FFFDE4  BL	_hal_thermo_write+0
;thermo_4_Click.c, 83 :: 		return THERMO_CLICK_OK;
0x1698	0x2000    MOVS	R0, #0
;thermo_4_Click.c, 84 :: 		}
L_end__thermo_write:
0x169A	0xF8DDE000  LDR	LR, [SP, #0]
0x169E	0xB002    ADD	SP, SP, #8
0x16A0	0x4770    BX	LR
; end of thermo_4_Click__thermo_write
_hal_thermo_write:
;thermo_4_Click_Hal.c, 225 :: 		)
; buffer start address is: 4 (R1)
0x1260	0xB085    SUB	SP, SP, #20
0x1262	0xF8CDE000  STR	LR, [SP, #0]
0x1266	0xF88D000C  STRB	R0, [SP, #12]
0x126A	0x460D    MOV	R5, R1
0x126C	0xF8AD2010  STRH	R2, [SP, #16]
; buffer end address is: 4 (R1)
; buffer start address is: 20 (R5)
;thermo_4_Click_Hal.c, 227 :: 		uint16_t res = 0;
0x1270	0xF2400400  MOVW	R4, #0
0x1274	0xF8AD4008  STRH	R4, [SP, #8]
;thermo_4_Click_Hal.c, 228 :: 		uint8_t *ptr = buffer;
0x1278	0x9501    STR	R5, [SP, #4]
; buffer end address is: 20 (R5)
;thermo_4_Click_Hal.c, 231 :: 		res |= start_i2c_p();
0x127A	0x4C0D    LDR	R4, [PC, #52]
0x127C	0x6824    LDR	R4, [R4, #0]
0x127E	0x47A0    BLX	R4
0x1280	0xF8BD3008  LDRH	R3, [SP, #8]
0x1284	0x4303    ORRS	R3, R0
0x1286	0xF8AD3008  STRH	R3, [SP, #8]
;thermo_4_Click_Hal.c, 232 :: 		res |= write_i2c_p( i2c_address, ptr, count, END_MODE_STOP );
0x128A	0xF2400301  MOVW	R3, #1
0x128E	0xF8BD2010  LDRH	R2, [SP, #16]
0x1292	0x9901    LDR	R1, [SP, #4]
0x1294	0xF89D000C  LDRB	R0, [SP, #12]
0x1298	0x4C06    LDR	R4, [PC, #24]
0x129A	0x6824    LDR	R4, [R4, #0]
0x129C	0x47A0    BLX	R4
0x129E	0xF8BD3008  LDRH	R3, [SP, #8]
0x12A2	0x4303    ORRS	R3, R0
;thermo_4_Click_Hal.c, 266 :: 		return res;
0x12A4	0xB298    UXTH	R0, R3
;thermo_4_Click_Hal.c, 267 :: 		}
L_end_hal_thermo_write:
0x12A6	0xF8DDE000  LDR	LR, [SP, #0]
0x12AA	0xB005    ADD	SP, SP, #20
0x12AC	0x4770    BX	LR
0x12AE	0xBF00    NOP
0x12B0	0x00EC1FFF  	thermo_4_Click_Hal_start_i2c_p+0
0x12B4	0x00F01FFF  	thermo_4_Click_Hal_write_i2c_p+0
; end of _hal_thermo_write
_I2C0_Start:
;__Lib_I2C_012.c, 358 :: 		
0x0F38	0xB081    SUB	SP, SP, #4
0x0F3A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 359 :: 		
0x0F3E	0x4803    LDR	R0, [PC, #12]
0x0F40	0xF7FFFC5E  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 360 :: 		
L_end_I2C0_Start:
0x0F44	0xF8DDE000  LDR	LR, [SP, #0]
0x0F48	0xB001    ADD	SP, SP, #4
0x0F4A	0x4770    BX	LR
0x0F4C	0x60004006  	I2C0_A1+0
; end of _I2C0_Start
__Lib_I2C_012_I2Cx_Start:
;__Lib_I2C_012.c, 134 :: 		
; I2C_BASE start address is: 0 (R0)
0x0800	0xB081    SUB	SP, SP, #4
0x0802	0xF8CDE000  STR	LR, [SP, #0]
0x0806	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_012.c, 136 :: 		
0x0808	0x4620    MOV	R0, R4
0x080A	0xF7FFFEF9  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
;__Lib_I2C_012.c, 139 :: 		
0x080E	0x1CA3    ADDS	R3, R4, #2
0x0810	0x2201    MOVS	R2, #1
0x0812	0x7819    LDRB	R1, [R3, #0]
0x0814	0xF3621145  BFI	R1, R2, #5, #1
0x0818	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 142 :: 		
0x081A	0x1CE1    ADDS	R1, R4, #3
0x081C	0x780A    LDRB	R2, [R1, #0]
0x081E	0xF3C21100  UBFX	R1, R2, #4, #1
0x0822	0xB1C9    CBZ	R1, L___Lib_I2C_012_I2Cx_Start2
;__Lib_I2C_012.c, 143 :: 		
0x0824	0x1CE3    ADDS	R3, R4, #3
0x0826	0x2201    MOVS	R2, #1
0x0828	0x7819    LDRB	R1, [R3, #0]
0x082A	0xF3621104  BFI	R1, R2, #4, #1
0x082E	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 145 :: 		
0x0830	0x1DA1    ADDS	R1, R4, #6
0x0832	0x780A    LDRB	R2, [R1, #0]
0x0834	0xF3C21100  UBFX	R1, R2, #4, #1
0x0838	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start3
;__Lib_I2C_012.c, 146 :: 		
0x083A	0x1DA3    ADDS	R3, R4, #6
0x083C	0x2201    MOVS	R2, #1
0x083E	0x7819    LDRB	R1, [R3, #0]
0x0840	0xF3621104  BFI	R1, R2, #4, #1
0x0844	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start3:
;__Lib_I2C_012.c, 148 :: 		
0x0846	0x1CE3    ADDS	R3, R4, #3
; I2C_BASE end address is: 16 (R4)
0x0848	0x2201    MOVS	R2, #1
0x084A	0x7819    LDRB	R1, [R3, #0]
0x084C	0xF3620141  BFI	R1, R2, #1, #1
0x0850	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 150 :: 		
0x0852	0xF64F70FF  MOVW	R0, #65535
0x0856	0xE01E    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 151 :: 		
L___Lib_I2C_012_I2Cx_Start2:
;__Lib_I2C_012.c, 153 :: 		
; I2C_BASE start address is: 16 (R4)
0x0858	0x4620    MOV	R0, R4
L___Lib_I2C_012_I2Cx_Start4:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x085A	0x1CC1    ADDS	R1, R0, #3
0x085C	0x780A    LDRB	R2, [R1, #0]
0x085E	0xF3C20140  UBFX	R1, R2, #1, #1
0x0862	0xB901    CBNZ	R1, L___Lib_I2C_012_I2Cx_Start5
;__Lib_I2C_012.c, 154 :: 		
0x0864	0xE7F9    B	L___Lib_I2C_012_I2Cx_Start4
L___Lib_I2C_012_I2Cx_Start5:
;__Lib_I2C_012.c, 156 :: 		
0x0866	0x1D81    ADDS	R1, R0, #6
0x0868	0x780A    LDRB	R2, [R1, #0]
0x086A	0xF3C21100  UBFX	R1, R2, #4, #1
0x086E	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start6
;__Lib_I2C_012.c, 157 :: 		
0x0870	0x1D83    ADDS	R3, R0, #6
0x0872	0x2201    MOVS	R2, #1
0x0874	0x7819    LDRB	R1, [R3, #0]
0x0876	0xF3621104  BFI	R1, R2, #4, #1
0x087A	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start6:
;__Lib_I2C_012.c, 159 :: 		
0x087C	0x1CC3    ADDS	R3, R0, #3
0x087E	0x2201    MOVS	R2, #1
0x0880	0x7819    LDRB	R1, [R3, #0]
0x0882	0xF3620141  BFI	R1, R2, #1, #1
0x0886	0x7019    STRB	R1, [R3, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 161 :: 		
L___Lib_I2C_012_I2Cx_Start7:
; I2C_BASE start address is: 0 (R0)
0x0888	0x1CC1    ADDS	R1, R0, #3
0x088A	0x780A    LDRB	R2, [R1, #0]
0x088C	0xF3C20140  UBFX	R1, R2, #1, #1
0x0890	0xB101    CBZ	R1, L___Lib_I2C_012_I2Cx_Start8
;__Lib_I2C_012.c, 162 :: 		
; I2C_BASE end address is: 0 (R0)
0x0892	0xE7F9    B	L___Lib_I2C_012_I2Cx_Start7
L___Lib_I2C_012_I2Cx_Start8:
;__Lib_I2C_012.c, 164 :: 		
0x0894	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 165 :: 		
L_end_I2Cx_Start:
0x0896	0xF8DDE000  LDR	LR, [SP, #0]
0x089A	0xB001    ADD	SP, SP, #4
0x089C	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Start
__Lib_I2C_012_I2Cx_Wait_For_Idle:
;__Lib_I2C_012.c, 128 :: 		
; I2C_BASE start address is: 0 (R0)
0x0600	0xB081    SUB	SP, SP, #4
0x0602	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x0606	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 129 :: 		
L___Lib_I2C_012_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x0608	0x4618    MOV	R0, R3
0x060A	0xF7FFFF73  BL	__Lib_I2C_012_I2Cx_Is_Idle+0
0x060E	0xB900    CBNZ	R0, L___Lib_I2C_012_I2Cx_Wait_For_Idle1
;__Lib_I2C_012.c, 130 :: 		
; I2C_BASE end address is: 12 (R3)
0x0610	0xE7FA    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle0
L___Lib_I2C_012_I2Cx_Wait_For_Idle1:
;__Lib_I2C_012.c, 131 :: 		
L_end_I2Cx_Wait_For_Idle:
0x0612	0xF8DDE000  LDR	LR, [SP, #0]
0x0616	0xB001    ADD	SP, SP, #4
0x0618	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Wait_For_Idle
__Lib_I2C_012_I2Cx_Is_Idle:
;__Lib_I2C_012.c, 124 :: 		
; I2C_BASE start address is: 0 (R0)
0x04F4	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 125 :: 		
0x04F6	0x1CC1    ADDS	R1, R0, #3
; I2C_BASE end address is: 0 (R0)
0x04F8	0x780A    LDRB	R2, [R1, #0]
0x04FA	0xF3C21140  UBFX	R1, R2, #5, #1
0x04FE	0xF0810101  EOR	R1, R1, #1
0x0502	0xB2C9    UXTB	R1, R1
0x0504	0xB2C8    UXTB	R0, R1
;__Lib_I2C_012.c, 126 :: 		
L_end_I2Cx_Is_Idle:
0x0506	0xB001    ADD	SP, SP, #4
0x0508	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Is_Idle
_I2C1_Start:
;__Lib_I2C_012.c, 435 :: 		
0x0F50	0xB081    SUB	SP, SP, #4
0x0F52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 436 :: 		
0x0F56	0x4803    LDR	R0, [PC, #12]
0x0F58	0xF7FFFC52  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 437 :: 		
L_end_I2C1_Start:
0x0F5C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F60	0xB001    ADD	SP, SP, #4
0x0F62	0x4770    BX	LR
0x0F64	0x70004006  	I2C1_A1+0
; end of _I2C1_Start
_I2C2_Start:
;__Lib_I2C_012.c, 512 :: 		
0x0F00	0xB081    SUB	SP, SP, #4
0x0F02	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 513 :: 		
0x0F06	0x4803    LDR	R0, [PC, #12]
0x0F08	0xF7FFFC7A  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 514 :: 		
L_end_I2C2_Start:
0x0F0C	0xF8DDE000  LDR	LR, [SP, #0]
0x0F10	0xB001    ADD	SP, SP, #4
0x0F12	0x4770    BX	LR
0x0F14	0x6000400E  	I2C2_A1+0
; end of _I2C2_Start
_UART0_Read:
;__Lib_UART_012345.c, 603 :: 		
0x0EB8	0xB081    SUB	SP, SP, #4
0x0EBA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 604 :: 		
0x0EBE	0x4803    LDR	R0, [PC, #12]
0x0EC0	0xF7FFFD8E  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 605 :: 		
L_end_UART0_Read:
0x0EC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0EC8	0xB001    ADD	SP, SP, #4
0x0ECA	0x4770    BX	LR
0x0ECC	0xA0004006  	UART0_BDH+0
; end of _UART0_Read
__Lib_UART_012345_UART_Hal_Read:
;__Lib_UART_012345.c, 575 :: 		
; uartBase start address is: 0 (R0)
0x09E0	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
; uartBase end address is: 0 (R0)
;__Lib_UART_012345.c, 587 :: 		
L___Lib_UART_012345_UART_Hal_Read23:
; uartBase start address is: 0 (R0)
0x09E2	0x1D01    ADDS	R1, R0, #4
0x09E4	0x780A    LDRB	R2, [R1, #0]
0x09E6	0xF3C21140  UBFX	R1, R2, #5, #1
0x09EA	0xB901    CBNZ	R1, L___Lib_UART_012345_UART_Hal_Read24
;__Lib_UART_012345.c, 589 :: 		
0x09EC	0xE7F9    B	L___Lib_UART_012345_UART_Hal_Read23
L___Lib_UART_012345_UART_Hal_Read24:
;__Lib_UART_012345.c, 593 :: 		
0x09EE	0x1DC1    ADDS	R1, R0, #7
; uartBase end address is: 0 (R0)
0x09F0	0x7809    LDRB	R1, [R1, #0]
0x09F2	0xB2C8    UXTB	R0, R1
;__Lib_UART_012345.c, 594 :: 		
L_end_UART_Hal_Read:
0x09F4	0xB001    ADD	SP, SP, #4
0x09F6	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Read
_UART0_Data_Ready:
;__Lib_UART_012345.c, 526 :: 		
0x0ED0	0xB081    SUB	SP, SP, #4
0x0ED2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 527 :: 		
0x0ED6	0x4803    LDR	R0, [PC, #12]
0x0ED8	0xF7FFFD8E  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 528 :: 		
L_end_UART0_Data_Ready:
0x0EDC	0xF8DDE000  LDR	LR, [SP, #0]
0x0EE0	0xB001    ADD	SP, SP, #4
0x0EE2	0x4770    BX	LR
0x0EE4	0xA0004006  	UART0_BDH+0
; end of _UART0_Data_Ready
__Lib_UART_012345_UART_Hal_DataReady:
;__Lib_UART_012345.c, 515 :: 		
; uartBase start address is: 0 (R0)
0x09F8	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 516 :: 		
0x09FA	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x09FC	0x7809    LDRB	R1, [R1, #0]
0x09FE	0xF3C11040  UBFX	R0, R1, #5, #1
;__Lib_UART_012345.c, 517 :: 		
L_end_UART_Hal_DataReady:
0x0A02	0xB001    ADD	SP, SP, #4
0x0A04	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_DataReady
_UART0_Tx_Idle:
;__Lib_UART_012345.c, 772 :: 		
0x0EE8	0xB081    SUB	SP, SP, #4
0x0EEA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 773 :: 		
0x0EEE	0x4803    LDR	R0, [PC, #12]
0x0EF0	0xF7FFFBCC  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 774 :: 		
L_end_UART0_Tx_Idle:
0x0EF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0EF8	0xB001    ADD	SP, SP, #4
0x0EFA	0x4770    BX	LR
0x0EFC	0xA0004006  	UART0_BDH+0
; end of _UART0_Tx_Idle
__Lib_UART_012345_UART_Hal_Tx_Idle:
;__Lib_UART_012345.c, 761 :: 		
; uartBase start address is: 0 (R0)
0x068C	0xB081    SUB	SP, SP, #4
; uartBase end address is: 0 (R0)
; uartBase start address is: 0 (R0)
;__Lib_UART_012345.c, 762 :: 		
0x068E	0x1D01    ADDS	R1, R0, #4
; uartBase end address is: 0 (R0)
0x0690	0x7809    LDRB	R1, [R1, #0]
0x0692	0xF3C11080  UBFX	R0, R1, #6, #1
;__Lib_UART_012345.c, 763 :: 		
L_end_UART_Hal_Tx_Idle:
0x0696	0xB001    ADD	SP, SP, #4
0x0698	0x4770    BX	LR
; end of __Lib_UART_012345_UART_Hal_Tx_Idle
_UART1_Read:
;__Lib_UART_012345.c, 611 :: 		
0x0A98	0xB081    SUB	SP, SP, #4
0x0A9A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 612 :: 		
0x0A9E	0x4803    LDR	R0, [PC, #12]
0x0AA0	0xF7FFFF9E  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 613 :: 		
L_end_UART1_Read:
0x0AA4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AA8	0xB001    ADD	SP, SP, #4
0x0AAA	0x4770    BX	LR
0x0AAC	0xB0004006  	UART1_BDH+0
; end of _UART1_Read
_UART1_Data_Ready:
;__Lib_UART_012345.c, 534 :: 		
0x0A80	0xB081    SUB	SP, SP, #4
0x0A82	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 535 :: 		
0x0A86	0x4803    LDR	R0, [PC, #12]
0x0A88	0xF7FFFFB6  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 536 :: 		
L_end_UART1_Data_Ready:
0x0A8C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A90	0xB001    ADD	SP, SP, #4
0x0A92	0x4770    BX	LR
0x0A94	0xB0004006  	UART1_BDH+0
; end of _UART1_Data_Ready
_UART1_Tx_Idle:
;__Lib_UART_012345.c, 780 :: 		
0x0AC8	0xB081    SUB	SP, SP, #4
0x0ACA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 781 :: 		
0x0ACE	0x4803    LDR	R0, [PC, #12]
0x0AD0	0xF7FFFDDC  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 782 :: 		
L_end_UART1_Tx_Idle:
0x0AD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0AD8	0xB001    ADD	SP, SP, #4
0x0ADA	0x4770    BX	LR
0x0ADC	0xB0004006  	UART1_BDH+0
; end of _UART1_Tx_Idle
_UART2_Read:
;__Lib_UART_012345.c, 619 :: 		
0x0AB0	0xB081    SUB	SP, SP, #4
0x0AB2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 620 :: 		
0x0AB6	0x4803    LDR	R0, [PC, #12]
0x0AB8	0xF7FFFF92  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 621 :: 		
L_end_UART2_Read:
0x0ABC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AC0	0xB001    ADD	SP, SP, #4
0x0AC2	0x4770    BX	LR
0x0AC4	0xC0004006  	UART2_BDH+0
; end of _UART2_Read
_UART2_Data_Ready:
;__Lib_UART_012345.c, 542 :: 		
0x0A68	0xB081    SUB	SP, SP, #4
0x0A6A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 543 :: 		
0x0A6E	0x4803    LDR	R0, [PC, #12]
0x0A70	0xF7FFFFC2  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 544 :: 		
L_end_UART2_Data_Ready:
0x0A74	0xF8DDE000  LDR	LR, [SP, #0]
0x0A78	0xB001    ADD	SP, SP, #4
0x0A7A	0x4770    BX	LR
0x0A7C	0xC0004006  	UART2_BDH+0
; end of _UART2_Data_Ready
_UART2_Tx_Idle:
;__Lib_UART_012345.c, 788 :: 		
0x0A08	0xB081    SUB	SP, SP, #4
0x0A0A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 789 :: 		
0x0A0E	0x4803    LDR	R0, [PC, #12]
0x0A10	0xF7FFFE3C  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 790 :: 		
L_end_UART2_Tx_Idle:
0x0A14	0xF8DDE000  LDR	LR, [SP, #0]
0x0A18	0xB001    ADD	SP, SP, #4
0x0A1A	0x4770    BX	LR
0x0A1C	0xC0004006  	UART2_BDH+0
; end of _UART2_Tx_Idle
_UART3_Read:
;__Lib_UART_012345.c, 627 :: 		
0x0A50	0xB081    SUB	SP, SP, #4
0x0A52	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 628 :: 		
0x0A56	0x4803    LDR	R0, [PC, #12]
0x0A58	0xF7FFFFC2  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 629 :: 		
L_end_UART3_Read:
0x0A5C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A60	0xB001    ADD	SP, SP, #4
0x0A62	0x4770    BX	LR
0x0A64	0xD0004006  	UART3_BDH+0
; end of _UART3_Read
_UART3_Data_Ready:
;__Lib_UART_012345.c, 550 :: 		
0x0A20	0xB081    SUB	SP, SP, #4
0x0A22	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 551 :: 		
0x0A26	0x4803    LDR	R0, [PC, #12]
0x0A28	0xF7FFFFE6  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 552 :: 		
L_end_UART3_Data_Ready:
0x0A2C	0xF8DDE000  LDR	LR, [SP, #0]
0x0A30	0xB001    ADD	SP, SP, #4
0x0A32	0x4770    BX	LR
0x0A34	0xD0004006  	UART3_BDH+0
; end of _UART3_Data_Ready
_UART3_Tx_Idle:
;__Lib_UART_012345.c, 796 :: 		
0x0A38	0xB081    SUB	SP, SP, #4
0x0A3A	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 797 :: 		
0x0A3E	0x4803    LDR	R0, [PC, #12]
0x0A40	0xF7FFFE24  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 798 :: 		
L_end_UART3_Tx_Idle:
0x0A44	0xF8DDE000  LDR	LR, [SP, #0]
0x0A48	0xB001    ADD	SP, SP, #4
0x0A4A	0x4770    BX	LR
0x0A4C	0xD0004006  	UART3_BDH+0
; end of _UART3_Tx_Idle
_UART4_Read:
;__Lib_UART_012345.c, 635 :: 		
0x0AE0	0xB081    SUB	SP, SP, #4
0x0AE2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 636 :: 		
0x0AE6	0x4803    LDR	R0, [PC, #12]
0x0AE8	0xF7FFFF7A  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 637 :: 		
L_end_UART4_Read:
0x0AEC	0xF8DDE000  LDR	LR, [SP, #0]
0x0AF0	0xB001    ADD	SP, SP, #4
0x0AF2	0x4770    BX	LR
0x0AF4	0xA000400E  	UART4_BDH+0
; end of _UART4_Read
_UART4_Data_Ready:
;__Lib_UART_012345.c, 558 :: 		
0x0C5C	0xB081    SUB	SP, SP, #4
0x0C5E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 559 :: 		
0x0C62	0x4803    LDR	R0, [PC, #12]
0x0C64	0xF7FFFEC8  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 560 :: 		
L_end_UART4_Data_Ready:
0x0C68	0xF8DDE000  LDR	LR, [SP, #0]
0x0C6C	0xB001    ADD	SP, SP, #4
0x0C6E	0x4770    BX	LR
0x0C70	0xA000400E  	UART4_BDH+0
; end of _UART4_Data_Ready
_UART4_Tx_Idle:
;__Lib_UART_012345.c, 804 :: 		
0x0C44	0xB081    SUB	SP, SP, #4
0x0C46	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 805 :: 		
0x0C4A	0x4803    LDR	R0, [PC, #12]
0x0C4C	0xF7FFFD1E  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 806 :: 		
L_end_UART4_Tx_Idle:
0x0C50	0xF8DDE000  LDR	LR, [SP, #0]
0x0C54	0xB001    ADD	SP, SP, #4
0x0C56	0x4770    BX	LR
0x0C58	0xA000400E  	UART4_BDH+0
; end of _UART4_Tx_Idle
_UART5_Read:
;__Lib_UART_012345.c, 643 :: 		
0x0C2C	0xB081    SUB	SP, SP, #4
0x0C2E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 644 :: 		
0x0C32	0x4803    LDR	R0, [PC, #12]
0x0C34	0xF7FFFED4  BL	__Lib_UART_012345_UART_Hal_Read+0
;__Lib_UART_012345.c, 645 :: 		
L_end_UART5_Read:
0x0C38	0xF8DDE000  LDR	LR, [SP, #0]
0x0C3C	0xB001    ADD	SP, SP, #4
0x0C3E	0x4770    BX	LR
0x0C40	0xB000400E  	UART5_BDH+0
; end of _UART5_Read
_UART5_Data_Ready:
;__Lib_UART_012345.c, 566 :: 		
0x0C74	0xB081    SUB	SP, SP, #4
0x0C76	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 567 :: 		
0x0C7A	0x4803    LDR	R0, [PC, #12]
0x0C7C	0xF7FFFEBC  BL	__Lib_UART_012345_UART_Hal_DataReady+0
;__Lib_UART_012345.c, 568 :: 		
L_end_UART5_Data_Ready:
0x0C80	0xF8DDE000  LDR	LR, [SP, #0]
0x0C84	0xB001    ADD	SP, SP, #4
0x0C86	0x4770    BX	LR
0x0C88	0xB000400E  	UART5_BDH+0
; end of _UART5_Data_Ready
_UART5_Tx_Idle:
;__Lib_UART_012345.c, 812 :: 		
0x0CC8	0xB081    SUB	SP, SP, #4
0x0CCA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_UART_012345.c, 813 :: 		
0x0CCE	0x4803    LDR	R0, [PC, #12]
0x0CD0	0xF7FFFCDC  BL	__Lib_UART_012345_UART_Hal_Tx_Idle+0
;__Lib_UART_012345.c, 814 :: 		
L_end_UART5_Tx_Idle:
0x0CD4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CD8	0xB001    ADD	SP, SP, #4
0x0CDA	0x4770    BX	LR
0x0CDC	0xB000400E  	UART5_BDH+0
; end of _UART5_Tx_Idle
_I2C_Start:
;__Lib_I2C_012.c, 103 :: 		
0x0CB0	0xB081    SUB	SP, SP, #4
0x0CB2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 104 :: 		
0x0CB6	0x4C03    LDR	R4, [PC, #12]
0x0CB8	0x6824    LDR	R4, [R4, #0]
0x0CBA	0x47A0    BLX	R4
;__Lib_I2C_012.c, 105 :: 		
L_end_I2C_Start:
0x0CBC	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC0	0xB001    ADD	SP, SP, #4
0x0CC2	0x4770    BX	LR
0x0CC4	0x01141FFF  	_I2C_Start_Ptr+0
; end of _I2C_Start
_I2C0_Write:
;__Lib_I2C_012.c, 414 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0C8C	0xB081    SUB	SP, SP, #4
0x0C8E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 415 :: 		
0x0C92	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0C94	0x4613    MOV	R3, R2
0x0C96	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0C98	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0C9A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0C9C	0xF7FFFCFE  BL	__Lib_I2C_012_I2Cx_Write+0
0x0CA0	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 416 :: 		
L_end_I2C0_Write:
0x0CA2	0xF8DDE000  LDR	LR, [SP, #0]
0x0CA6	0xB001    ADD	SP, SP, #4
0x0CA8	0x4770    BX	LR
0x0CAA	0xBF00    NOP
0x0CAC	0x60004006  	I2C0_A1+0
; end of _I2C0_Write
__Lib_I2C_012_I2Cx_Write:
;__Lib_I2C_012.c, 218 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x069C	0xB082    SUB	SP, SP, #8
0x069E	0xF8CDE000  STR	LR, [SP, #0]
0x06A2	0x4605    MOV	R5, R0
0x06A4	0x4616    MOV	R6, R2
0x06A6	0x461F    MOV	R7, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 20 (R5)
; slave_address start address is: 4 (R1)
; buf start address is: 24 (R6)
; count start address is: 28 (R7)
; END_mode start address is: 32 (R8)
0x06A8	0xF8DD8008  LDR	R8, [SP, #8]
;__Lib_I2C_012.c, 221 :: 		
0x06AC	0x004C    LSLS	R4, R1, #1
; slave_address end address is: 4 (R1)
0x06AE	0xB2E1    UXTB	R1, R4
0x06B0	0x4628    MOV	R0, R5
0x06B2	0xF7FFFF61  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x06B6	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write18
; buf end address is: 24 (R6)
; count end address is: 28 (R7)
; END_mode end address is: 32 (R8)
;__Lib_I2C_012.c, 223 :: 		
0x06B8	0x4628    MOV	R0, R5
; I2C_BASE end address is: 20 (R5)
0x06BA	0xF7FFFF27  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 224 :: 		
0x06BE	0x2000    MOVS	R0, #0
0x06C0	0xE099    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 225 :: 		
L___Lib_I2C_012_I2Cx_Write18:
;__Lib_I2C_012.c, 227 :: 		
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; count start address is: 28 (R7)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 20 (R5)
0x06C2	0xF2400900  MOVW	R9, #0
; I2C_BASE end address is: 20 (R5)
; buf end address is: 24 (R6)
; count end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
0x06C6	0xF8CD8004  STR	R8, [SP, #4]
0x06CA	0x46B0    MOV	R8, R6
0x06CC	0x463E    MOV	R6, R7
0x06CE	0x462F    MOV	R7, R5
0x06D0	0x9D01    LDR	R5, [SP, #4]
L___Lib_I2C_012_I2Cx_Write19:
; i start address is: 36 (R9)
; buf start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; buf end address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x06D2	0x45B1    CMP	R9, R6
0x06D4	0xD20F    BCS	L___Lib_I2C_012_I2Cx_Write20
; buf end address is: 32 (R8)
;__Lib_I2C_012.c, 228 :: 		
; buf start address is: 32 (R8)
0x06D6	0xEB080409  ADD	R4, R8, R9, LSL #0
0x06DA	0x7824    LDRB	R4, [R4, #0]
0x06DC	0xB2E1    UXTB	R1, R4
0x06DE	0x4638    MOV	R0, R7
0x06E0	0xF7FFFF4A  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x06E4	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write22
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; buf end address is: 32 (R8)
; i end address is: 36 (R9)
;__Lib_I2C_012.c, 230 :: 		
0x06E6	0x4638    MOV	R0, R7
; I2C_BASE end address is: 28 (R7)
0x06E8	0xF7FFFF10  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 231 :: 		
0x06EC	0x2000    MOVS	R0, #0
0x06EE	0xE082    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 232 :: 		
L___Lib_I2C_012_I2Cx_Write22:
;__Lib_I2C_012.c, 227 :: 		
; i start address is: 36 (R9)
; I2C_BASE start address is: 28 (R7)
; buf start address is: 32 (R8)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x06F0	0xF1090901  ADD	R9, R9, #1
;__Lib_I2C_012.c, 233 :: 		
; count end address is: 24 (R6)
; buf end address is: 32 (R8)
; i end address is: 36 (R9)
0x06F4	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write19
L___Lib_I2C_012_I2Cx_Write20:
;__Lib_I2C_012.c, 235 :: 		
0x06F6	0x2D01    CMP	R5, #1
0x06F8	0xD12F    BNE	L___Lib_I2C_012_I2Cx_Write23
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 28 (R7)
0x06FA	0x4638    MOV	R0, R7
;__Lib_I2C_012.c, 237 :: 		
L___Lib_I2C_012_I2Cx_Write24:
; I2C_BASE start address is: 0 (R0)
0x06FC	0x1CC4    ADDS	R4, R0, #3
0x06FE	0x7825    LDRB	R5, [R4, #0]
0x0700	0xF3C50440  UBFX	R4, R5, #1, #1
0x0704	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write25
;__Lib_I2C_012.c, 238 :: 		
0x0706	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write24
L___Lib_I2C_012_I2Cx_Write25:
;__Lib_I2C_012.c, 240 :: 		
0x0708	0x1C86    ADDS	R6, R0, #2
0x070A	0x2500    MOVS	R5, #0
0x070C	0x7834    LDRB	R4, [R6, #0]
0x070E	0xF3651445  BFI	R4, R5, #5, #1
0x0712	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 242 :: 		
L___Lib_I2C_012_I2Cx_Write26:
; I2C_BASE start address is: 0 (R0)
0x0714	0x1CC4    ADDS	R4, R0, #3
0x0716	0x7825    LDRB	R5, [R4, #0]
0x0718	0xF3C50440  UBFX	R4, R5, #1, #1
0x071C	0xB904    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write27
;__Lib_I2C_012.c, 243 :: 		
0x071E	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write26
L___Lib_I2C_012_I2Cx_Write27:
;__Lib_I2C_012.c, 245 :: 		
0x0720	0x1D84    ADDS	R4, R0, #6
0x0722	0x7825    LDRB	R5, [R4, #0]
0x0724	0xF3C51400  UBFX	R4, R5, #4, #1
0x0728	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write28
;__Lib_I2C_012.c, 246 :: 		
0x072A	0x1D86    ADDS	R6, R0, #6
0x072C	0x2501    MOVS	R5, #1
0x072E	0x7834    LDRB	R4, [R6, #0]
0x0730	0xF3651404  BFI	R4, R5, #4, #1
0x0734	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 247 :: 		
L___Lib_I2C_012_I2Cx_Write28:
;__Lib_I2C_012.c, 248 :: 		
0x0736	0x1D84    ADDS	R4, R0, #6
0x0738	0x7825    LDRB	R5, [R4, #0]
0x073A	0xF3C51480  UBFX	R4, R5, #6, #1
0x073E	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write29
;__Lib_I2C_012.c, 249 :: 		
0x0740	0x1D86    ADDS	R6, R0, #6
0x0742	0x2501    MOVS	R5, #1
0x0744	0x7834    LDRB	R4, [R6, #0]
0x0746	0xF3651486  BFI	R4, R5, #6, #1
0x074A	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 250 :: 		
L___Lib_I2C_012_I2Cx_Write29:
;__Lib_I2C_012.c, 252 :: 		
0x074C	0x1CC6    ADDS	R6, R0, #3
0x074E	0x2501    MOVS	R5, #1
0x0750	0x7834    LDRB	R4, [R6, #0]
0x0752	0xF3650441  BFI	R4, R5, #1, #1
0x0756	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 253 :: 		
; I2C_BASE end address is: 0 (R0)
0x0758	0xE046    B	L___Lib_I2C_012_I2Cx_Write30
L___Lib_I2C_012_I2Cx_Write23:
;__Lib_I2C_012.c, 255 :: 		
; I2C_BASE start address is: 28 (R7)
0x075A	0x1CBE    ADDS	R6, R7, #2
0x075C	0x2500    MOVS	R5, #0
0x075E	0x7834    LDRB	R4, [R6, #0]
0x0760	0xF3651445  BFI	R4, R5, #5, #1
0x0764	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 28 (R7)
0x0766	0x4638    MOV	R0, R7
;__Lib_I2C_012.c, 257 :: 		
L___Lib_I2C_012_I2Cx_Write31:
; I2C_BASE start address is: 0 (R0)
0x0768	0x1CC4    ADDS	R4, R0, #3
0x076A	0x7825    LDRB	R5, [R4, #0]
0x076C	0xF3C50440  UBFX	R4, R5, #1, #1
0x0770	0xB904    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write32
;__Lib_I2C_012.c, 258 :: 		
0x0772	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write31
L___Lib_I2C_012_I2Cx_Write32:
;__Lib_I2C_012.c, 260 :: 		
0x0774	0x1D84    ADDS	R4, R0, #6
0x0776	0x7825    LDRB	R5, [R4, #0]
0x0778	0xF3C51480  UBFX	R4, R5, #6, #1
0x077C	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write33
;__Lib_I2C_012.c, 261 :: 		
0x077E	0x1D86    ADDS	R6, R0, #6
0x0780	0x2501    MOVS	R5, #1
0x0782	0x7834    LDRB	R4, [R6, #0]
0x0784	0xF3651486  BFI	R4, R5, #6, #1
0x0788	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 262 :: 		
L___Lib_I2C_012_I2Cx_Write33:
;__Lib_I2C_012.c, 264 :: 		
0x078A	0x1CC6    ADDS	R6, R0, #3
0x078C	0x2501    MOVS	R5, #1
0x078E	0x7834    LDRB	R4, [R6, #0]
0x0790	0xF3650441  BFI	R4, R5, #1, #1
0x0794	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 266 :: 		
L___Lib_I2C_012_I2Cx_Write34:
; I2C_BASE start address is: 0 (R0)
0x0796	0x1CC4    ADDS	R4, R0, #3
0x0798	0x7825    LDRB	R5, [R4, #0]
0x079A	0xF3C50440  UBFX	R4, R5, #1, #1
0x079E	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write35
;__Lib_I2C_012.c, 267 :: 		
0x07A0	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write34
L___Lib_I2C_012_I2Cx_Write35:
;__Lib_I2C_012.c, 269 :: 		
0x07A2	0x1C86    ADDS	R6, R0, #2
0x07A4	0x2501    MOVS	R5, #1
0x07A6	0x7834    LDRB	R4, [R6, #0]
0x07A8	0xF3651445  BFI	R4, R5, #5, #1
0x07AC	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 271 :: 		
L___Lib_I2C_012_I2Cx_Write36:
; I2C_BASE start address is: 0 (R0)
0x07AE	0x1CC4    ADDS	R4, R0, #3
0x07B0	0x7825    LDRB	R5, [R4, #0]
0x07B2	0xF3C50440  UBFX	R4, R5, #1, #1
0x07B6	0xB904    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write37
;__Lib_I2C_012.c, 272 :: 		
0x07B8	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write36
L___Lib_I2C_012_I2Cx_Write37:
;__Lib_I2C_012.c, 274 :: 		
0x07BA	0x1D84    ADDS	R4, R0, #6
0x07BC	0x7825    LDRB	R5, [R4, #0]
0x07BE	0xF3C51400  UBFX	R4, R5, #4, #1
0x07C2	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write38
;__Lib_I2C_012.c, 275 :: 		
0x07C4	0x1D86    ADDS	R6, R0, #6
0x07C6	0x2501    MOVS	R5, #1
0x07C8	0x7834    LDRB	R4, [R6, #0]
0x07CA	0xF3651404  BFI	R4, R5, #4, #1
0x07CE	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 276 :: 		
L___Lib_I2C_012_I2Cx_Write38:
;__Lib_I2C_012.c, 278 :: 		
0x07D0	0x1CC6    ADDS	R6, R0, #3
0x07D2	0x2501    MOVS	R5, #1
0x07D4	0x7834    LDRB	R4, [R6, #0]
0x07D6	0xF3650441  BFI	R4, R5, #1, #1
0x07DA	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 280 :: 		
L___Lib_I2C_012_I2Cx_Write39:
; I2C_BASE start address is: 0 (R0)
0x07DC	0x1CC4    ADDS	R4, R0, #3
0x07DE	0x7825    LDRB	R5, [R4, #0]
0x07E0	0xF3C50440  UBFX	R4, R5, #1, #1
0x07E4	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write40
;__Lib_I2C_012.c, 281 :: 		
0x07E6	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write39
L___Lib_I2C_012_I2Cx_Write40:
;__Lib_I2C_012.c, 282 :: 		
L___Lib_I2C_012_I2Cx_Write30:
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 284 :: 		
; I2C_BASE start address is: 0 (R0)
; I2C_BASE end address is: 0 (R0)
L___Lib_I2C_012_I2Cx_Write41:
; I2C_BASE start address is: 0 (R0)
0x07E8	0x1CC4    ADDS	R4, R0, #3
0x07EA	0x7825    LDRB	R5, [R4, #0]
0x07EC	0xF3C50440  UBFX	R4, R5, #1, #1
0x07F0	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write42
;__Lib_I2C_012.c, 285 :: 		
; I2C_BASE end address is: 0 (R0)
0x07F2	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write41
L___Lib_I2C_012_I2Cx_Write42:
;__Lib_I2C_012.c, 287 :: 		
0x07F4	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 288 :: 		
L_end_I2Cx_Write:
0x07F6	0xF8DDE000  LDR	LR, [SP, #0]
0x07FA	0xB002    ADD	SP, SP, #8
0x07FC	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Write
__Lib_I2C_012_I2Cx_WriteByte:
;__Lib_I2C_012.c, 191 :: 		
; dataByte start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0578	0xB081    SUB	SP, SP, #4
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; dataByte start address is: 4 (R1)
;__Lib_I2C_012.c, 193 :: 		
0x057A	0x1C84    ADDS	R4, R0, #2
0x057C	0x2301    MOVS	R3, #1
0x057E	0x7822    LDRB	R2, [R4, #0]
0x0580	0xF3631204  BFI	R2, R3, #4, #1
0x0584	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 195 :: 		
0x0586	0x1D02    ADDS	R2, R0, #4
0x0588	0x7011    STRB	R1, [R2, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 197 :: 		
L___Lib_I2C_012_I2Cx_WriteByte14:
; I2C_BASE start address is: 0 (R0)
0x058A	0x1CC2    ADDS	R2, R0, #3
0x058C	0x7813    LDRB	R3, [R2, #0]
0x058E	0xF3C30240  UBFX	R2, R3, #1, #1
0x0592	0xB902    CBNZ	R2, L___Lib_I2C_012_I2Cx_WriteByte15
;__Lib_I2C_012.c, 198 :: 		
0x0594	0xE7F9    B	L___Lib_I2C_012_I2Cx_WriteByte14
L___Lib_I2C_012_I2Cx_WriteByte15:
;__Lib_I2C_012.c, 200 :: 		
0x0596	0x1CC4    ADDS	R4, R0, #3
0x0598	0x2301    MOVS	R3, #1
0x059A	0x7822    LDRB	R2, [R4, #0]
0x059C	0xF3630241  BFI	R2, R3, #1, #1
0x05A0	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 202 :: 		
0x05A2	0x1CC2    ADDS	R2, R0, #3
; I2C_BASE end address is: 0 (R0)
0x05A4	0x7813    LDRB	R3, [R2, #0]
0x05A6	0xF3C30200  UBFX	R2, R3, #0, #1
0x05AA	0xF0820201  EOR	R2, R2, #1
0x05AE	0xB2D2    UXTB	R2, R2
0x05B0	0xB2D0    UXTB	R0, R2
;__Lib_I2C_012.c, 203 :: 		
L_end_I2Cx_WriteByte:
0x05B2	0xB001    ADD	SP, SP, #4
0x05B4	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_WriteByte
__Lib_I2C_012_I2Cx_Stop:
;__Lib_I2C_012.c, 167 :: 		
; I2C_BASE start address is: 0 (R0)
0x050C	0xB082    SUB	SP, SP, #8
0x050E	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 169 :: 		
0x0512	0x1C83    ADDS	R3, R0, #2
0x0514	0x2200    MOVS	R2, #0
0x0516	0x7819    LDRB	R1, [R3, #0]
0x0518	0xF3621145  BFI	R1, R2, #5, #1
0x051C	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 170 :: 		
0x051E	0x1C83    ADDS	R3, R0, #2
0x0520	0x2200    MOVS	R2, #0
0x0522	0x7819    LDRB	R1, [R3, #0]
0x0524	0xF3621104  BFI	R1, R2, #4, #1
0x0528	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 172 :: 		
0x052A	0x9001    STR	R0, [SP, #4]
0x052C	0xF000F868  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
; I2C_BASE end address is: 0 (R0)
0x0530	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_012.c, 174 :: 		
L___Lib_I2C_012_I2Cx_Stop9:
; I2C_BASE start address is: 0 (R0)
0x0532	0x1CC1    ADDS	R1, R0, #3
0x0534	0x780A    LDRB	R2, [R1, #0]
0x0536	0xF3C20140  UBFX	R1, R2, #1, #1
0x053A	0xB901    CBNZ	R1, L___Lib_I2C_012_I2Cx_Stop10
;__Lib_I2C_012.c, 175 :: 		
0x053C	0xE7F9    B	L___Lib_I2C_012_I2Cx_Stop9
L___Lib_I2C_012_I2Cx_Stop10:
;__Lib_I2C_012.c, 177 :: 		
0x053E	0x1D81    ADDS	R1, R0, #6
0x0540	0x780A    LDRB	R2, [R1, #0]
0x0542	0xF3C21180  UBFX	R1, R2, #6, #1
0x0546	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop11
;__Lib_I2C_012.c, 178 :: 		
0x0548	0x1D83    ADDS	R3, R0, #6
0x054A	0x2201    MOVS	R2, #1
0x054C	0x7819    LDRB	R1, [R3, #0]
0x054E	0xF3621186  BFI	R1, R2, #6, #1
0x0552	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Stop11:
;__Lib_I2C_012.c, 180 :: 		
0x0554	0x1CC3    ADDS	R3, R0, #3
0x0556	0x2201    MOVS	R2, #1
0x0558	0x7819    LDRB	R1, [R3, #0]
0x055A	0xF3620141  BFI	R1, R2, #1, #1
0x055E	0x7019    STRB	R1, [R3, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 182 :: 		
L___Lib_I2C_012_I2Cx_Stop12:
; I2C_BASE start address is: 0 (R0)
0x0560	0x1CC1    ADDS	R1, R0, #3
0x0562	0x780A    LDRB	R2, [R1, #0]
0x0564	0xF3C20140  UBFX	R1, R2, #1, #1
0x0568	0xB101    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop13
;__Lib_I2C_012.c, 183 :: 		
; I2C_BASE end address is: 0 (R0)
0x056A	0xE7F9    B	L___Lib_I2C_012_I2Cx_Stop12
L___Lib_I2C_012_I2Cx_Stop13:
;__Lib_I2C_012.c, 185 :: 		
0x056C	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 186 :: 		
L_end_I2Cx_Stop:
0x056E	0xF8DDE000  LDR	LR, [SP, #0]
0x0572	0xB002    ADD	SP, SP, #8
0x0574	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Stop
_I2C1_Write:
;__Lib_I2C_012.c, 491 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0C08	0xB081    SUB	SP, SP, #4
0x0C0A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 492 :: 		
0x0C0E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0C10	0x4613    MOV	R3, R2
0x0C12	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0C14	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0C16	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0C18	0xF7FFFD40  BL	__Lib_I2C_012_I2Cx_Write+0
0x0C1C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 493 :: 		
L_end_I2C1_Write:
0x0C1E	0xF8DDE000  LDR	LR, [SP, #0]
0x0C22	0xB001    ADD	SP, SP, #4
0x0C24	0x4770    BX	LR
0x0C26	0xBF00    NOP
0x0C28	0x70004006  	I2C1_A1+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_012.c, 568 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B34	0xB081    SUB	SP, SP, #4
0x0B36	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 569 :: 		
0x0B3A	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0B3C	0x4613    MOV	R3, R2
0x0B3E	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B40	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B42	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B44	0xF7FFFDAA  BL	__Lib_I2C_012_I2Cx_Write+0
0x0B48	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 570 :: 		
L_end_I2C2_Write:
0x0B4A	0xF8DDE000  LDR	LR, [SP, #0]
0x0B4E	0xB001    ADD	SP, SP, #4
0x0B50	0x4770    BX	LR
0x0B52	0xBF00    NOP
0x0B54	0x6000400E  	I2C2_A1+0
; end of _I2C2_Write
_I2C_Write:
;__Lib_I2C_012.c, 111 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B1C	0xB081    SUB	SP, SP, #4
0x0B1E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 112 :: 		
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
0x0B22	0x4C03    LDR	R4, [PC, #12]
0x0B24	0x6824    LDR	R4, [R4, #0]
0x0B26	0x47A0    BLX	R4
;__Lib_I2C_012.c, 113 :: 		
L_end_I2C_Write:
0x0B28	0xF8DDE000  LDR	LR, [SP, #0]
0x0B2C	0xB001    ADD	SP, SP, #4
0x0B2E	0x4770    BX	LR
0x0B30	0x01101FFF  	_I2C_Write_Ptr+0
; end of _I2C_Write
_thermo_read_temperature_text:
;thermo_4_Click.c, 202 :: 		void thermo_read_temperature_text ( char *output, uint8_t _location )
; _location start address is: 4 (R1)
; output start address is: 0 (R0)
0x1860	0xB083    SUB	SP, SP, #12
0x1862	0xF8CDE000  STR	LR, [SP, #0]
; _location end address is: 4 (R1)
; output end address is: 0 (R0)
; output start address is: 0 (R0)
; _location start address is: 4 (R1)
;thermo_4_Click.c, 205 :: 		char *ptr = output;
0x1866	0x9002    STR	R0, [SP, #8]
; output end address is: 0 (R0)
;thermo_4_Click.c, 206 :: 		_thermo_read ( _location, &_value);
0x1868	0xAA01    ADD	R2, SP, #4
0x186A	0xB2C8    UXTB	R0, R1
0x186C	0x4611    MOV	R1, R2
; _location end address is: 4 (R1)
0x186E	0xF7FFFF31  BL	thermo_4_Click__thermo_read+0
;thermo_4_Click.c, 207 :: 		_thermo_temp_tostring (_value, ptr);
0x1872	0x9902    LDR	R1, [SP, #8]
0x1874	0xF8BD0004  LDRH	R0, [SP, #4]
0x1878	0xF7FFFE2E  BL	thermo_4_Click__thermo_temp_tostring+0
;thermo_4_Click.c, 208 :: 		}
L_end_thermo_read_temperature_text:
0x187C	0xF8DDE000  LDR	LR, [SP, #0]
0x1880	0xB003    ADD	SP, SP, #12
0x1882	0x4770    BX	LR
; end of _thermo_read_temperature_text
thermo_4_Click__thermo_read:
;thermo_4_Click.c, 57 :: 		static uint8_t _thermo_read( uint8_t reg, uint16_t *output )
; output start address is: 4 (R1)
; reg start address is: 0 (R0)
0x16D4	0xB081    SUB	SP, SP, #4
0x16D6	0xF8CDE000  STR	LR, [SP, #0]
; output end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; output start address is: 4 (R1)
;thermo_4_Click.c, 59 :: 		uint16_t *out = output;
; out start address is: 8 (R2)
0x16DA	0x460A    MOV	R2, R1
;thermo_4_Click.c, 60 :: 		*out = reg;
0x16DC	0x8008    STRH	R0, [R1, #0]
; reg end address is: 0 (R0)
; output end address is: 4 (R1)
;thermo_4_Click.c, 61 :: 		hal_thermo_read( _i2c_hw_address, out ,2 );
0x16DE	0x4611    MOV	R1, R2
0x16E0	0x2202    MOVS	R2, #2
; out end address is: 8 (R2)
0x16E2	0x2048    MOVS	R0, #72
0x16E4	0xF7FFFD7A  BL	_hal_thermo_read+0
;thermo_4_Click.c, 62 :: 		return THERMO_CLICK_OK;
0x16E8	0x2000    MOVS	R0, #0
;thermo_4_Click.c, 63 :: 		}
L_end__thermo_read:
0x16EA	0xF8DDE000  LDR	LR, [SP, #0]
0x16EE	0xB001    ADD	SP, SP, #4
0x16F0	0x4770    BX	LR
; end of thermo_4_Click__thermo_read
_hal_thermo_read:
;thermo_4_Click_Hal.c, 274 :: 		)
; buffer start address is: 4 (R1)
0x11DC	0xB085    SUB	SP, SP, #20
0x11DE	0xF8CDE000  STR	LR, [SP, #0]
0x11E2	0xF88D000C  STRB	R0, [SP, #12]
0x11E6	0x460D    MOV	R5, R1
0x11E8	0xF8AD2010  STRH	R2, [SP, #16]
; buffer end address is: 4 (R1)
; buffer start address is: 20 (R5)
;thermo_4_Click_Hal.c, 276 :: 		uint16_t res = 0;
0x11EC	0xF2400400  MOVW	R4, #0
0x11F0	0xF8AD4008  STRH	R4, [SP, #8]
;thermo_4_Click_Hal.c, 277 :: 		uint8_t *ptr = buffer;
0x11F4	0x9501    STR	R5, [SP, #4]
; buffer end address is: 20 (R5)
;thermo_4_Click_Hal.c, 281 :: 		res |= start_i2c_p();
0x11F6	0x4C17    LDR	R4, [PC, #92]
0x11F8	0x6824    LDR	R4, [R4, #0]
0x11FA	0x47A0    BLX	R4
0x11FC	0xF8BD3008  LDRH	R3, [SP, #8]
0x1200	0x4303    ORRS	R3, R0
0x1202	0xF8AD3008  STRH	R3, [SP, #8]
;thermo_4_Click_Hal.c, 282 :: 		res |= write_i2c_p( i2c_address, ptr, 1, END_MODE_STOP );
0x1206	0xF2400301  MOVW	R3, #1
0x120A	0x2201    MOVS	R2, #1
0x120C	0x9901    LDR	R1, [SP, #4]
0x120E	0xF89D000C  LDRB	R0, [SP, #12]
0x1212	0x4C11    LDR	R4, [PC, #68]
0x1214	0x6824    LDR	R4, [R4, #0]
0x1216	0x47A0    BLX	R4
0x1218	0xF8BD4008  LDRH	R4, [SP, #8]
0x121C	0x4304    ORRS	R4, R0
0x121E	0xF8AD4008  STRH	R4, [SP, #8]
;thermo_4_Click_Hal.c, 283 :: 		res |= start_i2c_p();
0x1222	0x4C0C    LDR	R4, [PC, #48]
0x1224	0x6824    LDR	R4, [R4, #0]
0x1226	0x47A0    BLX	R4
0x1228	0xF8BD3008  LDRH	R3, [SP, #8]
0x122C	0x4303    ORRS	R3, R0
0x122E	0xF8AD3008  STRH	R3, [SP, #8]
;thermo_4_Click_Hal.c, 284 :: 		read_i2c_p( i2c_address, ptr, count, END_MODE_STOP );
0x1232	0xF2400301  MOVW	R3, #1
0x1236	0xF8BD2010  LDRH	R2, [SP, #16]
0x123A	0x9901    LDR	R1, [SP, #4]
0x123C	0xF89D000C  LDRB	R0, [SP, #12]
0x1240	0x4C06    LDR	R4, [PC, #24]
0x1242	0x6824    LDR	R4, [R4, #0]
0x1244	0x47A0    BLX	R4
;thermo_4_Click_Hal.c, 328 :: 		return res;
0x1246	0xF8BD0008  LDRH	R0, [SP, #8]
;thermo_4_Click_Hal.c, 329 :: 		}
L_end_hal_thermo_read:
0x124A	0xF8DDE000  LDR	LR, [SP, #0]
0x124E	0xB005    ADD	SP, SP, #20
0x1250	0x4770    BX	LR
0x1252	0xBF00    NOP
0x1254	0x00EC1FFF  	thermo_4_Click_Hal_start_i2c_p+0
0x1258	0x00F01FFF  	thermo_4_Click_Hal_write_i2c_p+0
0x125C	0x00F41FFF  	thermo_4_Click_Hal_read_i2c_p+0
; end of _hal_thermo_read
_I2C0_Read:
;__Lib_I2C_012.c, 401 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0AF8	0xB081    SUB	SP, SP, #4
0x0AFA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 402 :: 		
0x0AFE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0B00	0x4613    MOV	R3, R2
0x0B02	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B04	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B06	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B08	0xF7FFFEF6  BL	__Lib_I2C_012_I2Cx_Read+0
0x0B0C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 403 :: 		
L_end_I2C0_Read:
0x0B0E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B12	0xB001    ADD	SP, SP, #4
0x0B14	0x4770    BX	LR
0x0B16	0xBF00    NOP
0x0B18	0x60004006  	I2C0_A1+0
; end of _I2C0_Read
__Lib_I2C_012_I2Cx_Read:
;__Lib_I2C_012.c, 292 :: 		
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x08F8	0xB081    SUB	SP, SP, #4
0x08FA	0xF8CDE000  STR	LR, [SP, #0]
0x08FE	0x4680    MOV	R8, R0
0x0900	0x4617    MOV	R7, R2
0x0902	0x469A    MOV	R10, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 32 (R8)
; slave_address start address is: 4 (R1)
; buf start address is: 28 (R7)
; count start address is: 40 (R10)
; END_mode start address is: 36 (R9)
0x0904	0xF8DD9004  LDR	R9, [SP, #4]
;__Lib_I2C_012.c, 293 :: 		
;__Lib_I2C_012.c, 295 :: 		
0x0908	0x004C    LSLS	R4, R1, #1
0x090A	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x090C	0xF0440401  ORR	R4, R4, #1
0x0910	0xB2E1    UXTB	R1, R4
0x0912	0x4640    MOV	R0, R8
0x0914	0xF7FFFE30  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0918	0xB918    CBNZ	R0, L___Lib_I2C_012_I2Cx_Read43
; buf end address is: 28 (R7)
; count end address is: 40 (R10)
; END_mode end address is: 36 (R9)
;__Lib_I2C_012.c, 297 :: 		
0x091A	0x4640    MOV	R0, R8
; I2C_BASE end address is: 32 (R8)
0x091C	0xF7FFFDF6  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 298 :: 		
0x0920	0xE059    B	L_end_I2Cx_Read
;__Lib_I2C_012.c, 299 :: 		
L___Lib_I2C_012_I2Cx_Read43:
;__Lib_I2C_012.c, 301 :: 		
; I2C_BASE start address is: 32 (R8)
; END_mode start address is: 36 (R9)
; count start address is: 40 (R10)
; buf start address is: 28 (R7)
0x0922	0xF1080602  ADD	R6, R8, #2
0x0926	0x2500    MOVS	R5, #0
0x0928	0x7834    LDRB	R4, [R6, #0]
0x092A	0xF3651404  BFI	R4, R5, #4, #1
0x092E	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 303 :: 		
0x0930	0xF1BA0F01  CMP	R10, #1
0x0934	0xD107    BNE	L___Lib_I2C_012_I2Cx_Read44
;__Lib_I2C_012.c, 304 :: 		
0x0936	0xF1080602  ADD	R6, R8, #2
0x093A	0x2501    MOVS	R5, #1
0x093C	0x7834    LDRB	R4, [R6, #0]
0x093E	0xF36504C3  BFI	R4, R5, #3, #1
0x0942	0x7034    STRB	R4, [R6, #0]
0x0944	0xE006    B	L___Lib_I2C_012_I2Cx_Read45
L___Lib_I2C_012_I2Cx_Read44:
;__Lib_I2C_012.c, 306 :: 		
0x0946	0xF1080602  ADD	R6, R8, #2
0x094A	0x2500    MOVS	R5, #0
0x094C	0x7834    LDRB	R4, [R6, #0]
0x094E	0xF36504C3  BFI	R4, R5, #3, #1
0x0952	0x7034    STRB	R4, [R6, #0]
L___Lib_I2C_012_I2Cx_Read45:
;__Lib_I2C_012.c, 308 :: 		
0x0954	0x4640    MOV	R0, R8
0x0956	0xF7FFFE3F  BL	__Lib_I2C_012_I2Cx_ReadByte+0
;__Lib_I2C_012.c, 310 :: 		
0x095A	0xF1AA0401  SUB	R4, R10, #1
; count end address is: 40 (R10)
; i start address is: 0 (R0)
0x095E	0x4620    MOV	R0, R4
; buf end address is: 28 (R7)
; END_mode end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 32 (R8)
0x0960	0x46BA    MOV	R10, R7
0x0962	0x464F    MOV	R7, R9
0x0964	0x4681    MOV	R9, R0
L___Lib_I2C_012_I2Cx_Read46:
; i start address is: 36 (R9)
; END_mode start address is: 28 (R7)
; buf start address is: 40 (R10)
; I2C_BASE start address is: 32 (R8)
0x0966	0xF1B90F00  CMP	R9, #0
0x096A	0xDB30    BLT	L___Lib_I2C_012_I2Cx_Read47
;__Lib_I2C_012.c, 311 :: 		
0x096C	0xE013    B	L___Lib_I2C_012_I2Cx_Read49
;__Lib_I2C_012.c, 312 :: 		
L___Lib_I2C_012_I2Cx_Read51:
;__Lib_I2C_012.c, 314 :: 		
0x096E	0x4640    MOV	R0, R8
0x0970	0xF7FFFDCC  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 315 :: 		
0x0974	0xE016    B	L___Lib_I2C_012_I2Cx_Read50
;__Lib_I2C_012.c, 316 :: 		
L___Lib_I2C_012_I2Cx_Read52:
;__Lib_I2C_012.c, 318 :: 		
0x0976	0xF1080602  ADD	R6, R8, #2
0x097A	0x2501    MOVS	R5, #1
0x097C	0x7834    LDRB	R4, [R6, #0]
0x097E	0xF36504C3  BFI	R4, R5, #3, #1
0x0982	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 319 :: 		
0x0984	0xE00E    B	L___Lib_I2C_012_I2Cx_Read50
;__Lib_I2C_012.c, 320 :: 		
L___Lib_I2C_012_I2Cx_Read53:
;__Lib_I2C_012.c, 321 :: 		
0x0986	0xF1080602  ADD	R6, R8, #2
0x098A	0x2500    MOVS	R5, #0
0x098C	0x7834    LDRB	R4, [R6, #0]
0x098E	0xF36504C3  BFI	R4, R5, #3, #1
0x0992	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 322 :: 		
0x0994	0xE006    B	L___Lib_I2C_012_I2Cx_Read50
;__Lib_I2C_012.c, 323 :: 		
L___Lib_I2C_012_I2Cx_Read49:
0x0996	0xF1B90F00  CMP	R9, #0
0x099A	0xD0E8    BEQ	L___Lib_I2C_012_I2Cx_Read51
0x099C	0xF1B90F01  CMP	R9, #1
0x09A0	0xD0E9    BEQ	L___Lib_I2C_012_I2Cx_Read52
0x09A2	0xE7F0    B	L___Lib_I2C_012_I2Cx_Read53
L___Lib_I2C_012_I2Cx_Read50:
;__Lib_I2C_012.c, 326 :: 		
0x09A4	0xF1B90F00  CMP	R9, #0
0x09A8	0xD107    BNE	L___Lib_I2C_012_I2Cx_Read54
;__Lib_I2C_012.c, 327 :: 		
0x09AA	0xF1080404  ADD	R4, R8, #4
0x09AE	0x7824    LDRB	R4, [R4, #0]
0x09B0	0xF88A4000  STRB	R4, [R10, #0]
0x09B4	0xF10A0A01  ADD	R10, R10, #1
;__Lib_I2C_012.c, 329 :: 		
0x09B8	0xE006    B	L___Lib_I2C_012_I2Cx_Read55
L___Lib_I2C_012_I2Cx_Read54:
;__Lib_I2C_012.c, 331 :: 		
0x09BA	0x4640    MOV	R0, R8
0x09BC	0xF7FFFE0C  BL	__Lib_I2C_012_I2Cx_ReadByte+0
0x09C0	0xF88A0000  STRB	R0, [R10, #0]
0x09C4	0xF10A0A01  ADD	R10, R10, #1
; buf end address is: 40 (R10)
;__Lib_I2C_012.c, 332 :: 		
L___Lib_I2C_012_I2Cx_Read55:
;__Lib_I2C_012.c, 310 :: 		
; buf start address is: 40 (R10)
0x09C8	0xF1A90901  SUB	R9, R9, #1
;__Lib_I2C_012.c, 333 :: 		
; buf end address is: 40 (R10)
; i end address is: 36 (R9)
0x09CC	0xE7CB    B	L___Lib_I2C_012_I2Cx_Read46
L___Lib_I2C_012_I2Cx_Read47:
;__Lib_I2C_012.c, 336 :: 		
0x09CE	0xB917    CBNZ	R7, L___Lib_I2C_012_I2Cx_Read56
; END_mode end address is: 28 (R7)
;__Lib_I2C_012.c, 337 :: 		
0x09D0	0x4640    MOV	R0, R8
; I2C_BASE end address is: 32 (R8)
0x09D2	0xF7FFFF15  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 338 :: 		
L___Lib_I2C_012_I2Cx_Read56:
;__Lib_I2C_012.c, 339 :: 		
L_end_I2Cx_Read:
0x09D6	0xF8DDE000  LDR	LR, [SP, #0]
0x09DA	0xB001    ADD	SP, SP, #4
0x09DC	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Read
__Lib_I2C_012_I2Cx_ReadByte:
;__Lib_I2C_012.c, 205 :: 		
; I2C_BASE start address is: 0 (R0)
0x05D8	0xB081    SUB	SP, SP, #4
0x05DA	0x4602    MOV	R2, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
;__Lib_I2C_012.c, 208 :: 		
0x05DC	0x1D11    ADDS	R1, R2, #4
0x05DE	0x7808    LDRB	R0, [R1, #0]
; dataByte start address is: 0 (R0)
; I2C_BASE end address is: 8 (R2)
; dataByte end address is: 0 (R0)
0x05E0	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 210 :: 		
L___Lib_I2C_012_I2Cx_ReadByte16:
; dataByte start address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
0x05E2	0x1CE1    ADDS	R1, R4, #3
0x05E4	0x780A    LDRB	R2, [R1, #0]
0x05E6	0xF3C20140  UBFX	R1, R2, #1, #1
0x05EA	0xB901    CBNZ	R1, L___Lib_I2C_012_I2Cx_ReadByte17
;__Lib_I2C_012.c, 211 :: 		
0x05EC	0xE7F9    B	L___Lib_I2C_012_I2Cx_ReadByte16
L___Lib_I2C_012_I2Cx_ReadByte17:
;__Lib_I2C_012.c, 213 :: 		
0x05EE	0x1CE3    ADDS	R3, R4, #3
; I2C_BASE end address is: 16 (R4)
0x05F0	0x2201    MOVS	R2, #1
0x05F2	0x7819    LDRB	R1, [R3, #0]
0x05F4	0xF3620141  BFI	R1, R2, #1, #1
0x05F8	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 215 :: 		
; dataByte end address is: 0 (R0)
;__Lib_I2C_012.c, 216 :: 		
L_end_I2Cx_ReadByte:
0x05FA	0xB001    ADD	SP, SP, #4
0x05FC	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_ReadByte
_I2C1_Read:
;__Lib_I2C_012.c, 478 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0B58	0xB081    SUB	SP, SP, #4
0x0B5A	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 479 :: 		
0x0B5E	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0B60	0x4613    MOV	R3, R2
0x0B62	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0B64	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0B66	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0B68	0xF7FFFEC6  BL	__Lib_I2C_012_I2Cx_Read+0
0x0B6C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 480 :: 		
L_end_I2C1_Read:
0x0B6E	0xF8DDE000  LDR	LR, [SP, #0]
0x0B72	0xB001    ADD	SP, SP, #4
0x0B74	0x4770    BX	LR
0x0B76	0xBF00    NOP
0x0B78	0x70004006  	I2C1_A1+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_012.c, 555 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0BE4	0xB081    SUB	SP, SP, #4
0x0BE6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 556 :: 		
0x0BEA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0BEC	0x4613    MOV	R3, R2
0x0BEE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0BF0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0BF2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0BF4	0xF7FFFE80  BL	__Lib_I2C_012_I2Cx_Read+0
0x0BF8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 557 :: 		
L_end_I2C2_Read:
0x0BFA	0xF8DDE000  LDR	LR, [SP, #0]
0x0BFE	0xB001    ADD	SP, SP, #4
0x0C00	0x4770    BX	LR
0x0C02	0xBF00    NOP
0x0C04	0x6000400E  	I2C2_A1+0
; end of _I2C2_Read
_I2C_Read:
;__Lib_I2C_012.c, 107 :: 		
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0BCC	0xB081    SUB	SP, SP, #4
0x0BCE	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 108 :: 		
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
0x0BD2	0x4C03    LDR	R4, [PC, #12]
0x0BD4	0x6824    LDR	R4, [R4, #0]
0x0BD6	0x47A0    BLX	R4
;__Lib_I2C_012.c, 109 :: 		
L_end_I2C_Read:
0x0BD8	0xF8DDE000  LDR	LR, [SP, #0]
0x0BDC	0xB001    ADD	SP, SP, #4
0x0BDE	0x4770    BX	LR
0x0BE0	0x01181FFF  	_I2C_Read_Ptr+0
; end of _I2C_Read
thermo_4_Click__thermo_temp_tostring:
;thermo_4_Click.c, 87 :: 		static void _thermo_temp_tostring (uint16_t input, char *output)
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x14D8	0xB082    SUB	SP, SP, #8
0x14DA	0xF8CDE000  STR	LR, [SP, #0]
0x14DE	0xB286    UXTH	R6, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 24 (R6)
; output start address is: 4 (R1)
;thermo_4_Click.c, 90 :: 		char *ptr = output;
; ptr start address is: 32 (R8)
0x14E0	0x4688    MOV	R8, R1
;thermo_4_Click.c, 91 :: 		memset( ptr, 0, 15);
0x14E2	0x220F    MOVS	R2, #15
0x14E4	0xB212    SXTH	R2, R2
0x14E6	0x4608    MOV	R0, R1
0x14E8	0x2100    MOVS	R1, #0
; output end address is: 4 (R1)
0x14EA	0xF7FFFE13  BL	_memset+0
;thermo_4_Click.c, 92 :: 		_value[ 0 ] =  input & 0x00FF;         /*value before decimal point*/
0x14EE	0xAC01    ADD	R4, SP, #4
0x14F0	0xF00602FF  AND	R2, R6, #255
0x14F4	0x7022    STRB	R2, [R4, #0]
;thermo_4_Click.c, 93 :: 		_value[ 1 ] = (input & 0xFF00) >> 8;   /*value after decimal point*/
0x14F6	0x1C63    ADDS	R3, R4, #1
0x14F8	0xF406427F  AND	R2, R6, #65280
0x14FC	0xB292    UXTH	R2, R2
; input end address is: 24 (R6)
0x14FE	0x0A12    LSRS	R2, R2, #8
0x1500	0x701A    STRB	R2, [R3, #0]
;thermo_4_Click.c, 95 :: 		ShortToStr (_value [0], ptr);
0x1502	0x7822    LDRB	R2, [R4, #0]
0x1504	0xB252    SXTB	R2, R2
0x1506	0x4641    MOV	R1, R8
0x1508	0xB250    SXTB	R0, R2
0x150A	0xF7FFFE2D  BL	_ShortToStr+0
;thermo_4_Click.c, 96 :: 		_thermo_string_trim (ptr);
0x150E	0x4640    MOV	R0, R8
0x1510	0xF7FFFE10  BL	thermo_4_Click__thermo_string_trim+0
;thermo_4_Click.c, 97 :: 		ptr = strcat (ptr, ".");
0x1514	0x4A0C    LDR	R2, [PC, #48]
0x1516	0x4611    MOV	R1, R2
0x1518	0x4640    MOV	R0, R8
; ptr end address is: 32 (R8)
0x151A	0xF7FFFEF5  BL	_strcat+0
; ptr start address is: 24 (R6)
0x151E	0x4606    MOV	R6, R0
;thermo_4_Click.c, 99 :: 		if (_value[ 1 ] >= 0x80)
0x1520	0xAA01    ADD	R2, SP, #4
0x1522	0x1C52    ADDS	R2, R2, #1
0x1524	0x7812    LDRB	R2, [R2, #0]
0x1526	0x2A80    CMP	R2, #128
0x1528	0xD305    BCC	L_thermo_4_Click__thermo_temp_tostring0
;thermo_4_Click.c, 100 :: 		ptr = strcat (ptr, "5");
0x152A	0x4A08    LDR	R2, [PC, #32]
0x152C	0x4611    MOV	R1, R2
0x152E	0x4630    MOV	R0, R6
; ptr end address is: 24 (R6)
0x1530	0xF7FFFEEA  BL	_strcat+0
0x1534	0xE004    B	L_thermo_4_Click__thermo_temp_tostring1
L_thermo_4_Click__thermo_temp_tostring0:
;thermo_4_Click.c, 101 :: 		else ptr = strcat (ptr, "0");
; ptr start address is: 24 (R6)
0x1536	0x4A06    LDR	R2, [PC, #24]
0x1538	0x4611    MOV	R1, R2
0x153A	0x4630    MOV	R0, R6
; ptr end address is: 24 (R6)
0x153C	0xF7FFFEE4  BL	_strcat+0
L_thermo_4_Click__thermo_temp_tostring1:
;thermo_4_Click.c, 103 :: 		}
L_end__thermo_temp_tostring:
0x1540	0xF8DDE000  LDR	LR, [SP, #0]
0x1544	0xB002    ADD	SP, SP, #8
0x1546	0x4770    BX	LR
0x1548	0x00001FFF  	?lstr1_thermo_4_Click+0
0x154C	0x00021FFF  	?lstr2_thermo_4_Click+0
0x1550	0x00041FFF  	?lstr3_thermo_4_Click+0
; end of thermo_4_Click__thermo_temp_tostring
_memset:
;__Lib_CString.c, 84 :: 		
; n start address is: 8 (R2)
; character start address is: 4 (R1)
; p1 start address is: 0 (R0)
0x1114	0xB081    SUB	SP, SP, #4
0x1116	0xB213    SXTH	R3, R2
0x1118	0x4602    MOV	R2, R0
0x111A	0xB2C8    UXTB	R0, R1
; n end address is: 8 (R2)
; character end address is: 4 (R1)
; p1 end address is: 0 (R0)
; p1 start address is: 8 (R2)
; character start address is: 0 (R0)
; n start address is: 12 (R3)
;__Lib_CString.c, 87 :: 		
; pp start address is: 4 (R1)
0x111C	0x4611    MOV	R1, R2
; n end address is: 12 (R3)
; p1 end address is: 8 (R2)
; pp end address is: 4 (R1)
0x111E	0xB21D    SXTH	R5, R3
;__Lib_CString.c, 88 :: 		
L_memset20:
; pp start address is: 4 (R1)
; n start address is: 20 (R5)
; n start address is: 20 (R5)
; character start address is: 0 (R0)
; character end address is: 0 (R0)
; p1 start address is: 8 (R2)
0x1120	0xB22C    SXTH	R4, R5
0x1122	0x1E6B    SUBS	R3, R5, #1
0x1124	0xB21D    SXTH	R5, R3
; n end address is: 20 (R5)
0x1126	0xB114    CBZ	R4, L_memset21
; character end address is: 0 (R0)
; n end address is: 20 (R5)
;__Lib_CString.c, 89 :: 		
; n start address is: 20 (R5)
; character start address is: 0 (R0)
0x1128	0x7008    STRB	R0, [R1, #0]
0x112A	0x1C49    ADDS	R1, R1, #1
; character end address is: 0 (R0)
; n end address is: 20 (R5)
; pp end address is: 4 (R1)
0x112C	0xE7F8    B	L_memset20
L_memset21:
;__Lib_CString.c, 90 :: 		
0x112E	0x4610    MOV	R0, R2
; p1 end address is: 8 (R2)
;__Lib_CString.c, 91 :: 		
L_end_memset:
0x1130	0xB001    ADD	SP, SP, #4
0x1132	0x4770    BX	LR
; end of _memset
_ShortToStr:
;__Lib_Conversions.c, 147 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1168	0xB081    SUB	SP, SP, #4
0x116A	0xF8CDE000  STR	LR, [SP, #0]
0x116E	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 152 :: 		
; negative start address is: 4 (R1)
0x1170	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 153 :: 		
0x1172	0xB242    SXTB	R2, R0
0x1174	0xB292    UXTH	R2, R2
; inbyte start address is: 12 (R3)
0x1176	0xB293    UXTH	R3, R2
;__Lib_Conversions.c, 154 :: 		
0x1178	0x2800    CMP	R0, #0
0x117A	0xDA05    BGE	L__ShortToStr164
; inbyte end address is: 12 (R3)
;__Lib_Conversions.c, 155 :: 		
0x117C	0x1C49    ADDS	R1, R1, #1
0x117E	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 156 :: 		
0x1180	0x4240    RSBS	R0, R0, #0
0x1182	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inbyte start address is: 0 (R0)
; negative end address is: 4 (R1)
; inbyte end address is: 0 (R0)
0x1184	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 157 :: 		
0x1186	0xE001    B	L_ShortToStr22
L__ShortToStr164:
;__Lib_Conversions.c, 154 :: 		
0x1188	0xB298    UXTH	R0, R3
0x118A	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 157 :: 		
L_ShortToStr22:
;__Lib_Conversions.c, 158 :: 		
; inbyte start address is: 0 (R0)
; negative start address is: 28 (R7)
0x118C	0x4631    MOV	R1, R6
0x118E	0xB2C0    UXTB	R0, R0
; inbyte end address is: 0 (R0)
0x1190	0xF7FFFCF4  BL	_ByteToStr+0
;__Lib_Conversions.c, 160 :: 		
; i start address is: 4 (R1)
0x1194	0x2104    MOVS	R1, #4
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x1196	0x4634    MOV	R4, R6
0x1198	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 161 :: 		
L_ShortToStr23:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x119A	0x2900    CMP	R1, #0
0x119C	0xD908    BLS	L_ShortToStr24
;__Lib_Conversions.c, 162 :: 		
0x119E	0x1863    ADDS	R3, R4, R1
0x11A0	0x1E4A    SUBS	R2, R1, #1
0x11A2	0xB292    UXTH	R2, R2
0x11A4	0x18A2    ADDS	R2, R4, R2
0x11A6	0x7812    LDRB	R2, [R2, #0]
0x11A8	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 163 :: 		
0x11AA	0x1E49    SUBS	R1, R1, #1
0x11AC	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 164 :: 		
; i end address is: 4 (R1)
0x11AE	0xE7F4    B	L_ShortToStr23
L_ShortToStr24:
;__Lib_Conversions.c, 165 :: 		
0x11B0	0x2220    MOVS	R2, #32
0x11B2	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 166 :: 		
0x11B4	0xB170    CBZ	R0, L_ShortToStr25
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 167 :: 		
; i start address is: 0 (R0)
0x11B6	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x11B8	0xB281    UXTH	R1, R0
0x11BA	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 168 :: 		
L_ShortToStr26:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x11BC	0x1842    ADDS	R2, R0, R1
0x11BE	0x7812    LDRB	R2, [R2, #0]
0x11C0	0x2A20    CMP	R2, #32
0x11C2	0xD102    BNE	L_ShortToStr27
;__Lib_Conversions.c, 169 :: 		
0x11C4	0x1C49    ADDS	R1, R1, #1
0x11C6	0xB289    UXTH	R1, R1
0x11C8	0xE7F8    B	L_ShortToStr26
L_ShortToStr27:
;__Lib_Conversions.c, 170 :: 		
0x11CA	0x1E4A    SUBS	R2, R1, #1
0x11CC	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 171 :: 		
0x11CE	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x11D0	0x222D    MOVS	R2, #45
0x11D2	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 172 :: 		
L_ShortToStr25:
;__Lib_Conversions.c, 173 :: 		
L_end_ShortToStr:
0x11D4	0xF8DDE000  LDR	LR, [SP, #0]
0x11D8	0xB001    ADD	SP, SP, #4
0x11DA	0x4770    BX	LR
; end of _ShortToStr
_ByteToStr:
;__Lib_Conversions.c, 82 :: 		
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x0B7C	0xB081    SUB	SP, SP, #4
0x0B7E	0x460A    MOV	R2, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 85 :: 		
; DigitPos start address is: 4 (R1)
0x0B80	0x2100    MOVS	R1, #0
; input end address is: 0 (R0)
; output end address is: 8 (R2)
; DigitPos end address is: 4 (R1)
0x0B82	0xB2C5    UXTB	R5, R0
0x0B84	0x4610    MOV	R0, R2
L_ByteToStr0:
; DigitPos start address is: 4 (R1)
; output start address is: 0 (R0)
; input start address is: 20 (R5)
0x0B86	0x2903    CMP	R1, #3
0x0B88	0xD205    BCS	L_ByteToStr1
;__Lib_Conversions.c, 86 :: 		
0x0B8A	0x1843    ADDS	R3, R0, R1
0x0B8C	0x2220    MOVS	R2, #32
0x0B8E	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 85 :: 		
0x0B90	0x1C49    ADDS	R1, R1, #1
0x0B92	0xB2C9    UXTB	R1, R1
;__Lib_Conversions.c, 86 :: 		
0x0B94	0xE7F7    B	L_ByteToStr0
L_ByteToStr1:
;__Lib_Conversions.c, 88 :: 		
0x0B96	0x1843    ADDS	R3, R0, R1
0x0B98	0x2200    MOVS	R2, #0
0x0B9A	0x701A    STRB	R2, [R3, #0]
0x0B9C	0x1E49    SUBS	R1, R1, #1
0x0B9E	0xB2C9    UXTB	R1, R1
; output end address is: 0 (R0)
; DigitPos end address is: 4 (R1)
;__Lib_Conversions.c, 90 :: 		
L_ByteToStr3:
;__Lib_Conversions.c, 91 :: 		
; DigitPos start address is: 4 (R1)
; input start address is: 20 (R5)
; output start address is: 0 (R0)
0x0BA0	0x1844    ADDS	R4, R0, R1
0x0BA2	0x230A    MOVS	R3, #10
0x0BA4	0xFBB5F2F3  UDIV	R2, R5, R3
0x0BA8	0xFB035212  MLS	R2, R3, R2, R5
0x0BAC	0xB2D2    UXTB	R2, R2
0x0BAE	0x3230    ADDS	R2, #48
0x0BB0	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 92 :: 		
0x0BB2	0x220A    MOVS	R2, #10
0x0BB4	0xFBB5F2F2  UDIV	R2, R5, R2
0x0BB8	0xB2D2    UXTB	R2, R2
0x0BBA	0xB2D5    UXTB	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 93 :: 		
0x0BBC	0xB902    CBNZ	R2, L_ByteToStr5
; output end address is: 0 (R0)
; input end address is: 20 (R5)
; DigitPos end address is: 4 (R1)
;__Lib_Conversions.c, 94 :: 		
0x0BBE	0xE002    B	L_ByteToStr4
L_ByteToStr5:
;__Lib_Conversions.c, 95 :: 		
; DigitPos start address is: 4 (R1)
; input start address is: 20 (R5)
; output start address is: 0 (R0)
0x0BC0	0x1E49    SUBS	R1, R1, #1
0x0BC2	0xB2C9    UXTB	R1, R1
;__Lib_Conversions.c, 96 :: 		
; output end address is: 0 (R0)
; input end address is: 20 (R5)
; DigitPos end address is: 4 (R1)
0x0BC4	0xE7EC    B	L_ByteToStr3
L_ByteToStr4:
;__Lib_Conversions.c, 97 :: 		
L_end_ByteToStr:
0x0BC6	0xB001    ADD	SP, SP, #4
0x0BC8	0x4770    BX	LR
; end of _ByteToStr
thermo_4_Click__thermo_string_trim:
;thermo_4_Click.c, 124 :: 		static void _thermo_string_trim (char *output)
; output start address is: 0 (R0)
; output end address is: 0 (R0)
; output start address is: 0 (R0)
; output end address is: 0 (R0)
;thermo_4_Click.c, 127 :: 		while (output[0] == 0x20)
L_thermo_4_Click__thermo_string_trim3:
; output start address is: 0 (R0)
0x1134	0x7801    LDRB	R1, [R0, #0]
0x1136	0x2920    CMP	R1, #32
0x1138	0xD114    BNE	L_thermo_4_Click__thermo_string_trim4
;thermo_4_Click.c, 129 :: 		i = 1;
; i start address is: 12 (R3)
0x113A	0x2301    MOVS	R3, #1
0x113C	0xB21B    SXTH	R3, R3
; output end address is: 0 (R0)
; i end address is: 12 (R3)
;thermo_4_Click.c, 130 :: 		while (output [i] != 0)
L_thermo_4_Click__thermo_string_trim5:
; i start address is: 12 (R3)
; output start address is: 0 (R0)
0x113E	0x18C1    ADDS	R1, R0, R3
0x1140	0x7809    LDRB	R1, [R1, #0]
0x1142	0xB141    CBZ	R1, L_thermo_4_Click__thermo_string_trim6
;thermo_4_Click.c, 132 :: 		output [i-1] = output [i];
0x1144	0x1E59    SUBS	R1, R3, #1
0x1146	0xB209    SXTH	R1, R1
0x1148	0x1842    ADDS	R2, R0, R1
0x114A	0x18C1    ADDS	R1, R0, R3
0x114C	0x7809    LDRB	R1, [R1, #0]
0x114E	0x7011    STRB	R1, [R2, #0]
;thermo_4_Click.c, 133 :: 		i++;
0x1150	0x1C5B    ADDS	R3, R3, #1
0x1152	0xB21B    SXTH	R3, R3
;thermo_4_Click.c, 134 :: 		}
0x1154	0xE7F3    B	L_thermo_4_Click__thermo_string_trim5
L_thermo_4_Click__thermo_string_trim6:
;thermo_4_Click.c, 135 :: 		output [i-1] = output [i];
0x1156	0x1E59    SUBS	R1, R3, #1
0x1158	0xB209    SXTH	R1, R1
0x115A	0x1842    ADDS	R2, R0, R1
0x115C	0x18C1    ADDS	R1, R0, R3
; i end address is: 12 (R3)
0x115E	0x7809    LDRB	R1, [R1, #0]
0x1160	0x7011    STRB	R1, [R2, #0]
;thermo_4_Click.c, 136 :: 		}
; output end address is: 0 (R0)
0x1162	0xE7E7    B	L_thermo_4_Click__thermo_string_trim3
L_thermo_4_Click__thermo_string_trim4:
;thermo_4_Click.c, 138 :: 		}
L_end__thermo_string_trim:
0x1164	0x4770    BX	LR
; end of thermo_4_Click__thermo_string_trim
_strcat:
;__Lib_CString.c, 94 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x1308	0xB081    SUB	SP, SP, #4
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
;__Lib_CString.c, 97 :: 		
; cp start address is: 12 (R3)
0x130A	0x4603    MOV	R3, R0
; to end address is: 0 (R0)
; cp end address is: 12 (R3)
; from end address is: 4 (R1)
;__Lib_CString.c, 98 :: 		
L_strcat22:
; cp start address is: 12 (R3)
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x130C	0x781A    LDRB	R2, [R3, #0]
0x130E	0xB10A    CBZ	R2, L_strcat23
;__Lib_CString.c, 99 :: 		
0x1310	0x1C5B    ADDS	R3, R3, #1
0x1312	0xE7FB    B	L_strcat22
L_strcat23:
;__Lib_CString.c, 100 :: 		
; cp end address is: 12 (R3)
L_strcat24:
; to end address is: 0 (R0)
; cp start address is: 20 (R5)
; to start address is: 0 (R0)
; from start address is: 4 (R1)
; cp start address is: 12 (R3)
0x1314	0x461C    MOV	R4, R3
0x1316	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x1318	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x131A	0x460B    MOV	R3, R1
0x131C	0x1C4A    ADDS	R2, R1, #1
0x131E	0x4611    MOV	R1, R2
; from end address is: 4 (R1)
0x1320	0x781A    LDRB	R2, [R3, #0]
0x1322	0x7022    STRB	R2, [R4, #0]
0x1324	0x7822    LDRB	R2, [R4, #0]
0x1326	0xB10A    CBZ	R2, L_strcat25
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
;__Lib_CString.c, 101 :: 		
; from start address is: 4 (R1)
; cp start address is: 20 (R5)
0x1328	0x462B    MOV	R3, R5
; cp end address is: 20 (R5)
; from end address is: 4 (R1)
0x132A	0xE7F3    B	L_strcat24
L_strcat25:
;__Lib_CString.c, 102 :: 		
; to end address is: 0 (R0)
;__Lib_CString.c, 103 :: 		
L_end_strcat:
0x132C	0xB001    ADD	SP, SP, #4
0x132E	0x4770    BX	LR
; end of _strcat
_thermo_read_temperature_fh:
;thermo_4_Click.c, 210 :: 		float thermo_read_temperature_fh ( uint8_t _location )
; _location start address is: 0 (R0)
0x1844	0xB082    SUB	SP, SP, #8
0x1846	0xF8CDE000  STR	LR, [SP, #0]
; _location end address is: 0 (R0)
; _location start address is: 0 (R0)
;thermo_4_Click.c, 213 :: 		float _res = 0;
;thermo_4_Click.c, 214 :: 		_thermo_read ( _location, &_value);
0x184A	0xA901    ADD	R1, SP, #4
; _location end address is: 0 (R0)
0x184C	0xF7FFFF42  BL	thermo_4_Click__thermo_read+0
;thermo_4_Click.c, 215 :: 		return _thermo_temp_tofh (_value);
0x1850	0xF8BD0004  LDRH	R0, [SP, #4]
0x1854	0xF7FFFEA0  BL	__thermo_temp_tofh+0
;thermo_4_Click.c, 216 :: 		}
L_end_thermo_read_temperature_fh:
0x1858	0xF8DDE000  LDR	LR, [SP, #0]
0x185C	0xB002    ADD	SP, SP, #8
0x185E	0x4770    BX	LR
; end of _thermo_read_temperature_fh
__thermo_temp_tofh:
;thermo_4_Click.c, 106 :: 		float _thermo_temp_tofh (uint16_t input)
; input start address is: 0 (R0)
0x1598	0xB081    SUB	SP, SP, #4
; input end address is: 0 (R0)
; input start address is: 0 (R0)
;thermo_4_Click.c, 109 :: 		float _res = 0;
;thermo_4_Click.c, 111 :: 		_value[ 0 ] =  input & 0x00FF;         /*value before decimal point*/
0x159A	0xAB00    ADD	R3, SP, #0
0x159C	0xF00001FF  AND	R1, R0, #255
0x15A0	0x7019    STRB	R1, [R3, #0]
;thermo_4_Click.c, 112 :: 		_value[ 1 ] = (input & 0xFF00) >> 8;   /*value after decimal point*/
0x15A2	0x1C5A    ADDS	R2, R3, #1
0x15A4	0xF400417F  AND	R1, R0, #65280
0x15A8	0xB289    UXTH	R1, R1
; input end address is: 0 (R0)
0x15AA	0x0A09    LSRS	R1, R1, #8
0x15AC	0x7011    STRB	R1, [R2, #0]
;thermo_4_Click.c, 114 :: 		_res = _value [0] * 1.8 + 32;
0x15AE	0x7819    LDRB	R1, [R3, #0]
0x15B0	0xEE001A90  VMOV	S1, R1
0x15B4	0xEEF80A60  VCVT.F32.U32	S1, S1
0x15B8	0x490E    LDR	R1, [PC, #56]
0x15BA	0xEE001A10  VMOV	S0, R1
0x15BE	0xEE600A80  VMUL.F32	S1, S1, S0
0x15C2	0xF04F4184  MOV	R1, #1107296256
0x15C6	0xEE001A10  VMOV	S0, R1
0x15CA	0xEE700A80  VADD.F32	S1, S1, S0
; _res start address is: 4 (S1)
;thermo_4_Click.c, 116 :: 		if (_value[ 1 ] >= 0x80)
0x15CE	0x1C59    ADDS	R1, R3, #1
0x15D0	0x7809    LDRB	R1, [R1, #0]
0x15D2	0x2980    CMP	R1, #128
0x15D4	0xD309    BCC	L___thermo_temp_tofh25
;thermo_4_Click.c, 117 :: 		_res += 0.9;
0x15D6	0x4908    LDR	R1, [PC, #32]
0x15D8	0xEE001A10  VMOV	S0, R1
0x15DC	0xEE300A80  VADD.F32	S0, S1, S0
0x15E0	0xEEF00A40  VMOV.F32	S1, S0
; _res end address is: 4 (S1)
0x15E4	0xEEB00A60  VMOV.F32	S0, S1
0x15E8	0xE001    B	L__thermo_temp_tofh2
L___thermo_temp_tofh25:
;thermo_4_Click.c, 116 :: 		if (_value[ 1 ] >= 0x80)
0x15EA	0xEEB00A60  VMOV.F32	S0, S1
;thermo_4_Click.c, 117 :: 		_res += 0.9;
L__thermo_temp_tofh2:
;thermo_4_Click.c, 119 :: 		return _res;
; _res start address is: 0 (S0)
; _res end address is: 0 (S0)
;thermo_4_Click.c, 120 :: 		}
L_end__thermo_temp_tofh:
0x15EE	0xB001    ADD	SP, SP, #4
0x15F0	0x4770    BX	LR
0x15F2	0xBF00    NOP
0x15F4	0x66663FE6  	#1072064102
0x15F8	0x66663F66  	#1063675494
; end of __thermo_temp_tofh
_FloatToStr:
;__Lib_Conversions.c, 631 :: 		
; str start address is: 0 (R0)
0x1884	0xB083    SUB	SP, SP, #12
0x1886	0xF8CDE000  STR	LR, [SP, #0]
; fnum start address is: 0 (S0)
0x188A	0x4604    MOV	R4, R0
; str end address is: 0 (R0)
; fnum end address is: 0 (S0)
; fnum start address is: 0 (S0)
; str start address is: 16 (R4)
;__Lib_Conversions.c, 633 :: 		
; bpoint start address is: 0 (R0)
0x188C	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 635 :: 		
; dexpon start address is: 12 (R3)
0x188E	0x2300    MOVS	R3, #0
0x1890	0xB25B    SXTB	R3, R3
;__Lib_Conversions.c, 638 :: 		
0x1892	0xED8D0A02  VSTR.32	S0, [SP, #8]
; fnum end address is: 0 (S0)
;__Lib_Conversions.c, 639 :: 		
0x1896	0x9902    LDR	R1, [SP, #8]
0x1898	0xF1B13FFF  CMP	R1, #-1
0x189C	0xD105    BNE	L_FloatToStr117
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 640 :: 		
0x189E	0x4970    LDR	R1, [PC, #448]
0x18A0	0x4620    MOV	R0, R4
; str end address is: 16 (R4)
0x18A2	0xF7FFFEAB  BL	_strcpy+0
;__Lib_Conversions.c, 641 :: 		
0x18A6	0x2003    MOVS	R0, #3
0x18A8	0xE0D5    B	L_end_FloatToStr
;__Lib_Conversions.c, 642 :: 		
L_FloatToStr117:
;__Lib_Conversions.c, 643 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 16 (R4)
; i start address is: 20 (R5)
; bpoint start address is: 0 (R0)
0x18AA	0x2501    MOVS	R5, #1
;__Lib_Conversions.c, 644 :: 		
0x18AC	0xA902    ADD	R1, SP, #8
0x18AE	0x1CC9    ADDS	R1, R1, #3
0x18B0	0x7809    LDRB	R1, [R1, #0]
0x18B2	0xF0010180  AND	R1, R1, #128
0x18B6	0xB2C9    UXTB	R1, R1
0x18B8	0xB169    CBZ	R1, L__FloatToStr179
;__Lib_Conversions.c, 645 :: 		
0x18BA	0xA902    ADD	R1, SP, #8
0x18BC	0x1CCA    ADDS	R2, R1, #3
0x18BE	0x7811    LDRB	R1, [R2, #0]
0x18C0	0xF0810180  EOR	R1, R1, #128
0x18C4	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 646 :: 		
0x18C6	0x1C69    ADDS	R1, R5, #1
; i end address is: 20 (R5)
; i start address is: 8 (R2)
0x18C8	0xB2CA    UXTB	R2, R1
;__Lib_Conversions.c, 647 :: 		
0x18CA	0x212D    MOVS	R1, #45
0x18CC	0x7021    STRB	R1, [R4, #0]
0x18CE	0x1C64    ADDS	R4, R4, #1
; i end address is: 8 (R2)
; str end address is: 16 (R4)
0x18D0	0xB2D7    UXTB	R7, R2
0x18D2	0x4626    MOV	R6, R4
;__Lib_Conversions.c, 648 :: 		
0x18D4	0xE001    B	L_FloatToStr118
L__FloatToStr179:
;__Lib_Conversions.c, 644 :: 		
0x18D6	0x4626    MOV	R6, R4
0x18D8	0xB2EF    UXTB	R7, R5
;__Lib_Conversions.c, 648 :: 		
L_FloatToStr118:
;__Lib_Conversions.c, 649 :: 		
; str start address is: 24 (R6)
; i start address is: 28 (R7)
0x18DA	0x9902    LDR	R1, [SP, #8]
0x18DC	0xB929    CBNZ	R1, L_FloatToStr119
; bpoint end address is: 0 (R0)
; i end address is: 28 (R7)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 650 :: 		
0x18DE	0x4961    LDR	R1, [PC, #388]
0x18E0	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x18E2	0xF7FFFE8B  BL	_strcpy+0
;__Lib_Conversions.c, 651 :: 		
0x18E6	0x2000    MOVS	R0, #0
0x18E8	0xE0B5    B	L_end_FloatToStr
;__Lib_Conversions.c, 652 :: 		
L_FloatToStr119:
;__Lib_Conversions.c, 653 :: 		
; dexpon start address is: 12 (R3)
; i start address is: 28 (R7)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x18EA	0x9902    LDR	R1, [SP, #8]
0x18EC	0xF1B14FFF  CMP	R1, #2139095040
0x18F0	0xD105    BNE	L_FloatToStr120
; bpoint end address is: 0 (R0)
; dexpon end address is: 12 (R3)
;__Lib_Conversions.c, 654 :: 		
0x18F2	0x495D    LDR	R1, [PC, #372]
0x18F4	0x4630    MOV	R0, R6
; str end address is: 24 (R6)
0x18F6	0xF7FFFE81  BL	_strcpy+0
;__Lib_Conversions.c, 655 :: 		
0x18FA	0xB2F8    UXTB	R0, R7
; i end address is: 28 (R7)
0x18FC	0xE0AB    B	L_end_FloatToStr
;__Lib_Conversions.c, 656 :: 		
L_FloatToStr120:
;__Lib_Conversions.c, 664 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 24 (R6)
; bpoint start address is: 0 (R0)
0x18FE	0xF88D3004  STRB	R3, [SP, #4]
; str end address is: 24 (R6)
; dexpon end address is: 12 (R3)
0x1902	0xB2C3    UXTB	R3, R0
0x1904	0x4634    MOV	R4, R6
0x1906	0xF99D0004  LDRSB	R0, [SP, #4]
L_FloatToStr121:
; bpoint end address is: 0 (R0)
; str start address is: 16 (R4)
; dexpon start address is: 0 (R0)
; bpoint start address is: 12 (R3)
0x190A	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x190E	0xEEB70A00  VMOV.F32	S0, #1
0x1912	0xEEF40AC0  VCMPE.F32	S1, S0
0x1916	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x191A	0xDA0A    BGE	L_FloatToStr122
;__Lib_Conversions.c, 665 :: 		
0x191C	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1920	0xEEB20A04  VMOV.F32	S0, #10
0x1924	0xEE200A80  VMUL.F32	S0, S1, S0
0x1928	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 666 :: 		
0x192C	0x1E40    SUBS	R0, R0, #1
0x192E	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 667 :: 		
0x1930	0xE7EB    B	L_FloatToStr121
L_FloatToStr122:
;__Lib_Conversions.c, 672 :: 		
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
L_FloatToStr123:
; str end address is: 16 (R4)
; bpoint start address is: 12 (R3)
; dexpon start address is: 0 (R0)
; str start address is: 16 (R4)
0x1932	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1936	0xEEB20A04  VMOV.F32	S0, #10
0x193A	0xEEF40AC0  VCMPE.F32	S1, S0
0x193E	0xEEF1FA10  VMRS	APSR_nzcv, FPSCR
0x1942	0xDB0B    BLT	L_FloatToStr124
;__Lib_Conversions.c, 673 :: 		
0x1944	0xEDDD0A02  VLDR.32	S1, [SP, #8]
0x1948	0x4948    LDR	R1, [PC, #288]
0x194A	0xEE001A10  VMOV	S0, R1
0x194E	0xEE200A80  VMUL.F32	S0, S1, S0
0x1952	0xED8D0A02  VSTR.32	S0, [SP, #8]
;__Lib_Conversions.c, 674 :: 		
0x1956	0x1C40    ADDS	R0, R0, #1
0x1958	0xB240    SXTB	R0, R0
;__Lib_Conversions.c, 675 :: 		
0x195A	0xE7EA    B	L_FloatToStr123
L_FloatToStr124:
;__Lib_Conversions.c, 680 :: 		
0x195C	0x9902    LDR	R1, [SP, #8]
0x195E	0x0049    LSLS	R1, R1, #1
0x1960	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 689 :: 		
0x1962	0xA902    ADD	R1, SP, #8
0x1964	0x1CC9    ADDS	R1, R1, #3
0x1966	0x7809    LDRB	R1, [R1, #0]
0x1968	0x397F    SUBS	R1, #127
; d start address is: 20 (R5)
0x196A	0xB2CD    UXTB	R5, R1
;__Lib_Conversions.c, 692 :: 		
0x196C	0xA902    ADD	R1, SP, #8
0x196E	0x1CCA    ADDS	R2, R1, #3
0x1970	0x2101    MOVS	R1, #1
0x1972	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 693 :: 		
0x1974	0x9902    LDR	R1, [SP, #8]
0x1976	0x40A9    LSLS	R1, R5
; d end address is: 20 (R5)
0x1978	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 694 :: 		
0x197A	0xA902    ADD	R1, SP, #8
0x197C	0x1CC9    ADDS	R1, R1, #3
0x197E	0x7809    LDRB	R1, [R1, #0]
0x1980	0x3130    ADDS	R1, #48
0x1982	0x7021    STRB	R1, [R4, #0]
0x1984	0x1C62    ADDS	R2, R4, #1
; str end address is: 16 (R4)
; str start address is: 8 (R2)
;__Lib_Conversions.c, 695 :: 		
0x1986	0x2801    CMP	R0, #1
0x1988	0xDB03    BLT	L__FloatToStr178
0x198A	0x2806    CMP	R0, #6
0x198C	0xDC01    BGT	L__FloatToStr177
0x198E	0x4615    MOV	R5, R2
; bpoint end address is: 12 (R3)
0x1990	0xE003    B	L_FloatToStr127
L__FloatToStr178:
L__FloatToStr177:
;__Lib_Conversions.c, 696 :: 		
0x1992	0x212E    MOVS	R1, #46
0x1994	0x7011    STRB	R1, [R2, #0]
0x1996	0x1C55    ADDS	R5, R2, #1
; str end address is: 8 (R2)
; str start address is: 20 (R5)
;__Lib_Conversions.c, 697 :: 		
; bpoint start address is: 12 (R3)
0x1998	0x2301    MOVS	R3, #1
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 698 :: 		
L_FloatToStr127:
;__Lib_Conversions.c, 699 :: 		
; bpoint start address is: 12 (R3)
; str start address is: 20 (R5)
; d start address is: 4 (R1)
0x199A	0x2106    MOVS	R1, #6
; d end address is: 4 (R1)
; str end address is: 20 (R5)
; bpoint end address is: 12 (R3)
; dexpon end address is: 0 (R0)
0x199C	0xB244    SXTB	R4, R0
0x199E	0xB2C8    UXTB	R0, R1
L_FloatToStr128:
; d start address is: 0 (R0)
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x19A0	0xB310    CBZ	R0, L_FloatToStr129
;__Lib_Conversions.c, 700 :: 		
0x19A2	0xA902    ADD	R1, SP, #8
0x19A4	0x1CCA    ADDS	R2, R1, #3
0x19A6	0x2100    MOVS	R1, #0
0x19A8	0x7011    STRB	R1, [R2, #0]
;__Lib_Conversions.c, 701 :: 		
0x19AA	0x9902    LDR	R1, [SP, #8]
0x19AC	0x008A    LSLS	R2, R1, #2
0x19AE	0x9902    LDR	R1, [SP, #8]
0x19B0	0x1889    ADDS	R1, R1, R2
0x19B2	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 702 :: 		
0x19B4	0x9902    LDR	R1, [SP, #8]
0x19B6	0x0049    LSLS	R1, R1, #1
0x19B8	0x9102    STR	R1, [SP, #8]
;__Lib_Conversions.c, 703 :: 		
0x19BA	0xA902    ADD	R1, SP, #8
0x19BC	0x1CC9    ADDS	R1, R1, #3
0x19BE	0x7809    LDRB	R1, [R1, #0]
0x19C0	0x3130    ADDS	R1, #48
0x19C2	0x7029    STRB	R1, [R5, #0]
0x19C4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 704 :: 		
0x19C6	0xB963    CBNZ	R3, L__FloatToStr181
;__Lib_Conversions.c, 705 :: 		
0x19C8	0x1E61    SUBS	R1, R4, #1
0x19CA	0xB249    SXTB	R1, R1
; dexpon end address is: 16 (R4)
; dexpon start address is: 8 (R2)
0x19CC	0xB24A    SXTB	R2, R1
0x19CE	0xB921    CBNZ	R1, L__FloatToStr180
; bpoint end address is: 12 (R3)
;__Lib_Conversions.c, 706 :: 		
0x19D0	0x212E    MOVS	R1, #46
0x19D2	0x7029    STRB	R1, [R5, #0]
0x19D4	0x1C6D    ADDS	R5, R5, #1
;__Lib_Conversions.c, 707 :: 		
; bpoint start address is: 4 (R1)
0x19D6	0x2101    MOVS	R1, #1
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
;__Lib_Conversions.c, 708 :: 		
0x19D8	0xE000    B	L_FloatToStr132
L__FloatToStr180:
;__Lib_Conversions.c, 705 :: 		
0x19DA	0xB2D9    UXTB	R1, R3
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr132:
; bpoint start address is: 4 (R1)
; str start address is: 20 (R5)
0x19DC	0xB254    SXTB	R4, R2
; dexpon end address is: 8 (R2)
; bpoint end address is: 4 (R1)
; str end address is: 20 (R5)
0x19DE	0xB2CB    UXTB	R3, R1
0x19E0	0xE7FF    B	L_FloatToStr131
L__FloatToStr181:
;__Lib_Conversions.c, 704 :: 		
;__Lib_Conversions.c, 708 :: 		
L_FloatToStr131:
;__Lib_Conversions.c, 699 :: 		
; str start address is: 20 (R5)
; bpoint start address is: 12 (R3)
; dexpon start address is: 16 (R4)
0x19E2	0x1E40    SUBS	R0, R0, #1
0x19E4	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 709 :: 		
; bpoint end address is: 12 (R3)
; d end address is: 0 (R0)
0x19E6	0xE7DB    B	L_FloatToStr128
L_FloatToStr129:
;__Lib_Conversions.c, 710 :: 		
0x19E8	0x462A    MOV	R2, R5
; dexpon end address is: 16 (R4)
0x19EA	0xB260    SXTB	R0, R4
L_FloatToStr133:
; str end address is: 20 (R5)
; dexpon start address is: 0 (R0)
; str start address is: 8 (R2)
0x19EC	0x1E51    SUBS	R1, R2, #1
0x19EE	0x7809    LDRB	R1, [R1, #0]
0x19F0	0x2930    CMP	R1, #48
0x19F2	0xD101    BNE	L_FloatToStr134
;__Lib_Conversions.c, 711 :: 		
0x19F4	0x1E52    SUBS	R2, R2, #1
0x19F6	0xE7F9    B	L_FloatToStr133
L_FloatToStr134:
;__Lib_Conversions.c, 712 :: 		
0x19F8	0x1E51    SUBS	R1, R2, #1
0x19FA	0x7809    LDRB	R1, [R1, #0]
0x19FC	0x292E    CMP	R1, #46
0x19FE	0xD101    BNE	L__FloatToStr182
;__Lib_Conversions.c, 713 :: 		
0x1A00	0x1E52    SUBS	R2, R2, #1
; str end address is: 8 (R2)
0x1A02	0xE7FF    B	L_FloatToStr135
L__FloatToStr182:
;__Lib_Conversions.c, 712 :: 		
;__Lib_Conversions.c, 713 :: 		
L_FloatToStr135:
;__Lib_Conversions.c, 714 :: 		
; str start address is: 8 (R2)
0x1A04	0xB318    CBZ	R0, L__FloatToStr185
;__Lib_Conversions.c, 715 :: 		
0x1A06	0x2165    MOVS	R1, #101
0x1A08	0x7011    STRB	R1, [R2, #0]
0x1A0A	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 716 :: 		
0x1A0C	0x2800    CMP	R0, #0
0x1A0E	0xDA06    BGE	L__FloatToStr183
;__Lib_Conversions.c, 717 :: 		
0x1A10	0x212D    MOVS	R1, #45
0x1A12	0x7011    STRB	R1, [R2, #0]
0x1A14	0x1C52    ADDS	R2, R2, #1
;__Lib_Conversions.c, 718 :: 		
0x1A16	0x4241    RSBS	R1, R0, #0
0x1A18	0xB248    SXTB	R0, R1
; dexpon end address is: 0 (R0)
; str end address is: 8 (R2)
0x1A1A	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
0x1A1C	0xE000    B	L_FloatToStr137
L__FloatToStr183:
;__Lib_Conversions.c, 716 :: 		
0x1A1E	0xB243    SXTB	R3, R0
;__Lib_Conversions.c, 719 :: 		
L_FloatToStr137:
;__Lib_Conversions.c, 720 :: 		
; dexpon start address is: 12 (R3)
; str start address is: 8 (R2)
; d start address is: 0 (R0)
0x1A20	0xB2D8    UXTB	R0, R3
;__Lib_Conversions.c, 721 :: 		
0x1A22	0xB2D9    UXTB	R1, R3
; dexpon end address is: 12 (R3)
0x1A24	0x2909    CMP	R1, #9
0x1A26	0xD907    BLS	L__FloatToStr184
;__Lib_Conversions.c, 722 :: 		
0x1A28	0x210A    MOVS	R1, #10
0x1A2A	0xFBB0F1F1  UDIV	R1, R0, R1
0x1A2E	0xB2C9    UXTB	R1, R1
0x1A30	0x3130    ADDS	R1, #48
0x1A32	0x7011    STRB	R1, [R2, #0]
0x1A34	0x1C53    ADDS	R3, R2, #1
; str end address is: 8 (R2)
; str start address is: 12 (R3)
; str end address is: 12 (R3)
0x1A36	0xE000    B	L_FloatToStr138
L__FloatToStr184:
;__Lib_Conversions.c, 721 :: 		
0x1A38	0x4613    MOV	R3, R2
;__Lib_Conversions.c, 722 :: 		
L_FloatToStr138:
;__Lib_Conversions.c, 723 :: 		
; str start address is: 12 (R3)
0x1A3A	0x220A    MOVS	R2, #10
0x1A3C	0xFBB0F1F2  UDIV	R1, R0, R2
0x1A40	0xFB020111  MLS	R1, R2, R1, R0
0x1A44	0xB2C9    UXTB	R1, R1
; d end address is: 0 (R0)
0x1A46	0x3130    ADDS	R1, #48
0x1A48	0x7019    STRB	R1, [R3, #0]
0x1A4A	0x1C58    ADDS	R0, R3, #1
; str end address is: 12 (R3)
; str start address is: 0 (R0)
; str end address is: 0 (R0)
;__Lib_Conversions.c, 724 :: 		
0x1A4C	0xE000    B	L_FloatToStr136
L__FloatToStr185:
;__Lib_Conversions.c, 714 :: 		
0x1A4E	0x4610    MOV	R0, R2
;__Lib_Conversions.c, 724 :: 		
L_FloatToStr136:
;__Lib_Conversions.c, 725 :: 		
; str start address is: 0 (R0)
0x1A50	0x2100    MOVS	R1, #0
0x1A52	0x7001    STRB	R1, [R0, #0]
; str end address is: 0 (R0)
;__Lib_Conversions.c, 726 :: 		
0x1A54	0x2000    MOVS	R0, #0
;__Lib_Conversions.c, 727 :: 		
L_end_FloatToStr:
0x1A56	0xF8DDE000  LDR	LR, [SP, #0]
0x1A5A	0xB003    ADD	SP, SP, #12
0x1A5C	0x4770    BX	LR
0x1A5E	0xBF00    NOP
0x1A60	0x00DF1FFF  	?lstr1___Lib_Conversions+0
0x1A64	0x00E31FFF  	?lstr2___Lib_Conversions+0
0x1A68	0x00E51FFF  	?lstr3___Lib_Conversions+0
0x1A6C	0xCCCD3DCC  	#1036831949
; end of _FloatToStr
_strcpy:
;__Lib_CString.c, 133 :: 		
; from start address is: 4 (R1)
; to start address is: 0 (R0)
0x15FC	0xB081    SUB	SP, SP, #4
0x15FE	0x9100    STR	R1, [SP, #0]
0x1600	0x4601    MOV	R1, R0
0x1602	0x9800    LDR	R0, [SP, #0]
; from end address is: 4 (R1)
; to end address is: 0 (R0)
; to start address is: 4 (R1)
; from start address is: 0 (R0)
;__Lib_CString.c, 136 :: 		
; cp start address is: 12 (R3)
0x1604	0x460B    MOV	R3, R1
; cp end address is: 12 (R3)
; to end address is: 4 (R1)
;__Lib_CString.c, 137 :: 		
L_strcpy34:
; cp start address is: 20 (R5)
; cp start address is: 12 (R3)
; from start address is: 0 (R0)
; to start address is: 4 (R1)
0x1606	0x461C    MOV	R4, R3
0x1608	0x1C5A    ADDS	R2, R3, #1
; cp end address is: 12 (R3)
; cp start address is: 20 (R5)
0x160A	0x4615    MOV	R5, R2
; cp end address is: 20 (R5)
0x160C	0x4603    MOV	R3, R0
0x160E	0x1C42    ADDS	R2, R0, #1
0x1610	0x4610    MOV	R0, R2
; from end address is: 0 (R0)
0x1612	0x781A    LDRB	R2, [R3, #0]
0x1614	0x7022    STRB	R2, [R4, #0]
0x1616	0x7822    LDRB	R2, [R4, #0]
0x1618	0xB10A    CBZ	R2, L_strcpy35
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
;__Lib_CString.c, 138 :: 		
; from start address is: 0 (R0)
; cp start address is: 20 (R5)
; cp end address is: 20 (R5)
; from end address is: 0 (R0)
0x161A	0x462B    MOV	R3, R5
0x161C	0xE7F3    B	L_strcpy34
L_strcpy35:
;__Lib_CString.c, 139 :: 		
0x161E	0x4608    MOV	R0, R1
; to end address is: 4 (R1)
;__Lib_CString.c, 140 :: 		
L_end_strcpy:
0x1620	0xB001    ADD	SP, SP, #4
0x1622	0x4770    BX	LR
; end of _strcpy
_thermo_config:
;thermo_4_Click.c, 184 :: 		void thermo_config(uint8_t _value)
; _value start address is: 0 (R0)
0x1730	0xB083    SUB	SP, SP, #12
0x1732	0xF8CDE000  STR	LR, [SP, #0]
; _value end address is: 0 (R0)
; _value start address is: 0 (R0)
;thermo_4_Click.c, 187 :: 		_thermo_read_config(THERMO_CONFIG, &config);
0x1736	0xA902    ADD	R1, SP, #8
0x1738	0xF88D0004  STRB	R0, [SP, #4]
0x173C	0x2001    MOVS	R0, #1
0x173E	0xF7FFFF71  BL	thermo_4_Click__thermo_read_config+0
0x1742	0xF89D0004  LDRB	R0, [SP, #4]
;thermo_4_Click.c, 190 :: 		if (_value == 0x08 || _value == 0x10)
0x1746	0x2808    CMP	R0, #8
0x1748	0xD002    BEQ	L__thermo_config30
0x174A	0x2810    CMP	R0, #16
0x174C	0xD000    BEQ	L__thermo_config29
0x174E	0xE006    B	L_thermo_config16
L__thermo_config30:
L__thermo_config29:
;thermo_4_Click.c, 191 :: 		config = thermo_two_bits_write (_value, config);
0x1750	0xF99D1008  LDRSB	R1, [SP, #8]
; _value end address is: 0 (R0)
0x1754	0xF7FFFEFE  BL	thermo_4_Click_thermo_two_bits_write+0
0x1758	0xF88D0008  STRB	R0, [SP, #8]
0x175C	0xE00F    B	L_thermo_config17
L_thermo_config16:
;thermo_4_Click.c, 193 :: 		else if (_value > 0x80 || _value == 0x7F)
; _value start address is: 0 (R0)
0x175E	0x2880    CMP	R0, #128
0x1760	0xD802    BHI	L__thermo_config32
0x1762	0x287F    CMP	R0, #127
0x1764	0xD000    BEQ	L__thermo_config31
0x1766	0xE005    B	L_thermo_config20
L__thermo_config32:
L__thermo_config31:
;thermo_4_Click.c, 194 :: 		config = config & _value;
0x1768	0xF99D1008  LDRSB	R1, [SP, #8]
0x176C	0x4001    ANDS	R1, R0
; _value end address is: 0 (R0)
0x176E	0xF88D1008  STRB	R1, [SP, #8]
0x1772	0xE004    B	L_thermo_config21
L_thermo_config20:
;thermo_4_Click.c, 196 :: 		else config = config | _value;
; _value start address is: 0 (R0)
0x1774	0xF99D1008  LDRSB	R1, [SP, #8]
0x1778	0x4301    ORRS	R1, R0
; _value end address is: 0 (R0)
0x177A	0xF88D1008  STRB	R1, [SP, #8]
L_thermo_config21:
L_thermo_config17:
;thermo_4_Click.c, 198 :: 		_thermo_write_config ( THERMO_CONFIG, config);
0x177E	0xF99D1008  LDRSB	R1, [SP, #8]
0x1782	0x2001    MOVS	R0, #1
0x1784	0xF7FFFE96  BL	thermo_4_Click__thermo_write_config+0
;thermo_4_Click.c, 199 :: 		}
L_end_thermo_config:
0x1788	0xF8DDE000  LDR	LR, [SP, #0]
0x178C	0xB003    ADD	SP, SP, #12
0x178E	0x4770    BX	LR
; end of _thermo_config
thermo_4_Click__thermo_read_config:
;thermo_4_Click.c, 48 :: 		static uint8_t _thermo_read_config ( uint8_t reg, uint8_t *output )
; output start address is: 4 (R1)
; reg start address is: 0 (R0)
0x1624	0xB081    SUB	SP, SP, #4
0x1626	0xF8CDE000  STR	LR, [SP, #0]
; output end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; output start address is: 4 (R1)
;thermo_4_Click.c, 50 :: 		uint8_t *out = output;
; out start address is: 8 (R2)
0x162A	0x460A    MOV	R2, R1
;thermo_4_Click.c, 51 :: 		*out = reg;
0x162C	0x7008    STRB	R0, [R1, #0]
; reg end address is: 0 (R0)
; output end address is: 4 (R1)
;thermo_4_Click.c, 52 :: 		hal_thermo_read( _i2c_hw_address, out ,1 );
0x162E	0x4611    MOV	R1, R2
0x1630	0x2201    MOVS	R2, #1
; out end address is: 8 (R2)
0x1632	0x2048    MOVS	R0, #72
0x1634	0xF7FFFDD2  BL	_hal_thermo_read+0
;thermo_4_Click.c, 53 :: 		return THERMO_CLICK_OK;
0x1638	0x2000    MOVS	R0, #0
;thermo_4_Click.c, 54 :: 		}
L_end__thermo_read_config:
0x163A	0xF8DDE000  LDR	LR, [SP, #0]
0x163E	0xB001    ADD	SP, SP, #4
0x1640	0x4770    BX	LR
; end of thermo_4_Click__thermo_read_config
thermo_4_Click_thermo_two_bits_write:
;thermo_4_Click.c, 150 :: 		static uint8_t thermo_two_bits_write (uint8_t _value, uint8_t config)
; config start address is: 4 (R1)
; _value start address is: 0 (R0)
; config end address is: 4 (R1)
; _value end address is: 0 (R0)
; _value start address is: 0 (R0)
; config start address is: 4 (R1)
;thermo_4_Click.c, 152 :: 		if (_value == 0x08)            /*setting 5th bit to 0, and 4th to 1*/
0x1554	0x2808    CMP	R0, #8
0x1556	0xD10D    BNE	L_thermo_4_Click_thermo_two_bits_write7
;thermo_4_Click.c, 154 :: 		if (config & 0x10)
0x1558	0xF0010210  AND	R2, R1, #16
0x155C	0xB2D2    UXTB	R2, R2
0x155E	0xB12A    CBZ	R2, L_thermo_4_Click_thermo_two_bits_write8
;thermo_4_Click.c, 156 :: 		config = config | _value;
0x1560	0xEA410200  ORR	R2, R1, R0, LSL #0
0x1564	0xB2D2    UXTB	R2, R2
; _value end address is: 0 (R0)
; config end address is: 4 (R1)
;thermo_4_Click.c, 157 :: 		config -= 0x10;
0x1566	0x3A10    SUBS	R2, #16
; config start address is: 0 (R0)
0x1568	0xB2D0    UXTB	R0, R2
;thermo_4_Click.c, 158 :: 		}
; config end address is: 0 (R0)
0x156A	0xE002    B	L_thermo_4_Click_thermo_two_bits_write9
L_thermo_4_Click_thermo_two_bits_write8:
;thermo_4_Click.c, 159 :: 		else  config = config | _value;
; config start address is: 4 (R1)
; _value start address is: 0 (R0)
0x156C	0xEA410000  ORR	R0, R1, R0, LSL #0
0x1570	0xB2C0    UXTB	R0, R0
; _value end address is: 0 (R0)
; config end address is: 4 (R1)
; config start address is: 0 (R0)
; config end address is: 0 (R0)
L_thermo_4_Click_thermo_two_bits_write9:
;thermo_4_Click.c, 160 :: 		}
; config start address is: 0 (R0)
; config end address is: 0 (R0)
0x1572	0xE010    B	L_thermo_4_Click_thermo_two_bits_write10
L_thermo_4_Click_thermo_two_bits_write7:
;thermo_4_Click.c, 161 :: 		else if (_value == 0x10)      /*setting 4th bit to 0, and 5th to 1*/
; config start address is: 4 (R1)
; _value start address is: 0 (R0)
0x1574	0x2810    CMP	R0, #16
0x1576	0xD10D    BNE	L_thermo_4_Click_thermo_two_bits_write26
;thermo_4_Click.c, 163 :: 		if (config & 0x08)
0x1578	0xF0010208  AND	R2, R1, #8
0x157C	0xB2D2    UXTB	R2, R2
0x157E	0xB12A    CBZ	R2, L_thermo_4_Click_thermo_two_bits_write12
;thermo_4_Click.c, 165 :: 		config = config | _value;
0x1580	0xEA410200  ORR	R2, R1, R0, LSL #0
0x1584	0xB2D2    UXTB	R2, R2
; _value end address is: 0 (R0)
; config end address is: 4 (R1)
;thermo_4_Click.c, 166 :: 		config -= 0x08;
0x1586	0x3A08    SUBS	R2, #8
; config start address is: 0 (R0)
0x1588	0xB2D0    UXTB	R0, R2
;thermo_4_Click.c, 167 :: 		}
; config end address is: 0 (R0)
0x158A	0xE002    B	L_thermo_4_Click_thermo_two_bits_write13
L_thermo_4_Click_thermo_two_bits_write12:
;thermo_4_Click.c, 168 :: 		else  config = config | _value;
; config start address is: 4 (R1)
; _value start address is: 0 (R0)
0x158C	0xEA410000  ORR	R0, R1, R0, LSL #0
0x1590	0xB2C0    UXTB	R0, R0
; _value end address is: 0 (R0)
; config end address is: 4 (R1)
; config start address is: 0 (R0)
; config end address is: 0 (R0)
L_thermo_4_Click_thermo_two_bits_write13:
;thermo_4_Click.c, 169 :: 		}
; config start address is: 0 (R0)
; config end address is: 0 (R0)
0x1592	0xE000    B	L_thermo_4_Click_thermo_two_bits_write11
L_thermo_4_Click_thermo_two_bits_write26:
;thermo_4_Click.c, 161 :: 		else if (_value == 0x10)      /*setting 4th bit to 0, and 5th to 1*/
0x1594	0xB2C8    UXTB	R0, R1
;thermo_4_Click.c, 169 :: 		}
L_thermo_4_Click_thermo_two_bits_write11:
; config start address is: 0 (R0)
; config end address is: 0 (R0)
L_thermo_4_Click_thermo_two_bits_write10:
;thermo_4_Click.c, 170 :: 		return config;
; config start address is: 0 (R0)
; config end address is: 0 (R0)
;thermo_4_Click.c, 171 :: 		}
L_end_thermo_two_bits_write:
0x1596	0x4770    BX	LR
; end of thermo_4_Click_thermo_two_bits_write
thermo_4_Click__thermo_write_config:
;thermo_4_Click.c, 66 :: 		static uint8_t _thermo_write_config( uint8_t reg, uint8_t wr_data)
; wr_data start address is: 4 (R1)
; reg start address is: 0 (R0)
0x14B4	0xB082    SUB	SP, SP, #8
0x14B6	0xF8CDE000  STR	LR, [SP, #0]
; wr_data end address is: 4 (R1)
; reg end address is: 0 (R0)
; reg start address is: 0 (R0)
; wr_data start address is: 4 (R1)
;thermo_4_Click.c, 69 :: 		input[ 0 ] = reg;
0x14BA	0xAB01    ADD	R3, SP, #4
0x14BC	0x7018    STRB	R0, [R3, #0]
; reg end address is: 0 (R0)
;thermo_4_Click.c, 70 :: 		input[ 1 ] = wr_data;
0x14BE	0x1C5A    ADDS	R2, R3, #1
0x14C0	0x7011    STRB	R1, [R2, #0]
; wr_data end address is: 4 (R1)
;thermo_4_Click.c, 71 :: 		hal_thermo_write( _i2c_hw_address, input, 2 );
0x14C2	0x2202    MOVS	R2, #2
0x14C4	0x4619    MOV	R1, R3
0x14C6	0x2048    MOVS	R0, #72
0x14C8	0xF7FFFECA  BL	_hal_thermo_write+0
;thermo_4_Click.c, 72 :: 		return THERMO_CLICK_OK;
0x14CC	0x2000    MOVS	R0, #0
;thermo_4_Click.c, 73 :: 		}
L_end__thermo_write_config:
0x14CE	0xF8DDE000  LDR	LR, [SP, #0]
0x14D2	0xB002    ADD	SP, SP, #8
0x14D4	0x4770    BX	LR
; end of thermo_4_Click__thermo_write_config
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 994 :: 		
0x1D08	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1001 :: 		
0x1D0A	0xB672    CPSID	i
;__Lib_System.c, 1003 :: 		
0x1D0C	0x4897    LDR	R0, [PC, #604]
0x1D0E	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1004 :: 		
0x1D10	0x4897    LDR	R0, [PC, #604]
0x1D12	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1005 :: 		
0x1D14	0x4897    LDR	R0, [PC, #604]
0x1D16	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1006 :: 		
0x1D18	0x4897    LDR	R0, [PC, #604]
0x1D1A	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1007 :: 		
0x1D1C	0x4897    LDR	R0, [PC, #604]
0x1D1E	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1008 :: 		
0x1D20	0x4897    LDR	R0, [PC, #604]
0x1D22	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1009 :: 		
0x1D24	0x4897    LDR	R0, [PC, #604]
0x1D26	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1010 :: 		
0x1D28	0x4897    LDR	R0, [PC, #604]
0x1D2A	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1011 :: 		
0x1D2C	0x4897    LDR	R0, [PC, #604]
0x1D2E	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1012 :: 		
0x1D30	0x4897    LDR	R0, [PC, #604]
0x1D32	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1013 :: 		
0x1D34	0x4897    LDR	R0, [PC, #604]
0x1D36	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1014 :: 		
0x1D38	0x4897    LDR	R0, [PC, #604]
0x1D3A	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1015 :: 		
; ulWDOG_STCTRLH start address is: 4 (R1)
0x1D3C	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1016 :: 		
0x1D3E	0x4898    LDR	R0, [PC, #608]
0x1D40	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1018 :: 		
0x1D42	0x4898    LDR	R0, [PC, #608]
0x1D44	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1020 :: 		
0x1D46	0x980D    LDR	R0, [SP, #52]
0x1D48	0xF0000007  AND	R0, R0, #7
0x1D4C	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1023 :: 		
0x1D4E	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x1D52	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC231
;__Lib_System.c, 1026 :: 		
0x1D54	0xF24C5020  MOVW	R0, #50464
0x1D58	0x4993    LDR	R1, [PC, #588]
0x1D5A	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1028 :: 		
0x1D5C	0xF64D1028  MOVW	R0, #55592
0x1D60	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1035 :: 		
0x1D62	0xF24011D2  MOVW	R1, #466
0x1D66	0x4891    LDR	R0, [PC, #580]
0x1D68	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1036 :: 		
L___Lib_System_InitialSetUpRCCRCC231:
;__Lib_System.c, 1038 :: 		
0x1D6A	0x2100    MOVS	R1, #0
0x1D6C	0x4890    LDR	R0, [PC, #576]
0x1D6E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1040 :: 		
0x1D70	0x4890    LDR	R0, [PC, #576]
0x1D72	0x7800    LDRB	R0, [R0, #0]
0x1D74	0xF0000001  AND	R0, R0, #1
0x1D78	0xB2C0    UXTB	R0, R0
0x1D7A	0xB158    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1042 :: 		
0x1D7C	0x488E    LDR	R0, [PC, #568]
0x1D7E	0x7800    LDRB	R0, [R0, #0]
0x1D80	0xF0000008  AND	R0, R0, #8
0x1D84	0xB2C0    UXTB	R0, R0
0x1D86	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1044 :: 		
0x1D88	0x498B    LDR	R1, [PC, #556]
0x1D8A	0x7808    LDRB	R0, [R1, #0]
0x1D8C	0xF0400008  ORR	R0, R0, #8
0x1D90	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1045 :: 		
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1046 :: 		
0x1D92	0xE021    B	L___Lib_System_InitialSetUpRCCRCC234
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1047 :: 		
0x1D94	0x4889    LDR	R0, [PC, #548]
0x1D96	0x6800    LDR	R0, [R0, #0]
0x1D98	0xF0405100  ORR	R1, R0, #536870912
0x1D9C	0x4887    LDR	R0, [PC, #540]
0x1D9E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1048 :: 		
0x1DA0	0x4887    LDR	R0, [PC, #540]
0x1DA2	0x6800    LDR	R0, [R0, #0]
0x1DA4	0xF4007080  AND	R0, R0, #256
0x1DA8	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC235
;__Lib_System.c, 1049 :: 		
0x1DAA	0x4885    LDR	R0, [PC, #532]
0x1DAC	0x6801    LDR	R1, [R0, #0]
0x1DAE	0xF46F5070  MVN	R0, #15360
0x1DB2	0xEA010000  AND	R0, R1, R0, LSL #0
0x1DB6	0xF4407140  ORR	R1, R0, #768
0x1DBA	0x4881    LDR	R0, [PC, #516]
0x1DBC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1050 :: 		
0x1DBE	0x4880    LDR	R0, [PC, #512]
0x1DC0	0x6800    LDR	R0, [R0, #0]
0x1DC2	0xF4407180  ORR	R1, R0, #256
0x1DC6	0x487E    LDR	R0, [PC, #504]
0x1DC8	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1051 :: 		
0x1DCA	0x487D    LDR	R0, [PC, #500]
0x1DCC	0x6801    LDR	R1, [R0, #0]
0x1DCE	0xF46F7000  MVN	R0, #512
0x1DD2	0x4001    ANDS	R1, R0
0x1DD4	0x487A    LDR	R0, [PC, #488]
0x1DD6	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1052 :: 		
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1053 :: 		
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1056 :: 		
0x1DD8	0x21AA    MOVS	R1, #170
0x1DDA	0x487A    LDR	R0, [PC, #488]
0x1DDC	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1058 :: 		
0x1DDE	0x980D    LDR	R0, [SP, #52]
0x1DE0	0xF0000010  AND	R0, R0, #16
0x1DE4	0xB958    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1060 :: 		
0x1DE6	0x4878    LDR	R0, [PC, #480]
0x1DE8	0x7800    LDRB	R0, [R0, #0]
0x1DEA	0xF000019F  AND	R1, R0, #159
0x1DEE	0x4876    LDR	R0, [PC, #472]
0x1DF0	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1062 :: 		
L___Lib_System_InitialSetUpRCCRCC237:
0x1DF2	0x4876    LDR	R0, [PC, #472]
0x1DF4	0x7800    LDRB	R0, [R0, #0]
0x1DF6	0x2801    CMP	R0, #1
0x1DF8	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC238
0x1DFA	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC237
L___Lib_System_InitialSetUpRCCRCC238:
;__Lib_System.c, 1063 :: 		
0x1DFC	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC239
L___Lib_System_InitialSetUpRCCRCC236:
0x1DFE	0x980D    LDR	R0, [SP, #52]
0x1E00	0xF0000010  AND	R0, R0, #16
0x1E04	0xB1B8    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC240
;__Lib_System.c, 1065 :: 		
0x1E06	0x990E    LDR	R1, [SP, #56]
0x1E08	0x4871    LDR	R0, [PC, #452]
0x1E0A	0x4281    CMP	R1, R0
0x1E0C	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1067 :: 		
0x1E0E	0x2160    MOVS	R1, #96
0x1E10	0x486D    LDR	R0, [PC, #436]
0x1E12	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		
L___Lib_System_InitialSetUpRCCRCC242:
0x1E14	0x486D    LDR	R0, [PC, #436]
0x1E16	0x7800    LDRB	R0, [R0, #0]
0x1E18	0x2880    CMP	R0, #128
0x1E1A	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC243
0x1E1C	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC242
L___Lib_System_InitialSetUpRCCRCC243:
;__Lib_System.c, 1070 :: 		
0x1E1E	0xE00A    B	L___Lib_System_InitialSetUpRCCRCC244
L___Lib_System_InitialSetUpRCCRCC241:
;__Lib_System.c, 1071 :: 		
0x1E20	0x4869    LDR	R0, [PC, #420]
0x1E22	0x7800    LDRB	R0, [R0, #0]
0x1E24	0xF000019F  AND	R1, R0, #159
0x1E28	0x4867    LDR	R0, [PC, #412]
0x1E2A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		
L___Lib_System_InitialSetUpRCCRCC245:
0x1E2C	0x4867    LDR	R0, [PC, #412]
0x1E2E	0x7800    LDRB	R0, [R0, #0]
0x1E30	0x2801    CMP	R0, #1
0x1E32	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC246
0x1E34	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC246:
;__Lib_System.c, 1073 :: 		
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1074 :: 		
L___Lib_System_InitialSetUpRCCRCC240:
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1076 :: 		
0x1E36	0x9904    LDR	R1, [SP, #16]
0x1E38	0x4866    LDR	R0, [PC, #408]
0x1E3A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1078 :: 		
0x1E3C	0x4866    LDR	R0, [PC, #408]
0x1E3E	0x6801    LDR	R1, [R0, #0]
0x1E40	0xF46F2040  MVN	R0, #786432
0x1E44	0x4001    ANDS	R1, R0
0x1E46	0x9802    LDR	R0, [SP, #8]
0x1E48	0xF4002040  AND	R0, R0, #786432
0x1E4C	0x4301    ORRS	R1, R0
0x1E4E	0x4862    LDR	R0, [PC, #392]
0x1E50	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		
0x1E52	0x4862    LDR	R0, [PC, #392]
0x1E54	0x6801    LDR	R1, [R0, #0]
0x1E56	0xF46F3040  MVN	R0, #196608
0x1E5A	0x4001    ANDS	R1, R0
0x1E5C	0x9803    LDR	R0, [SP, #12]
0x1E5E	0xF4003040  AND	R0, R0, #196608
0x1E62	0x4301    ORRS	R1, R0
0x1E64	0x485D    LDR	R0, [PC, #372]
0x1E66	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1082 :: 		
0x1E68	0x980F    LDR	R0, [SP, #60]
0x1E6A	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2124
0x1E6C	0x980F    LDR	R0, [SP, #60]
0x1E6E	0x2801    CMP	R0, #1
0x1E70	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x1E72	0x980F    LDR	R0, [SP, #60]
0x1E74	0x2802    CMP	R0, #2
0x1E76	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2122
0x1E78	0xE064    B	L___Lib_System_InitialSetUpRCCRCC249
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
L___Lib_System_InitialSetUpRCCRCC2122:
;__Lib_System.c, 1084 :: 		
0x1E7A	0x9801    LDR	R0, [SP, #4]
0x1E7C	0xF0000080  AND	R0, R0, #128
0x1E80	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x1E82	0x9808    LDR	R0, [SP, #32]
0x1E84	0xF0000040  AND	R0, R0, #64
0x1E88	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2126
0x1E8A	0x980B    LDR	R0, [SP, #44]
0x1E8C	0xF0000003  AND	R0, R0, #3
0x1E90	0x2800    CMP	R0, #0
0x1E92	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2125
0x1E94	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2119
L___Lib_System_InitialSetUpRCCRCC2126:
L___Lib_System_InitialSetUpRCCRCC2125:
0x1E96	0xE015    B	L___Lib_System_InitialSetUpRCCRCC254
L___Lib_System_InitialSetUpRCCRCC2119:
L___Lib_System_InitialSetUpRCCRCC2127:
;__Lib_System.c, 1086 :: 		
0x1E98	0x4851    LDR	R0, [PC, #324]
0x1E9A	0x6800    LDR	R0, [R0, #0]
0x1E9C	0xF4407100  ORR	R1, R0, #512
0x1EA0	0x484F    LDR	R0, [PC, #316]
0x1EA2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1088 :: 		
0x1EA4	0x484F    LDR	R0, [PC, #316]
0x1EA6	0x6801    LDR	R1, [R0, #0]
0x1EA8	0x484F    LDR	R0, [PC, #316]
0x1EAA	0x4001    ANDS	R1, R0
0x1EAC	0x484D    LDR	R0, [PC, #308]
0x1EAE	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1089 :: 		
0x1EB0	0x9806    LDR	R0, [SP, #24]
0x1EB2	0xF0000004  AND	R0, R0, #4
0x1EB6	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC255
;__Lib_System.c, 1091 :: 		
0x1EB8	0x484C    LDR	R0, [PC, #304]
0x1EBA	0x6801    LDR	R1, [R0, #0]
0x1EBC	0x484A    LDR	R0, [PC, #296]
0x1EBE	0x4001    ANDS	R1, R0
0x1EC0	0x484A    LDR	R0, [PC, #296]
0x1EC2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1092 :: 		
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1093 :: 		
L___Lib_System_InitialSetUpRCCRCC254:
;__Lib_System.c, 1094 :: 		
0x1EC4	0x990A    LDR	R1, [SP, #40]
0x1EC6	0x484A    LDR	R0, [PC, #296]
0x1EC8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1095 :: 		
0x1ECA	0x9905    LDR	R1, [SP, #20]
0x1ECC	0x4849    LDR	R0, [PC, #292]
0x1ECE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1097 :: 		
0x1ED0	0x9805    LDR	R0, [SP, #20]
0x1ED2	0xF0000004  AND	R0, R0, #4
0x1ED6	0xB140    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1098 :: 		
L___Lib_System_InitialSetUpRCCRCC257:
0x1ED8	0x4847    LDR	R0, [PC, #284]
0x1EDA	0x7800    LDRB	R0, [R0, #0]
0x1EDC	0xF0000010  AND	R0, R0, #16
0x1EE0	0xB2C0    UXTB	R0, R0
0x1EE2	0x2800    CMP	R0, #0
0x1EE4	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC258
;__Lib_System.c, 1099 :: 		
0x1EE6	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC257
L___Lib_System_InitialSetUpRCCRCC258:
;__Lib_System.c, 1100 :: 		
0x1EE8	0xE006    B	L___Lib_System_InitialSetUpRCCRCC259
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1101 :: 		
L___Lib_System_InitialSetUpRCCRCC260:
0x1EEA	0x4843    LDR	R0, [PC, #268]
0x1EEC	0x7800    LDRB	R0, [R0, #0]
0x1EEE	0xF0000010  AND	R0, R0, #16
0x1EF2	0xB2C0    UXTB	R0, R0
0x1EF4	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC261
;__Lib_System.c, 1102 :: 		
0x1EF6	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC261:
;__Lib_System.c, 1103 :: 		
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1104 :: 		
0x1EF8	0x4840    LDR	R0, [PC, #256]
0x1EFA	0x7800    LDRB	R0, [R0, #0]
0x1EFC	0xF00001BF  AND	R1, R0, #191
0x1F00	0xB2C9    UXTB	R1, R1
0x1F02	0x9806    LDR	R0, [SP, #24]
0x1F04	0xF00000FD  AND	R0, R0, #253
0x1F08	0x4301    ORRS	R1, R0
0x1F0A	0x483C    LDR	R0, [PC, #240]
0x1F0C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1105 :: 		
0x1F0E	0x9807    LDR	R0, [SP, #28]
0x1F10	0xF00001E0  AND	R1, R0, #224
0x1F14	0x483A    LDR	R0, [PC, #232]
0x1F16	0x7800    LDRB	R0, [R0, #0]
0x1F18	0xF000001F  AND	R0, R0, #31
0x1F1C	0xB2C0    UXTB	R0, R0
0x1F1E	0x4301    ORRS	R1, R0
0x1F20	0x4837    LDR	R0, [PC, #220]
0x1F22	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1106 :: 		
0x1F24	0x9901    LDR	R1, [SP, #4]
0x1F26	0x4837    LDR	R0, [PC, #220]
0x1F28	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1107 :: 		
0x1F2A	0x990B    LDR	R1, [SP, #44]
0x1F2C	0x4836    LDR	R0, [PC, #216]
0x1F2E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1108 :: 		
0x1F30	0x980F    LDR	R0, [SP, #60]
0x1F32	0x2802    CMP	R0, #2
0x1F34	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1110 :: 		
0x1F36	0x4831    LDR	R0, [PC, #196]
0x1F38	0x7800    LDRB	R0, [R0, #0]
0x1F3A	0xF0400102  ORR	R1, R0, #2
0x1F3E	0x482F    LDR	R0, [PC, #188]
0x1F40	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1112 :: 		
0x1F42	0xE0BD    B	L___Lib_System_InitialSetUpRCCRCC263
L___Lib_System_InitialSetUpRCCRCC249:
;__Lib_System.c, 1114 :: 		
0x1F44	0x9801    LDR	R0, [SP, #4]
0x1F46	0xF0000080  AND	R0, R0, #128
0x1F4A	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x1F4C	0x980B    LDR	R0, [SP, #44]
0x1F4E	0xF0000003  AND	R0, R0, #3
0x1F52	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x1F54	0xE066    B	L___Lib_System_InitialSetUpRCCRCC266
L___Lib_System_InitialSetUpRCCRCC2129:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1116 :: 		
0x1F56	0x4822    LDR	R0, [PC, #136]
0x1F58	0x6800    LDR	R0, [R0, #0]
0x1F5A	0xF4407100  ORR	R1, R0, #512
0x1F5E	0x4820    LDR	R0, [PC, #128]
0x1F60	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		
0x1F62	0x4820    LDR	R0, [PC, #128]
0x1F64	0x6801    LDR	R1, [R0, #0]
0x1F66	0x4820    LDR	R0, [PC, #128]
0x1F68	0x4001    ANDS	R1, R0
0x1F6A	0xE04F    B	#158
0x1F6C	0x00000000  	#0
0x1F70	0x0000000C  	#786432
0x1F74	0x00000001  	#65536
0x1F78	0x00000114  	#18087936
0x1F7C	0x00220000  	#34
0x1F80	0x00240000  	#36
0x1F84	0x00000000  	#0
0x1F88	0x00020000  	#2
0x1F8C	0x00460000  	#70
0x1F90	0x00000000  	#0
0x1F94	0x00000000  	#0
0x1F98	0x00000000  	#0
0x1F9C	0x00000000  	#0
0x1FA0	0x00070000  	#7
0x1FA4	0xD4C00001  	#120000
0x1FA8	0x200E4005  	#1074077710
0x1FAC	0x20004005  	#1074077696
0x1FB0	0xED08E000  	#3758157064
0x1FB4	0xF0004007  	#1074262016
0x1FB8	0xD0024007  	#1074253826
0x1FBC	0x803C4004  	SIM_SCGC6+0
0x1FC0	0xD0104003  	RTC_CR+0
0x1FC4	0xE0004007  	SMC_PMPROT+0
0x1FC8	0xE0014007  	SMC_PMCTRL+0
0x1FCC	0xE0034007  	SMC_PMSTAT+0
0x1FD0	0x38800001  	#80000
0x1FD4	0x80444004  	SIM_CLKDIV1+0
0x1FD8	0x70004004  	SIM_SOPT1+0
0x1FDC	0x80044004  	SIM_SOPT2+0
0x1FE0	0x80384004  	SIM_SCGC5+0
0x1FE4	0x90484004  	PORTA_PCR18+0
0x1FE8	0xF8FFFEFF  	#-16779009
0x1FEC	0x904C4004  	PORTA_PCR19+0
0x1FF0	0x40084006  	MCG_SC+0
0x1FF4	0x40004006  	MCG_C1+0
0x1FF8	0x40064006  	MCG_S+0
0x1FFC	0x40014006  	MCG_C2+0
0x2000	0x40034006  	MCG_C4+0
0x2004	0x50004006  	OSC_CR+0
0x2008	0x400C4006  	MCG_C7+0
0x200C	0x487F    LDR	R0, [PC, #508]
0x200E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1119 :: 		
0x2010	0x9806    LDR	R0, [SP, #24]
0x2012	0xF0000004  AND	R0, R0, #4
0x2016	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC267
;__Lib_System.c, 1121 :: 		
0x2018	0x487D    LDR	R0, [PC, #500]
0x201A	0x6801    LDR	R1, [R0, #0]
0x201C	0x487D    LDR	R0, [PC, #500]
0x201E	0x4001    ANDS	R1, R0
0x2020	0x487B    LDR	R0, [PC, #492]
0x2022	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1122 :: 		
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1123 :: 		
L___Lib_System_InitialSetUpRCCRCC266:
;__Lib_System.c, 1124 :: 		
0x2024	0x990A    LDR	R1, [SP, #40]
0x2026	0x487C    LDR	R0, [PC, #496]
0x2028	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1125 :: 		
0x202A	0x487C    LDR	R0, [PC, #496]
0x202C	0x7800    LDRB	R0, [R0, #0]
0x202E	0xF00001BF  AND	R1, R0, #191
0x2032	0xB2C9    UXTB	R1, R1
0x2034	0x9806    LDR	R0, [SP, #24]
0x2036	0xF00000FD  AND	R0, R0, #253
0x203A	0x4301    ORRS	R1, R0
0x203C	0x4877    LDR	R0, [PC, #476]
0x203E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1126 :: 		
0x2040	0x9901    LDR	R1, [SP, #4]
0x2042	0x4877    LDR	R0, [PC, #476]
0x2044	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1127 :: 		
0x2046	0x990B    LDR	R1, [SP, #44]
0x2048	0x4876    LDR	R0, [PC, #472]
0x204A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		
0x204C	0x980F    LDR	R0, [SP, #60]
0x204E	0x2807    CMP	R0, #7
0x2050	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1129 :: 		
0x2052	0x9805    LDR	R0, [SP, #20]
0x2054	0xF0400180  ORR	R1, R0, #128
0x2058	0x4873    LDR	R0, [PC, #460]
0x205A	0x7001    STRB	R1, [R0, #0]
0x205C	0xE002    B	L___Lib_System_InitialSetUpRCCRCC269
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1131 :: 		
0x205E	0x9905    LDR	R1, [SP, #20]
0x2060	0x4871    LDR	R0, [PC, #452]
0x2062	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1133 :: 		
0x2064	0x9806    LDR	R0, [SP, #24]
0x2066	0xF0000004  AND	R0, R0, #4
0x206A	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
0x206C	0x980B    LDR	R0, [SP, #44]
0x206E	0xF0000003  AND	R0, R0, #3
0x2072	0xB930    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
L___Lib_System_InitialSetUpRCCRCC2117:
;__Lib_System.c, 1134 :: 		
L___Lib_System_InitialSetUpRCCRCC273:
0x2074	0x486D    LDR	R0, [PC, #436]
0x2076	0x7800    LDRB	R0, [R0, #0]
0x2078	0xF0000002  AND	R0, R0, #2
0x207C	0xB2C0    UXTB	R0, R0
0x207E	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC274
;__Lib_System.c, 1135 :: 		
0x2080	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC273
L___Lib_System_InitialSetUpRCCRCC274:
;__Lib_System.c, 1133 :: 		
L___Lib_System_InitialSetUpRCCRCC2131:
L___Lib_System_InitialSetUpRCCRCC2130:
;__Lib_System.c, 1138 :: 		
0x2082	0x9805    LDR	R0, [SP, #20]
0x2084	0xF0000004  AND	R0, R0, #4
0x2088	0xB140    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1139 :: 		
L___Lib_System_InitialSetUpRCCRCC276:
0x208A	0x4868    LDR	R0, [PC, #416]
0x208C	0x7800    LDRB	R0, [R0, #0]
0x208E	0xF0000010  AND	R0, R0, #16
0x2092	0xB2C0    UXTB	R0, R0
0x2094	0x2800    CMP	R0, #0
0x2096	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC277
;__Lib_System.c, 1140 :: 		
0x2098	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC276
L___Lib_System_InitialSetUpRCCRCC277:
;__Lib_System.c, 1141 :: 		
0x209A	0xE006    B	L___Lib_System_InitialSetUpRCCRCC278
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1142 :: 		
L___Lib_System_InitialSetUpRCCRCC279:
0x209C	0x4863    LDR	R0, [PC, #396]
0x209E	0x7800    LDRB	R0, [R0, #0]
0x20A0	0xF0000010  AND	R0, R0, #16
0x20A4	0xB2C0    UXTB	R0, R0
0x20A6	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC280
;__Lib_System.c, 1143 :: 		
0x20A8	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC280:
;__Lib_System.c, 1144 :: 		
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1145 :: 		
0x20AA	0x9807    LDR	R0, [SP, #28]
0x20AC	0xF00001E0  AND	R1, R0, #224
0x20B0	0x485F    LDR	R0, [PC, #380]
0x20B2	0x7800    LDRB	R0, [R0, #0]
0x20B4	0xF000001F  AND	R0, R0, #31
0x20B8	0xB2C0    UXTB	R0, R0
0x20BA	0x4301    ORRS	R1, R0
0x20BC	0x485C    LDR	R0, [PC, #368]
0x20BE	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1150 :: 		
0x20C0	0x9808    LDR	R0, [SP, #32]
0x20C2	0xF00001BF  AND	R1, R0, #191
0x20C6	0x485B    LDR	R0, [PC, #364]
0x20C8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		
0x20CA	0x9809    LDR	R0, [SP, #36]
0x20CC	0xF00001BF  AND	R1, R0, #191
0x20D0	0x4859    LDR	R0, [PC, #356]
0x20D2	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		
0x20D4	0x9808    LDR	R0, [SP, #32]
0x20D6	0xF0000040  AND	R0, R0, #64
0x20DA	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1153 :: 		
0x20DC	0x4855    LDR	R0, [PC, #340]
0x20DE	0x7800    LDRB	R0, [R0, #0]
0x20E0	0xF0400140  ORR	R1, R0, #64
0x20E4	0x4853    LDR	R0, [PC, #332]
0x20E6	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1154 :: 		
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1157 :: 		
0x20E8	0x980F    LDR	R0, [SP, #60]
0x20EA	0x2805    CMP	R0, #5
0x20EC	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1158 :: 		
0x20EE	0x484B    LDR	R0, [PC, #300]
0x20F0	0x7800    LDRB	R0, [R0, #0]
0x20F2	0xF0400102  ORR	R1, R0, #2
0x20F6	0x4849    LDR	R0, [PC, #292]
0x20F8	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1159 :: 		
0x20FA	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC283
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1160 :: 		
0x20FC	0x980F    LDR	R0, [SP, #60]
0x20FE	0x2806    CMP	R0, #6
0x2100	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x2102	0x980F    LDR	R0, [SP, #60]
0x2104	0x2807    CMP	R0, #7
0x2106	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2132
0x2108	0xE015    B	L___Lib_System_InitialSetUpRCCRCC286
L___Lib_System_InitialSetUpRCCRCC2133:
L___Lib_System_InitialSetUpRCCRCC2132:
;__Lib_System.c, 1161 :: 		
0x210A	0x484B    LDR	R0, [PC, #300]
0x210C	0x7800    LDRB	R0, [R0, #0]
0x210E	0xF0400140  ORR	R1, R0, #64
0x2112	0x4849    LDR	R0, [PC, #292]
0x2114	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1162 :: 		
L___Lib_System_InitialSetUpRCCRCC287:
0x2116	0x4845    LDR	R0, [PC, #276]
0x2118	0x7800    LDRB	R0, [R0, #0]
0x211A	0xF0000040  AND	R0, R0, #64
0x211E	0xB2C0    UXTB	R0, R0
0x2120	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC288
;__Lib_System.c, 1163 :: 		
0x2122	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC288:
;__Lib_System.c, 1164 :: 		
0x2124	0x980F    LDR	R0, [SP, #60]
0x2126	0x2807    CMP	R0, #7
0x2128	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1165 :: 		
0x212A	0x483F    LDR	R0, [PC, #252]
0x212C	0x7800    LDRB	R0, [R0, #0]
0x212E	0xF000013F  AND	R1, R0, #63
0x2132	0x483D    LDR	R0, [PC, #244]
0x2134	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1166 :: 		
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1167 :: 		
L___Lib_System_InitialSetUpRCCRCC286:
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1169 :: 		
0x2136	0x980F    LDR	R0, [SP, #60]
0x2138	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2135
0x213A	0x980F    LDR	R0, [SP, #60]
0x213C	0x2803    CMP	R0, #3
0x213E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x2140	0xE029    B	L___Lib_System_InitialSetUpRCCRCC292
L___Lib_System_InitialSetUpRCCRCC2135:
L___Lib_System_InitialSetUpRCCRCC2134:
;__Lib_System.c, 1170 :: 		
L___Lib_System_InitialSetUpRCCRCC293:
0x2142	0x483A    LDR	R0, [PC, #232]
0x2144	0x7800    LDRB	R0, [R0, #0]
0x2146	0xF000000C  AND	R0, R0, #12
0x214A	0xB2C0    UXTB	R0, R0
0x214C	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC294
;__Lib_System.c, 1171 :: 		
0x214E	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC294:
;__Lib_System.c, 1173 :: 		
0x2150	0x483A    LDR	R0, [PC, #232]
0x2152	0x6800    LDR	R0, [R0, #0]
0x2154	0xF0400101  ORR	R1, R0, #1
0x2158	0x4838    LDR	R0, [PC, #224]
0x215A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1174 :: 		
0x215C	0x2100    MOVS	R1, #0
0x215E	0x4838    LDR	R0, [PC, #224]
0x2160	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		
0x2162	0x2180    MOVS	R1, #128
0x2164	0x4837    LDR	R0, [PC, #220]
0x2166	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		
0x2168	0x2105    MOVS	R1, #5
0x216A	0x4837    LDR	R0, [PC, #220]
0x216C	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1177 :: 		
0x216E	0x2101    MOVS	R1, #1
0x2170	0x4834    LDR	R0, [PC, #208]
0x2172	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1178 :: 		
L___Lib_System_InitialSetUpRCCRCC295:
0x2174	0x4833    LDR	R0, [PC, #204]
0x2176	0x6800    LDR	R0, [R0, #0]
0x2178	0xF0000080  AND	R0, R0, #128
0x217C	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC296
;__Lib_System.c, 1179 :: 		
0x217E	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC295
L___Lib_System_InitialSetUpRCCRCC296:
;__Lib_System.c, 1180 :: 		
0x2180	0x2100    MOVS	R1, #0
0x2182	0x4830    LDR	R0, [PC, #192]
0x2184	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1181 :: 		
0x2186	0x482D    LDR	R0, [PC, #180]
0x2188	0x6801    LDR	R1, [R0, #0]
0x218A	0xF06F0001  MVN	R0, #1
0x218E	0x4001    ANDS	R1, R0
0x2190	0x482A    LDR	R0, [PC, #168]
0x2192	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1182 :: 		
0x2194	0xE02D    B	L___Lib_System_InitialSetUpRCCRCC297
L___Lib_System_InitialSetUpRCCRCC292:
;__Lib_System.c, 1183 :: 		
0x2196	0x980F    LDR	R0, [SP, #60]
0x2198	0x2801    CMP	R0, #1
0x219A	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x219C	0x980F    LDR	R0, [SP, #60]
0x219E	0x2802    CMP	R0, #2
0x21A0	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2136
0x21A2	0xE008    B	L___Lib_System_InitialSetUpRCCRCC2100
L___Lib_System_InitialSetUpRCCRCC2137:
L___Lib_System_InitialSetUpRCCRCC2136:
;__Lib_System.c, 1184 :: 		
L___Lib_System_InitialSetUpRCCRCC2101:
0x21A4	0x4821    LDR	R0, [PC, #132]
0x21A6	0x7800    LDRB	R0, [R0, #0]
0x21A8	0xF000000C  AND	R0, R0, #12
0x21AC	0xB2C0    UXTB	R0, R0
0x21AE	0x2804    CMP	R0, #4
0x21B0	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2102
;__Lib_System.c, 1185 :: 		
0x21B2	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2102:
;__Lib_System.c, 1186 :: 		
0x21B4	0xE01D    B	L___Lib_System_InitialSetUpRCCRCC2103
L___Lib_System_InitialSetUpRCCRCC2100:
;__Lib_System.c, 1187 :: 		
0x21B6	0x980F    LDR	R0, [SP, #60]
0x21B8	0x2804    CMP	R0, #4
0x21BA	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x21BC	0x980F    LDR	R0, [SP, #60]
0x21BE	0x2806    CMP	R0, #6
0x21C0	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x21C2	0x980F    LDR	R0, [SP, #60]
0x21C4	0x2805    CMP	R0, #5
0x21C6	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x21C8	0xE008    B	L___Lib_System_InitialSetUpRCCRCC2106
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
L___Lib_System_InitialSetUpRCCRCC2138:
;__Lib_System.c, 1188 :: 		
L___Lib_System_InitialSetUpRCCRCC2107:
0x21CA	0x4818    LDR	R0, [PC, #96]
0x21CC	0x7800    LDRB	R0, [R0, #0]
0x21CE	0xF000000C  AND	R0, R0, #12
0x21D2	0xB2C0    UXTB	R0, R0
0x21D4	0x2808    CMP	R0, #8
0x21D6	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2108
;__Lib_System.c, 1189 :: 		
0x21D8	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2108:
;__Lib_System.c, 1190 :: 		
0x21DA	0xE00A    B	L___Lib_System_InitialSetUpRCCRCC2109
L___Lib_System_InitialSetUpRCCRCC2106:
;__Lib_System.c, 1191 :: 		
0x21DC	0x980F    LDR	R0, [SP, #60]
0x21DE	0x2807    CMP	R0, #7
0x21E0	0xD107    BNE	L___Lib_System_InitialSetUpRCCRCC2110
;__Lib_System.c, 1192 :: 		
L___Lib_System_InitialSetUpRCCRCC2111:
0x21E2	0x4812    LDR	R0, [PC, #72]
0x21E4	0x7800    LDRB	R0, [R0, #0]
0x21E6	0xF000000C  AND	R0, R0, #12
0x21EA	0xB2C0    UXTB	R0, R0
0x21EC	0x280C    CMP	R0, #12
0x21EE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2112
;__Lib_System.c, 1193 :: 		
0x21F0	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2111
L___Lib_System_InitialSetUpRCCRCC2112:
;__Lib_System.c, 1194 :: 		
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2109:
L___Lib_System_InitialSetUpRCCRCC2103:
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1204 :: 		
0x21F2	0x4816    LDR	R0, [PC, #88]
0x21F4	0x6801    LDR	R1, [R0, #0]
0x21F6	0xF06F000F  MVN	R0, #15
0x21FA	0x4001    ANDS	R1, R0
0x21FC	0x980C    LDR	R0, [SP, #48]
0x21FE	0xF000000F  AND	R0, R0, #15
0x2202	0x4301    ORRS	R1, R0
0x2204	0x4811    LDR	R0, [PC, #68]
0x2206	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1205 :: 		
L_end_InitialSetUpRCCRCC2:
0x2208	0xB010    ADD	SP, SP, #64
0x220A	0x4770    BX	LR
0x220C	0x90484004  	PORTA_PCR18+0
0x2210	0x904C4004  	PORTA_PCR19+0
0x2214	0xF8FFFEFF  	#-16779009
0x2218	0x40084006  	MCG_SC+0
0x221C	0x40014006  	MCG_C2+0
0x2220	0x50004006  	OSC_CR+0
0x2224	0x400C4006  	MCG_C7+0
0x2228	0x40004006  	MCG_C1+0
0x222C	0x40064006  	MCG_S+0
0x2230	0x40034006  	MCG_C4+0
0x2234	0x40044006  	MCG_C5+0
0x2238	0x40054006  	MCG_C6+0
0x223C	0x80384004  	SIM_SCGC5+0
0x2240	0x00084004  	LPTMR0_CMR+0
0x2244	0x00004004  	LPTMR0_CSR+0
0x2248	0x00044004  	LPTMR0_PSR+0
0x224C	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 954 :: 		
0x1AEC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 955 :: 		
0x1AEE	0x4902    LDR	R1, [PC, #8]
0x1AF0	0x4802    LDR	R0, [PC, #8]
0x1AF2	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 956 :: 		
L_end_InitialSetUpFosc:
0x1AF4	0xB001    ADD	SP, SP, #4
0x1AF6	0x4770    BX	LR
0x1AF8	0xD4C00001  	#120000
0x1AFC	0x010C1FFF  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 544 :: 		
0x1ACC	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 545 :: 		
L___GenExcept27:
0x1ACE	0xE7FE    B	L___GenExcept27
;__Lib_System.c, 546 :: 		
L_end___GenExcept:
0x1AD0	0xB001    ADD	SP, SP, #4
0x1AD2	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 577 :: 		
0x1AD4	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 578 :: 		
0x1AD6	0xB672    CPSID	i
;__Lib_System.c, 579 :: 		
0x1AD8	0x4903    LDR	R1, [PC, #12]
0x1ADA	0x6808    LDR	R0, [R1, #0]
0x1ADC	0xF4400070  ORR	R0, R0, #15728640
0x1AE0	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 580 :: 		
0x1AE2	0xB662    CPSIE	i
;__Lib_System.c, 581 :: 		
L_end___EnableFPU:
0x1AE4	0xB001    ADD	SP, SP, #4
0x1AE6	0x4770    BX	LR
0x1AE8	0xED88E000  	#3758157192
; end of ___EnableFPU
0x25A4	0xB500    PUSH	(R14)
0x25A6	0xF8DFB014  LDR	R11, [PC, #20]
0x25AA	0xF8DFA014  LDR	R10, [PC, #20]
0x25AE	0xF8DFC014  LDR	R12, [PC, #20]
0x25B2	0xF7FFF8F7  BL	6052
0x25B6	0xBD00    POP	(R15)
0x25B8	0x4770    BX	LR
0x25BA	0xBF00    NOP
0x25BC	0x00001FFF  	#536805376
0x25C0	0x00E91FFF  	#536805609
0x25C4	0x23E00000  	#9184
0x2624	0xB500    PUSH	(R14)
0x2626	0xF8DFB010  LDR	R11, [PC, #16]
0x262A	0xF8DFA010  LDR	R10, [PC, #16]
0x262E	0xF7FFF8EB  BL	6152
0x2632	0xBD00    POP	(R15)
0x2634	0x4770    BX	LR
0x2636	0xBF00    NOP
0x2638	0x00001FFF  	#536805376
0x263C	0x012C1FFF  	#536805676
;,0 :: ?Const_Config_Array [16]
0x0400	0x00000000 ;?Const_Config_Array+0
0x0404	0x00000000 ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;__Lib_I2C_012.c,32 :: _divTable [400]
0x2250	0x00000000 ;_divTable+0
0x2254	0x00000014 ;_divTable+4
0x2258	0x00000001 ;_divTable+8
0x225C	0x00000016 ;_divTable+12
0x2260	0x00000002 ;_divTable+16
0x2264	0x00000018 ;_divTable+20
0x2268	0x00000003 ;_divTable+24
0x226C	0x0000001A ;_divTable+28
0x2270	0x00000004 ;_divTable+32
0x2274	0x0000001C ;_divTable+36
0x2278	0x00000005 ;_divTable+40
0x227C	0x0000001E ;_divTable+44
0x2280	0x00000009 ;_divTable+48
0x2284	0x00000020 ;_divTable+52
0x2288	0x00000006 ;_divTable+56
0x228C	0x00000022 ;_divTable+60
0x2290	0x0000000A ;_divTable+64
0x2294	0x00000024 ;_divTable+68
0x2298	0x00000007 ;_divTable+72
0x229C	0x00000028 ;_divTable+76
0x22A0	0x0000000C ;_divTable+80
0x22A4	0x0000002C ;_divTable+84
0x22A8	0x00000010 ;_divTable+88
0x22AC	0x00000030 ;_divTable+92
0x22B0	0x00000011 ;_divTable+96
0x22B4	0x00000038 ;_divTable+100
0x22B8	0x00000012 ;_divTable+104
0x22BC	0x00000040 ;_divTable+108
0x22C0	0x0000000F ;_divTable+112
0x22C4	0x00000044 ;_divTable+116
0x22C8	0x00000013 ;_divTable+120
0x22CC	0x00000048 ;_divTable+124
0x22D0	0x00000014 ;_divTable+128
0x22D4	0x00000050 ;_divTable+132
0x22D8	0x00000015 ;_divTable+136
0x22DC	0x00000058 ;_divTable+140
0x22E0	0x00000019 ;_divTable+144
0x22E4	0x00000060 ;_divTable+148
0x22E8	0x00000016 ;_divTable+152
0x22EC	0x00000068 ;_divTable+156
0x22F0	0x0000001A ;_divTable+160
0x22F4	0x00000070 ;_divTable+164
0x22F8	0x00000017 ;_divTable+168
0x22FC	0x00000080 ;_divTable+172
0x2300	0x0000001C ;_divTable+176
0x2304	0x00000090 ;_divTable+180
0x2308	0x0000001D ;_divTable+184
0x230C	0x000000A0 ;_divTable+188
0x2310	0x0000001E ;_divTable+192
0x2314	0x000000C0 ;_divTable+196
0x2318	0x00000022 ;_divTable+200
0x231C	0x000000E0 ;_divTable+204
0x2320	0x0000001F ;_divTable+208
0x2324	0x000000F0 ;_divTable+212
0x2328	0x00000023 ;_divTable+216
0x232C	0x00000100 ;_divTable+220
0x2330	0x00000024 ;_divTable+224
0x2334	0x00000120 ;_divTable+228
0x2338	0x00000025 ;_divTable+232
0x233C	0x00000140 ;_divTable+236
0x2340	0x00000026 ;_divTable+240
0x2344	0x00000180 ;_divTable+244
0x2348	0x0000002A ;_divTable+248
0x234C	0x000001C0 ;_divTable+252
0x2350	0x00000027 ;_divTable+256
0x2354	0x000001E0 ;_divTable+260
0x2358	0x0000002B ;_divTable+264
0x235C	0x00000200 ;_divTable+268
0x2360	0x0000002C ;_divTable+272
0x2364	0x00000240 ;_divTable+276
0x2368	0x0000002D ;_divTable+280
0x236C	0x00000280 ;_divTable+284
0x2370	0x0000002E ;_divTable+288
0x2374	0x00000300 ;_divTable+292
0x2378	0x00000032 ;_divTable+296
0x237C	0x00000380 ;_divTable+300
0x2380	0x0000002F ;_divTable+304
0x2384	0x000003C0 ;_divTable+308
0x2388	0x00000033 ;_divTable+312
0x238C	0x00000400 ;_divTable+316
0x2390	0x00000034 ;_divTable+320
0x2394	0x00000480 ;_divTable+324
0x2398	0x00000035 ;_divTable+328
0x239C	0x00000500 ;_divTable+332
0x23A0	0x00000036 ;_divTable+336
0x23A4	0x00000600 ;_divTable+340
0x23A8	0x0000003A ;_divTable+344
0x23AC	0x00000700 ;_divTable+348
0x23B0	0x00000037 ;_divTable+352
0x23B4	0x00000780 ;_divTable+356
0x23B8	0x0000003B ;_divTable+360
0x23BC	0x00000800 ;_divTable+364
0x23C0	0x0000003C ;_divTable+368
0x23C4	0x00000900 ;_divTable+372
0x23C8	0x0000003D ;_divTable+376
0x23CC	0x00000A00 ;_divTable+380
0x23D0	0x0000003E ;_divTable+384
0x23D4	0x00000C00 ;_divTable+388
0x23D8	0x0000003F ;_divTable+392
0x23DC	0x00000F00 ;_divTable+396
; end of _divTable
;thermo_4_Click.c,0 :: ?ICS?lstr1_thermo_4_Click [2]
0x23E0	0x002E ;?ICS?lstr1_thermo_4_Click+0
; end of ?ICS?lstr1_thermo_4_Click
;thermo_4_Click.c,0 :: ?ICS?lstr2_thermo_4_Click [2]
0x23E2	0x0035 ;?ICS?lstr2_thermo_4_Click+0
; end of ?ICS?lstr2_thermo_4_Click
;thermo_4_Click.c,0 :: ?ICS?lstr3_thermo_4_Click [2]
0x23E4	0x0030 ;?ICS?lstr3_thermo_4_Click+0
; end of ?ICS?lstr3_thermo_4_Click
;,0 :: _initBlock_5 [68]
; Containing: ?ICS?lstr1_Thermo_4_KINETIS [19]
;             ?ICS?lstr2_Thermo_4_KINETIS [49]
0x23E6	0x49200A0D ;_initBlock_5+0 : ?ICS?lstr1_Thermo_4_KINETIS at 0x23E6
0x23EA	0x4954494E ;_initBlock_5+4
0x23EE	0x5A494C41 ;_initBlock_5+8
0x23F2	0x20204445 ;_initBlock_5+12
0x23F6	0x0D000A0D ;_initBlock_5+16 : ?ICS?lstr2_Thermo_4_KINETIS at 0x23F9
0x23FA	0x7543200A ;_initBlock_5+20
0x23FE	0x6E657272 ;_initBlock_5+24
0x2402	0x65742074 ;_initBlock_5+28
0x2406	0x7265706D ;_initBlock_5+32
0x240A	0x72757461 ;_initBlock_5+36
0x240E	0x696C2065 ;_initBlock_5+40
0x2412	0x2074696D ;_initBlock_5+44
0x2416	0x20726F66 ;_initBlock_5+48
0x241A	0x7074756F ;_initBlock_5+52
0x241E	0x73207475 ;_initBlock_5+56
0x2422	0x616E6769 ;_initBlock_5+60
0x2426	0x00203A6C ;_initBlock_5+64
; end of _initBlock_5
;Thermo_4_KINETIS.c,0 :: ?ICS?lstr3_Thermo_4_KINETIS [42]
0x242A	0x0D200A0D ;?ICS?lstr3_Thermo_4_KINETIS+0
0x242E	0x7543200A ;?ICS?lstr3_Thermo_4_KINETIS+4
0x2432	0x6E657272 ;?ICS?lstr3_Thermo_4_KINETIS+8
0x2436	0x65742074 ;?ICS?lstr3_Thermo_4_KINETIS+12
0x243A	0x7265706D ;?ICS?lstr3_Thermo_4_KINETIS+16
0x243E	0x72757461 ;?ICS?lstr3_Thermo_4_KINETIS+20
0x2442	0x6E692065 ;?ICS?lstr3_Thermo_4_KINETIS+24
0x2446	0x68614620 ;?ICS?lstr3_Thermo_4_KINETIS+28
0x244A	0x686E6572 ;?ICS?lstr3_Thermo_4_KINETIS+32
0x244E	0x3A746965 ;?ICS?lstr3_Thermo_4_KINETIS+36
0x2452	0x0020 ;?ICS?lstr3_Thermo_4_KINETIS+40
; end of ?ICS?lstr3_Thermo_4_KINETIS
;Thermo_4_KINETIS.c,0 :: ?ICS?lstr4_Thermo_4_KINETIS [24]
0x2454	0x43200A0D ;?ICS?lstr4_Thermo_4_KINETIS+0
0x2458	0x65727275 ;?ICS?lstr4_Thermo_4_KINETIS+4
0x245C	0x5420746E ;?ICS?lstr4_Thermo_4_KINETIS+8
0x2460	0x20504D45 ;?ICS?lstr4_Thermo_4_KINETIS+12
0x2464	0x756C6176 ;?ICS?lstr4_Thermo_4_KINETIS+16
0x2468	0x00203A65 ;?ICS?lstr4_Thermo_4_KINETIS+20
; end of ?ICS?lstr4_Thermo_4_KINETIS
;,0 :: _initBlock_8 [93]
; Containing: ?ICS?lstr5_Thermo_4_KINETIS [17]
;             ?ICS?lstr6_Thermo_4_KINETIS [24]
;             ?ICS?lstr7_Thermo_4_KINETIS [18]
;             ?ICS?lstr8_Thermo_4_KINETIS [24]
;             ?ICS?lstr1___Lib_Conversions [4]
;             ?ICS?lstr2___Lib_Conversions [2]
;             ?ICS?lstr3___Lib_Conversions [4]
0x246C	0x53200A0D ;_initBlock_8+0 : ?ICS?lstr5_Thermo_4_KINETIS at 0x246C
0x2470	0x44545548 ;_initBlock_8+4
0x2474	0x204E574F ;_initBlock_8+8
0x2478	0x45444F4D ;_initBlock_8+12
0x247C	0x200A0D00 ;_initBlock_8+16 : ?ICS?lstr6_Thermo_4_KINETIS at 0x247D
0x2480	0x72727543 ;_initBlock_8+20
0x2484	0x20746E65 ;_initBlock_8+24
0x2488	0x504D4554 ;_initBlock_8+28
0x248C	0x6C617620 ;_initBlock_8+32
0x2490	0x203A6575 ;_initBlock_8+36
0x2494	0x200A0D00 ;_initBlock_8+40 : ?ICS?lstr7_Thermo_4_KINETIS at 0x2495
0x2498	0x45574F50 ;_initBlock_8+44
0x249C	0x474E4952 ;_initBlock_8+48
0x24A0	0x2E505520 ;_initBlock_8+52
0x24A4	0x0D002E2E ;_initBlock_8+56 : ?ICS?lstr8_Thermo_4_KINETIS at 0x24A7
0x24A8	0x7543200A ;_initBlock_8+60
0x24AC	0x6E657272 ;_initBlock_8+64
0x24B0	0x45542074 ;_initBlock_8+68
0x24B4	0x7620504D ;_initBlock_8+72
0x24B8	0x65756C61 ;_initBlock_8+76
0x24BC	0x4E00203A ;_initBlock_8+80 : ?ICS?lstr1___Lib_Conversions at 0x24BF
0x24C0	0x30004E61 ;_initBlock_8+84 : ?ICS?lstr2___Lib_Conversions at 0x24C3
0x24C4	0x464E4900 ;_initBlock_8+88 : ?ICS?lstr3___Lib_Conversions at 0x24C5
0x24C8	0x00 ;_initBlock_8+92
; end of _initBlock_8
;__Lib_GPIO_MK64_Defs.c,423 :: __GPIO_Module_UART0_PB16_17 [108]
0x24CC	0x00000331 ;__GPIO_Module_UART0_PB16_17+0
0x24D0	0x00000330 ;__GPIO_Module_UART0_PB16_17+4
0x24D4	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+8
0x24D8	0x00000000 ;__GPIO_Module_UART0_PB16_17+12
0x24DC	0x00000000 ;__GPIO_Module_UART0_PB16_17+16
0x24E0	0x00000000 ;__GPIO_Module_UART0_PB16_17+20
0x24E4	0x00000000 ;__GPIO_Module_UART0_PB16_17+24
0x24E8	0x00000000 ;__GPIO_Module_UART0_PB16_17+28
0x24EC	0x00000000 ;__GPIO_Module_UART0_PB16_17+32
0x24F0	0x00000000 ;__GPIO_Module_UART0_PB16_17+36
0x24F4	0x00000000 ;__GPIO_Module_UART0_PB16_17+40
0x24F8	0x00000000 ;__GPIO_Module_UART0_PB16_17+44
0x24FC	0x00000000 ;__GPIO_Module_UART0_PB16_17+48
0x2500	0x00080000 ;__GPIO_Module_UART0_PB16_17+52
0x2504	0x00080000 ;__GPIO_Module_UART0_PB16_17+56
0x2508	0xFFFFFFFF ;__GPIO_Module_UART0_PB16_17+60
0x250C	0x00000000 ;__GPIO_Module_UART0_PB16_17+64
0x2510	0x00000000 ;__GPIO_Module_UART0_PB16_17+68
0x2514	0x00000000 ;__GPIO_Module_UART0_PB16_17+72
0x2518	0x00000000 ;__GPIO_Module_UART0_PB16_17+76
0x251C	0x00000000 ;__GPIO_Module_UART0_PB16_17+80
0x2520	0x00000000 ;__GPIO_Module_UART0_PB16_17+84
0x2524	0x00000000 ;__GPIO_Module_UART0_PB16_17+88
0x2528	0x00000000 ;__GPIO_Module_UART0_PB16_17+92
0x252C	0x00000000 ;__GPIO_Module_UART0_PB16_17+96
0x2530	0x00000000 ;__GPIO_Module_UART0_PB16_17+100
0x2534	0x00000000 ;__GPIO_Module_UART0_PB16_17+104
; end of __GPIO_Module_UART0_PB16_17
;__Lib_GPIO_MK64_Defs.c,746 :: __GPIO_Module_I2C0_PD8_9 [108]
0x2538	0x00000268 ;__GPIO_Module_I2C0_PD8_9+0
0x253C	0x00000269 ;__GPIO_Module_I2C0_PD8_9+4
0x2540	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+8
0x2544	0x00000000 ;__GPIO_Module_I2C0_PD8_9+12
0x2548	0x00000000 ;__GPIO_Module_I2C0_PD8_9+16
0x254C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+20
0x2550	0x00000000 ;__GPIO_Module_I2C0_PD8_9+24
0x2554	0x00000000 ;__GPIO_Module_I2C0_PD8_9+28
0x2558	0x00000000 ;__GPIO_Module_I2C0_PD8_9+32
0x255C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+36
0x2560	0x00000000 ;__GPIO_Module_I2C0_PD8_9+40
0x2564	0x00000000 ;__GPIO_Module_I2C0_PD8_9+44
0x2568	0x00000000 ;__GPIO_Module_I2C0_PD8_9+48
0x256C	0x00080000 ;__GPIO_Module_I2C0_PD8_9+52
0x2570	0x00080000 ;__GPIO_Module_I2C0_PD8_9+56
0x2574	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+60
0x2578	0x00000000 ;__GPIO_Module_I2C0_PD8_9+64
0x257C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+68
0x2580	0x00000000 ;__GPIO_Module_I2C0_PD8_9+72
0x2584	0x00000000 ;__GPIO_Module_I2C0_PD8_9+76
0x2588	0x00000000 ;__GPIO_Module_I2C0_PD8_9+80
0x258C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+84
0x2590	0x00000000 ;__GPIO_Module_I2C0_PD8_9+88
0x2594	0x00000000 ;__GPIO_Module_I2C0_PD8_9+92
0x2598	0x00000000 ;__GPIO_Module_I2C0_PD8_9+96
0x259C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+100
0x25A0	0x00000000 ;__GPIO_Module_I2C0_PD8_9+104
; end of __GPIO_Module_I2C0_PD8_9
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0410      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x0440     [180]    __Lib_GPIO_GPIO_HAL_Config
0x04F4      [22]    __Lib_I2C_012_I2Cx_Is_Idle
0x050C     [106]    __Lib_I2C_012_I2Cx_Stop
0x0578      [62]    __Lib_I2C_012_I2Cx_WriteByte
0x05B8      [12]    _Get_Fosc_kHz
0x05C4      [18]    _GPIO_Config
0x05D8      [38]    __Lib_I2C_012_I2Cx_ReadByte
0x0600      [26]    __Lib_I2C_012_I2Cx_Wait_For_Idle
0x061C     [112]    _SIM_GetClocksFrequency
0x068C      [14]    __Lib_UART_012345_UART_Hal_Tx_Idle
0x069C     [354]    __Lib_I2C_012_I2Cx_Write
0x0800     [158]    __Lib_I2C_012_I2Cx_Start
0x08A0      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x08F8     [230]    __Lib_I2C_012_I2Cx_Read
0x09E0      [24]    __Lib_UART_012345_UART_Hal_Read
0x09F8      [14]    __Lib_UART_012345_UART_Hal_DataReady
0x0A08      [24]    _UART2_Tx_Idle
0x0A20      [24]    _UART3_Data_Ready
0x0A38      [24]    _UART3_Tx_Idle
0x0A50      [24]    _UART3_Read
0x0A68      [24]    _UART2_Data_Ready
0x0A80      [24]    _UART1_Data_Ready
0x0A98      [24]    _UART1_Read
0x0AB0      [24]    _UART2_Read
0x0AC8      [24]    _UART1_Tx_Idle
0x0AE0      [24]    _UART4_Read
0x0AF8      [36]    _I2C0_Read
0x0B1C      [24]    _I2C_Write
0x0B34      [36]    _I2C2_Write
0x0B58      [36]    _I2C1_Read
0x0B7C      [78]    _ByteToStr
0x0BCC      [24]    _I2C_Read
0x0BE4      [36]    _I2C2_Read
0x0C08      [36]    _I2C1_Write
0x0C2C      [24]    _UART5_Read
0x0C44      [24]    _UART4_Tx_Idle
0x0C5C      [24]    _UART4_Data_Ready
0x0C74      [24]    _UART5_Data_Ready
0x0C8C      [36]    _I2C0_Write
0x0CB0      [24]    _I2C_Start
0x0CC8      [24]    _UART5_Tx_Idle
0x0CE0      [16]    __Lib_UART_012345_UART_Hal_EnableTrasmitter
0x0CF0      [16]    __Lib_UART_012345_UART_Hal_EnableReceiver
0x0D00      [12]    __Lib_UART_012345_UART_Hal_SetStopBitCount
0x0D0C      [32]    __Lib_UART_012345_UART_Hal_WriteChar
0x0D2C     [148]    __Lib_UART_012345_UART_Hal_EnableClock
0x0DC0      [74]    _GPIO_Alternate_Function_Enable
0x0E0C     [116]    __Lib_UART_012345_UART_Hal_SetBaudRate
0x0E80      [54]    __Lib_UART_012345_UART_Hal_SetParityMode
0x0EB8      [24]    _UART0_Read
0x0ED0      [24]    _UART0_Data_Ready
0x0EE8      [24]    _UART0_Tx_Idle
0x0F00      [24]    _I2C2_Start
0x0F18      [32]    __Lib_UART_012345_UART_Hal_SetBitCountPerChar
0x0F38      [24]    _I2C0_Start
0x0F50      [24]    _I2C1_Start
0x0F68      [96]    __Lib_UART_012345_UART_Hal_Init_Advanced
0x0FC8     [332]    __Lib_UART_012345_UART_AssignPtr
0x1114      [32]    _memset
0x1134      [50]    thermo_4_Click__thermo_string_trim
0x1168     [116]    _ShortToStr
0x11DC     [132]    _hal_thermo_read
0x1260      [88]    _hal_thermo_write
0x12B8      [78]    __Lib_UART_012345_UART_Hal_WriteText
0x1308      [40]    _strcat
0x1330     [388]    __Lib_I2C_012_I2Cx_Init_Advanced
0x14B4      [34]    thermo_4_Click__thermo_write_config
0x14D8     [124]    thermo_4_Click__thermo_temp_tostring
0x1554      [68]    thermo_4_Click_thermo_two_bits_write
0x1598     [100]    __thermo_temp_tofh
0x15FC      [40]    _strcpy
0x1624      [30]    thermo_4_Click__thermo_read_config
0x1644      [28]    _UART0_Write_Text
0x1660      [28]    _I2C0_Init_Advanced
0x167C      [38]    thermo_4_Click__thermo_write
0x16A4      [48]    _hal_thermo_init
0x16D4      [30]    thermo_4_Click__thermo_read
0x16F4      [60]    _UART0_Init
0x1730      [96]    _thermo_config
0x1790      [18]    _thermo_init
0x17A4      [20]    ___CC2DW
0x17B8      [80]    _thermo_write_temperature
0x1808      [58]    ___FillZeros
0x1844      [28]    _thermo_read_temperature_fh
0x1860      [36]    _thermo_read_temperature_text
0x1884     [492]    _FloatToStr
0x1A70      [92]    Thermo_4_KINETIS_system_init
0x1ACC       [8]    ___GenExcept
0x1AD4      [24]    ___EnableFPU
0x1AEC      [20]    __Lib_System_InitialSetUpFosc
0x1B00     [520]    _main
0x1D08    [1352]    __Lib_System_InitialSetUpRCCRCC2
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [4]    FARG_thermo_write_temperature__value
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x1FFF0000       [2]    ?lstr1_thermo_4_Click
0x1FFF0002       [2]    ?lstr2_thermo_4_Click
0x1FFF0004       [2]    ?lstr3_thermo_4_Click
0x1FFF0006      [19]    ?lstr1_Thermo_4_KINETIS
0x1FFF0019      [49]    ?lstr2_Thermo_4_KINETIS
0x1FFF004A      [42]    ?lstr3_Thermo_4_KINETIS
0x1FFF0074      [24]    ?lstr4_Thermo_4_KINETIS
0x1FFF008C      [17]    ?lstr5_Thermo_4_KINETIS
0x1FFF009D      [24]    ?lstr6_Thermo_4_KINETIS
0x1FFF00B5      [18]    ?lstr7_Thermo_4_KINETIS
0x1FFF00C7      [24]    ?lstr8_Thermo_4_KINETIS
0x1FFF00DF       [4]    ?lstr1___Lib_Conversions
0x1FFF00E3       [2]    ?lstr2___Lib_Conversions
0x1FFF00E5       [4]    ?lstr3___Lib_Conversions
0x1FFF00E9       [1]    _i
0x1FFF00EC       [4]    thermo_4_Click_Hal_start_i2c_p
0x1FFF00F0       [4]    thermo_4_Click_Hal_write_i2c_p
0x1FFF00F4       [4]    thermo_4_Click_Hal_read_i2c_p
0x1FFF00F8      [15]    _uart_text
0x1FFF0108       [4]    __fh_value
0x1FFF010C       [4]    ___System_CLOCK_IN_KHZ
0x1FFF0110       [4]    _I2C_Write_Ptr
0x1FFF0114       [4]    _I2C_Start_Ptr
0x1FFF0118       [4]    _I2C_Read_Ptr
0x1FFF011C       [4]    _UART_Wr_Ptr
0x1FFF0120       [4]    _UART_Rd_Ptr
0x1FFF0124       [4]    _UART_Rdy_Ptr
0x1FFF0128       [4]    _UART_Tx_Idle_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x2250     [400]    _divTable
0x23E0       [2]    ?ICS?lstr1_thermo_4_Click
0x23E2       [2]    ?ICS?lstr2_thermo_4_Click
0x23E4       [2]    ?ICS?lstr3_thermo_4_Click
0x23E6      [19]    ?ICS?lstr1_Thermo_4_KINETIS
0x23F9      [49]    ?ICS?lstr2_Thermo_4_KINETIS
0x242A      [42]    ?ICS?lstr3_Thermo_4_KINETIS
0x2454      [24]    ?ICS?lstr4_Thermo_4_KINETIS
0x246C      [17]    ?ICS?lstr5_Thermo_4_KINETIS
0x247D      [24]    ?ICS?lstr6_Thermo_4_KINETIS
0x2495      [18]    ?ICS?lstr7_Thermo_4_KINETIS
0x24A7      [24]    ?ICS?lstr8_Thermo_4_KINETIS
0x24BF       [4]    ?ICS?lstr1___Lib_Conversions
0x24C3       [2]    ?ICS?lstr2___Lib_Conversions
0x24C5       [4]    ?ICS?lstr3___Lib_Conversions
0x24CC     [108]    __GPIO_Module_UART0_PB16_17
0x2538     [108]    __GPIO_Module_I2C0_PD8_9
