#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x5628e400c8c0 .scope module, "ila_tb" "ila_tb" 2 4;
 .timescale -9 -12;
P_0x5628e400a290 .param/real "clk_frequency" 0 2 6, Cr<m5f5e100000000000gfdc>; value=1.00000e+08
P_0x5628e400a2d0 .param/real "clk_per" 0 2 7, Cr<m5000000000000000gfc5>; value=10.0000
v0x5628e3ffa490_0 .var "clk", 0 0;
v0x5628e402c590_0 .var "rst", 0 0;
S_0x5628e400d2a0 .scope module, "uut" "ila_core" 2 40, 3 5 0, S_0x5628e400c8c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
L_0x5628e3fa4a40 .functor BUFZ 1, v0x5628e402c590_0, C4<0>, C4<0>, C4<0>;
v0x5628e3ffa670_0 .net "clk", 0 0, v0x5628e3ffa490_0;  1 drivers
v0x5628e3ffab90_0 .net "rst", 0 0, v0x5628e402c590_0;  1 drivers
v0x5628e3ffa530_0 .net "rst_int", 0 0, L_0x5628e3fa4a40;  1 drivers
S_0x5628e400ca40 .scope module, "iob_ila" "iob_ila" 4 6;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "valid"
    .port_info 1 /INPUT 3 "address"
    .port_info 2 /INPUT 16 "wdata"
    .port_info 3 /INPUT 4 "wstrb"
    .port_info 4 /OUTPUT 32 "rdata"
    .port_info 5 /OUTPUT 1 "ready"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "rst"
P_0x5628e400cbc0 .param/l "ADDR_W" 0 4 8, +C4<00000000000000000000000000000011>;
P_0x5628e400cc00 .param/l "DATA_W" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x5628e400cc40 .param/l "WDATA_W" 0 4 10, +C4<00000000000000000000000000010000>;
L_0x5628e3fdbae0 .functor BUFZ 32, v0x5628e402d100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5628e3feea80 .functor BUFZ 1, v0x5628e402d2c0_0, C4<0>, C4<0>, C4<0>;
o0x7fd2f1f551f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628e402cba0_0 .net "ILA_DATA", 0 0, o0x7fd2f1f551f8;  0 drivers
v0x5628e402cc80_0 .var "ILA_ENABLE", 0 0;
v0x5628e402cd60_0 .var "ILA_RESET", 0 0;
o0x7fd2f1f55288 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x5628e402ce50_0 .net "address", 2 0, o0x7fd2f1f55288;  0 drivers
o0x7fd2f1f55108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628e402cf30_0 .net "clk", 0 0, o0x7fd2f1f55108;  0 drivers
v0x5628e402d040_0 .net "rdata", 31 0, L_0x5628e3fdbae0;  1 drivers
v0x5628e402d100_0 .var "rdata_int", 31 0;
v0x5628e402d1e0_0 .net "ready", 0 0, L_0x5628e3feea80;  1 drivers
v0x5628e402d2c0_0 .var "ready_int", 0 0;
o0x7fd2f1f55138 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628e402d3a0_0 .net "rst", 0 0, o0x7fd2f1f55138;  0 drivers
o0x7fd2f1f55378 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628e402d490_0 .net "valid", 0 0, o0x7fd2f1f55378;  0 drivers
o0x7fd2f1f553a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5628e402d550_0 .net "wdata", 15 0, o0x7fd2f1f553a8;  0 drivers
o0x7fd2f1f553d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x5628e402d630_0 .net "wstrb", 3 0, o0x7fd2f1f553d8;  0 drivers
E_0x5628e3fedc60 .event posedge, v0x5628e402c990_0, v0x5628e402c890_0;
E_0x5628e3fee140 .event edge, v0x5628e402ce50_0, v0x5628e402cba0_0;
S_0x5628e402c6a0 .scope module, "ila_core0" "ila_core" 4 28, 3 5 0, S_0x5628e400ca40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
L_0x5628e3feeb80 .functor BUFZ 1, o0x7fd2f1f55138, C4<0>, C4<0>, C4<0>;
v0x5628e402c890_0 .net "clk", 0 0, o0x7fd2f1f55108;  alias, 0 drivers
v0x5628e402c990_0 .net "rst", 0 0, o0x7fd2f1f55138;  alias, 0 drivers
v0x5628e402ca70_0 .net "rst_int", 0 0, L_0x5628e3feeb80;  1 drivers
S_0x5628e400cd60 .scope module, "merge" "merge" 5 5;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 138 "m_req"
    .port_info 3 /OUTPUT 66 "m_resp"
    .port_info 4 /OUTPUT 69 "s_req"
    .port_info 5 /INPUT 33 "s_resp"
P_0x5628e40012d0 .param/l "ADDR_W" 0 5 9, +C4<00000000000000000000000000100000>;
P_0x5628e4001310 .param/l "DATA_W" 0 5 8, +C4<00000000000000000000000000100000>;
P_0x5628e4001350 .param/l "N_MASTERS" 0 5 7, +C4<00000000000000000000000000000010>;
P_0x5628e4001390 .param/l "Nb" 1 5 26, C4<000000000000000000000000000000001>;
o0x7fd2f1f55588 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628e402d9f0_0 .net "clk", 0 0, o0x7fd2f1f55588;  0 drivers
v0x5628e402dab0_0 .var/i "i", 31 0;
v0x5628e402db90_0 .var/i "j", 31 0;
v0x5628e402dc80_0 .var/i "k", 31 0;
o0x7fd2f1f55648 .functor BUFZ 138, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5628e402dd60_0 .net "m_req", 137 0, o0x7fd2f1f55648;  0 drivers
v0x5628e402de40_0 .var "m_resp", 65 0;
o0x7fd2f1f556a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628e402df20_0 .net "rst", 0 0, o0x7fd2f1f556a8;  0 drivers
v0x5628e402dfe0_0 .var "s_req", 68 0;
o0x7fd2f1f55708 .functor BUFZ 33, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5628e402e0c0_0 .net "s_resp", 32 0, o0x7fd2f1f55708;  0 drivers
v0x5628e402e1a0_0 .var "sel", 0 0;
v0x5628e402e280_0 .var "sel_en", 0 0;
v0x5628e402e340_0 .var "sel_reg", 0 0;
E_0x5628e402d810 .event edge, v0x5628e402db90_0, v0x5628e402e340_0, v0x5628e402e0c0_0;
E_0x5628e402d890 .event posedge, v0x5628e402df20_0, v0x5628e402d9f0_0;
E_0x5628e402d8f0 .event edge, v0x5628e402dab0_0, v0x5628e402e1a0_0, v0x5628e402dd60_0;
E_0x5628e402d950 .event edge, v0x5628e402dc80_0, v0x5628e402e280_0, v0x5628e402e340_0, v0x5628e402dd60_0;
S_0x5628e400cee0 .scope module, "split" "split" 6 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 69 "m_req"
    .port_info 3 /OUTPUT 33 "m_resp"
    .port_info 4 /OUTPUT 138 "s_req"
    .port_info 5 /INPUT 66 "s_resp"
P_0x5628e400d060 .param/l "ADDR_W" 0 6 7, +C4<00000000000000000000000000100000>;
P_0x5628e400d0a0 .param/l "DATA_W" 0 6 6, +C4<00000000000000000000000000100000>;
P_0x5628e400d0e0 .param/l "N_SLAVES" 0 6 8, +C4<00000000000000000000000000000010>;
P_0x5628e400d120 .param/l "Nb" 1 6 24, C4<000000000000000000000000000000001>;
P_0x5628e400d160 .param/l "P_SLAVES" 0 6 9, +C4<00000000000000000000000000001000011>;
L_0x7fd2f1f0c018 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
L_0x5628e3feec90 .functor AND 2, L_0x5628e402f2b0, L_0x7fd2f1f0c018, C4<11>, C4<11>;
v0x5628e402e620_0 .net *"_s1", 1 0, L_0x5628e402f2b0;  1 drivers
v0x5628e402e720_0 .net/2u *"_s2", 1 0, L_0x7fd2f1f0c018;  1 drivers
o0x7fd2f1f55948 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628e402e800_0 .net "clk", 0 0, o0x7fd2f1f55948;  0 drivers
v0x5628e402e8a0_0 .var/i "i", 31 0;
v0x5628e402e980_0 .var/i "j", 31 0;
o0x7fd2f1f559d8 .functor BUFZ 69, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5628e402ea60_0 .net "m_req", 68 0, o0x7fd2f1f559d8;  0 drivers
v0x5628e402eb40_0 .var "m_resp", 32 0;
o0x7fd2f1f55a38 .functor BUFZ 1, C4<z>; HiZ drive
v0x5628e402ec20_0 .net "rst", 0 0, o0x7fd2f1f55a38;  0 drivers
v0x5628e402ece0_0 .var "s_req", 137 0;
o0x7fd2f1f55a98 .functor BUFZ 66, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5628e402edc0_0 .net "s_resp", 65 0, o0x7fd2f1f55a98;  0 drivers
v0x5628e402eea0_0 .net "s_sel", 1 0, L_0x5628e3feec90;  1 drivers
v0x5628e402ef80_0 .var "s_sel_reg", 1 0;
E_0x5628e3ff67b0 .event edge, v0x5628e402e980_0, v0x5628e402ef80_0, v0x5628e402edc0_0;
E_0x5628e402e560 .event posedge, v0x5628e402ec20_0, v0x5628e402e800_0;
E_0x5628e402e5c0 .event edge, v0x5628e402e8a0_0, v0x5628e402eea0_0, v0x5628e402ea60_0;
L_0x5628e402f2b0 .part o0x7fd2f1f559d8, 67, 2;
    .scope S_0x5628e400c8c0;
T_0 ;
    %vpi_call/w 2 19 "$dumpfile", "ila.vcd" {0 0 0};
    %vpi_call/w 2 20 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628e3ffa490_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5628e402c590_0, 0, 1;
    %vpi_call/w 2 26 "$display", "Test completed successfully" {0 0 0};
    %vpi_call/w 2 27 "$finish" {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x5628e400c8c0;
T_1 ;
    %delay 5000, 0;
    %load/vec4 v0x5628e3ffa490_0;
    %inv;
    %store/vec4 v0x5628e3ffa490_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5628e400ca40;
T_2 ;
    %wait E_0x5628e3fedc60;
    %load/vec4 v0x5628e402d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628e402cc80_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5628e402d490_0;
    %pad/u 4;
    %load/vec4 v0x5628e402d630_0;
    %and;
    %load/vec4 v0x5628e402ce50_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 4;
    %and;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_2.2, 4;
    %load/vec4 v0x5628e402d550_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5628e402cc80_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5628e400ca40;
T_3 ;
    %wait E_0x5628e3fedc60;
    %load/vec4 v0x5628e402d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628e402cd60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5628e402d490_0;
    %pad/u 4;
    %load/vec4 v0x5628e402d630_0;
    %and;
    %load/vec4 v0x5628e402ce50_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 4;
    %and;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v0x5628e402d550_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x5628e402cd60_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5628e400ca40;
T_4 ;
    %wait E_0x5628e3fee140;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628e402d100_0, 0, 32;
    %load/vec4 v0x5628e402ce50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628e402d100_0, 0, 32;
    %jmp T_4.2;
T_4.0 ;
    %load/vec4 v0x5628e402cba0_0;
    %pad/u 32;
    %store/vec4 v0x5628e402d100_0, 0, 32;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5628e400ca40;
T_5 ;
    %wait E_0x5628e3fedc60;
    %load/vec4 v0x5628e402d3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628e402d2c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5628e402d490_0;
    %assign/vec4 v0x5628e402d2c0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5628e400cd60;
T_6 ;
    %wait E_0x5628e402d890;
    %load/vec4 v0x5628e402df20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5628e402e280_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5628e402dfe0_0;
    %parti/s 1, 68, 8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628e402e280_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x5628e402e0c0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x5628e402dfe0_0;
    %parti/s 1, 68, 8;
    %inv;
    %assign/vec4 v0x5628e402e280_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5628e400cd60;
T_7 ;
    %wait E_0x5628e402d950;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5628e402e1a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628e402dc80_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x5628e402dc80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x5628e402e280_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5628e402e340_0;
    %store/vec4 v0x5628e402e1a0_0, 0, 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5628e402dd60_0;
    %load/vec4 v0x5628e402dc80_0;
    %muli 69, 0, 32;
    %addi 68, 0, 32;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5628e402dc80_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5628e402e1a0_0, 0, 1;
T_7.4 ;
T_7.3 ;
    %load/vec4 v0x5628e402dc80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5628e402dc80_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5628e400cd60;
T_8 ;
    %wait E_0x5628e402d8f0;
    %pushi/vec4 0, 0, 69;
    %store/vec4 v0x5628e402dfe0_0, 0, 69;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628e402dab0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5628e402dab0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0x5628e402dab0_0;
    %load/vec4 v0x5628e402e1a0_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x5628e402dd60_0;
    %load/vec4 v0x5628e402dab0_0;
    %muli 69, 0, 32;
    %part/s 69;
    %store/vec4 v0x5628e402dfe0_0, 0, 69;
T_8.2 ;
    %load/vec4 v0x5628e402dab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5628e402dab0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5628e400cd60;
T_9 ;
    %wait E_0x5628e402d890;
    %load/vec4 v0x5628e402df20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5628e402e340_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5628e402e1a0_0;
    %assign/vec4 v0x5628e402e340_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5628e400cd60;
T_10 ;
    %wait E_0x5628e402d810;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628e402db90_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x5628e402db90_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x5628e402db90_0;
    %load/vec4 v0x5628e402e340_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x5628e402e0c0_0;
    %load/vec4 v0x5628e402db90_0;
    %muli 33, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5628e402de40_0, 4, 33;
    %jmp T_10.3;
T_10.2 ;
    %pushi/vec4 0, 0, 33;
    %load/vec4 v0x5628e402db90_0;
    %muli 33, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5628e402de40_0, 4, 33;
T_10.3 ;
    %load/vec4 v0x5628e402db90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5628e402db90_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5628e400cee0;
T_11 ;
    %wait E_0x5628e402e5c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628e402e8a0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x5628e402e8a0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x5628e402e8a0_0;
    %load/vec4 v0x5628e402eea0_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x5628e402ea60_0;
    %load/vec4 v0x5628e402e8a0_0;
    %muli 69, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5628e402ece0_0, 4, 69;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 69;
    %load/vec4 v0x5628e402e8a0_0;
    %muli 69, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5628e402ece0_0, 4, 69;
T_11.3 ;
    %load/vec4 v0x5628e402e8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5628e402e8a0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5628e400cee0;
T_12 ;
    %wait E_0x5628e402e560;
    %load/vec4 v0x5628e402ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5628e402ef80_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5628e402eea0_0;
    %assign/vec4 v0x5628e402ef80_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5628e400cee0;
T_13 ;
    %wait E_0x5628e3ff67b0;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x5628e402eb40_0, 0, 33;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5628e402e980_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5628e402e980_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0x5628e402e980_0;
    %load/vec4 v0x5628e402ef80_0;
    %pad/u 32;
    %cmp/e;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0x5628e402edc0_0;
    %load/vec4 v0x5628e402e980_0;
    %muli 33, 0, 32;
    %part/s 33;
    %store/vec4 v0x5628e402eb40_0, 0, 33;
T_13.2 ;
    %load/vec4 v0x5628e402e980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5628e402e980_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../../hardware/testbench/ila_tb.v";
    "../../hardware/src/ila_core.v";
    "../../hardware/src/iob_ila.v";
    "../../submodules/INTERCON/hardware/src/merge.v";
    "../../submodules/INTERCON/hardware/src/split.v";
