/*
 * peripherals.c
 *
 *  Created on: Sep. 26, 2020
 *      Author: Alka
 *
 *      Modified By TempersLee June 21, 2024
 */

// PERIPHERAL SETUP
#include "peripherals.h"

#include "ADC.h"
#include "common.h"
#include "functions.h"
#include "serial_telemetry.h"
#include "targets.h"

void initCorePeripherals(void)
{
  UN_TIM2_Init( );
  ALL_GPIO_Init( );   //gpio clock
  ALL_DMA_Init( );    //IC DMA and ADC DMA
  PWM_TIM1_Init( );   //6 channels PWM
  ZC_TIM4_Init( );    //zero cross timer
  ALL_COMP_Init( );   //ALL comparer
  COM_TIM3_Init( );   //
  TENKHz_SysTick_Init( );
  MX_TIM16_Init( );

  #ifdef USE_SERIAL_TELEMETRY
  telem_UART_Init();
  #endif
}

void initAfterJump(void)
{
    //don't need
}

void SystemClock_Config(void)
{
    SystemCoreClockUpdate();
}

void setAutoReloadPWM(uint16_t relval)
{
  PWM0->TBPRD = relval;
  PWM1->TBPRD = relval;
  PWM2->TBPRD = relval;
}

void setPrescalerPWM(uint16_t presc){
  if(presc == 0) {  
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;        //12 KHz
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;        //12 KHz
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;        //12 KHz
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div1; //48 KHz
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div1; //48 KHz
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div1; //48 KHz
  }
  if(presc == 10) {  
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10;
  }
  else if(presc == 20) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10;
  }
  else if(presc == 25) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div12; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div12;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div12;
  }
  else if(presc == 30) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div14; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div14;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div14;
  }
  else if(presc == 40) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div4;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div4;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div4;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10;
  }
  else if(presc == 50) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div4;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div4;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div4;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div12; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div12;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div12;
  }
  else if(presc == 55) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div4;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div4;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div4;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div14; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div14;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div14;
  }
  else if(presc == 60) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div8; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div8;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div8;
  }
  else if(presc == 60) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div8; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div8;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div8;
  }
  else if(presc == 70) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div10;
  }
  else if(presc == 80) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div12; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div12;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div12;
  }
  else if(presc == 90) {
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;    
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;   
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div8;   
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div14; 
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div14;
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div14;
  }
}

void setDutyCycleAll(uint16_t newdc){
  PWM0->CMPA_bit.CMPA = newdc;
  PWM0->CMPB_bit.CMPB = TIM1_AUTORELOAD - newdc;
  PWM1->CMPA_bit.CMPA = newdc;
  PWM1->CMPB_bit.CMPB = TIM1_AUTORELOAD - newdc;
  PWM2->CMPA_bit.CMPA = newdc;
  PWM2->CMPB_bit.CMPB = TIM1_AUTORELOAD - newdc;
}

void resetInputCaptureTimer()
{
  IC_TIMER_REGISTER->ECCTL0_bit.CAPLDEN = 0;
  IC_TIMER_REGISTER->TSCTR = 0;
  IC_TIMER_REGISTER->ECCTL1_bit.REARM = 1;
  IC_TIMER_REGISTER->ECCTL0_bit.CAPLDEN = 1;
}

void setPWMCompare1(uint16_t compareone)
{
  PWM0->CMPA_bit.CMPA = compareone;
  PWM0->CMPB_bit.CMPB = compareone;
}
void setPWMCompare2(uint16_t comparetwo)
{
  PWM1->CMPA_bit.CMPA = comparetwo;
  PWM1->CMPB_bit.CMPB = comparetwo;
}
void setPWMCompare3(uint16_t comparethree)
{
  PWM2->CMPA_bit.CMPA = comparethree;
  PWM2->CMPB_bit.CMPB = comparethree;
}

void enableCorePeripherals(){
    COM_TIMER->CTRL_bit.INTEN = 0;
    COM_TIMER->CTRL_bit.ON = 1;
    COM_TIMER->CTRL_bit.ON = 1;

#ifdef USE_ADC
    ADCInit();
#endif
}

void generatePwmTimerEvent(){
}

void ALL_COMP_Init(void)
{
    RCU->HCLKCFG_bit.GPIOBEN = 1;
    RCU->HRSTCFG_bit.GPIOBEN = 1;
    GPIOB->DENSET_bit.PIN4 = 1;
    GPIOB->DENSET_bit.PIN5 = 1;
    GPIOB->DENSET_bit.PIN6 = 1;
    GPIOB->PULLMODE_bit.PIN4 = 0x01;
    GPIOB->PULLMODE_bit.PIN5 = 0x01;
    GPIOB->PULLMODE_bit.PIN6 = 0x01;
    GPIOB->INTTYPESET_bit.PIN4 = 1;
    GPIOB->INTTYPESET_bit.PIN5 = 1;
    GPIOB->INTTYPESET_bit.PIN6 = 1;
}

void MX_IWDG_Init(void)
{
    RCU->WDTCFG_bit.CLKEN = 1;
    RCU->WDTCFG_bit.RSTDIS = 1;
    WDT->LOAD = 200000;
    WDT->CTRL_bit.INTEN = 1;
    WDT->CTRL_bit.RESEN = 1;
}

void PWM_TIM1_Init(void)  //PWM
{     
    SIU->PWMSYNC_bit.PRESCRST = 0x07;
    GPIOA->DENSET |= GPIO_DENSET_PIN8_Msk | GPIO_DENSET_PIN9_Msk | GPIO_DENSET_PIN10_Msk | GPIO_DENSET_PIN11_Msk | GPIO_DENSET_PIN12_Msk | GPIO_DENSET_PIN13_Msk;

    RCU->PCLKCFG_bit.PWM0EN = 1;
    RCU->PRSTCFG_bit.PWM0EN = 1;
    RCU->PCLKCFG_bit.PWM1EN = 1;
    RCU->PRSTCFG_bit.PWM1EN = 1;
    RCU->PCLKCFG_bit.PWM2EN = 1;
    RCU->PRSTCFG_bit.PWM2EN = 1;
    PWM0->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;        //48 KHz
    PWM0->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div1; //48 KHz
    PWM1->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;        //48 KHz
    PWM1->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div1; //48 KHz
    PWM2->TBCTL_bit.CLKDIV = PWM_TBCTL_CLKDIV_Div2;        //48 KHz
    PWM2->TBCTL_bit.HSPCLKDIV = PWM_TBCTL_HSPCLKDIV_Div1; //48 KHz 
    PWM0->ETSEL_bit.SOCAEN = 1; 
    PWM0->ETSEL_bit.SOCASEL = PWM_ETSEL_INTSEL_CTREqZero; 
    PWM0->TBCTL_bit.SYNCOSEL = PWM_TBCTL_SYNCOSEL_CTREqZero;    
    PWM0->TBPRD = TIM1_AUTORELOAD; //24 KHz
    PWM0->AQCTLA_bit.PRD = PWM_AQCTLA_PRD_Set;
    PWM0->AQCTLA_bit.CAU = PWM_AQCTLA_CAU_Clear;
    PWM0->AQCTLB_bit.PRD = PWM_AQCTLB_PRD_Clear;
    PWM0->AQCTLB_bit.CBU = PWM_AQCTLB_CBU_Set;
    PWM1->TBPRD = TIM1_AUTORELOAD; //24 KHz
    PWM1->AQCTLA_bit.PRD = PWM_AQCTLA_PRD_Set;
    PWM1->AQCTLA_bit.CAU = PWM_AQCTLA_CAU_Clear;
    PWM1->AQCTLB_bit.PRD = PWM_AQCTLB_PRD_Clear;
    PWM1->AQCTLB_bit.CBU = PWM_AQCTLB_CBU_Set;
    PWM2->TBPRD = TIM1_AUTORELOAD; //24 KHz
    PWM2->AQCTLA_bit.PRD = PWM_AQCTLA_PRD_Set;
    PWM2->AQCTLA_bit.CAU = PWM_AQCTLA_CAU_Clear;
    PWM2->AQCTLB_bit.PRD = PWM_AQCTLB_PRD_Clear;
    PWM2->AQCTLB_bit.CBU = PWM_AQCTLB_CBU_Set;
    PWM0->DBRED = DEAD_TIME;
    PWM0->DBFED = DEAD_TIME;
    PWM0->DBCTL_bit.OUTMODE = 0x03;
    PWM0->DBCTL_bit.POLSEL = 0x02;
    PWM1->DBRED = DEAD_TIME;
    PWM1->DBFED = DEAD_TIME;
    PWM1->DBCTL_bit.OUTMODE = 0x03;
    PWM1->DBCTL_bit.POLSEL = 0x02;
    PWM2->DBRED = DEAD_TIME;
    PWM2->DBFED = DEAD_TIME;
    PWM2->DBCTL_bit.OUTMODE = 0x03;
    PWM2->DBCTL_bit.POLSEL = 0x02;
    PWM0->DBCTL_bit.INMODE =  0;
    PWM1->DBCTL_bit.INMODE =  0;
    PWM2->DBCTL_bit.INMODE =  0;
}

void ZC_TIM4_Init(void)
{
    RCU->PCLKCFG_bit.INTERVAL_TIMER_EN = 1;
    RCU->PRSTCFG_bit.INTERVAL_TIMER_EN = 1;
    INTERVAL_TIMER->VALUE = 0xFFFFFFFF;
    INTERVAL_TIMER->LOAD = 0;
    INTERVAL_TIMER->CTRL_bit.ON = 1;
}

void disableComTimerInt() 
{
    COM_TIMER->CTRL_bit.INTEN = 0;
}

void enableComTimerInt() 
{
    COM_TIMER->CTRL_bit.INTEN = 1;
}

uint16_t getintervaTimerCount()
{
  uint16_t temp = (0xFFFFFFFF - INTERVAL_TIMER->VALUE) / 50;
  return temp;
}

void setintervaTimerCount(uint16_t intertime)
{
    INTERVAL_TIMER->VALUE = (0xFFFFFFFF - (intertime * 50));
}

void setAndEnableComInt(uint16_t time)
{
    COM_TIMER->VALUE = time * 50;
    COM_TIMER->INTSTATUS_bit.INT = 1;
    COM_TIMER->CTRL_bit.INTEN = 1;
}

void TENKHz_SysTick_Init(void) 
{
    SysTick_Config(5000 - 1);
    NVIC_EnableIRQ(SysTick_IRQn);
    NVIC_SetPriority(SysTick_IRQn, 0x3);
}

void reloadWatchDogCounter()
{
    WDT->INTCLR = 1; 
}

void COM_TIM3_Init(void)
{
    RCU->PCLKCFG_bit.COM_TIMER_EN = 1;
    RCU->PRSTCFG_bit.COM_TIMER_EN = 1;
    COM_TIMER->VALUE = 0xFFFFFFFF;
    COM_TIMER->LOAD = 0;
    COM_TIMER->CTRL_bit.INTEN = 1;
    __NVIC_EnableIRQ(COM_TIMER_IRQ);  
    NVIC_SetPriority(COM_TIMER_IRQ, 0x0);
}

void MX_TIM16_Init(void)
{
    RCU->PCLKCFG_bit.DELAY_TIMER_EN = 1;
    RCU->PRSTCFG_bit.DELAY_TIMER_EN = 1;
    DELAY_TIMER->LOAD = 0;
}

void MX_TIM17_Init(void) 
{
}

void ALL_DMA_Init(void)
{
}

void ALL_GPIO_Init(void)
{
    RCU->HCLKCFG_bit.GPIOBEN = 1;
    RCU->HRSTCFG_bit.GPIOBEN = 1;
    RCU->HCLKCFG_bit.GPIOAEN = 1;
    RCU->HRSTCFG_bit.GPIOAEN = 1;
    NVIC_EnableIRQ(GPIOB_IRQn);
    NVIC_SetPriority(GPIOB_IRQn, 0x0);
}

extern uint32_t dma_buffer[64];
uint32_t rawBuffer[64] __attribute__((section(".ram_section"))) __attribute__((aligned(4))) = { 0 };
static volatile DMA_CtrlData_TypeDef DMA_CONFIGDATA __attribute__((aligned(1024)));
extern uint32_t gcr[37];
uint32_t gcrTest[3] = {123, 32, 22};

void UN_TIM2_Init(void) 
{
    RCU->PCLKCFG_bit.ECAP1EN = 1;
    RCU->PRSTCFG_bit.ECAP1EN = 1;
    RCU->HCLKCFG_bit.GPIOAEN = 1;
    RCU->HRSTCFG_bit.GPIOAEN = 1;
    //SIU->REMAPAF_bit.ECAP1EN = 1;
    GPIO_LockKeyCmd(GPIOA, ENABLE);
    GPIOA->ALTFUNCCLR_bit.PIN5 = 1;
    GPIOA->LOCKCLR_bit.PIN5 = 1;
    GPIOA->DENSET_bit.PIN5 = 1;
    GPIOA->INMODE_bit.PIN5 = 0;
    GPIOA->DMAREQSET_bit.PIN5 = 1;
    GPIOA->INTTYPESET_bit.PIN5 = 1;
    GPIOA->INTEDGESET_bit.PIN5 = 1;
    //GPIOA->INTPOLSET_bit.PIN5 = 1;
    //GPIOA->INTENSET_bit.PIN5 = 1;
    // GPIOA->LOCKCLR_bit.PIN7 = 1;
    // GPIOA->ALTFUNCCLR_bit.PIN7 = 1;
    // GPIOA->DENSET_bit.PIN7 = 1;
    // GPIOA->OUTENSET_bit.PIN7 = 1;

    RCU->PCLKCFG_bit.TMR3EN = 1;
    RCU->PRSTCFG_bit.TMR3EN = 1;
    TMR3->VALUE = 0xFFFFFFFF;
    TMR3->LOAD = 0xFFFFFFFF;
    //TMR3->CTRL_bit.ON = 1;

    DMA->BASEPTR = (uint32_t)(&DMA_CONFIGDATA); 

    // RCU->HCLKCFG_bit.GPIOAEN = 1;
    // RCU->HRSTCFG_bit.GPIOAEN = 1;
    // SIU->REMAPAF_bit.ECAP1EN = 1;
    // GPIOA->DENSET_bit.PIN5 = 1;
    // GPIOA->ALTFUNCSET_bit.PIN5 = 1;
    IC_TIMER_REGISTER->ECCTL1_bit.CAPAPWM = 1;
    IC_TIMER_REGISTER->ECCTL1_bit.APWMPOL = 1;
    IC_TIMER_REGISTER->PRD = 256;
    IC_TIMER_REGISTER->CMP = 0;
    // Инициализация канала на прием RX (3-й канал DMA) 
    /* источник */
    DMA->ENSET_bit.CH8 = 1; //Включаем канала DMA 1 
    DMA->ENSET_bit.CH12 = 1; //Включаем канала DMA 1 
    DMA_CONFIGDATA.PRM_DATA.CH[12].SRC_DATA_END_PTR = (uint32_t)&(gcr[36]); //Адрес источника данных 
    DMA_CONFIGDATA.PRM_DATA.CH[12].CHANNEL_CFG_bit.SRC_SIZE = DMA_CHANNEL_CFG_SRC_SIZE_Word; //Разрядность данных источника
    DMA_CONFIGDATA.PRM_DATA.CH[12].CHANNEL_CFG_bit.SRC_INC =  DMA_CHANNEL_CFG_DST_INC_Word; // Не инкрементируем
    /* приемник */
    DMA_CONFIGDATA.PRM_DATA.CH[12].DST_DATA_END_PTR = (uint32_t )(&IC_TIMER_REGISTER->CMP); //Адрес конца данных приемника
    DMA_CONFIGDATA.PRM_DATA.CH[12].CHANNEL_CFG_bit.DST_SIZE = DMA_CHANNEL_CFG_SRC_SIZE_Word; //Разрядность данных приемника
    DMA_CONFIGDATA.PRM_DATA.CH[12].CHANNEL_CFG_bit.DST_INC = DMA_CHANNEL_CFG_DST_INC_None; //Инкрементируем на байт
    /* общее */
    DMA_CONFIGDATA.PRM_DATA.CH[12].CHANNEL_CFG_bit.R_POWER = 0x0; // Количество передач до переарбитрации
    DMA_CONFIGDATA.PRM_DATA.CH[12].CHANNEL_CFG_bit.N_MINUS_1 = 37 - 1; //Общее количество передач DMA
    DMA_CONFIGDATA.PRM_DATA.CH[12].CHANNEL_CFG_bit.CYCLE_CTRL = DMA_CHANNEL_CFG_CYCLE_CTRL_Basic; //Задание типа цикла DMA 

    DMA_CONFIGDATA.PRM_DATA.CH[8].SRC_DATA_END_PTR = (uint32_t)(&TMR3->VALUE); //Адрес источника данных 
    DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.SRC_SIZE = DMA_CHANNEL_CFG_SRC_SIZE_Word; //Разрядность данных источника
    DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.SRC_INC =  DMA_CHANNEL_CFG_SRC_INC_None; // Не инкрементируем
    /* приемник */
    DMA_CONFIGDATA.PRM_DATA.CH[8].DST_DATA_END_PTR = (uint32_t )&(rawBuffer[32-1]); //Адрес конца данных приемника
    DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.DST_SIZE = DMA_CHANNEL_CFG_SRC_SIZE_Word; //Разрядность данных приемника
    DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.DST_INC = DMA_CHANNEL_CFG_DST_INC_Word; //Инкрементируем на байт
    /* общее */
    DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.R_POWER = 0x0; // Количество передач до переарбитрации
    DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.N_MINUS_1 = 32 - 1; //Общее количество передач DMA
    DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.CYCLE_CTRL = DMA_CHANNEL_CFG_CYCLE_CTRL_Basic; //Задание типа цикла DMA 


    NVIC_EnableIRQ(ADC_SEQ1_IRQn);
    NVIC_SetPriority(ADC_SEQ1_IRQn, 2);
    //DMA->USEBURSTSET_bit.CH8 = 1;
    // Инциализация контроллера DMA

    //DMA->ENSET_bit.CH12 = 1; //Включаем канала DMA 1 
    //DMA->CFG_bit.MASTEREN = 1; //Бит разрешения работы контролера DMA
    // NVIC прерывания DMA
    // NVIC_EnableIRQ(DMA_CH8_IRQn); 
    // NVIC_SetPriority(DMA_CH8_IRQn, 0xA);


    DMA_ChannelMuxConfig(DMA_ChannelMux_8, DMA_ChannelMux_8_GPIOA);
    DMA_ChannelMuxConfig(DMA_ChannelMux_12, DMA_ChannelMux_12_TMR3);
    DMA->ENSET_bit.CH8 = 0; //Включаем канала DMA 1 
    DMA->ENSET_bit.CH12 = 0; //Включаем канала DMA 1 
   // DMA->CFG_bit.MASTEREN = 1; //Бит разрешения работы контролера DMA
}

__RAMFUNC void updateDma() {
  NVIC_DisableIRQ(DMA_CH12_IRQn); 
  NVIC_EnableIRQ(DMA_CH8_IRQn); 
  NVIC_SetPriority(DMA_CH8_IRQn, 0x20);
  DMA->ENSET_bit.CH12 = 0;
  DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.R_POWER = 0x0; // Количество передач до переарбитрации
  DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.N_MINUS_1 = buffersize - 1; //Общее количество передач DMA
  DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.CYCLE_CTRL = DMA_CHANNEL_CFG_CYCLE_CTRL_Basic; //Задание типа цикла DMA 
  DMA_CONFIGDATA.PRM_DATA.CH[8].DST_DATA_END_PTR = (uint32_t )&(rawBuffer[buffersize - 1]);
  DMA->ENSET_bit.CH8 = 1;
}

__RAMFUNC void updateDmaTransmit() {
  NVIC_DisableIRQ(DMA_CH8_IRQn); 
  NVIC_EnableIRQ(DMA_CH12_IRQn); 
  NVIC_SetPriority(DMA_CH12_IRQn, 0x20);
  DMA->ENSET_bit.CH8 = 0;
  DMA_CONFIGDATA.PRM_DATA.CH[12].CHANNEL_CFG_bit.R_POWER = 0x0; // Количество передач до переарбитрации
  DMA_CONFIGDATA.PRM_DATA.CH[12].CHANNEL_CFG_bit.N_MINUS_1 = 37-1; //Общее количество передач DMA
  DMA_CONFIGDATA.PRM_DATA.CH[12].CHANNEL_CFG_bit.CYCLE_CTRL = DMA_CHANNEL_CFG_CYCLE_CTRL_Basic; //Задание типа цикла DMA 
  DMA->ENSET_bit.CH12 = 1;
}

__RAMFUNC void setDmaCnt(uint8_t size) {
  DMA_CONFIGDATA.PRM_DATA.CH[8].DST_DATA_END_PTR = (uint32_t )&(rawBuffer[buffersize - 1]);
  DMA_CONFIGDATA.PRM_DATA.CH[8].CHANNEL_CFG_bit.N_MINUS_1 = buffersize - 1;
}

__RAMFUNC void reverseBuffer() {
  for(uint8_t i = 0; i < 32; i++) {
    dma_buffer[i] = 0xFFFFFFFF - rawBuffer[i];
  }
}





