Model {
  Name			  "sampleModel30"
  System {
    Name		    "sampleModel30"
    Location		    [93, 84, 907, 617]
    SystemRect		    [0.000000, 0.000000, 0.000000, 0.000000]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "18"
    SimulinkSubDomain	    "Simulink"
    Block {
      BlockType		      Reference
      Name		      "cfblk1"
      SID		      "1"
      Ports		      [1, 1]
      Position		      [30, 30, 90, 90]
      ZOrder		      1
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Discrete/Transfer Fcn\nFirst Order"
      SourceType	      "First Order Transfer Fcn"
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      PoleZ		      "0.95"
      ICPrevOutput	      "0.0"
      RndMeth		      "Floor"
      DoSatur		      off
    }
    Block {
      BlockType		      Reference
      Name		      "cfblk2"
      SID		      "2"
      Ports		      [2]
      Position		      [190, 30, 250, 90]
      ZOrder		      2
      LibraryVersion	      "1.480"
      SourceBlock	      "simulink/Sinks/XY Graph"
      SourceType	      "XY scope."
      SourceProductBaseCode   "SL"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ContentPreviewEnabled   off
      xmin		      "-1"
      xmax		      "1"
      ymin		      "-1"
      ymax		      "1"
      st		      "-1"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "cfblk3"
      SID		      "3"
      Ports		      [0, 1]
      Position		      [350, 30, 410, 90]
      ZOrder		      3
      PulseType		      "Time based"
      Amplitude		      "[742904297.883355]"
      Period		      "[50760221.286875]"
      PulseWidth	      "5"
      PhaseDelay	      "[8.000000]"
    }
    Block {
      BlockType		      Step
      Name		      "cfblk4"
      SID		      "4"
      Position		      [510, 30, 570, 90]
      ZOrder		      4
      Time		      "[24.000000]"
      Before		      "[657603396.976882]"
      After		      "[-355036823.876094]"
      SampleTime	      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "cfblk5"
      SID		      "5"
      Ports		      [5, 2]
      Position		      [670, 34, 730, 96]
      ZOrder		      5
      RequestExecContextInheritance off
      ContentPreviewEnabled   on
      System {
	Name			"cfblk5"
	Location		[433, 403, 931, 703]
	SystemRect		[0.000000, 0.000000, 0.000000, 0.000000]
	Open			off
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SimulinkSubDomain	"Simulink"
	Block {
	  BlockType		  Inport
	  Name			  "cfblk1"
	  SID			  "6"
	  Position		  [30, 30, 90, 90]
	  ZOrder		  -1
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk8"
	  SID			  "13"
	  Position		  [1150, 30, 1210, 90]
	  ZOrder		  6
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk9"
	  SID			  "14"
	  Position		  [1310, 30, 1370, 90]
	  ZOrder		  7
	  Port			  "3"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk10"
	  SID			  "15"
	  Position		  [1470, 30, 1530, 90]
	  ZOrder		  8
	  Port			  "4"
	}
	Block {
	  BlockType		  Inport
	  Name			  "cfblk11"
	  SID			  "16"
	  Position		  [30, 180, 90, 240]
	  ZOrder		  9
	  Port			  "5"
	}
	Block {
	  BlockType		  UnitDelay
	  Name			  "cfblk3"
	  SID			  "8"
	  Position		  [350, 30, 410, 90]
	  ZOrder		  1
	  HasFrameUpgradeWarning  on
	}
	Block {
	  BlockType		  Squeeze
	  Name			  "cfblk4"
	  SID			  "9"
	  Position		  [510, 30, 570, 90]
	  ZOrder		  2
	}
	Block {
	  BlockType		  Rounding
	  Name			  "cfblk5"
	  SID			  "10"
	  Position		  [670, 30, 730, 90]
	  ZOrder		  3
	}
	Block {
	  BlockType		  DotProduct
	  Name			  "cfblk6"
	  SID			  "11"
	  Position		  [830, 30, 890, 90]
	  ZOrder		  4
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  MinMax
	  Name			  "cfblk7"
	  SID			  "12"
	  Ports			  [3, 1]
	  Position		  [990, 30, 1050, 90]
	  ZOrder		  5
	  Function		  "max"
	  Inputs		  "3"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk2"
	  SID			  "7"
	  Position		  [190, 30, 250, 90]
	  ZOrder		  -2
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Block {
	  BlockType		  Outport
	  Name			  "cfblk12"
	  SID			  "17"
	  Position		  [190, 180, 250, 240]
	  ZOrder		  10
	  Port			  "2"
	  VectorParamsAs1DForOutWhenUnconnected	off
	}
	Line {
	  ZOrder		  2
	  SrcBlock		  "cfblk8"
	  SrcPort		  1
	  Points		  [0, -35; -400, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  1
	}
	Line {
	  ZOrder		  3
	  SrcBlock		  "cfblk9"
	  SrcPort		  1
	  Points		  [0, 35; -880, 0]
	  DstBlock		  "cfblk4"
	  DstPort		  1
	}
	Line {
	  ZOrder		  4
	  SrcBlock		  "cfblk4"
	  SrcPort		  1
	  DstBlock		  "cfblk5"
	  DstPort		  1
	}
	Line {
	  ZOrder		  5
	  SrcBlock		  "cfblk6"
	  SrcPort		  1
	  Points		  [0, -35; -560, 0]
	  DstBlock		  "cfblk3"
	  DstPort		  1
	}
	Line {
	  ZOrder		  6
	  SrcBlock		  "cfblk11"
	  SrcPort		  1
	  Points		  [85, 0; 0, -115; 795, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  1
	}
	Line {
	  ZOrder		  7
	  SrcBlock		  "cfblk3"
	  SrcPort		  1
	  Points		  [0, -35; -240, 0]
	  DstBlock		  "cfblk2"
	  DstPort		  1
	}
	Line {
	  ZOrder		  8
	  SrcBlock		  "cfblk5"
	  SrcPort		  1
	  Points		  [85, 0; 0, 35; 155, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  2
	}
	Line {
	  ZOrder		  9
	  SrcBlock		  "cfblk7"
	  SrcPort		  1
	  Points		  [0, 35; -240, 0]
	  DstBlock		  "cfblk6"
	  DstPort		  2
	}
	Line {
	  ZOrder		  10
	  SrcBlock		  "cfblk1"
	  SrcPort		  1
	  Points		  [70, 0; 0, 145; 10, 0]
	  DstBlock		  "cfblk12"
	  DstPort		  1
	}
	Line {
	  ZOrder		  11
	  SrcBlock		  "cfblk10"
	  SrcPort		  1
	  Points		  [0, 35; -560, 0]
	  DstBlock		  "cfblk7"
	  DstPort		  3
	}
      }
    }
    Block {
      BlockType		      Delay
      Name		      "cfblk6"
      SID		      "18"
      Ports		      [1, 1]
      Position		      [830, 30, 890, 90]
      ZOrder		      6
      InputPortMap	      "u0"
      SampleTime	      "1"
    }
    Line {
      ZOrder		      5
      SrcBlock		      "cfblk4"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	ZOrder			18
	Points			[40, 0]
	Branch {
	  ZOrder		  19
	  Points		  [0, 15]
	  Branch {
	    ZOrder		    9
	    DstBlock		    "cfblk5"
	    DstPort		    4
	  }
	  Branch {
	    ZOrder		    10
	    Points		    [0, 10]
	    DstBlock		    "cfblk5"
	    DstPort		    5
	  }
	}
	Branch {
	  ZOrder		  6
	  Points		  [0, -5]
	  DstBlock		  "cfblk5"
	  DstPort		  2
	}
      }
      Branch {
	ZOrder			1
	Points			[0, -35; -400, 0]
	DstBlock		"cfblk2"
	DstPort			1
      }
    }
    Line {
      ZOrder		      7
      SrcBlock		      "cfblk1"
      SrcPort		      1
      Points		      [70, 0]
      Branch {
	ZOrder			2
	Points			[0, -45; 490, 0]
	DstBlock		"cfblk5"
	DstPort			1
      }
      Branch {
	ZOrder			8
	Points			[5, 0; 0, 35; 485, 0]
	DstBlock		"cfblk5"
	DstPort			3
      }
    }
    Line {
      ZOrder		      3
      SrcBlock		      "cfblk3"
      SrcPort		      1
      Points		      [0, 35; -240, 0]
      DstBlock		      "cfblk2"
      DstPort		      2
    }
    Line {
      ZOrder		      11
      SrcBlock		      "cfblk5"
      SrcPort		      1
      Points		      [40, 0; 0, 10]
      DstBlock		      "cfblk6"
      DstPort		      1
    }
    Line {
      ZOrder		      12
      SrcBlock		      "cfblk6"
      SrcPort		      1
      Points		      [0, 45; -880, 0]
      DstBlock		      "cfblk1"
      DstPort		      1
    }
  }
}
