`timescale 1ns / 1ps

module AND_OR_gate_tb();
reg A ,B, C;
wire Out;
AND_OR_gate dut(.A(A), .B(B), .C(C), .Out(Out));
initial 
begin
A = 0; B = 0; C = 0;
#10 // delay 10 ns
A = 0; B = 0; C = 1;
#10 // delay 20 ns
A = 0; B = 1; C = 0;
#10 // delay 30 ns
A = 0; B = 1; C = 1;
#10 // delay 40 ns
A = 1; B = 0; C = 0;
#10 // delay 50 ns
A = 1; B = 0; C = 1;
#10 // delay 60 ns
A = 1; B = 1; C = 0;
#10 // delay 70 ns
A = 1; B = 1; C = 1;
#10 // delay 80 ns
$finish;
end
endmodule
