m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/user/EDABK/digital_design/RiscV/simulate
valu
Z1 !s110 1757112143
!i10b 1
!s100 Tjz4mQ7Ff[8zL6AL99D]12
I8c3O2aeQmKQbA<`hDkcnZ0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1757068574
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/alu.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/alu.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1757112143.000000
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/alu.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
vbaudrate
Z7 !s110 1757381550
!i10b 1
!s100 kKR2QELN>3WBU`Y0lBbN?3
I^f>=DP^o0kI9ahk@n3n[53
R2
R0
w1757025535
8C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/clock.v
FC:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/clock.v
L0 1
R3
r1
!s85 0
31
Z8 !s108 1757381550.000000
!s107 C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/clock.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/clock.v|
!i113 1
R5
R6
vbus
Z9 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z10 !s110 1757059380
!i10b 1
!s100 U8Bk[lPUYkoUQ9Om7cJ0d3
I=`>Gi86>mc0;_iC^QQ7kj0
R2
!s105 bus_sv_unit
S1
R0
w1757059116
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/bus.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/bus.sv
L0 17
R3
r1
!s85 0
31
Z11 !s108 1757059379.000000
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/bus.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/bus.sv|
!i113 1
Z12 o-work work -sv
R6
vController
R1
!i10b 1
!s100 :T0W?0fHR6LoekL<1_eA;3
I58dNQ]VVYJ]5ARzhnGaOK3
R2
R0
w1757059115
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Controller.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Controller.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Controller.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Controller.v|
!i113 1
R5
R6
n@controller
vData_Memory
Z13 !s110 1757112144
!i10b 1
!s100 A2?b8f>XbeB>7KOd8?b9E1
IQZ]_YQbXd7oh^lbWUK>SA2
R2
R0
w1757097122
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Data_Memory.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Data_Memory.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Data_Memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Data_Memory.v|
!i113 1
R5
R6
n@data_@memory
vdatapath
R13
!i10b 1
!s100 OdFDd2gC4jHkaea?MiLY33
IS8faJVO0:EG0GZ3g_cJBM1
R2
R0
w1757062707
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Datapath.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Datapath.v
L0 1
R3
r1
!s85 0
31
Z14 !s108 1757112144.000000
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Datapath.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Datapath.v|
!i113 1
R5
R6
vfifo_v2
R9
R10
!i10b 1
!s100 C_?f14b7O`=2f3[om=NND0
Ii0kz=noXC^hoh:gXTiDKz1
R2
!s105 fifo_v2_sv_unit
S1
R0
w1757008868
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/fifo_v2.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/fifo_v2.sv
L0 1
R3
r1
!s85 0
31
!s108 1757059380.000000
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/fifo_v2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/fifo_v2.sv|
!i113 1
R12
R6
vfirst_register
R1
!i10b 1
!s100 ]]44zS=AX3o_Y3fzBl__h3
IOY_^LW;iNAOL=Tl=N3l6K0
R2
R0
w1757037471
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/1st_register.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/1st_register.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/1st_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/1st_register.v|
!i113 1
R5
R6
vfourth_register
R1
!i10b 1
!s100 XQo5IgjQc>H5MbeJCncJ@3
IF=l>F]kF^@6cm2hb<ThXo1
R2
R0
w1757037467
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/4th_register.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/4th_register.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/4th_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/4th_register.v|
!i113 1
R5
R6
vhazard_unit
R13
!i10b 1
!s100 BL`z<:Il3C?EUjZXkFboX2
ICPal64R=^569BIU8lY6hS2
R2
R0
w1757018443
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Hazart_Unit.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Hazart_Unit.v
L0 1
R3
r1
!s85 0
31
R14
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Hazart_Unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Hazart_Unit.v|
!i113 1
R5
R6
vibex_demo_system
R9
!s110 1757059378
!i10b 1
!s100 YazSEoWl^NkhJPZ8X<6eD3
IBbbSVV[;`b:R<[MQdobe91
R2
!s105 ibex_demo_system_sv_unit
S1
R0
w1757052600
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/ibex_demo_system.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/ibex_demo_system.sv
L0 1
R3
r1
!s85 0
31
!s108 1757059378.000000
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/ibex_demo_system.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/ibex_demo_system.sv|
!i113 1
R12
R6
vInstruction_Memory
R13
!i10b 1
!s100 IVSOg0eOlQab@RJhanlPW1
I=[[`bJ2`]nS^CnZ6^bKM]1
R2
R0
w1757023684
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Instruction_Memory.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Instruction_Memory.v
L0 1
R3
r1
!s85 0
31
R14
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Instruction_Memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Instruction_Memory.v|
!i113 1
R5
R6
n@instruction_@memory
vmux_8_to_1
!s110 1759766131
!i10b 1
!s100 GYG9W?b0hV88K:5:266H71
I^da3M3hR9eN;0nWflNMB31
R2
R0
w1759765973
8C:/Users/user/Downloads/mux_8_to_1.v
FC:/Users/user/Downloads/mux_8_to_1.v
L0 1
R3
r1
!s85 0
31
!s108 1759766131.000000
!s107 C:/Users/user/Downloads/mux_8_to_1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/Downloads/mux_8_to_1.v|
!i113 1
R5
R6
vPipeline_TB
R13
!i10b 1
!s100 R<iTEKDEI=R5[ohe]:XUL0
I;e:WCKFCZ^h?U70FTHKl?3
R2
R0
Z15 w1757112073
Z16 8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Test_Bench/pipeline_tb.v
Z17 FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Test_Bench/pipeline_tb.v
L0 3
R3
r1
!s85 0
31
R14
Z18 !s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Test_Bench/pipeline_tb.v|
Z19 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Test_Bench/pipeline_tb.v|
!i113 1
R5
R6
n@pipeline_@t@b
vprim_count
R9
DXx4 work 14 prim_count_pkg 0 22 _2ZIa=>OTd9dCT<jI:A;k1
Z20 !s110 1757059379
!i10b 1
!s100 JXPB]K85VR`e9SPd2P6Ez3
IbB8Xh;X>@T?MFcKe^hYiP0
R2
!s105 prim_count_sv_unit
S1
R0
Z21 w1757014160
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_count.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_count.sv
L0 28
R3
r1
!s85 0
31
R11
!s107 C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_flop_macros.sv|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_sec_cm.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_standard_macros.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert.sv|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_count.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_count.sv|
!i113 1
R12
R6
Xprim_count_pkg
R9
R20
!i10b 1
!s100 domk2P3OHhc8?Gh^_o9fd1
I_2ZIa=>OTd9dCT<jI:A;k1
V_2ZIa=>OTd9dCT<jI:A;k1
S1
R0
R21
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_count_pkg.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_count_pkg.sv
L0 5
R3
r1
!s85 0
31
R11
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_count_pkg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_count_pkg.sv|
!i113 1
R12
R6
vprim_fifo_sync
R9
Z22 DXx4 work 13 prim_util_pkg 0 22 miK^^DZkFVlNGA;B:6?U^3
R20
!i10b 1
!s100 `Ro<^1a^j2;NC6X:AbBdY3
IA1b3cE:Bd5dX=ZW<eIO3:1
R2
!s105 prim_fifo_sync_sv_unit
S1
R0
w1757056122
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_fifo_sync.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_fifo_sync.sv
L0 9
R3
r1
!s85 0
31
R11
!s107 C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_flop_macros.sv|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_sec_cm.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_standard_macros.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert.sv|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_fifo_sync.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_fifo_sync.sv|
!i113 1
R12
R6
vprim_fifo_sync_cnt
R9
R22
R20
!i10b 1
!s100 JXgBH:oiceXmCCE`_fkCd2
IWZBh2iXW2Jf2Kb2eboX@E3
R2
!s105 prim_fifo_sync_cnt_sv_unit
S1
R0
w1757058231
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_fifo_sync_cnt.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_fifo_sync_cnt.sv
L0 9
R3
r1
!s85 0
31
R11
!s107 C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_flop_macros.sv|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_sec_cm.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_standard_macros.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert.sv|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_fifo_sync_cnt.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_fifo_sync_cnt.sv|
!i113 1
R12
R6
vprim_flop
R9
R20
!i10b 1
!s100 ?NC`gI<4<z74_BP5OPaW52
IUa]J@6=?>HDEFQVAL@7g52
R2
!s105 prim_flop_sv_unit
S1
R0
w1757058080
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_flop.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_flop.sv
L0 25
R3
r1
!s85 0
31
R11
!s107 C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_flop_macros.sv|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_sec_cm.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_standard_macros.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert.sv|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_flop.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_flop.sv|
!i113 1
R12
R6
vprim_ram_2p
R9
R20
!i10b 1
!s100 K_RGTjB]N9Q6]9geB]iV63
I7[kgd=ZfXJiD^`91QbT=M0
R2
!s105 prim_ram_2p_sv_unit
S1
R0
w1757059272
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_ram_2p.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_ram_2p.sv
L0 16
R3
r1
!s85 0
31
R11
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_ram_2p.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_ram_2p.sv|
!i113 1
R12
R6
vprim_sparse_fsm_flop
R9
R20
!i10b 1
!s100 Lh7GMg3XSB:Xhk6JV`iBI3
IkPWUP9_]Y2N8J^ZaVm]:>2
R2
!s105 prim_sparse_fsm_flop_sv_unit
S1
R0
w1757004268
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_sparse_fsm_flop.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_sparse_fsm_flop.sv
L0 7
R3
r1
!s85 0
31
R11
!s107 C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_flop_macros.sv|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_sec_cm.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_standard_macros.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert.sv|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_sparse_fsm_flop.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_sparse_fsm_flop.sv|
!i113 1
R12
R6
Xprim_util_pkg
R9
R20
!i10b 1
!s100 eoVD^E;WX_b8XfAhf[[c[0
ImiK^^DZkFVlNGA;B:6?U^3
VmiK^^DZkFVlNGA;B:6?U^3
S1
R0
w1757005010
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_util_pkg.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_util_pkg.sv
L0 9
R3
r1
!s85 0
31
R11
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_util_pkg.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/prim_util_pkg.sv|
!i113 1
R12
R6
vram_2p
R9
R20
!i10b 1
!s100 kEOeg:gEnUVKAZ3a5j6CD3
I;6RC]majj_NEUn6inKYn33
R2
!s105 ram_2p_sv_unit
S1
R0
w1757051074
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/ram_2p.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/ram_2p.sv
L0 11
R3
r1
!s85 0
31
R11
!s107 C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_flop_macros.sv|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_sec_cm.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert_standard_macros.svh|C:\Users\user\EDABK\digital_design\RiscV\RISC-V-32I-5-stage-Pipeline-Processor\Source_Codes\prim_assert.sv|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/ram_2p.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/ram_2p.sv|
!i113 1
R12
R6
vReciver
R7
!i10b 1
!s100 1^14=h<gNzmazdCVIfz8k2
IbL_:AAm3mDGYP32M<3TV33
R2
R0
w1757370519
8C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Rx/UART_Reciver.v
FC:/Users/user/EDABK/digital_design/UART/UART/src/UART_Rx/UART_Reciver.v
L0 1
R3
r1
!s85 0
31
Z23 !s108 1757381549.000000
!s107 C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Rx/UART_Reciver.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Rx/UART_Reciver.v|
!i113 1
R5
R6
n@reciver
vRegister_File
R13
!i10b 1
!s100 <b1^ejSCRFgSRfaEb:2`Y2
ITYoVb=8ND7EQETYz]J9Km1
R2
R0
w1757018482
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Register_File.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Register_File.v
L0 1
R3
r1
!s85 0
31
R14
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Register_File.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/Register_File.v|
!i113 1
R5
R6
n@register_@file
vriscv_core
R1
!i10b 1
!s100 31JS5^eSG^hzF@b5[j5Ch3
IL^UBW[[73]R>@BSOB7KMW0
R2
R0
w1757062673
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/CORE_RISCV_PIPELINE.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/CORE_RISCV_PIPELINE.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/CORE_RISCV_PIPELINE.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/CORE_RISCV_PIPELINE.v|
!i113 1
R5
R6
vSample_clk
R7
!i10b 1
!s100 bnDNo6bcOR6Gc>FX@hRkD1
IbOOaK3kAQc4WamQ1IjJ?C2
R2
R0
w1757028998
8C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/sample_clk.v
FC:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/sample_clk.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/sample_clk.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/sample_clk.v|
!i113 1
R5
R6
n@sample_clk
vSecond_register
R1
!i10b 1
!s100 j35g:=iGd[WibRMoPNIDA1
IYZhJ][dSdQ2M4X`Mc_DlP2
R2
R0
w1757037470
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/2nd_register.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/2nd_register.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/2nd_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/2nd_register.v|
!i113 1
R5
R6
n@second_register
vtb_R_type
R13
!i10b 1
!s100 `Am13]o=gc=TamgVcz[eN0
IC0ICM[mVIEA=_;[>UP82B0
R2
R0
R15
R16
R17
L0 91
R3
r1
!s85 0
31
R14
R18
R19
!i113 1
R5
R6
ntb_@r_type
vtb_Receiver
!s110 1757370737
!i10b 1
!s100 4M<aKo1o5LF[4cYW]P^i@3
I]7[dEZ05V6b<>_@[Z_UTV3
R2
R0
w1757370735
8C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Reciver_tb.v
FC:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Reciver_tb.v
L0 3
R3
r1
!s85 0
31
!s108 1757370737.000000
!s107 C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Reciver_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Reciver_tb.v|
!i113 1
R5
R6
ntb_@receiver
vthird_register
R1
!i10b 1
!s100 kF>PAa93_?h8FIU<>[c<D0
I9U9W2F^?VSIg:BZl4>?WY2
R2
R0
w1757062844
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/3rd_register.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/3rd_register.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/3rd_register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/3rd_register.v|
!i113 1
R5
R6
vtop
R13
!i10b 1
!s100 EKCF_PlAFfoIdOnh81DoN3
IOa0Q:i3CC6FWJ@cHAc;bZ0
R2
R0
w1757062627
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/top.v
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/top.v
L0 1
R3
r1
!s85 0
31
R14
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/top.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/top.v|
!i113 1
R5
R6
vuart
R9
R20
!i10b 1
!s100 Mk>d[:aGZ_BlaR2_bND>00
ITMG880]]9U5SI40JKoTg?2
R2
!s105 uart_sv_unit
S1
R0
w1757046312
8C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/uart.sv
FC:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/uart.sv
L0 5
R3
r1
!s85 0
31
R11
!s107 C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/uart.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/user/EDABK/digital_design/RiscV/RISC-V-32I-5-stage-Pipeline-Processor/Source_Codes/uart.sv|
!i113 1
R12
R6
vuart_core
Z24 !s110 1757041060
!i10b 1
!s100 ^Vb@DEjcLb=:?VjE72TjN2
IE<A4HB8Wj^InDL6dmRW783
R2
R0
w1757026944
Z25 8C:/Users/user/EDABK/digital_design/UART/UART/src/UART_core.v
Z26 FC:/Users/user/EDABK/digital_design/UART/UART/src/UART_core.v
L0 2
R3
r1
!s85 0
31
Z27 !s108 1757041060.000000
Z28 !s107 C:/Users/user/EDABK/digital_design/UART/UART/src/UART_core.v|
Z29 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/src/UART_core.v|
!i113 1
R5
R6
vuart_echo
R24
!i10b 1
!s100 k770cb?i>fRE9z_8SXk_b0
Ii6Tm6;o6jh?dC<fOl]j1V1
R2
R0
w1757027888
8C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo.v
FC:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo.v
L0 2
R3
r1
!s85 0
31
R27
!s107 C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo.v|
!i113 1
R5
R6
vuart_echo_tb
R24
!i10b 1
!s100 gkbN]:8BQVXOeO?ZDIO3U0
IM5@L<_ajMPcQ0]eX2W0n23
R2
R0
w1757041056
8C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v
FC:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v
L0 4
R3
r1
!s85 0
31
R27
!s107 C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/src/UART_echo_tb.v|
!i113 1
R5
R6
vUART_gen_clk
R7
!i10b 1
!s100 <G^Z;jg_c@l>QC<D@EI471
I1mK]>6GMgVZSkbzoJDGUl1
R2
R0
w1757025621
8C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/Uart_gen_clk.v
FC:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/Uart_gen_clk.v
L0 2
R3
r1
!s85 0
31
R8
!s107 C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/Uart_gen_clk.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/src/UART_clock_gen/Uart_gen_clk.v|
!i113 1
R5
R6
n@u@a@r@t_gen_clk
vuart_mmio
R24
!i10b 1
!s100 AeWghNP35KLk5VaZS`3R<3
I9]IE5?0Q>INYWL<Ba?1[20
R2
R0
w1757026943
8C:/Users/user/EDABK/digital_design/UART/UART/src/UART_mmio.v
FC:/Users/user/EDABK/digital_design/UART/UART/src/UART_mmio.v
L0 2
R3
r1
!s85 0
31
R27
!s107 C:/Users/user/EDABK/digital_design/UART/UART/src/UART_mmio.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/src/UART_mmio.v|
!i113 1
R5
R6
vUART_top
Z30 !s110 1757381549
!i10b 1
!s100 jR`5cJH>_P@dJ:]`QQhXG2
IIE3<2bI<[]2GFPMJkkSA^3
R2
R0
w1757086313
R25
R26
L0 1
R3
r1
!s85 0
31
R23
R28
R29
!i113 1
R5
R6
n@u@a@r@t_top
vUART_top_tb
R30
!i10b 1
!s100 i0L9U6Xh9L6>=@18SVl@S0
IGAfI<Q:3@H1I0;>mb8QZL1
R2
R0
w1757381542
8C:/Users/user/EDABK/digital_design/UART/UART/src/UART_core_tb.v
FC:/Users/user/EDABK/digital_design/UART/UART/src/UART_core_tb.v
L0 3
R3
r1
!s85 0
31
R23
!s107 C:/Users/user/EDABK/digital_design/UART/UART/src/UART_core_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/src/UART_core_tb.v|
!i113 1
R5
R6
n@u@a@r@t_top_tb
vUART_transmitter
R30
!i10b 1
!s100 eaHc2MG3XKHE3mlNPXFWS3
IV60h6K]7CEWomlFUf[fEE3
R2
R0
w1757026132
8C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Tx/UART_transmitter.v
FC:/Users/user/EDABK/digital_design/UART/UART/src/UART_Tx/UART_transmitter.v
L0 1
R3
r1
!s85 0
31
R23
!s107 C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Tx/UART_transmitter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/src/UART_Tx/UART_transmitter.v|
!i113 1
R5
R6
n@u@a@r@t_transmitter
vUART_transmitter_tb
R7
!i10b 1
!s100 4Oj^h:5_CjZ]kYGa_TE5h0
I@S^8@gh>?:OP7ZeL=Ym>X1
R2
R0
w1757373131
8C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Tx_tb/UART_transmitter_tb.v
FC:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Tx_tb/UART_transmitter_tb.v
L0 3
R3
r1
!s85 0
31
R8
!s107 C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Tx_tb/UART_transmitter_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Tx_tb/UART_transmitter_tb.v|
!i113 1
R5
R6
n@u@a@r@t_transmitter_tb
vUART_transmitter_tb_check
R7
!i10b 1
!s100 aCQQdh<3R3[MT2f[<Ea?C2
I@B^@3lT72[1:`;LXGoA4R2
R2
R0
w1757373777
8C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Tx_tb/UART_transmitter_tb_check.v
FC:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Tx_tb/UART_transmitter_tb_check.v
L0 1
R3
r1
!s85 0
31
R8
!s107 C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Tx_tb/UART_transmitter_tb_check.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/user/EDABK/digital_design/UART/UART/sim/UART_Tx_tb/UART_transmitter_tb_check.v|
!i113 1
R5
R6
n@u@a@r@t_transmitter_tb_check
