version 3
G:/Lab1/list5.vhf
list5
VHDL
VHDL
G:/Lab1/test5.xwv
Clocked
-
-
1000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
X1
30000000
30000000
15000000
15000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
X2
X1
X3
X1
X4
X1
Y1
X1
Y13
X1
Y14
X1
Y15
X1
Y16
X1
Y2
X1
Y3
X1
Y4
X1
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
Y13_DIFF
Y14_DIFF
Y15_DIFF
Y16_DIFF
Y1_DIFF
Y2_DIFF
Y3_DIFF
Y4_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
X1
X2
X3
X4
Y1
Y13
Y14
Y15
Y16
Y2
Y3
Y4
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
