#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Nov 19 19:13:48 2023
# Process ID: 36780
# Log file: /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/vivado.log
# Journal file: /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
create_project CORDIC /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC -part xc7a200tfbg676-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
set_property board_part xilinx.com:ac701:part0:1.1 [current_project]
add_files -norecurse {/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/shift.v /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/arctan_lookup.v /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/test.v /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/tb_shift.v /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/tb_CORDIC_UNIT.v /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/tb_correction.v /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/tb_add_sub.v /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/tb_arctan_lookup.v}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_add_sub' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav'
xvlog -m64 -prj tb_add_sub_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/tb_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto 9f9c6b4da75d42ea97faa55ddef3658d --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_add_sub_behav xil_defaultlib.tb_add_sub xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_sub(N=32)
Compiling module xil_defaultlib.tb_add_sub
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_add_sub_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/xsim.dir/tb_add_sub_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 788748536 -regid "212523854_0_0_162" -xml /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/..."
    (file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/xsim.dir/tb_add_sub_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 19:22:32 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_add_sub_behav -key {Behavioral:sim_1:Functional:tb_add_sub} -tclbatch {tb_add_sub.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source tb_add_sub.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Result: 11110101111100111011011001000110 +/- 00011101000111101011100001010001 = 00010011000100100110111010010111 (add/sub = 0)
Result: 11110101111100111011011001000110 +/- 00011101000111101011100001010001 = 11011000110101001111110111110101 (add/sub = 1)
$finish called at time : 20 ns : File "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/tb_add_sub.v" Line 40
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_add_sub_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 5803.871 ; gain = 52.160 ; free physical = 251 ; free virtual = 4052
set_property top test_cordic_unit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test_cordic_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in '/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav'
xvlog -m64 -prj test_cordic_unit_vlog.prj
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module correction
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CORDIC_UNIT
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/tb_CORDIC_UNIT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_cordic_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav'
Vivado Simulator 2014.4
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2014.4/bin/unwrapped/lnx64.o/xelab -wto 9f9c6b4da75d42ea97faa55ddef3658d --debug typical --relax -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_cordic_unit_behav xil_defaultlib.test_cordic_unit xil_defaultlib.glbl -log elaborate.log 
Multi-threading is on. Using 6 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add_sub(N=32)
Compiling module xil_defaultlib.correction(N=32)
Compiling module xil_defaultlib.CORDIC_UNIT(I=28)
Compiling module xil_defaultlib.test_cordic_unit
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_cordic_unit_behav

****** Webtalk v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/xsim.dir/test_cordic_unit_behav/webtalk/xsim_webtalk.tcl -notrace

    while executing
"webtalk_transmit -clientid 793726832 -regid "212523854_0_0_162" -xml /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/..."
    (file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav/xsim.dir/test_cordic_unit_behav/webtalk/xsim_webtalk.tcl" line 41)
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 19 19:23:11 2023...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_cordic_unit_behav -key {Behavioral:sim_1:Functional:test_cordic_unit} -tclbatch {test_cordic_unit.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2014.4
Time resolution is 1 ps
source test_cordic_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Time = 0: trig_rot = 0, angle = xxxxxxxx, Xi = xxxxxxxx, Yi = xxxxxxxx, sin = zzzzzzzz, cos = zzzzzzzz, Xr = xxxxxxxx, Yr = xxxxxxxx
Time = 10000: trig_rot = 0, angle = 0860a84b, Xi = 0b504f33, Yi = 0b504f33, sin = zzzzzzzz, cos = zzzzzzzz, Xr = 04242037, Yr = 0f746e6d
Time = 20000: trig_rot = 0, angle = f79f57b5, Xi = 0b504f33, Yi = 0b504f33, sin = zzzzzzzz, cos = zzzzzzzz, Xr = 0f746e6d, Yr = 04242037
Time = 30000: trig_rot = 0, angle = 2182a470, Xi = 0b504f33, Yi = 0b504f33, sin = zzzzzzzz, cos = zzzzzzzz, Xr = f08b915d, Yr = 04241f76
Time = 40000: trig_rot = 0, angle = de7d5b90, Xi = 0b504f33, Yi = 0b504f33, sin = zzzzzzzz, cos = zzzzzzzz, Xr = 04241f76, Yr = f08b915d
Time = 50000: trig_rot = 0, angle = 3aa49fc4, Xi = 0b504f33, Yi = 0b504f33, sin = zzzzzzzz, cos = zzzzzzzz, Xr = fbdbe089, Yr = f08b9160
Time = 60000: trig_rot = 0, angle = c55b603c, Xi = 0b504f33, Yi = 0b504f33, sin = zzzzzzzz, cos = zzzzzzzz, Xr = f08b9160, Yr = fbdbe089
Time = 70000: trig_rot = 0, angle = 53c69b09, Xi = 0b504f33, Yi = 0b504f33, sin = zzzzzzzz, cos = zzzzzzzz, Xr = 0f746e9b, Yr = fbdbe07d
Time = 80000: trig_rot = 0, angle = ac3964f7, Xi = 0b504f33, Yi = 0b504f33, sin = zzzzzzzz, cos = zzzzzzzz, Xr = fbdbe07d, Yr = 0f746e9b
Time = 90000: trig_rot = 1, angle = 0860a84b, Xi = 0b504f33, Yi = 0b504f33, sin = 07ffff4f, cos = 0ddb3ddb, Xr = zzzzzzzz, Yr = zzzzzzzz
Time = 100000: trig_rot = 1, angle = f79f57b5, Xi = 0b504f33, Yi = 0b504f33, sin = f80000b0, cos = 0ddb3dd9, Xr = zzzzzzzz, Yr = zzzzzzzz
Time = 110000: trig_rot = 1, angle = 2182a470, Xi = 0b504f33, Yi = 0b504f33, sin = 0ddb3d78, cos = f8000001, Xr = zzzzzzzz, Yr = zzzzzzzz
Time = 120000: trig_rot = 1, angle = de7d5b90, Xi = 0b504f33, Yi = 0b504f33, sin = f224c287, cos = f8000004, Xr = zzzzzzzz, Yr = zzzzzzzz
Time = 130000: trig_rot = 1, angle = 3aa49fc4, Xi = 0b504f33, Yi = 0b504f33, sin = f8000004, cos = f224c287, Xr = zzzzzzzz, Yr = zzzzzzzz
Time = 140000: trig_rot = 1, angle = c55b603c, Xi = 0b504f33, Yi = 0b504f33, sin = 07fffffb, cos = f224c28a, Xr = zzzzzzzz, Yr = zzzzzzzz
Time = 150000: trig_rot = 1, angle = 53c69b09, Xi = 0b504f33, Yi = 0b504f33, sin = f224c283, cos = 07ffffec, Xr = zzzzzzzz, Yr = zzzzzzzz
Time = 160000: trig_rot = 1, angle = ac3964f7, Xi = 0b504f33, Yi = 0b504f33, sin = 0ddb3d7c, cos = 07fffff0, Xr = zzzzzzzz, Yr = zzzzzzzz
$finish called at time : 170 ns : File "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/tb_CORDIC_UNIT.v" Line 73
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_cordic_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: CORDIC_UNIT
WARNING: [Synth 8-2507] parameter declaration becomes local in correction with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:04 ; elapsed = 00:11:18 . Memory (MB): peak = 5860.629 ; gain = 5154.070 ; free physical = 278 ; free virtual = 3820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_UNIT' [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:10]
	Parameter N bound to: 32 - type: integer 
	Parameter I bound to: 10 - type: integer 
	Parameter pi2 bound to: 421657428 - type: integer 
	Parameter npi2 bound to: -421657428 - type: integer 
	Parameter pi bound to: 843314856 - type: integer 
	Parameter npi bound to: -843314856 - type: integer 
	Parameter p3pi2 bound to: 1264972284 - type: integer 
	Parameter n3pi2 bound to: -1264972284 - type: integer 
	Parameter p2pi bound to: 1686629713 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_sub' [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v:7]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub' (1#1) [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v:7]
INFO: [Synth 8-638] synthesizing module 'correction' [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v:8]
	Parameter N bound to: 32 - type: integer 
	Parameter K bound to: 163008219 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'correction' (2#1) [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v:8]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_UNIT' (3#1) [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:05 ; elapsed = 00:11:19 . Memory (MB): peak = 5882.879 ; gain = 5176.320 ; free physical = 230 ; free virtual = 3788
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:05 ; elapsed = 00:11:19 . Memory (MB): peak = 5882.879 ; gain = 5176.320 ; free physical = 247 ; free virtual = 3792
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a200t/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:02:25 ; elapsed = 00:11:29 . Memory (MB): peak = 6434.305 ; gain = 5727.746 ; free physical = 219 ; free virtual = 3478
8 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 6434.305 ; gain = 582.559 ; free physical = 218 ; free virtual = 3478
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v" into library work [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v" into library work [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/arctan_lookup.v" into library work [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/arctan_lookup.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v" into library work [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/shift.v" into library work [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/shift.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/test.v" into library work [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/test.v:1]
[Sun Nov 19 19:26:47 2023] Launched synth_1...
Run output will be captured here: /home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/vivado/CORDIC/CORDIC.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tfbg676-2
INFO: [Netlist 29-17] Analyzing 555 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 6434.305 ; gain = 0.000 ; free physical = 328 ; free virtual = 3393
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a200tfbg676-2
Top: CORDIC_UNIT
WARNING: [Synth 8-2507] parameter declaration becomes local in correction with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v:15]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:25]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:26]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:27]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:28]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:29]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:30]
WARNING: [Synth 8-2507] parameter declaration becomes local in CORDIC_UNIT with formal parameter declaration list [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:31]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:40 ; elapsed = 00:15:46 . Memory (MB): peak = 6604.395 ; gain = 5897.836 ; free physical = 196 ; free virtual = 3235
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CORDIC_UNIT' [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:10]
	Parameter N bound to: 32 - type: integer 
	Parameter I bound to: 10 - type: integer 
	Parameter pi2 bound to: 421657428 - type: integer 
	Parameter npi2 bound to: -421657428 - type: integer 
	Parameter pi bound to: 843314856 - type: integer 
	Parameter npi bound to: -843314856 - type: integer 
	Parameter p3pi2 bound to: 1264972284 - type: integer 
	Parameter n3pi2 bound to: -1264972284 - type: integer 
	Parameter p2pi bound to: 1686629713 - type: integer 
INFO: [Synth 8-638] synthesizing module 'add_sub' [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v:7]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'add_sub' (1#1) [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/add_sub.v:7]
INFO: [Synth 8-638] synthesizing module 'correction' [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v:8]
	Parameter N bound to: 32 - type: integer 
	Parameter K bound to: 163008219 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'correction' (2#1) [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/correction.v:8]
INFO: [Synth 8-256] done synthesizing module 'CORDIC_UNIT' (3#1) [/home/sudeep/Documents/Project-GITHUB/CORDIC_Unit/Design_files/CORDIC_UNIT.v:10]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:40 ; elapsed = 00:15:47 . Memory (MB): peak = 6612.645 ; gain = 5906.086 ; free physical = 187 ; free virtual = 3226
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:40 ; elapsed = 00:15:47 . Memory (MB): peak = 6612.645 ; gain = 5906.086 ; free physical = 187 ; free virtual = 3226
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:47 ; elapsed = 00:15:50 . Memory (MB): peak = 6910.430 ; gain = 6203.871 ; free physical = 125 ; free virtual = 3108
8 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 6910.430 ; gain = 306.035 ; free physical = 125 ; free virtual = 3108
report_ssn -name ssn_1
CRITICAL WARNING: [Designutils 20-874] The following port(s) are unplaced. SSN analysis is incomplete until all ports are placed.
    1. sin
    2. Xr
    3. Yr
    4. cos

INFO: [Designutils 20-1021] SSN analysis is only relevant to output and bidirectional ports.  Input ports are not used in the analysis, and are not shown in the Noise report.
    1. Xi
    2. Yi
    3. angle
    4. trig_rot

INFO: [Coretcl 2-1142] Start SSN Analysis...
WARNING: [Coretcl 2-1256] Assumes 'commercial' temperature grade for elaborated designs.  Please rerun SSN analysis after synthesis for improved accuracy.
current_design synth_1
report_drc -name drc_1
INFO: [Drc 23-27] Running DRC with 8 threads
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_utilization -name utilization_1
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 7077.031 ; gain = 7.000 ; free physical = 279 ; free virtual = 2957
WARNING: [Power 33-264] No Signal attached to port angle[31].
WARNING: [Power 33-264] No Signal attached to port angle[30].
WARNING: [Power 33-264] No Signal attached to port angle[29].
WARNING: [Power 33-264] No Signal attached to port angle[28].
WARNING: [Power 33-264] No Signal attached to port angle[27].
WARNING: [Power 33-264] No Signal attached to port angle[26].
WARNING: [Power 33-264] No Signal attached to port angle[25].
WARNING: [Power 33-264] No Signal attached to port angle[24].
WARNING: [Power 33-264] No Signal attached to port angle[23].
WARNING: [Power 33-264] No Signal attached to port angle[22].
WARNING: [Power 33-264] No Signal attached to port angle[21].
WARNING: [Power 33-264] No Signal attached to port angle[20].
WARNING: [Power 33-264] No Signal attached to port angle[19].
WARNING: [Power 33-264] No Signal attached to port angle[18].
WARNING: [Power 33-264] No Signal attached to port angle[17].
WARNING: [Power 33-264] No Signal attached to port angle[16].
WARNING: [Power 33-264] No Signal attached to port angle[15].
WARNING: [Power 33-264] No Signal attached to port angle[14].
WARNING: [Power 33-264] No Signal attached to port angle[13].
WARNING: [Power 33-264] No Signal attached to port angle[12].
WARNING: [Power 33-264] No Signal attached to port angle[11].
WARNING: [Power 33-264] No Signal attached to port angle[10].
WARNING: [Power 33-264] No Signal attached to port angle[9].
WARNING: [Power 33-264] No Signal attached to port angle[8].
WARNING: [Power 33-264] No Signal attached to port angle[7].
WARNING: [Power 33-264] No Signal attached to port angle[6].
WARNING: [Power 33-264] No Signal attached to port angle[5].
WARNING: [Power 33-264] No Signal attached to port angle[4].
WARNING: [Power 33-264] No Signal attached to port angle[3].
WARNING: [Power 33-264] No Signal attached to port angle[2].
WARNING: [Power 33-264] No Signal attached to port angle[1].
WARNING: [Power 33-264] No Signal attached to port angle[0].
WARNING: [Power 33-264] No Signal attached to port angle[31].
WARNING: [Power 33-264] No Signal attached to port angle[30].
WARNING: [Power 33-264] No Signal attached to port angle[29].
WARNING: [Power 33-264] No Signal attached to port angle[28].
WARNING: [Power 33-264] No Signal attached to port angle[27].
WARNING: [Power 33-264] No Signal attached to port angle[26].
WARNING: [Power 33-264] No Signal attached to port angle[25].
WARNING: [Power 33-264] No Signal attached to port angle[24].
WARNING: [Power 33-264] No Signal attached to port angle[23].
WARNING: [Power 33-264] No Signal attached to port angle[22].
WARNING: [Power 33-264] No Signal attached to port angle[21].
WARNING: [Power 33-264] No Signal attached to port angle[20].
WARNING: [Power 33-264] No Signal attached to port angle[19].
WARNING: [Power 33-264] No Signal attached to port angle[18].
WARNING: [Power 33-264] No Signal attached to port angle[17].
WARNING: [Power 33-264] No Signal attached to port angle[16].
WARNING: [Power 33-264] No Signal attached to port angle[15].
WARNING: [Power 33-264] No Signal attached to port angle[14].
WARNING: [Power 33-264] No Signal attached to port angle[13].
WARNING: [Power 33-264] No Signal attached to port angle[12].
WARNING: [Power 33-264] No Signal attached to port angle[11].
WARNING: [Power 33-264] No Signal attached to port angle[10].
WARNING: [Power 33-264] No Signal attached to port angle[9].
WARNING: [Power 33-264] No Signal attached to port angle[8].
WARNING: [Power 33-264] No Signal attached to port angle[7].
WARNING: [Power 33-264] No Signal attached to port angle[6].
WARNING: [Power 33-264] No Signal attached to port angle[5].
WARNING: [Power 33-264] No Signal attached to port angle[4].
WARNING: [Power 33-264] No Signal attached to port angle[3].
WARNING: [Power 33-264] No Signal attached to port angle[2].
WARNING: [Power 33-264] No Signal attached to port angle[1].
WARNING: [Power 33-264] No Signal attached to port angle[0].
WARNING: [Power 33-264] No Signal attached to port angle[31].
WARNING: [Power 33-264] No Signal attached to port angle[30].
WARNING: [Power 33-264] No Signal attached to port angle[29].
WARNING: [Power 33-264] No Signal attached to port angle[28].
WARNING: [Power 33-264] No Signal attached to port angle[27].
WARNING: [Power 33-264] No Signal attached to port angle[26].
WARNING: [Power 33-264] No Signal attached to port angle[25].
WARNING: [Power 33-264] No Signal attached to port angle[24].
WARNING: [Power 33-264] No Signal attached to port angle[23].
WARNING: [Power 33-264] No Signal attached to port angle[22].
WARNING: [Power 33-264] No Signal attached to port angle[21].
WARNING: [Power 33-264] No Signal attached to port angle[20].
WARNING: [Power 33-264] No Signal attached to port angle[19].
WARNING: [Power 33-264] No Signal attached to port angle[18].
WARNING: [Power 33-264] No Signal attached to port angle[17].
WARNING: [Power 33-264] No Signal attached to port angle[16].
WARNING: [Power 33-264] No Signal attached to port angle[15].
WARNING: [Power 33-264] No Signal attached to port angle[14].
WARNING: [Power 33-264] No Signal attached to port angle[13].
WARNING: [Power 33-264] No Signal attached to port angle[12].
WARNING: [Power 33-264] No Signal attached to port angle[11].
WARNING: [Power 33-264] No Signal attached to port angle[10].
WARNING: [Power 33-264] No Signal attached to port angle[9].
WARNING: [Power 33-264] No Signal attached to port angle[8].
WARNING: [Power 33-264] No Signal attached to port angle[7].
WARNING: [Power 33-264] No Signal attached to port angle[6].
WARNING: [Power 33-264] No Signal attached to port angle[5].
WARNING: [Power 33-264] No Signal attached to port angle[4].
WARNING: [Power 33-264] No Signal attached to port angle[3].
WARNING: [Power 33-264] No Signal attached to port angle[2].
WARNING: [Power 33-264] No Signal attached to port angle[1].
WARNING: [Power 33-264] No Signal attached to port angle[0].
WARNING: [Power 33-264] No Signal attached to port angle[31].
WARNING: [Power 33-264] No Signal attached to port angle[30].
WARNING: [Power 33-264] No Signal attached to port angle[29].
WARNING: [Power 33-264] No Signal attached to port angle[28].
INFO: [Common 17-14] Message 'Power 33-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
set_property IOSTANDARD {} [get_ports [list {cos[31]} {cos[30]} {cos[29]} {cos[28]} {cos[27]} {cos[26]} {cos[25]} {cos[24]} {cos[23]} {cos[22]} {cos[21]} {cos[20]} {cos[19]} {cos[18]} {cos[17]} {cos[16]} {cos[15]} {cos[14]} {cos[13]} {cos[12]} {cos[11]} {cos[10]} {cos[9]} {cos[8]} {cos[7]} {cos[6]} {cos[5]} {cos[4]} {cos[3]} {cos[2]} {cos[1]} {cos[0]}]]
report_power -name {power_1}
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
