
lora-1-tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004904  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08004aa4  08004aa4  00005aa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004b3c  08004b3c  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004b3c  08004b3c  00005b3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004b44  08004b44  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004b44  08004b44  00005b44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004b48  08004b48  00005b48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004b4c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000605c  2**0
                  CONTENTS
 10 .bss          00000288  2000005c  2000005c  0000605c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200002e4  200002e4  0000605c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000ae99  00000000  00000000  0000608c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000187a  00000000  00000000  00010f25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000828  00000000  00000000  000127a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000064c  00000000  00000000  00012fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002070f  00000000  00000000  00013614  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000bb84  00000000  00000000  00033d23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c8ed5  00000000  00000000  0003f8a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0010877c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000025a4  00000000  00000000  001087c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  0010ad64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004a8c 	.word	0x08004a8c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	08004a8c 	.word	0x08004a8c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <sendRawFrame>:
uint8_t  rawBuf[MAX_PAYLOAD];         /* buffer that actually gets transmitted   */
uint32_t counter = 0;  // Global counter


static void sendRawFrame(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b082      	sub	sp, #8
 8000284:	af00      	add	r7, sp, #0
    /* -------- build any payload you want here ----------------- */
    /* Example: ASCII counter                                     */
    int payloadLen = snprintf((char*)rawBuf, MAX_PAYLOAD, "CNT:%lu", counter);
 8000286:	4b17      	ldr	r3, [pc, #92]	@ (80002e4 <sendRawFrame+0x64>)
 8000288:	681b      	ldr	r3, [r3, #0]
 800028a:	4a17      	ldr	r2, [pc, #92]	@ (80002e8 <sendRawFrame+0x68>)
 800028c:	2140      	movs	r1, #64	@ 0x40
 800028e:	4817      	ldr	r0, [pc, #92]	@ (80002ec <sendRawFrame+0x6c>)
 8000290:	f003 ff48 	bl	8004124 <sniprintf>
 8000294:	6078      	str	r0, [r7, #4]
    if (payloadLen <= 0) return;
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	2b00      	cmp	r3, #0
 800029a:	dd1f      	ble.n	80002dc <sendRawFrame+0x5c>
    if (payloadLen > MAX_PAYLOAD) payloadLen = MAX_PAYLOAD;
 800029c:	687b      	ldr	r3, [r7, #4]
 800029e:	2b40      	cmp	r3, #64	@ 0x40
 80002a0:	dd01      	ble.n	80002a6 <sendRawFrame+0x26>
 80002a2:	2340      	movs	r3, #64	@ 0x40
 80002a4:	607b      	str	r3, [r7, #4]

    /* -------- push bytes to module ---------------------------- */
    HAL_UART_Transmit(&huart1, rawBuf, payloadLen, 1000);
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	b29a      	uxth	r2, r3
 80002aa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80002ae:	490f      	ldr	r1, [pc, #60]	@ (80002ec <sendRawFrame+0x6c>)
 80002b0:	480f      	ldr	r0, [pc, #60]	@ (80002f0 <sendRawFrame+0x70>)
 80002b2:	f003 fabd 	bl	8003830 <HAL_UART_Transmit>

    /* Toggle an LED so we know something was sent                */
    HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 80002b6:	2120      	movs	r1, #32
 80002b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002bc:	f001 fdfe 	bl	8001ebc <HAL_GPIO_TogglePin>
    HAL_Delay(100);
 80002c0:	2064      	movs	r0, #100	@ 0x64
 80002c2:	f000 fb99 	bl	80009f8 <HAL_Delay>
    HAL_GPIO_TogglePin(GPIOA, LD2_Pin);
 80002c6:	2120      	movs	r1, #32
 80002c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80002cc:	f001 fdf6 	bl	8001ebc <HAL_GPIO_TogglePin>

    counter++;
 80002d0:	4b04      	ldr	r3, [pc, #16]	@ (80002e4 <sendRawFrame+0x64>)
 80002d2:	681b      	ldr	r3, [r3, #0]
 80002d4:	3301      	adds	r3, #1
 80002d6:	4a03      	ldr	r2, [pc, #12]	@ (80002e4 <sendRawFrame+0x64>)
 80002d8:	6013      	str	r3, [r2, #0]
 80002da:	e000      	b.n	80002de <sendRawFrame+0x5e>
    if (payloadLen <= 0) return;
 80002dc:	bf00      	nop
}
 80002de:	3708      	adds	r7, #8
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	20000190 	.word	0x20000190
 80002e8:	08004aa4 	.word	0x08004aa4
 80002ec:	20000150 	.word	0x20000150
 80002f0:	200000c8 	.word	0x200000c8

080002f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002fa:	f000 fb17 	bl	800092c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002fe:	f000 f81d 	bl	800033c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000302:	f000 f91d 	bl	8000540 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000306:	f000 f87b 	bl	8000400 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800030a:	f000 f8e9 	bl	80004e0 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start(&hadc1);
 800030e:	4809      	ldr	r0, [pc, #36]	@ (8000334 <main+0x40>)
 8000310:	f000 fd90 	bl	8000e34 <HAL_ADC_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t config[] = {0x00, 0x01, 0x1A, 0X17, 0XC0};
 8000314:	4a08      	ldr	r2, [pc, #32]	@ (8000338 <main+0x44>)
 8000316:	463b      	mov	r3, r7
 8000318:	e892 0003 	ldmia.w	r2, {r0, r1}
 800031c:	6018      	str	r0, [r3, #0]
 800031e:	3304      	adds	r3, #4
 8000320:	7019      	strb	r1, [r3, #0]



  while (1)
  {
	  sendRawFrame();     // Send one packet with the current counter value
 8000322:	f7ff ffad 	bl	8000280 <sendRawFrame>
      HAL_Delay(3000);       // Delay 1 second between packets (adjust as needed)
 8000326:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800032a:	f000 fb65 	bl	80009f8 <HAL_Delay>
	  sendRawFrame();     // Send one packet with the current counter value
 800032e:	bf00      	nop
 8000330:	e7f7      	b.n	8000322 <main+0x2e>
 8000332:	bf00      	nop
 8000334:	20000078 	.word	0x20000078
 8000338:	08004ac8 	.word	0x08004ac8

0800033c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b0a6      	sub	sp, #152	@ 0x98
 8000340:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000342:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000346:	2228      	movs	r2, #40	@ 0x28
 8000348:	2100      	movs	r1, #0
 800034a:	4618      	mov	r0, r3
 800034c:	f003 ff20 	bl	8004190 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000350:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000354:	2200      	movs	r2, #0
 8000356:	601a      	str	r2, [r3, #0]
 8000358:	605a      	str	r2, [r3, #4]
 800035a:	609a      	str	r2, [r3, #8]
 800035c:	60da      	str	r2, [r3, #12]
 800035e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000360:	1d3b      	adds	r3, r7, #4
 8000362:	2258      	movs	r2, #88	@ 0x58
 8000364:	2100      	movs	r1, #0
 8000366:	4618      	mov	r0, r3
 8000368:	f003 ff12 	bl	8004190 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800036c:	2302      	movs	r3, #2
 800036e:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000370:	2301      	movs	r3, #1
 8000372:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000374:	2310      	movs	r3, #16
 8000376:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800037a:	2302      	movs	r3, #2
 800037c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000380:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000384:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000388:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800038c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000390:	2300      	movs	r3, #0
 8000392:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000396:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800039a:	4618      	mov	r0, r3
 800039c:	f001 fda8 	bl	8001ef0 <HAL_RCC_OscConfig>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d001      	beq.n	80003aa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80003a6:	f000 f943 	bl	8000630 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003aa:	230f      	movs	r3, #15
 80003ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003ae:	2302      	movs	r3, #2
 80003b0:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003b2:	2300      	movs	r3, #0
 80003b4:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80003ba:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003bc:	2300      	movs	r3, #0
 80003be:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003c0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80003c4:	2102      	movs	r1, #2
 80003c6:	4618      	mov	r0, r3
 80003c8:	f002 fdb6 	bl	8002f38 <HAL_RCC_ClockConfig>
 80003cc:	4603      	mov	r3, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d001      	beq.n	80003d6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80003d2:	f000 f92d 	bl	8000630 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_ADC12;
 80003d6:	2381      	movs	r3, #129	@ 0x81
 80003d8:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80003da:	2300      	movs	r3, #0
 80003dc:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 80003de:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80003e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80003e4:	1d3b      	adds	r3, r7, #4
 80003e6:	4618      	mov	r0, r3
 80003e8:	f002 ffb8 	bl	800335c <HAL_RCCEx_PeriphCLKConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0xba>
  {
    Error_Handler();
 80003f2:	f000 f91d 	bl	8000630 <Error_Handler>
  }
}
 80003f6:	bf00      	nop
 80003f8:	3798      	adds	r7, #152	@ 0x98
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b08a      	sub	sp, #40	@ 0x28
 8000404:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000406:	f107 031c 	add.w	r3, r7, #28
 800040a:	2200      	movs	r2, #0
 800040c:	601a      	str	r2, [r3, #0]
 800040e:	605a      	str	r2, [r3, #4]
 8000410:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	2200      	movs	r2, #0
 8000416:	601a      	str	r2, [r3, #0]
 8000418:	605a      	str	r2, [r3, #4]
 800041a:	609a      	str	r2, [r3, #8]
 800041c:	60da      	str	r2, [r3, #12]
 800041e:	611a      	str	r2, [r3, #16]
 8000420:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000422:	4b2e      	ldr	r3, [pc, #184]	@ (80004dc <MX_ADC1_Init+0xdc>)
 8000424:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000428:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800042a:	4b2c      	ldr	r3, [pc, #176]	@ (80004dc <MX_ADC1_Init+0xdc>)
 800042c:	2200      	movs	r2, #0
 800042e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000430:	4b2a      	ldr	r3, [pc, #168]	@ (80004dc <MX_ADC1_Init+0xdc>)
 8000432:	2200      	movs	r2, #0
 8000434:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000436:	4b29      	ldr	r3, [pc, #164]	@ (80004dc <MX_ADC1_Init+0xdc>)
 8000438:	2200      	movs	r2, #0
 800043a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800043c:	4b27      	ldr	r3, [pc, #156]	@ (80004dc <MX_ADC1_Init+0xdc>)
 800043e:	2201      	movs	r2, #1
 8000440:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000442:	4b26      	ldr	r3, [pc, #152]	@ (80004dc <MX_ADC1_Init+0xdc>)
 8000444:	2200      	movs	r2, #0
 8000446:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800044a:	4b24      	ldr	r3, [pc, #144]	@ (80004dc <MX_ADC1_Init+0xdc>)
 800044c:	2200      	movs	r2, #0
 800044e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000450:	4b22      	ldr	r3, [pc, #136]	@ (80004dc <MX_ADC1_Init+0xdc>)
 8000452:	2201      	movs	r2, #1
 8000454:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000456:	4b21      	ldr	r3, [pc, #132]	@ (80004dc <MX_ADC1_Init+0xdc>)
 8000458:	2200      	movs	r2, #0
 800045a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800045c:	4b1f      	ldr	r3, [pc, #124]	@ (80004dc <MX_ADC1_Init+0xdc>)
 800045e:	2201      	movs	r2, #1
 8000460:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000462:	4b1e      	ldr	r3, [pc, #120]	@ (80004dc <MX_ADC1_Init+0xdc>)
 8000464:	2200      	movs	r2, #0
 8000466:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800046a:	4b1c      	ldr	r3, [pc, #112]	@ (80004dc <MX_ADC1_Init+0xdc>)
 800046c:	2204      	movs	r2, #4
 800046e:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000470:	4b1a      	ldr	r3, [pc, #104]	@ (80004dc <MX_ADC1_Init+0xdc>)
 8000472:	2200      	movs	r2, #0
 8000474:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000476:	4b19      	ldr	r3, [pc, #100]	@ (80004dc <MX_ADC1_Init+0xdc>)
 8000478:	2200      	movs	r2, #0
 800047a:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800047c:	4817      	ldr	r0, [pc, #92]	@ (80004dc <MX_ADC1_Init+0xdc>)
 800047e:	f000 fadf 	bl	8000a40 <HAL_ADC_Init>
 8000482:	4603      	mov	r3, r0
 8000484:	2b00      	cmp	r3, #0
 8000486:	d001      	beq.n	800048c <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000488:	f000 f8d2 	bl	8000630 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800048c:	2300      	movs	r3, #0
 800048e:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000490:	f107 031c 	add.w	r3, r7, #28
 8000494:	4619      	mov	r1, r3
 8000496:	4811      	ldr	r0, [pc, #68]	@ (80004dc <MX_ADC1_Init+0xdc>)
 8000498:	f001 f8cc 	bl	8001634 <HAL_ADCEx_MultiModeConfigChannel>
 800049c:	4603      	mov	r3, r0
 800049e:	2b00      	cmp	r3, #0
 80004a0:	d001      	beq.n	80004a6 <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 80004a2:	f000 f8c5 	bl	8000630 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80004a6:	2309      	movs	r3, #9
 80004a8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80004aa:	2301      	movs	r3, #1
 80004ac:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80004ae:	2300      	movs	r3, #0
 80004b0:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80004b2:	2300      	movs	r3, #0
 80004b4:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80004b6:	2300      	movs	r3, #0
 80004b8:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80004ba:	2300      	movs	r3, #0
 80004bc:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80004be:	1d3b      	adds	r3, r7, #4
 80004c0:	4619      	mov	r1, r3
 80004c2:	4806      	ldr	r0, [pc, #24]	@ (80004dc <MX_ADC1_Init+0xdc>)
 80004c4:	f000 fdcc 	bl	8001060 <HAL_ADC_ConfigChannel>
 80004c8:	4603      	mov	r3, r0
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80004ce:	f000 f8af 	bl	8000630 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004d2:	bf00      	nop
 80004d4:	3728      	adds	r7, #40	@ 0x28
 80004d6:	46bd      	mov	sp, r7
 80004d8:	bd80      	pop	{r7, pc}
 80004da:	bf00      	nop
 80004dc:	20000078 	.word	0x20000078

080004e0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80004e0:	b580      	push	{r7, lr}
 80004e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80004e4:	4b14      	ldr	r3, [pc, #80]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 80004e6:	4a15      	ldr	r2, [pc, #84]	@ (800053c <MX_USART1_UART_Init+0x5c>)
 80004e8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80004ea:	4b13      	ldr	r3, [pc, #76]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 80004ec:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 80004f0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80004f2:	4b11      	ldr	r3, [pc, #68]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80004f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80004fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 8000500:	2200      	movs	r2, #0
 8000502:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000504:	4b0c      	ldr	r3, [pc, #48]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 8000506:	220c      	movs	r2, #12
 8000508:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800050a:	4b0b      	ldr	r3, [pc, #44]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 800050c:	2200      	movs	r2, #0
 800050e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000510:	4b09      	ldr	r3, [pc, #36]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 8000512:	2200      	movs	r2, #0
 8000514:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000516:	4b08      	ldr	r3, [pc, #32]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 8000518:	2200      	movs	r2, #0
 800051a:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800051c:	4b06      	ldr	r3, [pc, #24]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 800051e:	2200      	movs	r2, #0
 8000520:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000522:	4805      	ldr	r0, [pc, #20]	@ (8000538 <MX_USART1_UART_Init+0x58>)
 8000524:	f003 f936 	bl	8003794 <HAL_UART_Init>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800052e:	f000 f87f 	bl	8000630 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000532:	bf00      	nop
 8000534:	bd80      	pop	{r7, pc}
 8000536:	bf00      	nop
 8000538:	200000c8 	.word	0x200000c8
 800053c:	40013800 	.word	0x40013800

08000540 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b08a      	sub	sp, #40	@ 0x28
 8000544:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000546:	f107 0314 	add.w	r3, r7, #20
 800054a:	2200      	movs	r2, #0
 800054c:	601a      	str	r2, [r3, #0]
 800054e:	605a      	str	r2, [r3, #4]
 8000550:	609a      	str	r2, [r3, #8]
 8000552:	60da      	str	r2, [r3, #12]
 8000554:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000556:	4b34      	ldr	r3, [pc, #208]	@ (8000628 <MX_GPIO_Init+0xe8>)
 8000558:	695b      	ldr	r3, [r3, #20]
 800055a:	4a33      	ldr	r2, [pc, #204]	@ (8000628 <MX_GPIO_Init+0xe8>)
 800055c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000560:	6153      	str	r3, [r2, #20]
 8000562:	4b31      	ldr	r3, [pc, #196]	@ (8000628 <MX_GPIO_Init+0xe8>)
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800056a:	613b      	str	r3, [r7, #16]
 800056c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800056e:	4b2e      	ldr	r3, [pc, #184]	@ (8000628 <MX_GPIO_Init+0xe8>)
 8000570:	695b      	ldr	r3, [r3, #20]
 8000572:	4a2d      	ldr	r2, [pc, #180]	@ (8000628 <MX_GPIO_Init+0xe8>)
 8000574:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000578:	6153      	str	r3, [r2, #20]
 800057a:	4b2b      	ldr	r3, [pc, #172]	@ (8000628 <MX_GPIO_Init+0xe8>)
 800057c:	695b      	ldr	r3, [r3, #20]
 800057e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000582:	60fb      	str	r3, [r7, #12]
 8000584:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000586:	4b28      	ldr	r3, [pc, #160]	@ (8000628 <MX_GPIO_Init+0xe8>)
 8000588:	695b      	ldr	r3, [r3, #20]
 800058a:	4a27      	ldr	r2, [pc, #156]	@ (8000628 <MX_GPIO_Init+0xe8>)
 800058c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000590:	6153      	str	r3, [r2, #20]
 8000592:	4b25      	ldr	r3, [pc, #148]	@ (8000628 <MX_GPIO_Init+0xe8>)
 8000594:	695b      	ldr	r3, [r3, #20]
 8000596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800059e:	4b22      	ldr	r3, [pc, #136]	@ (8000628 <MX_GPIO_Init+0xe8>)
 80005a0:	695b      	ldr	r3, [r3, #20]
 80005a2:	4a21      	ldr	r2, [pc, #132]	@ (8000628 <MX_GPIO_Init+0xe8>)
 80005a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005a8:	6153      	str	r3, [r2, #20]
 80005aa:	4b1f      	ldr	r3, [pc, #124]	@ (8000628 <MX_GPIO_Init+0xe8>)
 80005ac:	695b      	ldr	r3, [r3, #20]
 80005ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80005b2:	607b      	str	r3, [r7, #4]
 80005b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005b6:	2200      	movs	r2, #0
 80005b8:	2120      	movs	r1, #32
 80005ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005be:	f001 fc65 	bl	8001e8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005c8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80005cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ce:	2300      	movs	r3, #0
 80005d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005d2:	f107 0314 	add.w	r3, r7, #20
 80005d6:	4619      	mov	r1, r3
 80005d8:	4814      	ldr	r0, [pc, #80]	@ (800062c <MX_GPIO_Init+0xec>)
 80005da:	f001 facd 	bl	8001b78 <HAL_GPIO_Init>

  /*Configure GPIO pins : USART_TX_Pin USART_RX_Pin */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80005de:	230c      	movs	r3, #12
 80005e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005e2:	2302      	movs	r3, #2
 80005e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e6:	2300      	movs	r3, #0
 80005e8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005ea:	2300      	movs	r3, #0
 80005ec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80005ee:	2307      	movs	r3, #7
 80005f0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	4619      	mov	r1, r3
 80005f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005fc:	f001 fabc 	bl	8001b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000600:	2320      	movs	r3, #32
 8000602:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000604:	2301      	movs	r3, #1
 8000606:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000608:	2300      	movs	r3, #0
 800060a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060c:	2300      	movs	r3, #0
 800060e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000610:	f107 0314 	add.w	r3, r7, #20
 8000614:	4619      	mov	r1, r3
 8000616:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800061a:	f001 faad 	bl	8001b78 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800061e:	bf00      	nop
 8000620:	3728      	adds	r7, #40	@ 0x28
 8000622:	46bd      	mov	sp, r7
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	40021000 	.word	0x40021000
 800062c:	48000800 	.word	0x48000800

08000630 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000634:	b672      	cpsid	i
}
 8000636:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000638:	bf00      	nop
 800063a:	e7fd      	b.n	8000638 <Error_Handler+0x8>

0800063c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000642:	4b0f      	ldr	r3, [pc, #60]	@ (8000680 <HAL_MspInit+0x44>)
 8000644:	699b      	ldr	r3, [r3, #24]
 8000646:	4a0e      	ldr	r2, [pc, #56]	@ (8000680 <HAL_MspInit+0x44>)
 8000648:	f043 0301 	orr.w	r3, r3, #1
 800064c:	6193      	str	r3, [r2, #24]
 800064e:	4b0c      	ldr	r3, [pc, #48]	@ (8000680 <HAL_MspInit+0x44>)
 8000650:	699b      	ldr	r3, [r3, #24]
 8000652:	f003 0301 	and.w	r3, r3, #1
 8000656:	607b      	str	r3, [r7, #4]
 8000658:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800065a:	4b09      	ldr	r3, [pc, #36]	@ (8000680 <HAL_MspInit+0x44>)
 800065c:	69db      	ldr	r3, [r3, #28]
 800065e:	4a08      	ldr	r2, [pc, #32]	@ (8000680 <HAL_MspInit+0x44>)
 8000660:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000664:	61d3      	str	r3, [r2, #28]
 8000666:	4b06      	ldr	r3, [pc, #24]	@ (8000680 <HAL_MspInit+0x44>)
 8000668:	69db      	ldr	r3, [r3, #28]
 800066a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000672:	2007      	movs	r0, #7
 8000674:	f001 fa4c 	bl	8001b10 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000678:	bf00      	nop
 800067a:	3708      	adds	r7, #8
 800067c:	46bd      	mov	sp, r7
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40021000 	.word	0x40021000

08000684 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b08a      	sub	sp, #40	@ 0x28
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800068c:	f107 0314 	add.w	r3, r7, #20
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 800069c:	687b      	ldr	r3, [r7, #4]
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80006a4:	d123      	bne.n	80006ee <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 80006a6:	4b14      	ldr	r3, [pc, #80]	@ (80006f8 <HAL_ADC_MspInit+0x74>)
 80006a8:	695b      	ldr	r3, [r3, #20]
 80006aa:	4a13      	ldr	r2, [pc, #76]	@ (80006f8 <HAL_ADC_MspInit+0x74>)
 80006ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006b0:	6153      	str	r3, [r2, #20]
 80006b2:	4b11      	ldr	r3, [pc, #68]	@ (80006f8 <HAL_ADC_MspInit+0x74>)
 80006b4:	695b      	ldr	r3, [r3, #20]
 80006b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006ba:	613b      	str	r3, [r7, #16]
 80006bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80006be:	4b0e      	ldr	r3, [pc, #56]	@ (80006f8 <HAL_ADC_MspInit+0x74>)
 80006c0:	695b      	ldr	r3, [r3, #20]
 80006c2:	4a0d      	ldr	r2, [pc, #52]	@ (80006f8 <HAL_ADC_MspInit+0x74>)
 80006c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80006c8:	6153      	str	r3, [r2, #20]
 80006ca:	4b0b      	ldr	r3, [pc, #44]	@ (80006f8 <HAL_ADC_MspInit+0x74>)
 80006cc:	695b      	ldr	r3, [r3, #20]
 80006ce:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC3     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80006d6:	2308      	movs	r3, #8
 80006d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80006da:	2303      	movs	r3, #3
 80006dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006de:	2300      	movs	r3, #0
 80006e0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006e2:	f107 0314 	add.w	r3, r7, #20
 80006e6:	4619      	mov	r1, r3
 80006e8:	4804      	ldr	r0, [pc, #16]	@ (80006fc <HAL_ADC_MspInit+0x78>)
 80006ea:	f001 fa45 	bl	8001b78 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80006ee:	bf00      	nop
 80006f0:	3728      	adds	r7, #40	@ 0x28
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40021000 	.word	0x40021000
 80006fc:	48000800 	.word	0x48000800

08000700 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b08c      	sub	sp, #48	@ 0x30
 8000704:	af00      	add	r7, sp, #0
 8000706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000708:	f107 031c 	add.w	r3, r7, #28
 800070c:	2200      	movs	r2, #0
 800070e:	601a      	str	r2, [r3, #0]
 8000710:	605a      	str	r2, [r3, #4]
 8000712:	609a      	str	r2, [r3, #8]
 8000714:	60da      	str	r2, [r3, #12]
 8000716:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	4a2e      	ldr	r2, [pc, #184]	@ (80007d8 <HAL_UART_MspInit+0xd8>)
 800071e:	4293      	cmp	r3, r2
 8000720:	d128      	bne.n	8000774 <HAL_UART_MspInit+0x74>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000722:	4b2e      	ldr	r3, [pc, #184]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 8000724:	699b      	ldr	r3, [r3, #24]
 8000726:	4a2d      	ldr	r2, [pc, #180]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 8000728:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800072c:	6193      	str	r3, [r2, #24]
 800072e:	4b2b      	ldr	r3, [pc, #172]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 8000730:	699b      	ldr	r3, [r3, #24]
 8000732:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000736:	61bb      	str	r3, [r7, #24]
 8000738:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800073a:	4b28      	ldr	r3, [pc, #160]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 800073c:	695b      	ldr	r3, [r3, #20]
 800073e:	4a27      	ldr	r2, [pc, #156]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 8000740:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000744:	6153      	str	r3, [r2, #20]
 8000746:	4b25      	ldr	r3, [pc, #148]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 8000748:	695b      	ldr	r3, [r3, #20]
 800074a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800074e:	617b      	str	r3, [r7, #20]
 8000750:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8000752:	2330      	movs	r3, #48	@ 0x30
 8000754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000756:	2302      	movs	r3, #2
 8000758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800075a:	2300      	movs	r3, #0
 800075c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800075e:	2303      	movs	r3, #3
 8000760:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000762:	2307      	movs	r3, #7
 8000764:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000766:	f107 031c 	add.w	r3, r7, #28
 800076a:	4619      	mov	r1, r3
 800076c:	481c      	ldr	r0, [pc, #112]	@ (80007e0 <HAL_UART_MspInit+0xe0>)
 800076e:	f001 fa03 	bl	8001b78 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000772:	e02d      	b.n	80007d0 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART2)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1a      	ldr	r2, [pc, #104]	@ (80007e4 <HAL_UART_MspInit+0xe4>)
 800077a:	4293      	cmp	r3, r2
 800077c:	d128      	bne.n	80007d0 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 800077e:	4b17      	ldr	r3, [pc, #92]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 8000780:	69db      	ldr	r3, [r3, #28]
 8000782:	4a16      	ldr	r2, [pc, #88]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 8000784:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000788:	61d3      	str	r3, [r2, #28]
 800078a:	4b14      	ldr	r3, [pc, #80]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 800078c:	69db      	ldr	r3, [r3, #28]
 800078e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000792:	613b      	str	r3, [r7, #16]
 8000794:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000796:	4b11      	ldr	r3, [pc, #68]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 8000798:	695b      	ldr	r3, [r3, #20]
 800079a:	4a10      	ldr	r2, [pc, #64]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 800079c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80007a0:	6153      	str	r3, [r2, #20]
 80007a2:	4b0e      	ldr	r3, [pc, #56]	@ (80007dc <HAL_UART_MspInit+0xdc>)
 80007a4:	695b      	ldr	r3, [r3, #20]
 80007a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80007ae:	230c      	movs	r3, #12
 80007b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007b2:	2302      	movs	r3, #2
 80007b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b6:	2300      	movs	r3, #0
 80007b8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007ba:	2300      	movs	r3, #0
 80007bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007be:	2307      	movs	r3, #7
 80007c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007c2:	f107 031c 	add.w	r3, r7, #28
 80007c6:	4619      	mov	r1, r3
 80007c8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80007cc:	f001 f9d4 	bl	8001b78 <HAL_GPIO_Init>
}
 80007d0:	bf00      	nop
 80007d2:	3730      	adds	r7, #48	@ 0x30
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40013800 	.word	0x40013800
 80007dc:	40021000 	.word	0x40021000
 80007e0:	48000800 	.word	0x48000800
 80007e4:	40004400 	.word	0x40004400

080007e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007ec:	bf00      	nop
 80007ee:	e7fd      	b.n	80007ec <NMI_Handler+0x4>

080007f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007f4:	bf00      	nop
 80007f6:	e7fd      	b.n	80007f4 <HardFault_Handler+0x4>

080007f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007fc:	bf00      	nop
 80007fe:	e7fd      	b.n	80007fc <MemManage_Handler+0x4>

08000800 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000800:	b480      	push	{r7}
 8000802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000804:	bf00      	nop
 8000806:	e7fd      	b.n	8000804 <BusFault_Handler+0x4>

08000808 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800080c:	bf00      	nop
 800080e:	e7fd      	b.n	800080c <UsageFault_Handler+0x4>

08000810 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000814:	bf00      	nop
 8000816:	46bd      	mov	sp, r7
 8000818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081c:	4770      	bx	lr

0800081e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800081e:	b480      	push	{r7}
 8000820:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000822:	bf00      	nop
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr

0800082c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000830:	bf00      	nop
 8000832:	46bd      	mov	sp, r7
 8000834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000838:	4770      	bx	lr

0800083a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800083a:	b580      	push	{r7, lr}
 800083c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800083e:	f000 f8bb 	bl	80009b8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
	...

08000848 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000848:	b580      	push	{r7, lr}
 800084a:	b086      	sub	sp, #24
 800084c:	af00      	add	r7, sp, #0
 800084e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000850:	4a14      	ldr	r2, [pc, #80]	@ (80008a4 <_sbrk+0x5c>)
 8000852:	4b15      	ldr	r3, [pc, #84]	@ (80008a8 <_sbrk+0x60>)
 8000854:	1ad3      	subs	r3, r2, r3
 8000856:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000858:	697b      	ldr	r3, [r7, #20]
 800085a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800085c:	4b13      	ldr	r3, [pc, #76]	@ (80008ac <_sbrk+0x64>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d102      	bne.n	800086a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000864:	4b11      	ldr	r3, [pc, #68]	@ (80008ac <_sbrk+0x64>)
 8000866:	4a12      	ldr	r2, [pc, #72]	@ (80008b0 <_sbrk+0x68>)
 8000868:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800086a:	4b10      	ldr	r3, [pc, #64]	@ (80008ac <_sbrk+0x64>)
 800086c:	681a      	ldr	r2, [r3, #0]
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4413      	add	r3, r2
 8000872:	693a      	ldr	r2, [r7, #16]
 8000874:	429a      	cmp	r2, r3
 8000876:	d207      	bcs.n	8000888 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000878:	f003 fc92 	bl	80041a0 <__errno>
 800087c:	4603      	mov	r3, r0
 800087e:	220c      	movs	r2, #12
 8000880:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000882:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000886:	e009      	b.n	800089c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000888:	4b08      	ldr	r3, [pc, #32]	@ (80008ac <_sbrk+0x64>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800088e:	4b07      	ldr	r3, [pc, #28]	@ (80008ac <_sbrk+0x64>)
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4413      	add	r3, r2
 8000896:	4a05      	ldr	r2, [pc, #20]	@ (80008ac <_sbrk+0x64>)
 8000898:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800089a:	68fb      	ldr	r3, [r7, #12]
}
 800089c:	4618      	mov	r0, r3
 800089e:	3718      	adds	r7, #24
 80008a0:	46bd      	mov	sp, r7
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	20010000 	.word	0x20010000
 80008a8:	00000400 	.word	0x00000400
 80008ac:	20000194 	.word	0x20000194
 80008b0:	200002e8 	.word	0x200002e8

080008b4 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80008b8:	4b06      	ldr	r3, [pc, #24]	@ (80008d4 <SystemInit+0x20>)
 80008ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008be:	4a05      	ldr	r2, [pc, #20]	@ (80008d4 <SystemInit+0x20>)
 80008c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80008c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80008c8:	bf00      	nop
 80008ca:	46bd      	mov	sp, r7
 80008cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d0:	4770      	bx	lr
 80008d2:	bf00      	nop
 80008d4:	e000ed00 	.word	0xe000ed00

080008d8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80008d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000910 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80008dc:	f7ff ffea 	bl	80008b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008e0:	480c      	ldr	r0, [pc, #48]	@ (8000914 <LoopForever+0x6>)
  ldr r1, =_edata
 80008e2:	490d      	ldr	r1, [pc, #52]	@ (8000918 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008e4:	4a0d      	ldr	r2, [pc, #52]	@ (800091c <LoopForever+0xe>)
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008e8:	e002      	b.n	80008f0 <LoopCopyDataInit>

080008ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ee:	3304      	adds	r3, #4

080008f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008f4:	d3f9      	bcc.n	80008ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008f6:	4a0a      	ldr	r2, [pc, #40]	@ (8000920 <LoopForever+0x12>)
  ldr r4, =_ebss
 80008f8:	4c0a      	ldr	r4, [pc, #40]	@ (8000924 <LoopForever+0x16>)
  movs r3, #0
 80008fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008fc:	e001      	b.n	8000902 <LoopFillZerobss>

080008fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000900:	3204      	adds	r2, #4

08000902 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000902:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000904:	d3fb      	bcc.n	80008fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000906:	f003 fc51 	bl	80041ac <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800090a:	f7ff fcf3 	bl	80002f4 <main>

0800090e <LoopForever>:

LoopForever:
    b LoopForever
 800090e:	e7fe      	b.n	800090e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000910:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000914:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000918:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800091c:	08004b4c 	.word	0x08004b4c
  ldr r2, =_sbss
 8000920:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000924:	200002e4 	.word	0x200002e4

08000928 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000928:	e7fe      	b.n	8000928 <ADC1_2_IRQHandler>
	...

0800092c <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800092c:	b580      	push	{r7, lr}
 800092e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000930:	4b08      	ldr	r3, [pc, #32]	@ (8000954 <HAL_Init+0x28>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a07      	ldr	r2, [pc, #28]	@ (8000954 <HAL_Init+0x28>)
 8000936:	f043 0310 	orr.w	r3, r3, #16
 800093a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800093c:	2003      	movs	r0, #3
 800093e:	f001 f8e7 	bl	8001b10 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000942:	2000      	movs	r0, #0
 8000944:	f000 f808 	bl	8000958 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000948:	f7ff fe78 	bl	800063c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800094c:	2300      	movs	r3, #0
}
 800094e:	4618      	mov	r0, r3
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	40022000 	.word	0x40022000

08000958 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000960:	4b12      	ldr	r3, [pc, #72]	@ (80009ac <HAL_InitTick+0x54>)
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	4b12      	ldr	r3, [pc, #72]	@ (80009b0 <HAL_InitTick+0x58>)
 8000966:	781b      	ldrb	r3, [r3, #0]
 8000968:	4619      	mov	r1, r3
 800096a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800096e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000972:	fbb2 f3f3 	udiv	r3, r2, r3
 8000976:	4618      	mov	r0, r3
 8000978:	f001 f8f1 	bl	8001b5e <HAL_SYSTICK_Config>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000982:	2301      	movs	r3, #1
 8000984:	e00e      	b.n	80009a4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	2b0f      	cmp	r3, #15
 800098a:	d80a      	bhi.n	80009a2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800098c:	2200      	movs	r2, #0
 800098e:	6879      	ldr	r1, [r7, #4]
 8000990:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000994:	f001 f8c7 	bl	8001b26 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000998:	4a06      	ldr	r2, [pc, #24]	@ (80009b4 <HAL_InitTick+0x5c>)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800099e:	2300      	movs	r3, #0
 80009a0:	e000      	b.n	80009a4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80009a2:	2301      	movs	r3, #1
}
 80009a4:	4618      	mov	r0, r3
 80009a6:	3708      	adds	r7, #8
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	20000000 	.word	0x20000000
 80009b0:	20000008 	.word	0x20000008
 80009b4:	20000004 	.word	0x20000004

080009b8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009bc:	4b06      	ldr	r3, [pc, #24]	@ (80009d8 <HAL_IncTick+0x20>)
 80009be:	781b      	ldrb	r3, [r3, #0]
 80009c0:	461a      	mov	r2, r3
 80009c2:	4b06      	ldr	r3, [pc, #24]	@ (80009dc <HAL_IncTick+0x24>)
 80009c4:	681b      	ldr	r3, [r3, #0]
 80009c6:	4413      	add	r3, r2
 80009c8:	4a04      	ldr	r2, [pc, #16]	@ (80009dc <HAL_IncTick+0x24>)
 80009ca:	6013      	str	r3, [r2, #0]
}
 80009cc:	bf00      	nop
 80009ce:	46bd      	mov	sp, r7
 80009d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d4:	4770      	bx	lr
 80009d6:	bf00      	nop
 80009d8:	20000008 	.word	0x20000008
 80009dc:	20000198 	.word	0x20000198

080009e0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  return uwTick;  
 80009e4:	4b03      	ldr	r3, [pc, #12]	@ (80009f4 <HAL_GetTick+0x14>)
 80009e6:	681b      	ldr	r3, [r3, #0]
}
 80009e8:	4618      	mov	r0, r3
 80009ea:	46bd      	mov	sp, r7
 80009ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop
 80009f4:	20000198 	.word	0x20000198

080009f8 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000a00:	f7ff ffee 	bl	80009e0 <HAL_GetTick>
 8000a04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8000a10:	d005      	beq.n	8000a1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000a12:	4b0a      	ldr	r3, [pc, #40]	@ (8000a3c <HAL_Delay+0x44>)
 8000a14:	781b      	ldrb	r3, [r3, #0]
 8000a16:	461a      	mov	r2, r3
 8000a18:	68fb      	ldr	r3, [r7, #12]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000a1e:	bf00      	nop
 8000a20:	f7ff ffde 	bl	80009e0 <HAL_GetTick>
 8000a24:	4602      	mov	r2, r0
 8000a26:	68bb      	ldr	r3, [r7, #8]
 8000a28:	1ad3      	subs	r3, r2, r3
 8000a2a:	68fa      	ldr	r2, [r7, #12]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d8f7      	bhi.n	8000a20 <HAL_Delay+0x28>
  {
  }
}
 8000a30:	bf00      	nop
 8000a32:	bf00      	nop
 8000a34:	3710      	adds	r7, #16
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000008 	.word	0x20000008

08000a40 <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b09a      	sub	sp, #104	@ 0x68
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	663b      	str	r3, [r7, #96]	@ 0x60
  __IO uint32_t wait_loop_index = 0U;
 8000a52:	2300      	movs	r3, #0
 8000a54:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d101      	bne.n	8000a60 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	e1e3      	b.n	8000e28 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	691b      	ldr	r3, [r3, #16]
 8000a64:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a6a:	f003 0310 	and.w	r3, r3, #16
 8000a6e:	2b00      	cmp	r3, #0
 8000a70:	d176      	bne.n	8000b60 <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d152      	bne.n	8000b20 <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2200      	movs	r2, #0
 8000a84:	64da      	str	r2, [r3, #76]	@ 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	2200      	movs	r2, #0
 8000a8a:	649a      	str	r2, [r3, #72]	@ 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000a94:	6878      	ldr	r0, [r7, #4]
 8000a96:	f7ff fdf5 	bl	8000684 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	689b      	ldr	r3, [r3, #8]
 8000aa0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d13b      	bne.n	8000b20 <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f000 ff19 	bl	80018e0 <ADC_Disable>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab8:	f003 0310 	and.w	r3, r3, #16
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d12f      	bne.n	8000b20 <HAL_ADC_Init+0xe0>
 8000ac0:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000ac4:	2b00      	cmp	r3, #0
 8000ac6:	d12b      	bne.n	8000b20 <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000acc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8000ad0:	f023 0302 	bic.w	r3, r3, #2
 8000ad4:	f043 0202 	orr.w	r2, r3, #2
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	641a      	str	r2, [r3, #64]	@ 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	689a      	ldr	r2, [r3, #8]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8000aea:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	689a      	ldr	r2, [r3, #8]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	681b      	ldr	r3, [r3, #0]
 8000af6:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8000afa:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000afc:	4b92      	ldr	r3, [pc, #584]	@ (8000d48 <HAL_ADC_Init+0x308>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a92      	ldr	r2, [pc, #584]	@ (8000d4c <HAL_ADC_Init+0x30c>)
 8000b02:	fba2 2303 	umull	r2, r3, r2, r3
 8000b06:	0c9a      	lsrs	r2, r3, #18
 8000b08:	4613      	mov	r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	4413      	add	r3, r2
 8000b0e:	005b      	lsls	r3, r3, #1
 8000b10:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b12:	e002      	b.n	8000b1a <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8000b14:	68bb      	ldr	r3, [r7, #8]
 8000b16:	3b01      	subs	r3, #1
 8000b18:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	d1f9      	bne.n	8000b14 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	689b      	ldr	r3, [r3, #8]
 8000b26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d007      	beq.n	8000b3e <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	689b      	ldr	r3, [r3, #8]
 8000b34:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000b38:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000b3c:	d110      	bne.n	8000b60 <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b42:	f023 0312 	bic.w	r3, r3, #18
 8000b46:	f043 0210 	orr.w	r2, r3, #16
 8000b4a:	687b      	ldr	r3, [r7, #4]
 8000b4c:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b52:	f043 0201 	orr.w	r2, r3, #1
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	645a      	str	r2, [r3, #68]	@ 0x44
      
      tmp_hal_status = HAL_ERROR;
 8000b5a:	2301      	movs	r3, #1
 8000b5c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b64:	f003 0310 	and.w	r3, r3, #16
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	f040 8150 	bne.w	8000e0e <HAL_ADC_Init+0x3ce>
 8000b6e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	f040 814b 	bne.w	8000e0e <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	689b      	ldr	r3, [r3, #8]
 8000b7e:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	f040 8143 	bne.w	8000e0e <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b8c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8000b90:	f043 0202 	orr.w	r2, r3, #2
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000ba0:	d004      	beq.n	8000bac <HAL_ADC_Init+0x16c>
 8000ba2:	687b      	ldr	r3, [r7, #4]
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a6a      	ldr	r2, [pc, #424]	@ (8000d50 <HAL_ADC_Init+0x310>)
 8000ba8:	4293      	cmp	r3, r2
 8000baa:	d101      	bne.n	8000bb0 <HAL_ADC_Init+0x170>
 8000bac:	4b69      	ldr	r3, [pc, #420]	@ (8000d54 <HAL_ADC_Init+0x314>)
 8000bae:	e000      	b.n	8000bb2 <HAL_ADC_Init+0x172>
 8000bb0:	4b69      	ldr	r3, [pc, #420]	@ (8000d58 <HAL_ADC_Init+0x318>)
 8000bb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000bbc:	d102      	bne.n	8000bc4 <HAL_ADC_Init+0x184>
 8000bbe:	4b64      	ldr	r3, [pc, #400]	@ (8000d50 <HAL_ADC_Init+0x310>)
 8000bc0:	60fb      	str	r3, [r7, #12]
 8000bc2:	e01a      	b.n	8000bfa <HAL_ADC_Init+0x1ba>
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a61      	ldr	r2, [pc, #388]	@ (8000d50 <HAL_ADC_Init+0x310>)
 8000bca:	4293      	cmp	r3, r2
 8000bcc:	d103      	bne.n	8000bd6 <HAL_ADC_Init+0x196>
 8000bce:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000bd2:	60fb      	str	r3, [r7, #12]
 8000bd4:	e011      	b.n	8000bfa <HAL_ADC_Init+0x1ba>
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a60      	ldr	r2, [pc, #384]	@ (8000d5c <HAL_ADC_Init+0x31c>)
 8000bdc:	4293      	cmp	r3, r2
 8000bde:	d102      	bne.n	8000be6 <HAL_ADC_Init+0x1a6>
 8000be0:	4b5f      	ldr	r3, [pc, #380]	@ (8000d60 <HAL_ADC_Init+0x320>)
 8000be2:	60fb      	str	r3, [r7, #12]
 8000be4:	e009      	b.n	8000bfa <HAL_ADC_Init+0x1ba>
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	4a5d      	ldr	r2, [pc, #372]	@ (8000d60 <HAL_ADC_Init+0x320>)
 8000bec:	4293      	cmp	r3, r2
 8000bee:	d102      	bne.n	8000bf6 <HAL_ADC_Init+0x1b6>
 8000bf0:	4b5a      	ldr	r3, [pc, #360]	@ (8000d5c <HAL_ADC_Init+0x31c>)
 8000bf2:	60fb      	str	r3, [r7, #12]
 8000bf4:	e001      	b.n	8000bfa <HAL_ADC_Init+0x1ba>
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	689b      	ldr	r3, [r3, #8]
 8000c00:	f003 0303 	and.w	r3, r3, #3
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d108      	bne.n	8000c1a <HAL_ADC_Init+0x1da>
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	2b01      	cmp	r3, #1
 8000c14:	d101      	bne.n	8000c1a <HAL_ADC_Init+0x1da>
 8000c16:	2301      	movs	r3, #1
 8000c18:	e000      	b.n	8000c1c <HAL_ADC_Init+0x1dc>
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d11c      	bne.n	8000c5a <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c20:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d010      	beq.n	8000c48 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	689b      	ldr	r3, [r3, #8]
 8000c2a:	f003 0303 	and.w	r3, r3, #3
 8000c2e:	2b01      	cmp	r3, #1
 8000c30:	d107      	bne.n	8000c42 <HAL_ADC_Init+0x202>
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	2b01      	cmp	r3, #1
 8000c3c:	d101      	bne.n	8000c42 <HAL_ADC_Init+0x202>
 8000c3e:	2301      	movs	r3, #1
 8000c40:	e000      	b.n	8000c44 <HAL_ADC_Init+0x204>
 8000c42:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d108      	bne.n	8000c5a <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000c48:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c4a:	689b      	ldr	r3, [r3, #8]
 8000c4c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	685b      	ldr	r3, [r3, #4]
 8000c54:	431a      	orrs	r2, r3
 8000c56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000c58:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	7e5b      	ldrb	r3, [r3, #25]
 8000c5e:	035b      	lsls	r3, r3, #13
 8000c60:	687a      	ldr	r2, [r7, #4]
 8000c62:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8000c64:	2a01      	cmp	r2, #1
 8000c66:	d002      	beq.n	8000c6e <HAL_ADC_Init+0x22e>
 8000c68:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c6c:	e000      	b.n	8000c70 <HAL_ADC_Init+0x230>
 8000c6e:	2200      	movs	r2, #0
 8000c70:	431a      	orrs	r2, r3
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	68db      	ldr	r3, [r3, #12]
 8000c76:	431a      	orrs	r2, r3
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	4313      	orrs	r3, r2
 8000c7e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000c80:	4313      	orrs	r3, r2
 8000c82:	663b      	str	r3, [r7, #96]	@ 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c8a:	2b01      	cmp	r3, #1
 8000c8c:	d11b      	bne.n	8000cc6 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	7e5b      	ldrb	r3, [r3, #25]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d109      	bne.n	8000caa <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	045a      	lsls	r2, r3, #17
 8000c9e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ca6:	663b      	str	r3, [r7, #96]	@ 0x60
 8000ca8:	e00d      	b.n	8000cc6 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cae:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8000cb2:	f043 0220 	orr.w	r2, r3, #32
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	641a      	str	r2, [r3, #64]	@ 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cbe:	f043 0201 	orr.w	r2, r3, #1
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cca:	2b01      	cmp	r3, #1
 8000ccc:	d054      	beq.n	8000d78 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4a22      	ldr	r2, [pc, #136]	@ (8000d5c <HAL_ADC_Init+0x31c>)
 8000cd4:	4293      	cmp	r3, r2
 8000cd6:	d004      	beq.n	8000ce2 <HAL_ADC_Init+0x2a2>
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	4a20      	ldr	r2, [pc, #128]	@ (8000d60 <HAL_ADC_Init+0x320>)
 8000cde:	4293      	cmp	r3, r2
 8000ce0:	d140      	bne.n	8000d64 <HAL_ADC_Init+0x324>
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000ce6:	f5b3 7f30 	cmp.w	r3, #704	@ 0x2c0
 8000cea:	d02a      	beq.n	8000d42 <HAL_ADC_Init+0x302>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cf0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000cf4:	d022      	beq.n	8000d3c <HAL_ADC_Init+0x2fc>
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000cfa:	f5b3 7fe0 	cmp.w	r3, #448	@ 0x1c0
 8000cfe:	d01a      	beq.n	8000d36 <HAL_ADC_Init+0x2f6>
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d04:	f5b3 5f8a 	cmp.w	r3, #4416	@ 0x1140
 8000d08:	d012      	beq.n	8000d30 <HAL_ADC_Init+0x2f0>
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d0e:	f5b3 5f84 	cmp.w	r3, #4224	@ 0x1080
 8000d12:	d00a      	beq.n	8000d2a <HAL_ADC_Init+0x2ea>
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d18:	f5b3 5f86 	cmp.w	r3, #4288	@ 0x10c0
 8000d1c:	d002      	beq.n	8000d24 <HAL_ADC_Init+0x2e4>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d22:	e023      	b.n	8000d6c <HAL_ADC_Init+0x32c>
 8000d24:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000d28:	e020      	b.n	8000d6c <HAL_ADC_Init+0x32c>
 8000d2a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000d2e:	e01d      	b.n	8000d6c <HAL_ADC_Init+0x32c>
 8000d30:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8000d34:	e01a      	b.n	8000d6c <HAL_ADC_Init+0x32c>
 8000d36:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000d3a:	e017      	b.n	8000d6c <HAL_ADC_Init+0x32c>
 8000d3c:	f44f 7330 	mov.w	r3, #704	@ 0x2c0
 8000d40:	e014      	b.n	8000d6c <HAL_ADC_Init+0x32c>
 8000d42:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8000d46:	e011      	b.n	8000d6c <HAL_ADC_Init+0x32c>
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	431bde83 	.word	0x431bde83
 8000d50:	50000100 	.word	0x50000100
 8000d54:	50000300 	.word	0x50000300
 8000d58:	50000700 	.word	0x50000700
 8000d5c:	50000400 	.word	0x50000400
 8000d60:	50000500 	.word	0x50000500
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000d68:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8000d70:	4313      	orrs	r3, r2
 8000d72:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000d74:	4313      	orrs	r3, r2
 8000d76:	663b      	str	r3, [r7, #96]	@ 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	689b      	ldr	r3, [r3, #8]
 8000d7e:	f003 030c 	and.w	r3, r3, #12
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d114      	bne.n	8000db0 <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	68db      	ldr	r3, [r3, #12]
 8000d8c:	687a      	ldr	r2, [r7, #4]
 8000d8e:	6812      	ldr	r2, [r2, #0]
 8000d90:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000d94:	f023 0302 	bic.w	r3, r3, #2
 8000d98:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	7e1b      	ldrb	r3, [r3, #24]
 8000d9e:	039a      	lsls	r2, r3, #14
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8000da6:	005b      	lsls	r3, r3, #1
 8000da8:	4313      	orrs	r3, r2
 8000daa:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8000dac:	4313      	orrs	r3, r2
 8000dae:	663b      	str	r3, [r7, #96]	@ 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	681b      	ldr	r3, [r3, #0]
 8000db4:	68da      	ldr	r2, [r3, #12]
 8000db6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e30 <HAL_ADC_Init+0x3f0>)
 8000db8:	4013      	ands	r3, r2
 8000dba:	687a      	ldr	r2, [r7, #4]
 8000dbc:	6812      	ldr	r2, [r2, #0]
 8000dbe:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8000dc0:	430b      	orrs	r3, r1
 8000dc2:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	691b      	ldr	r3, [r3, #16]
 8000dc8:	2b01      	cmp	r3, #1
 8000dca:	d10c      	bne.n	8000de6 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd2:	f023 010f 	bic.w	r1, r3, #15
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	69db      	ldr	r3, [r3, #28]
 8000dda:	1e5a      	subs	r2, r3, #1
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	681b      	ldr	r3, [r3, #0]
 8000de0:	430a      	orrs	r2, r1
 8000de2:	631a      	str	r2, [r3, #48]	@ 0x30
 8000de4:	e007      	b.n	8000df6 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f022 020f 	bic.w	r2, r2, #15
 8000df4:	631a      	str	r2, [r3, #48]	@ 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	2200      	movs	r2, #0
 8000dfa:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e00:	f023 0303 	bic.w	r3, r3, #3
 8000e04:	f043 0201 	orr.w	r2, r3, #1
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	641a      	str	r2, [r3, #64]	@ 0x40
 8000e0c:	e00a      	b.n	8000e24 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e12:	f023 0312 	bic.w	r3, r3, #18
 8000e16:	f043 0210 	orr.w	r2, r3, #16
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 8000e1e:	2301      	movs	r3, #1
 8000e20:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 8000e24:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3768      	adds	r7, #104	@ 0x68
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}
 8000e30:	fff0c007 	.word	0xfff0c007

08000e34 <HAL_ADC_Start>:
  *         if ADC is master, ADC is enabled and multimode conversion is started.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	689b      	ldr	r3, [r3, #8]
 8000e46:	f003 0304 	and.w	r3, r3, #4
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	f040 80f9 	bne.w	8001042 <HAL_ADC_Start+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000e56:	2b01      	cmp	r3, #1
 8000e58:	d101      	bne.n	8000e5e <HAL_ADC_Start+0x2a>
 8000e5a:	2302      	movs	r3, #2
 8000e5c:	e0f4      	b.n	8001048 <HAL_ADC_Start+0x214>
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	2201      	movs	r2, #1
 8000e62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000e66:	6878      	ldr	r0, [r7, #4]
 8000e68:	f000 fcd6 	bl	8001818 <ADC_Enable>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	73fb      	strb	r3, [r7, #15]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8000e70:	7bfb      	ldrb	r3, [r7, #15]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	f040 80e0 	bne.w	8001038 <HAL_ADC_Start+0x204>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e7c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000e80:	f023 0301 	bic.w	r3, r3, #1
 8000e84:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	641a      	str	r2, [r3, #64]	@ 0x40
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Set group injected state (from auto-injection) and multimode state   */
      /* for all cases of multimode: independent mode, multimode ADC master   */
      /* or multimode ADC slave (for devices with several ADCs):              */
      if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000e94:	d004      	beq.n	8000ea0 <HAL_ADC_Start+0x6c>
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	4a6d      	ldr	r2, [pc, #436]	@ (8001050 <HAL_ADC_Start+0x21c>)
 8000e9c:	4293      	cmp	r3, r2
 8000e9e:	d106      	bne.n	8000eae <HAL_ADC_Start+0x7a>
 8000ea0:	4b6c      	ldr	r3, [pc, #432]	@ (8001054 <HAL_ADC_Start+0x220>)
 8000ea2:	689b      	ldr	r3, [r3, #8]
 8000ea4:	f003 031f 	and.w	r3, r3, #31
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d010      	beq.n	8000ece <HAL_ADC_Start+0x9a>
 8000eac:	e005      	b.n	8000eba <HAL_ADC_Start+0x86>
 8000eae:	4b6a      	ldr	r3, [pc, #424]	@ (8001058 <HAL_ADC_Start+0x224>)
 8000eb0:	689b      	ldr	r3, [r3, #8]
 8000eb2:	f003 031f 	and.w	r3, r3, #31
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d009      	beq.n	8000ece <HAL_ADC_Start+0x9a>
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000ec2:	d004      	beq.n	8000ece <HAL_ADC_Start+0x9a>
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a64      	ldr	r2, [pc, #400]	@ (800105c <HAL_ADC_Start+0x228>)
 8000eca:	4293      	cmp	r3, r2
 8000ecc:	d115      	bne.n	8000efa <HAL_ADC_Start+0xc6>
      {
        /* Set ADC state (ADC independent or master) */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	68db      	ldr	r3, [r3, #12]
 8000ee0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d036      	beq.n	8000f56 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000ef0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	641a      	str	r2, [r3, #64]	@ 0x40
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8000ef8:	e02d      	b.n	8000f56 <HAL_ADC_Start+0x122>
        }
      }
      else
      {
        /* Set ADC state (ADC slave) */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efe:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	641a      	str	r2, [r3, #64]	@ 0x40
        
        /* If conversions on group regular are also triggering group injected,*/
        /* update ADC state.                                                  */
        if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f0e:	d004      	beq.n	8000f1a <HAL_ADC_Start+0xe6>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	4a4e      	ldr	r2, [pc, #312]	@ (8001050 <HAL_ADC_Start+0x21c>)
 8000f16:	4293      	cmp	r3, r2
 8000f18:	d10a      	bne.n	8000f30 <HAL_ADC_Start+0xfc>
 8000f1a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8000f1e:	68db      	ldr	r3, [r3, #12]
 8000f20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	bf14      	ite	ne
 8000f28:	2301      	movne	r3, #1
 8000f2a:	2300      	moveq	r3, #0
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	e008      	b.n	8000f42 <HAL_ADC_Start+0x10e>
 8000f30:	4b4a      	ldr	r3, [pc, #296]	@ (800105c <HAL_ADC_Start+0x228>)
 8000f32:	68db      	ldr	r3, [r3, #12]
 8000f34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	bf14      	ite	ne
 8000f3c:	2301      	movne	r3, #1
 8000f3e:	2300      	moveq	r3, #0
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d007      	beq.n	8000f56 <HAL_ADC_Start+0x122>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f4a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000f4e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	641a      	str	r2, [r3, #64]	@ 0x40
        }
      }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8000f62:	d106      	bne.n	8000f72 <HAL_ADC_Start+0x13e>
      {
        /* Reset ADC error code fields related to conversions on group regular*/
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f68:	f023 0206 	bic.w	r2, r3, #6
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	645a      	str	r2, [r3, #68]	@ 0x44
 8000f70:	e002      	b.n	8000f78 <HAL_ADC_Start+0x144>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	2200      	movs	r2, #0
 8000f76:	645a      	str	r2, [r3, #68]	@ 0x44
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	221c      	movs	r2, #28
 8000f86:	601a      	str	r2, [r3, #0]
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Case of multimode enabled (for devices with several ADCs):           */
      /*  - if ADC is slave, ADC is enabled only (conversion is not started). */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
      if (ADC_NONMULTIMODE_REG_OR_MULTIMODEMASTER(hadc))
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f90:	d004      	beq.n	8000f9c <HAL_ADC_Start+0x168>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a2e      	ldr	r2, [pc, #184]	@ (8001050 <HAL_ADC_Start+0x21c>)
 8000f98:	4293      	cmp	r3, r2
 8000f9a:	d106      	bne.n	8000faa <HAL_ADC_Start+0x176>
 8000f9c:	4b2d      	ldr	r3, [pc, #180]	@ (8001054 <HAL_ADC_Start+0x220>)
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	f003 031f 	and.w	r3, r3, #31
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d03e      	beq.n	8001026 <HAL_ADC_Start+0x1f2>
 8000fa8:	e005      	b.n	8000fb6 <HAL_ADC_Start+0x182>
 8000faa:	4b2b      	ldr	r3, [pc, #172]	@ (8001058 <HAL_ADC_Start+0x224>)
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	f003 031f 	and.w	r3, r3, #31
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d037      	beq.n	8001026 <HAL_ADC_Start+0x1f2>
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fbe:	d004      	beq.n	8000fca <HAL_ADC_Start+0x196>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a22      	ldr	r2, [pc, #136]	@ (8001050 <HAL_ADC_Start+0x21c>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d106      	bne.n	8000fd8 <HAL_ADC_Start+0x1a4>
 8000fca:	4b22      	ldr	r3, [pc, #136]	@ (8001054 <HAL_ADC_Start+0x220>)
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	f003 031f 	and.w	r3, r3, #31
 8000fd2:	2b05      	cmp	r3, #5
 8000fd4:	d027      	beq.n	8001026 <HAL_ADC_Start+0x1f2>
 8000fd6:	e005      	b.n	8000fe4 <HAL_ADC_Start+0x1b0>
 8000fd8:	4b1f      	ldr	r3, [pc, #124]	@ (8001058 <HAL_ADC_Start+0x224>)
 8000fda:	689b      	ldr	r3, [r3, #8]
 8000fdc:	f003 031f 	and.w	r3, r3, #31
 8000fe0:	2b05      	cmp	r3, #5
 8000fe2:	d020      	beq.n	8001026 <HAL_ADC_Start+0x1f2>
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000fec:	d004      	beq.n	8000ff8 <HAL_ADC_Start+0x1c4>
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4a17      	ldr	r2, [pc, #92]	@ (8001050 <HAL_ADC_Start+0x21c>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d106      	bne.n	8001006 <HAL_ADC_Start+0x1d2>
 8000ff8:	4b16      	ldr	r3, [pc, #88]	@ (8001054 <HAL_ADC_Start+0x220>)
 8000ffa:	689b      	ldr	r3, [r3, #8]
 8000ffc:	f003 031f 	and.w	r3, r3, #31
 8001000:	2b09      	cmp	r3, #9
 8001002:	d010      	beq.n	8001026 <HAL_ADC_Start+0x1f2>
 8001004:	e005      	b.n	8001012 <HAL_ADC_Start+0x1de>
 8001006:	4b14      	ldr	r3, [pc, #80]	@ (8001058 <HAL_ADC_Start+0x224>)
 8001008:	689b      	ldr	r3, [r3, #8]
 800100a:	f003 031f 	and.w	r3, r3, #31
 800100e:	2b09      	cmp	r3, #9
 8001010:	d009      	beq.n	8001026 <HAL_ADC_Start+0x1f2>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800101a:	d004      	beq.n	8001026 <HAL_ADC_Start+0x1f2>
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	681b      	ldr	r3, [r3, #0]
 8001020:	4a0e      	ldr	r2, [pc, #56]	@ (800105c <HAL_ADC_Start+0x228>)
 8001022:	4293      	cmp	r3, r2
 8001024:	d10f      	bne.n	8001046 <HAL_ADC_Start+0x212>
      {
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	689a      	ldr	r2, [r3, #8]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	f042 0204 	orr.w	r2, r2, #4
 8001034:	609a      	str	r2, [r3, #8]
 8001036:	e006      	b.n	8001046 <HAL_ADC_Start+0x212>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	2200      	movs	r2, #0
 800103c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8001040:	e001      	b.n	8001046 <HAL_ADC_Start+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001042:	2302      	movs	r3, #2
 8001044:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001046:	7bfb      	ldrb	r3, [r7, #15]
}
 8001048:	4618      	mov	r0, r3
 800104a:	3710      	adds	r7, #16
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	50000100 	.word	0x50000100
 8001054:	50000300 	.word	0x50000300
 8001058:	50000700 	.word	0x50000700
 800105c:	50000400 	.word	0x50000400

08001060 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001060:	b480      	push	{r7}
 8001062:	b09b      	sub	sp, #108	@ 0x6c
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800106a:	2300      	movs	r3, #0
 800106c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001070:	2300      	movs	r3, #0
 8001072:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800107a:	2b01      	cmp	r3, #1
 800107c:	d101      	bne.n	8001082 <HAL_ADC_ConfigChannel+0x22>
 800107e:	2302      	movs	r3, #2
 8001080:	e2c8      	b.n	8001614 <HAL_ADC_ConfigChannel+0x5b4>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2201      	movs	r2, #1
 8001086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	f003 0304 	and.w	r3, r3, #4
 8001094:	2b00      	cmp	r3, #0
 8001096:	f040 82ac 	bne.w	80015f2 <HAL_ADC_ConfigChannel+0x592>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	2b04      	cmp	r3, #4
 80010a0:	d81c      	bhi.n	80010dc <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	681b      	ldr	r3, [r3, #0]
 80010a6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80010a8:	683b      	ldr	r3, [r7, #0]
 80010aa:	685a      	ldr	r2, [r3, #4]
 80010ac:	4613      	mov	r3, r2
 80010ae:	005b      	lsls	r3, r3, #1
 80010b0:	4413      	add	r3, r2
 80010b2:	005b      	lsls	r3, r3, #1
 80010b4:	461a      	mov	r2, r3
 80010b6:	231f      	movs	r3, #31
 80010b8:	4093      	lsls	r3, r2
 80010ba:	43db      	mvns	r3, r3
 80010bc:	4019      	ands	r1, r3
 80010be:	683b      	ldr	r3, [r7, #0]
 80010c0:	6818      	ldr	r0, [r3, #0]
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	685a      	ldr	r2, [r3, #4]
 80010c6:	4613      	mov	r3, r2
 80010c8:	005b      	lsls	r3, r3, #1
 80010ca:	4413      	add	r3, r2
 80010cc:	005b      	lsls	r3, r3, #1
 80010ce:	fa00 f203 	lsl.w	r2, r0, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	430a      	orrs	r2, r1
 80010d8:	631a      	str	r2, [r3, #48]	@ 0x30
 80010da:	e063      	b.n	80011a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	685b      	ldr	r3, [r3, #4]
 80010e0:	2b09      	cmp	r3, #9
 80010e2:	d81e      	bhi.n	8001122 <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	685a      	ldr	r2, [r3, #4]
 80010ee:	4613      	mov	r3, r2
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	4413      	add	r3, r2
 80010f4:	005b      	lsls	r3, r3, #1
 80010f6:	3b1e      	subs	r3, #30
 80010f8:	221f      	movs	r2, #31
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	43db      	mvns	r3, r3
 8001100:	4019      	ands	r1, r3
 8001102:	683b      	ldr	r3, [r7, #0]
 8001104:	6818      	ldr	r0, [r3, #0]
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685a      	ldr	r2, [r3, #4]
 800110a:	4613      	mov	r3, r2
 800110c:	005b      	lsls	r3, r3, #1
 800110e:	4413      	add	r3, r2
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	3b1e      	subs	r3, #30
 8001114:	fa00 f203 	lsl.w	r2, r0, r3
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	430a      	orrs	r2, r1
 800111e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001120:	e040      	b.n	80011a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	2b0e      	cmp	r3, #14
 8001128:	d81e      	bhi.n	8001168 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	685a      	ldr	r2, [r3, #4]
 8001134:	4613      	mov	r3, r2
 8001136:	005b      	lsls	r3, r3, #1
 8001138:	4413      	add	r3, r2
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	3b3c      	subs	r3, #60	@ 0x3c
 800113e:	221f      	movs	r2, #31
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	43db      	mvns	r3, r3
 8001146:	4019      	ands	r1, r3
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	6818      	ldr	r0, [r3, #0]
 800114c:	683b      	ldr	r3, [r7, #0]
 800114e:	685a      	ldr	r2, [r3, #4]
 8001150:	4613      	mov	r3, r2
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	4413      	add	r3, r2
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	3b3c      	subs	r3, #60	@ 0x3c
 800115a:	fa00 f203 	lsl.w	r2, r0, r3
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	430a      	orrs	r2, r1
 8001164:	639a      	str	r2, [r3, #56]	@ 0x38
 8001166:	e01d      	b.n	80011a4 <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 800116e:	683b      	ldr	r3, [r7, #0]
 8001170:	685a      	ldr	r2, [r3, #4]
 8001172:	4613      	mov	r3, r2
 8001174:	005b      	lsls	r3, r3, #1
 8001176:	4413      	add	r3, r2
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	3b5a      	subs	r3, #90	@ 0x5a
 800117c:	221f      	movs	r2, #31
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	43db      	mvns	r3, r3
 8001184:	4019      	ands	r1, r3
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	6818      	ldr	r0, [r3, #0]
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685a      	ldr	r2, [r3, #4]
 800118e:	4613      	mov	r3, r2
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	4413      	add	r3, r2
 8001194:	005b      	lsls	r3, r3, #1
 8001196:	3b5a      	subs	r3, #90	@ 0x5a
 8001198:	fa00 f203 	lsl.w	r2, r0, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	430a      	orrs	r2, r1
 80011a2:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 030c 	and.w	r3, r3, #12
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f040 80e5 	bne.w	800137e <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2b09      	cmp	r3, #9
 80011ba:	d91c      	bls.n	80011f6 <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	6999      	ldr	r1, [r3, #24]
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	4613      	mov	r3, r2
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	4413      	add	r3, r2
 80011cc:	3b1e      	subs	r3, #30
 80011ce:	2207      	movs	r2, #7
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	43db      	mvns	r3, r3
 80011d6:	4019      	ands	r1, r3
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	6898      	ldr	r0, [r3, #8]
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	4613      	mov	r3, r2
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	4413      	add	r3, r2
 80011e6:	3b1e      	subs	r3, #30
 80011e8:	fa00 f203 	lsl.w	r2, r0, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	430a      	orrs	r2, r1
 80011f2:	619a      	str	r2, [r3, #24]
 80011f4:	e019      	b.n	800122a <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	6959      	ldr	r1, [r3, #20]
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4613      	mov	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4413      	add	r3, r2
 8001206:	2207      	movs	r2, #7
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	43db      	mvns	r3, r3
 800120e:	4019      	ands	r1, r3
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	6898      	ldr	r0, [r3, #8]
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4613      	mov	r3, r2
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	4413      	add	r3, r2
 800121e:	fa00 f203 	lsl.w	r2, r0, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	430a      	orrs	r2, r1
 8001228:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	695a      	ldr	r2, [r3, #20]
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	08db      	lsrs	r3, r3, #3
 8001236:	f003 0303 	and.w	r3, r3, #3
 800123a:	005b      	lsls	r3, r3, #1
 800123c:	fa02 f303 	lsl.w	r3, r2, r3
 8001240:	663b      	str	r3, [r7, #96]	@ 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	691b      	ldr	r3, [r3, #16]
 8001246:	3b01      	subs	r3, #1
 8001248:	2b03      	cmp	r3, #3
 800124a:	d84f      	bhi.n	80012ec <HAL_ADC_ConfigChannel+0x28c>
 800124c:	a201      	add	r2, pc, #4	@ (adr r2, 8001254 <HAL_ADC_ConfigChannel+0x1f4>)
 800124e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001252:	bf00      	nop
 8001254:	08001265 	.word	0x08001265
 8001258:	08001287 	.word	0x08001287
 800125c:	080012a9 	.word	0x080012a9
 8001260:	080012cb 	.word	0x080012cb
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800126a:	4b99      	ldr	r3, [pc, #612]	@ (80014d0 <HAL_ADC_ConfigChannel+0x470>)
 800126c:	4013      	ands	r3, r2
 800126e:	683a      	ldr	r2, [r7, #0]
 8001270:	6812      	ldr	r2, [r2, #0]
 8001272:	0691      	lsls	r1, r2, #26
 8001274:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001276:	430a      	orrs	r2, r1
 8001278:	431a      	orrs	r2, r3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8001282:	661a      	str	r2, [r3, #96]	@ 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001284:	e07b      	b.n	800137e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800128c:	4b90      	ldr	r3, [pc, #576]	@ (80014d0 <HAL_ADC_ConfigChannel+0x470>)
 800128e:	4013      	ands	r3, r2
 8001290:	683a      	ldr	r2, [r7, #0]
 8001292:	6812      	ldr	r2, [r2, #0]
 8001294:	0691      	lsls	r1, r2, #26
 8001296:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8001298:	430a      	orrs	r2, r1
 800129a:	431a      	orrs	r2, r3
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80012a4:	665a      	str	r2, [r3, #100]	@ 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80012a6:	e06a      	b.n	800137e <HAL_ADC_ConfigChannel+0x31e>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80012ae:	4b88      	ldr	r3, [pc, #544]	@ (80014d0 <HAL_ADC_ConfigChannel+0x470>)
 80012b0:	4013      	ands	r3, r2
 80012b2:	683a      	ldr	r2, [r7, #0]
 80012b4:	6812      	ldr	r2, [r2, #0]
 80012b6:	0691      	lsls	r1, r2, #26
 80012b8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80012ba:	430a      	orrs	r2, r1
 80012bc:	431a      	orrs	r2, r3
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80012c6:	669a      	str	r2, [r3, #104]	@ 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80012c8:	e059      	b.n	800137e <HAL_ADC_ConfigChannel+0x31e>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80012d0:	4b7f      	ldr	r3, [pc, #508]	@ (80014d0 <HAL_ADC_ConfigChannel+0x470>)
 80012d2:	4013      	ands	r3, r2
 80012d4:	683a      	ldr	r2, [r7, #0]
 80012d6:	6812      	ldr	r2, [r2, #0]
 80012d8:	0691      	lsls	r1, r2, #26
 80012da:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80012dc:	430a      	orrs	r2, r1
 80012de:	431a      	orrs	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 80012e8:	66da      	str	r2, [r3, #108]	@ 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 80012ea:	e048      	b.n	800137e <HAL_ADC_ConfigChannel+0x31e>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012f2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80012f6:	683b      	ldr	r3, [r7, #0]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	069b      	lsls	r3, r3, #26
 80012fc:	429a      	cmp	r2, r3
 80012fe:	d107      	bne.n	8001310 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800130e:	661a      	str	r2, [r3, #96]	@ 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001316:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800131a:	683b      	ldr	r3, [r7, #0]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	069b      	lsls	r3, r3, #26
 8001320:	429a      	cmp	r2, r3
 8001322:	d107      	bne.n	8001334 <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001332:	665a      	str	r2, [r3, #100]	@ 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800133a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	069b      	lsls	r3, r3, #26
 8001344:	429a      	cmp	r2, r3
 8001346:	d107      	bne.n	8001358 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 8001356:	669a      	str	r2, [r3, #104]	@ 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800135e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	069b      	lsls	r3, r3, #26
 8001368:	429a      	cmp	r2, r3
 800136a:	d107      	bne.n	800137c <HAL_ADC_ConfigChannel+0x31c>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f022 4200 	bic.w	r2, r2, #2147483648	@ 0x80000000
 800137a:	66da      	str	r2, [r3, #108]	@ 0x6c
      }
      break;
 800137c:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	f003 0303 	and.w	r3, r3, #3
 8001388:	2b01      	cmp	r3, #1
 800138a:	d108      	bne.n	800139e <HAL_ADC_ConfigChannel+0x33e>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_ADC_ConfigChannel+0x33e>
 800139a:	2301      	movs	r3, #1
 800139c:	e000      	b.n	80013a0 <HAL_ADC_ConfigChannel+0x340>
 800139e:	2300      	movs	r3, #0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	f040 8131 	bne.w	8001608 <HAL_ADC_ConfigChannel+0x5a8>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	2b01      	cmp	r3, #1
 80013ac:	d00f      	beq.n	80013ce <HAL_ADC_ConfigChannel+0x36e>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80013b6:	683b      	ldr	r3, [r7, #0]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	2201      	movs	r2, #1
 80013bc:	fa02 f303 	lsl.w	r3, r2, r3
 80013c0:	43da      	mvns	r2, r3
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	400a      	ands	r2, r1
 80013c8:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
 80013cc:	e049      	b.n	8001462 <HAL_ADC_ConfigChannel+0x402>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f8d3 10b0 	ldr.w	r1, [r3, #176]	@ 0xb0
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2201      	movs	r2, #1
 80013dc:	409a      	lsls	r2, r3
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	430a      	orrs	r2, r1
 80013e4:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 80013e8:	683b      	ldr	r3, [r7, #0]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2b09      	cmp	r3, #9
 80013ee:	d91c      	bls.n	800142a <HAL_ADC_ConfigChannel+0x3ca>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	6999      	ldr	r1, [r3, #24]
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	681a      	ldr	r2, [r3, #0]
 80013fa:	4613      	mov	r3, r2
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	4413      	add	r3, r2
 8001400:	3b1b      	subs	r3, #27
 8001402:	2207      	movs	r2, #7
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	43db      	mvns	r3, r3
 800140a:	4019      	ands	r1, r3
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	6898      	ldr	r0, [r3, #8]
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	681a      	ldr	r2, [r3, #0]
 8001414:	4613      	mov	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4413      	add	r3, r2
 800141a:	3b1b      	subs	r3, #27
 800141c:	fa00 f203 	lsl.w	r2, r0, r3
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	430a      	orrs	r2, r1
 8001426:	619a      	str	r2, [r3, #24]
 8001428:	e01b      	b.n	8001462 <HAL_ADC_ConfigChannel+0x402>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	6959      	ldr	r1, [r3, #20]
 8001430:	683b      	ldr	r3, [r7, #0]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	1c5a      	adds	r2, r3, #1
 8001436:	4613      	mov	r3, r2
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	4413      	add	r3, r2
 800143c:	2207      	movs	r2, #7
 800143e:	fa02 f303 	lsl.w	r3, r2, r3
 8001442:	43db      	mvns	r3, r3
 8001444:	4019      	ands	r1, r3
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	6898      	ldr	r0, [r3, #8]
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	1c5a      	adds	r2, r3, #1
 8001450:	4613      	mov	r3, r2
 8001452:	005b      	lsls	r3, r3, #1
 8001454:	4413      	add	r3, r2
 8001456:	fa00 f203 	lsl.w	r2, r0, r3
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	430a      	orrs	r2, r1
 8001460:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800146a:	d004      	beq.n	8001476 <HAL_ADC_ConfigChannel+0x416>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	4a18      	ldr	r2, [pc, #96]	@ (80014d4 <HAL_ADC_ConfigChannel+0x474>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d101      	bne.n	800147a <HAL_ADC_ConfigChannel+0x41a>
 8001476:	4b18      	ldr	r3, [pc, #96]	@ (80014d8 <HAL_ADC_ConfigChannel+0x478>)
 8001478:	e000      	b.n	800147c <HAL_ADC_ConfigChannel+0x41c>
 800147a:	4b18      	ldr	r3, [pc, #96]	@ (80014dc <HAL_ADC_ConfigChannel+0x47c>)
 800147c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	2b10      	cmp	r3, #16
 8001484:	d105      	bne.n	8001492 <HAL_ADC_ConfigChannel+0x432>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001486:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800148e:	2b00      	cmp	r3, #0
 8001490:	d015      	beq.n	80014be <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001496:	2b11      	cmp	r3, #17
 8001498:	d105      	bne.n	80014a6 <HAL_ADC_ConfigChannel+0x446>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800149a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d00b      	beq.n	80014be <HAL_ADC_ConfigChannel+0x45e>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 80014aa:	2b12      	cmp	r3, #18
 80014ac:	f040 80ac 	bne.w	8001608 <HAL_ADC_ConfigChannel+0x5a8>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 80014b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	f040 80a5 	bne.w	8001608 <HAL_ADC_ConfigChannel+0x5a8>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80014c6:	d10b      	bne.n	80014e0 <HAL_ADC_ConfigChannel+0x480>
 80014c8:	4b02      	ldr	r3, [pc, #8]	@ (80014d4 <HAL_ADC_ConfigChannel+0x474>)
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	e023      	b.n	8001516 <HAL_ADC_ConfigChannel+0x4b6>
 80014ce:	bf00      	nop
 80014d0:	83fff000 	.word	0x83fff000
 80014d4:	50000100 	.word	0x50000100
 80014d8:	50000300 	.word	0x50000300
 80014dc:	50000700 	.word	0x50000700
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	4a4e      	ldr	r2, [pc, #312]	@ (8001620 <HAL_ADC_ConfigChannel+0x5c0>)
 80014e6:	4293      	cmp	r3, r2
 80014e8:	d103      	bne.n	80014f2 <HAL_ADC_ConfigChannel+0x492>
 80014ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80014ee:	60fb      	str	r3, [r7, #12]
 80014f0:	e011      	b.n	8001516 <HAL_ADC_ConfigChannel+0x4b6>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	4a4b      	ldr	r2, [pc, #300]	@ (8001624 <HAL_ADC_ConfigChannel+0x5c4>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d102      	bne.n	8001502 <HAL_ADC_ConfigChannel+0x4a2>
 80014fc:	4b4a      	ldr	r3, [pc, #296]	@ (8001628 <HAL_ADC_ConfigChannel+0x5c8>)
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	e009      	b.n	8001516 <HAL_ADC_ConfigChannel+0x4b6>
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	4a48      	ldr	r2, [pc, #288]	@ (8001628 <HAL_ADC_ConfigChannel+0x5c8>)
 8001508:	4293      	cmp	r3, r2
 800150a:	d102      	bne.n	8001512 <HAL_ADC_ConfigChannel+0x4b2>
 800150c:	4b45      	ldr	r3, [pc, #276]	@ (8001624 <HAL_ADC_ConfigChannel+0x5c4>)
 800150e:	60fb      	str	r3, [r7, #12]
 8001510:	e001      	b.n	8001516 <HAL_ADC_ConfigChannel+0x4b6>
 8001512:	2300      	movs	r3, #0
 8001514:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	689b      	ldr	r3, [r3, #8]
 800151c:	f003 0303 	and.w	r3, r3, #3
 8001520:	2b01      	cmp	r3, #1
 8001522:	d108      	bne.n	8001536 <HAL_ADC_ConfigChannel+0x4d6>
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	2b01      	cmp	r3, #1
 8001530:	d101      	bne.n	8001536 <HAL_ADC_ConfigChannel+0x4d6>
 8001532:	2301      	movs	r3, #1
 8001534:	e000      	b.n	8001538 <HAL_ADC_ConfigChannel+0x4d8>
 8001536:	2300      	movs	r3, #0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d150      	bne.n	80015de <HAL_ADC_ConfigChannel+0x57e>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800153c:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 800153e:	2b00      	cmp	r3, #0
 8001540:	d010      	beq.n	8001564 <HAL_ADC_ConfigChannel+0x504>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	689b      	ldr	r3, [r3, #8]
 8001546:	f003 0303 	and.w	r3, r3, #3
 800154a:	2b01      	cmp	r3, #1
 800154c:	d107      	bne.n	800155e <HAL_ADC_ConfigChannel+0x4fe>
 800154e:	68fb      	ldr	r3, [r7, #12]
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f003 0301 	and.w	r3, r3, #1
 8001556:	2b01      	cmp	r3, #1
 8001558:	d101      	bne.n	800155e <HAL_ADC_ConfigChannel+0x4fe>
 800155a:	2301      	movs	r3, #1
 800155c:	e000      	b.n	8001560 <HAL_ADC_ConfigChannel+0x500>
 800155e:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 8001560:	2b00      	cmp	r3, #0
 8001562:	d13c      	bne.n	80015de <HAL_ADC_ConfigChannel+0x57e>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	2b10      	cmp	r3, #16
 800156a:	d11d      	bne.n	80015a8 <HAL_ADC_ConfigChannel+0x548>
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001574:	d118      	bne.n	80015a8 <HAL_ADC_ConfigChannel+0x548>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001576:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 800157e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001580:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001582:	4b2a      	ldr	r3, [pc, #168]	@ (800162c <HAL_ADC_ConfigChannel+0x5cc>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4a2a      	ldr	r2, [pc, #168]	@ (8001630 <HAL_ADC_ConfigChannel+0x5d0>)
 8001588:	fba2 2303 	umull	r2, r3, r2, r3
 800158c:	0c9a      	lsrs	r2, r3, #18
 800158e:	4613      	mov	r3, r2
 8001590:	009b      	lsls	r3, r3, #2
 8001592:	4413      	add	r3, r2
 8001594:	005b      	lsls	r3, r3, #1
 8001596:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001598:	e002      	b.n	80015a0 <HAL_ADC_ConfigChannel+0x540>
          {
            wait_loop_index--;
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	3b01      	subs	r3, #1
 800159e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d1f9      	bne.n	800159a <HAL_ADC_ConfigChannel+0x53a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80015a6:	e02e      	b.n	8001606 <HAL_ADC_ConfigChannel+0x5a6>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	2b11      	cmp	r3, #17
 80015ae:	d10b      	bne.n	80015c8 <HAL_ADC_ConfigChannel+0x568>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80015b8:	d106      	bne.n	80015c8 <HAL_ADC_ConfigChannel+0x568>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 80015ba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80015bc:	689b      	ldr	r3, [r3, #8]
 80015be:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
 80015c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80015c4:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80015c6:	e01e      	b.n	8001606 <HAL_ADC_ConfigChannel+0x5a6>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	2b12      	cmp	r3, #18
 80015ce:	d11a      	bne.n	8001606 <HAL_ADC_ConfigChannel+0x5a6>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80015d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80015d2:	689b      	ldr	r3, [r3, #8]
 80015d4:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80015d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80015da:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80015dc:	e013      	b.n	8001606 <HAL_ADC_ConfigChannel+0x5a6>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015e2:	f043 0220 	orr.w	r2, r3, #32
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	641a      	str	r2, [r3, #64]	@ 0x40
        
        tmp_hal_status = HAL_ERROR;
 80015ea:	2301      	movs	r3, #1
 80015ec:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 80015f0:	e00a      	b.n	8001608 <HAL_ADC_ConfigChannel+0x5a8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015f6:	f043 0220 	orr.w	r2, r3, #32
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 8001604:	e000      	b.n	8001608 <HAL_ADC_ConfigChannel+0x5a8>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001606:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 8001610:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 8001614:	4618      	mov	r0, r3
 8001616:	376c      	adds	r7, #108	@ 0x6c
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr
 8001620:	50000100 	.word	0x50000100
 8001624:	50000400 	.word	0x50000400
 8001628:	50000500 	.word	0x50000500
 800162c:	20000000 	.word	0x20000000
 8001630:	431bde83 	.word	0x431bde83

08001634 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8001634:	b480      	push	{r7}
 8001636:	b099      	sub	sp, #100	@ 0x64
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800163e:	2300      	movs	r3, #0
 8001640:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800164c:	d102      	bne.n	8001654 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 800164e:	4b6d      	ldr	r3, [pc, #436]	@ (8001804 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	e01a      	b.n	800168a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a6a      	ldr	r2, [pc, #424]	@ (8001804 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d103      	bne.n	8001666 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 800165e:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001662:	60bb      	str	r3, [r7, #8]
 8001664:	e011      	b.n	800168a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	4a67      	ldr	r2, [pc, #412]	@ (8001808 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800166c:	4293      	cmp	r3, r2
 800166e:	d102      	bne.n	8001676 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8001670:	4b66      	ldr	r3, [pc, #408]	@ (800180c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8001672:	60bb      	str	r3, [r7, #8]
 8001674:	e009      	b.n	800168a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	4a64      	ldr	r2, [pc, #400]	@ (800180c <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 800167c:	4293      	cmp	r3, r2
 800167e:	d102      	bne.n	8001686 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8001680:	4b61      	ldr	r3, [pc, #388]	@ (8001808 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 8001682:	60bb      	str	r3, [r7, #8]
 8001684:	e001      	b.n	800168a <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8001686:	2300      	movs	r3, #0
 8001688:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 800168a:	68bb      	ldr	r3, [r7, #8]
 800168c:	2b00      	cmp	r3, #0
 800168e:	d101      	bne.n	8001694 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 8001690:	2301      	movs	r3, #1
 8001692:	e0b0      	b.n	80017f6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800169a:	2b01      	cmp	r3, #1
 800169c:	d101      	bne.n	80016a2 <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800169e:	2302      	movs	r3, #2
 80016a0:	e0a9      	b.n	80017f6 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2201      	movs	r2, #1
 80016a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	f003 0304 	and.w	r3, r3, #4
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	f040 808d 	bne.w	80017d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	f003 0304 	and.w	r3, r3, #4
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	f040 8086 	bne.w	80017d4 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80016d0:	d004      	beq.n	80016dc <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4a4b      	ldr	r2, [pc, #300]	@ (8001804 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80016d8:	4293      	cmp	r3, r2
 80016da:	d101      	bne.n	80016e0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80016dc:	4b4c      	ldr	r3, [pc, #304]	@ (8001810 <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 80016de:	e000      	b.n	80016e2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80016e0:	4b4c      	ldr	r3, [pc, #304]	@ (8001814 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 80016e2:	65bb      	str	r3, [r7, #88]	@ 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d040      	beq.n	800176e <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 80016ec:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80016ee:	689b      	ldr	r3, [r3, #8]
 80016f0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80016f4:	683b      	ldr	r3, [r7, #0]
 80016f6:	6859      	ldr	r1, [r3, #4]
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80016fe:	035b      	lsls	r3, r3, #13
 8001700:	430b      	orrs	r3, r1
 8001702:	431a      	orrs	r2, r3
 8001704:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001706:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	689b      	ldr	r3, [r3, #8]
 800170e:	f003 0303 	and.w	r3, r3, #3
 8001712:	2b01      	cmp	r3, #1
 8001714:	d108      	bne.n	8001728 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f003 0301 	and.w	r3, r3, #1
 8001720:	2b01      	cmp	r3, #1
 8001722:	d101      	bne.n	8001728 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 8001724:	2301      	movs	r3, #1
 8001726:	e000      	b.n	800172a <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 8001728:	2300      	movs	r3, #0
 800172a:	2b00      	cmp	r3, #0
 800172c:	d15c      	bne.n	80017e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800172e:	68bb      	ldr	r3, [r7, #8]
 8001730:	689b      	ldr	r3, [r3, #8]
 8001732:	f003 0303 	and.w	r3, r3, #3
 8001736:	2b01      	cmp	r3, #1
 8001738:	d107      	bne.n	800174a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0301 	and.w	r3, r3, #1
 8001742:	2b01      	cmp	r3, #1
 8001744:	d101      	bne.n	800174a <HAL_ADCEx_MultiModeConfigChannel+0x116>
 8001746:	2301      	movs	r3, #1
 8001748:	e000      	b.n	800174c <HAL_ADCEx_MultiModeConfigChannel+0x118>
 800174a:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800174c:	2b00      	cmp	r3, #0
 800174e:	d14b      	bne.n	80017e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001750:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001752:	689b      	ldr	r3, [r3, #8]
 8001754:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8001758:	f023 030f 	bic.w	r3, r3, #15
 800175c:	683a      	ldr	r2, [r7, #0]
 800175e:	6811      	ldr	r1, [r2, #0]
 8001760:	683a      	ldr	r2, [r7, #0]
 8001762:	6892      	ldr	r2, [r2, #8]
 8001764:	430a      	orrs	r2, r1
 8001766:	431a      	orrs	r2, r3
 8001768:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800176a:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800176c:	e03c      	b.n	80017e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800176e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001770:	689b      	ldr	r3, [r3, #8]
 8001772:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001776:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001778:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f003 0303 	and.w	r3, r3, #3
 8001784:	2b01      	cmp	r3, #1
 8001786:	d108      	bne.n	800179a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	2b01      	cmp	r3, #1
 8001794:	d101      	bne.n	800179a <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8001796:	2301      	movs	r3, #1
 8001798:	e000      	b.n	800179c <HAL_ADCEx_MultiModeConfigChannel+0x168>
 800179a:	2300      	movs	r3, #0
 800179c:	2b00      	cmp	r3, #0
 800179e:	d123      	bne.n	80017e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80017a0:	68bb      	ldr	r3, [r7, #8]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f003 0303 	and.w	r3, r3, #3
 80017a8:	2b01      	cmp	r3, #1
 80017aa:	d107      	bne.n	80017bc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f003 0301 	and.w	r3, r3, #1
 80017b4:	2b01      	cmp	r3, #1
 80017b6:	d101      	bne.n	80017bc <HAL_ADCEx_MultiModeConfigChannel+0x188>
 80017b8:	2301      	movs	r3, #1
 80017ba:	e000      	b.n	80017be <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 80017bc:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d112      	bne.n	80017e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 80017c2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80017c4:	689b      	ldr	r3, [r3, #8]
 80017c6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80017ca:	f023 030f 	bic.w	r3, r3, #15
 80017ce:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80017d0:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80017d2:	e009      	b.n	80017e8 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80017d8:	f043 0220 	orr.w	r2, r3, #32
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	641a      	str	r2, [r3, #64]	@ 0x40
    
    tmp_hal_status = HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 80017e6:	e000      	b.n	80017ea <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80017e8:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	2200      	movs	r2, #0
 80017ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 80017f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
} 
 80017f6:	4618      	mov	r0, r3
 80017f8:	3764      	adds	r7, #100	@ 0x64
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr
 8001802:	bf00      	nop
 8001804:	50000100 	.word	0x50000100
 8001808:	50000400 	.word	0x50000400
 800180c:	50000500 	.word	0x50000500
 8001810:	50000300 	.word	0x50000300
 8001814:	50000700 	.word	0x50000700

08001818 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001820:	2300      	movs	r3, #0
 8001822:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f003 0303 	and.w	r3, r3, #3
 800182e:	2b01      	cmp	r3, #1
 8001830:	d108      	bne.n	8001844 <ADC_Enable+0x2c>
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f003 0301 	and.w	r3, r3, #1
 800183c:	2b01      	cmp	r3, #1
 800183e:	d101      	bne.n	8001844 <ADC_Enable+0x2c>
 8001840:	2301      	movs	r3, #1
 8001842:	e000      	b.n	8001846 <ADC_Enable+0x2e>
 8001844:	2300      	movs	r3, #0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d143      	bne.n	80018d2 <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	689a      	ldr	r2, [r3, #8]
 8001850:	4b22      	ldr	r3, [pc, #136]	@ (80018dc <ADC_Enable+0xc4>)
 8001852:	4013      	ands	r3, r2
 8001854:	2b00      	cmp	r3, #0
 8001856:	d00d      	beq.n	8001874 <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185c:	f043 0210 	orr.w	r2, r3, #16
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	641a      	str	r2, [r3, #64]	@ 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001868:	f043 0201 	orr.w	r2, r3, #1
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	645a      	str	r2, [r3, #68]	@ 0x44
      
      return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e02f      	b.n	80018d4 <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	689a      	ldr	r2, [r3, #8]
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	f042 0201 	orr.w	r2, r2, #1
 8001882:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 8001884:	f7ff f8ac 	bl	80009e0 <HAL_GetTick>
 8001888:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800188a:	e01b      	b.n	80018c4 <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800188c:	f7ff f8a8 	bl	80009e0 <HAL_GetTick>
 8001890:	4602      	mov	r2, r0
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	1ad3      	subs	r3, r2, r3
 8001896:	2b02      	cmp	r3, #2
 8001898:	d914      	bls.n	80018c4 <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	f003 0301 	and.w	r3, r3, #1
 80018a4:	2b01      	cmp	r3, #1
 80018a6:	d00d      	beq.n	80018c4 <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ac:	f043 0210 	orr.w	r2, r3, #16
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b8:	f043 0201 	orr.w	r2, r3, #1
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e007      	b.n	80018d4 <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f003 0301 	and.w	r3, r3, #1
 80018ce:	2b01      	cmp	r3, #1
 80018d0:	d1dc      	bne.n	800188c <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80018d2:	2300      	movs	r3, #0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	3710      	adds	r7, #16
 80018d8:	46bd      	mov	sp, r7
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	8000003f 	.word	0x8000003f

080018e0 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b084      	sub	sp, #16
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80018e8:	2300      	movs	r3, #0
 80018ea:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	689b      	ldr	r3, [r3, #8]
 80018f2:	f003 0303 	and.w	r3, r3, #3
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d108      	bne.n	800190c <ADC_Disable+0x2c>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	2b01      	cmp	r3, #1
 8001906:	d101      	bne.n	800190c <ADC_Disable+0x2c>
 8001908:	2301      	movs	r3, #1
 800190a:	e000      	b.n	800190e <ADC_Disable+0x2e>
 800190c:	2300      	movs	r3, #0
 800190e:	2b00      	cmp	r3, #0
 8001910:	d047      	beq.n	80019a2 <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f003 030d 	and.w	r3, r3, #13
 800191c:	2b01      	cmp	r3, #1
 800191e:	d10f      	bne.n	8001940 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	689a      	ldr	r2, [r3, #8]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f042 0202 	orr.w	r2, r2, #2
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2203      	movs	r2, #3
 8001936:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8001938:	f7ff f852 	bl	80009e0 <HAL_GetTick>
 800193c:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800193e:	e029      	b.n	8001994 <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001944:	f043 0210 	orr.w	r2, r3, #16
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	641a      	str	r2, [r3, #64]	@ 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001950:	f043 0201 	orr.w	r2, r3, #1
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	645a      	str	r2, [r3, #68]	@ 0x44
      return HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	e023      	b.n	80019a4 <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800195c:	f7ff f840 	bl	80009e0 <HAL_GetTick>
 8001960:	4602      	mov	r2, r0
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	2b02      	cmp	r3, #2
 8001968:	d914      	bls.n	8001994 <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	689b      	ldr	r3, [r3, #8]
 8001970:	f003 0301 	and.w	r3, r3, #1
 8001974:	2b01      	cmp	r3, #1
 8001976:	d10d      	bne.n	8001994 <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197c:	f043 0210 	orr.w	r2, r3, #16
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001988:	f043 0201 	orr.w	r2, r3, #1
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	645a      	str	r2, [r3, #68]	@ 0x44

          return HAL_ERROR;
 8001990:	2301      	movs	r3, #1
 8001992:	e007      	b.n	80019a4 <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	689b      	ldr	r3, [r3, #8]
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d0dc      	beq.n	800195c <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80019a2:	2300      	movs	r3, #0
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3710      	adds	r7, #16
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}

080019ac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f003 0307 	and.w	r3, r3, #7
 80019ba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019bc:	4b0c      	ldr	r3, [pc, #48]	@ (80019f0 <__NVIC_SetPriorityGrouping+0x44>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019c2:	68ba      	ldr	r2, [r7, #8]
 80019c4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019c8:	4013      	ands	r3, r2
 80019ca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019d4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019de:	4a04      	ldr	r2, [pc, #16]	@ (80019f0 <__NVIC_SetPriorityGrouping+0x44>)
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	60d3      	str	r3, [r2, #12]
}
 80019e4:	bf00      	nop
 80019e6:	3714      	adds	r7, #20
 80019e8:	46bd      	mov	sp, r7
 80019ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ee:	4770      	bx	lr
 80019f0:	e000ed00 	.word	0xe000ed00

080019f4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019f8:	4b04      	ldr	r3, [pc, #16]	@ (8001a0c <__NVIC_GetPriorityGrouping+0x18>)
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	0a1b      	lsrs	r3, r3, #8
 80019fe:	f003 0307 	and.w	r3, r3, #7
}
 8001a02:	4618      	mov	r0, r3
 8001a04:	46bd      	mov	sp, r7
 8001a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0a:	4770      	bx	lr
 8001a0c:	e000ed00 	.word	0xe000ed00

08001a10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	6039      	str	r1, [r7, #0]
 8001a1a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	db0a      	blt.n	8001a3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	490c      	ldr	r1, [pc, #48]	@ (8001a5c <__NVIC_SetPriority+0x4c>)
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	0112      	lsls	r2, r2, #4
 8001a30:	b2d2      	uxtb	r2, r2
 8001a32:	440b      	add	r3, r1
 8001a34:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a38:	e00a      	b.n	8001a50 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	4908      	ldr	r1, [pc, #32]	@ (8001a60 <__NVIC_SetPriority+0x50>)
 8001a40:	79fb      	ldrb	r3, [r7, #7]
 8001a42:	f003 030f 	and.w	r3, r3, #15
 8001a46:	3b04      	subs	r3, #4
 8001a48:	0112      	lsls	r2, r2, #4
 8001a4a:	b2d2      	uxtb	r2, r2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	761a      	strb	r2, [r3, #24]
}
 8001a50:	bf00      	nop
 8001a52:	370c      	adds	r7, #12
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	e000e100 	.word	0xe000e100
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b089      	sub	sp, #36	@ 0x24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	60f8      	str	r0, [r7, #12]
 8001a6c:	60b9      	str	r1, [r7, #8]
 8001a6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	f1c3 0307 	rsb	r3, r3, #7
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	bf28      	it	cs
 8001a82:	2304      	movcs	r3, #4
 8001a84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	3304      	adds	r3, #4
 8001a8a:	2b06      	cmp	r3, #6
 8001a8c:	d902      	bls.n	8001a94 <NVIC_EncodePriority+0x30>
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	3b03      	subs	r3, #3
 8001a92:	e000      	b.n	8001a96 <NVIC_EncodePriority+0x32>
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa2:	43da      	mvns	r2, r3
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	401a      	ands	r2, r3
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aac:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab6:	43d9      	mvns	r1, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001abc:	4313      	orrs	r3, r2
         );
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3724      	adds	r7, #36	@ 0x24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
	...

08001acc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	3b01      	subs	r3, #1
 8001ad8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001adc:	d301      	bcc.n	8001ae2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ade:	2301      	movs	r3, #1
 8001ae0:	e00f      	b.n	8001b02 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8001b0c <SysTick_Config+0x40>)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	3b01      	subs	r3, #1
 8001ae8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001aea:	210f      	movs	r1, #15
 8001aec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001af0:	f7ff ff8e 	bl	8001a10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001af4:	4b05      	ldr	r3, [pc, #20]	@ (8001b0c <SysTick_Config+0x40>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001afa:	4b04      	ldr	r3, [pc, #16]	@ (8001b0c <SysTick_Config+0x40>)
 8001afc:	2207      	movs	r2, #7
 8001afe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b00:	2300      	movs	r3, #0
}
 8001b02:	4618      	mov	r0, r3
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	e000e010 	.word	0xe000e010

08001b10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff ff47 	bl	80019ac <__NVIC_SetPriorityGrouping>
}
 8001b1e:	bf00      	nop
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b086      	sub	sp, #24
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	60b9      	str	r1, [r7, #8]
 8001b30:	607a      	str	r2, [r7, #4]
 8001b32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b38:	f7ff ff5c 	bl	80019f4 <__NVIC_GetPriorityGrouping>
 8001b3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	68b9      	ldr	r1, [r7, #8]
 8001b42:	6978      	ldr	r0, [r7, #20]
 8001b44:	f7ff ff8e 	bl	8001a64 <NVIC_EncodePriority>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b4e:	4611      	mov	r1, r2
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff ff5d 	bl	8001a10 <__NVIC_SetPriority>
}
 8001b56:	bf00      	nop
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b082      	sub	sp, #8
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f7ff ffb0 	bl	8001acc <SysTick_Config>
 8001b6c:	4603      	mov	r3, r0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3708      	adds	r7, #8
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}
	...

08001b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b087      	sub	sp, #28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 8001b80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b82:	2300      	movs	r3, #0
 8001b84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b86:	e160      	b.n	8001e4a <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	681a      	ldr	r2, [r3, #0]
 8001b8c:	2101      	movs	r1, #1
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	fa01 f303 	lsl.w	r3, r1, r3
 8001b94:	4013      	ands	r3, r2
 8001b96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	f000 8152 	beq.w	8001e44 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	685b      	ldr	r3, [r3, #4]
 8001ba4:	f003 0303 	and.w	r3, r3, #3
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d005      	beq.n	8001bb8 <HAL_GPIO_Init+0x40>
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 0303 	and.w	r3, r3, #3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d130      	bne.n	8001c1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001bbe:	697b      	ldr	r3, [r7, #20]
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	2203      	movs	r2, #3
 8001bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bc8:	43db      	mvns	r3, r3
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	4013      	ands	r3, r2
 8001bce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	68da      	ldr	r2, [r3, #12]
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bdc:	693a      	ldr	r2, [r7, #16]
 8001bde:	4313      	orrs	r3, r2
 8001be0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	693a      	ldr	r2, [r7, #16]
 8001be6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001bee:	2201      	movs	r2, #1
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf6:	43db      	mvns	r3, r3
 8001bf8:	693a      	ldr	r2, [r7, #16]
 8001bfa:	4013      	ands	r3, r2
 8001bfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	685b      	ldr	r3, [r3, #4]
 8001c02:	091b      	lsrs	r3, r3, #4
 8001c04:	f003 0201 	and.w	r2, r3, #1
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	4313      	orrs	r3, r2
 8001c12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	f003 0303 	and.w	r3, r3, #3
 8001c22:	2b03      	cmp	r3, #3
 8001c24:	d017      	beq.n	8001c56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	68db      	ldr	r3, [r3, #12]
 8001c2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	005b      	lsls	r3, r3, #1
 8001c30:	2203      	movs	r2, #3
 8001c32:	fa02 f303 	lsl.w	r3, r2, r3
 8001c36:	43db      	mvns	r3, r3
 8001c38:	693a      	ldr	r2, [r7, #16]
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	689a      	ldr	r2, [r3, #8]
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	005b      	lsls	r3, r3, #1
 8001c46:	fa02 f303 	lsl.w	r3, r2, r3
 8001c4a:	693a      	ldr	r2, [r7, #16]
 8001c4c:	4313      	orrs	r3, r2
 8001c4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	693a      	ldr	r2, [r7, #16]
 8001c54:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	f003 0303 	and.w	r3, r3, #3
 8001c5e:	2b02      	cmp	r3, #2
 8001c60:	d123      	bne.n	8001caa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	08da      	lsrs	r2, r3, #3
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	3208      	adds	r2, #8
 8001c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	f003 0307 	and.w	r3, r3, #7
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	220f      	movs	r2, #15
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	4013      	ands	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	691a      	ldr	r2, [r3, #16]
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	f003 0307 	and.w	r3, r3, #7
 8001c90:	009b      	lsls	r3, r3, #2
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001c9c:	697b      	ldr	r3, [r7, #20]
 8001c9e:	08da      	lsrs	r2, r3, #3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	3208      	adds	r2, #8
 8001ca4:	6939      	ldr	r1, [r7, #16]
 8001ca6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	2203      	movs	r2, #3
 8001cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cba:	43db      	mvns	r3, r3
 8001cbc:	693a      	ldr	r2, [r7, #16]
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f003 0203 	and.w	r2, r3, #3
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	005b      	lsls	r3, r3, #1
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	693a      	ldr	r2, [r7, #16]
 8001cd4:	4313      	orrs	r3, r2
 8001cd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	693a      	ldr	r2, [r7, #16]
 8001cdc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	685b      	ldr	r3, [r3, #4]
 8001ce2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f000 80ac 	beq.w	8001e44 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cec:	4b5e      	ldr	r3, [pc, #376]	@ (8001e68 <HAL_GPIO_Init+0x2f0>)
 8001cee:	699b      	ldr	r3, [r3, #24]
 8001cf0:	4a5d      	ldr	r2, [pc, #372]	@ (8001e68 <HAL_GPIO_Init+0x2f0>)
 8001cf2:	f043 0301 	orr.w	r3, r3, #1
 8001cf6:	6193      	str	r3, [r2, #24]
 8001cf8:	4b5b      	ldr	r3, [pc, #364]	@ (8001e68 <HAL_GPIO_Init+0x2f0>)
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	f003 0301 	and.w	r3, r3, #1
 8001d00:	60bb      	str	r3, [r7, #8]
 8001d02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001d04:	4a59      	ldr	r2, [pc, #356]	@ (8001e6c <HAL_GPIO_Init+0x2f4>)
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	089b      	lsrs	r3, r3, #2
 8001d0a:	3302      	adds	r3, #2
 8001d0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	f003 0303 	and.w	r3, r3, #3
 8001d18:	009b      	lsls	r3, r3, #2
 8001d1a:	220f      	movs	r2, #15
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	43db      	mvns	r3, r3
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	4013      	ands	r3, r2
 8001d26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d2e:	d025      	beq.n	8001d7c <HAL_GPIO_Init+0x204>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a4f      	ldr	r2, [pc, #316]	@ (8001e70 <HAL_GPIO_Init+0x2f8>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d01f      	beq.n	8001d78 <HAL_GPIO_Init+0x200>
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a4e      	ldr	r2, [pc, #312]	@ (8001e74 <HAL_GPIO_Init+0x2fc>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d019      	beq.n	8001d74 <HAL_GPIO_Init+0x1fc>
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	4a4d      	ldr	r2, [pc, #308]	@ (8001e78 <HAL_GPIO_Init+0x300>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d013      	beq.n	8001d70 <HAL_GPIO_Init+0x1f8>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	4a4c      	ldr	r2, [pc, #304]	@ (8001e7c <HAL_GPIO_Init+0x304>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d00d      	beq.n	8001d6c <HAL_GPIO_Init+0x1f4>
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	4a4b      	ldr	r2, [pc, #300]	@ (8001e80 <HAL_GPIO_Init+0x308>)
 8001d54:	4293      	cmp	r3, r2
 8001d56:	d007      	beq.n	8001d68 <HAL_GPIO_Init+0x1f0>
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	4a4a      	ldr	r2, [pc, #296]	@ (8001e84 <HAL_GPIO_Init+0x30c>)
 8001d5c:	4293      	cmp	r3, r2
 8001d5e:	d101      	bne.n	8001d64 <HAL_GPIO_Init+0x1ec>
 8001d60:	2306      	movs	r3, #6
 8001d62:	e00c      	b.n	8001d7e <HAL_GPIO_Init+0x206>
 8001d64:	2307      	movs	r3, #7
 8001d66:	e00a      	b.n	8001d7e <HAL_GPIO_Init+0x206>
 8001d68:	2305      	movs	r3, #5
 8001d6a:	e008      	b.n	8001d7e <HAL_GPIO_Init+0x206>
 8001d6c:	2304      	movs	r3, #4
 8001d6e:	e006      	b.n	8001d7e <HAL_GPIO_Init+0x206>
 8001d70:	2303      	movs	r3, #3
 8001d72:	e004      	b.n	8001d7e <HAL_GPIO_Init+0x206>
 8001d74:	2302      	movs	r3, #2
 8001d76:	e002      	b.n	8001d7e <HAL_GPIO_Init+0x206>
 8001d78:	2301      	movs	r3, #1
 8001d7a:	e000      	b.n	8001d7e <HAL_GPIO_Init+0x206>
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	697a      	ldr	r2, [r7, #20]
 8001d80:	f002 0203 	and.w	r2, r2, #3
 8001d84:	0092      	lsls	r2, r2, #2
 8001d86:	4093      	lsls	r3, r2
 8001d88:	693a      	ldr	r2, [r7, #16]
 8001d8a:	4313      	orrs	r3, r2
 8001d8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001d8e:	4937      	ldr	r1, [pc, #220]	@ (8001e6c <HAL_GPIO_Init+0x2f4>)
 8001d90:	697b      	ldr	r3, [r7, #20]
 8001d92:	089b      	lsrs	r3, r3, #2
 8001d94:	3302      	adds	r3, #2
 8001d96:	693a      	ldr	r2, [r7, #16]
 8001d98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d9c:	4b3a      	ldr	r3, [pc, #232]	@ (8001e88 <HAL_GPIO_Init+0x310>)
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	43db      	mvns	r3, r3
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	4013      	ands	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d003      	beq.n	8001dc0 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001db8:	693a      	ldr	r2, [r7, #16]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	4313      	orrs	r3, r2
 8001dbe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001dc0:	4a31      	ldr	r2, [pc, #196]	@ (8001e88 <HAL_GPIO_Init+0x310>)
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001dc6:	4b30      	ldr	r3, [pc, #192]	@ (8001e88 <HAL_GPIO_Init+0x310>)
 8001dc8:	68db      	ldr	r3, [r3, #12]
 8001dca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	43db      	mvns	r3, r3
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	4013      	ands	r3, r2
 8001dd4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	685b      	ldr	r3, [r3, #4]
 8001dda:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001dea:	4a27      	ldr	r2, [pc, #156]	@ (8001e88 <HAL_GPIO_Init+0x310>)
 8001dec:	693b      	ldr	r3, [r7, #16]
 8001dee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001df0:	4b25      	ldr	r3, [pc, #148]	@ (8001e88 <HAL_GPIO_Init+0x310>)
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	43db      	mvns	r3, r3
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001e00:	683b      	ldr	r3, [r7, #0]
 8001e02:	685b      	ldr	r3, [r3, #4]
 8001e04:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d003      	beq.n	8001e14 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001e14:	4a1c      	ldr	r2, [pc, #112]	@ (8001e88 <HAL_GPIO_Init+0x310>)
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001e1a:	4b1b      	ldr	r3, [pc, #108]	@ (8001e88 <HAL_GPIO_Init+0x310>)
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	43db      	mvns	r3, r3
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	4013      	ands	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d003      	beq.n	8001e3e <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001e3e:	4a12      	ldr	r2, [pc, #72]	@ (8001e88 <HAL_GPIO_Init+0x310>)
 8001e40:	693b      	ldr	r3, [r7, #16]
 8001e42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	3301      	adds	r3, #1
 8001e48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	fa22 f303 	lsr.w	r3, r2, r3
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	f47f ae97 	bne.w	8001b88 <HAL_GPIO_Init+0x10>
  }
}
 8001e5a:	bf00      	nop
 8001e5c:	bf00      	nop
 8001e5e:	371c      	adds	r7, #28
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	40010000 	.word	0x40010000
 8001e70:	48000400 	.word	0x48000400
 8001e74:	48000800 	.word	0x48000800
 8001e78:	48000c00 	.word	0x48000c00
 8001e7c:	48001000 	.word	0x48001000
 8001e80:	48001400 	.word	0x48001400
 8001e84:	48001800 	.word	0x48001800
 8001e88:	40010400 	.word	0x40010400

08001e8c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
 8001e94:	460b      	mov	r3, r1
 8001e96:	807b      	strh	r3, [r7, #2]
 8001e98:	4613      	mov	r3, r2
 8001e9a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e9c:	787b      	ldrb	r3, [r7, #1]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d003      	beq.n	8001eaa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001ea2:	887a      	ldrh	r2, [r7, #2]
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ea8:	e002      	b.n	8001eb0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001eaa:	887a      	ldrh	r2, [r7, #2]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b085      	sub	sp, #20
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	460b      	mov	r3, r1
 8001ec6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	695b      	ldr	r3, [r3, #20]
 8001ecc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001ece:	887a      	ldrh	r2, [r7, #2]
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	041a      	lsls	r2, r3, #16
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	43d9      	mvns	r1, r3
 8001eda:	887b      	ldrh	r3, [r7, #2]
 8001edc:	400b      	ands	r3, r1
 8001ede:	431a      	orrs	r2, r3
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	619a      	str	r2, [r3, #24]
}
 8001ee4:	bf00      	nop
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001efc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f00:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001f02:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f06:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d102      	bne.n	8001f16 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001f10:	2301      	movs	r3, #1
 8001f12:	f001 b80a 	b.w	8002f2a <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f16:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001f1a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	f000 8161 	beq.w	80021ee <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f2c:	4bae      	ldr	r3, [pc, #696]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f003 030c 	and.w	r3, r3, #12
 8001f34:	2b04      	cmp	r3, #4
 8001f36:	d00c      	beq.n	8001f52 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f38:	4bab      	ldr	r3, [pc, #684]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f003 030c 	and.w	r3, r3, #12
 8001f40:	2b08      	cmp	r3, #8
 8001f42:	d157      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x104>
 8001f44:	4ba8      	ldr	r3, [pc, #672]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8001f46:	685b      	ldr	r3, [r3, #4]
 8001f48:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8001f4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001f50:	d150      	bne.n	8001ff4 <HAL_RCC_OscConfig+0x104>
 8001f52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f56:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f5a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8001f5e:	fa93 f3a3 	rbit	r3, r3
 8001f62:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001f66:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f6a:	fab3 f383 	clz	r3, r3
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f72:	d802      	bhi.n	8001f7a <HAL_RCC_OscConfig+0x8a>
 8001f74:	4b9c      	ldr	r3, [pc, #624]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	e015      	b.n	8001fa6 <HAL_RCC_OscConfig+0xb6>
 8001f7a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f7e:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f82:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8001f86:	fa93 f3a3 	rbit	r3, r3
 8001f8a:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8001f8e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001f92:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8001f96:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8001f9a:	fa93 f3a3 	rbit	r3, r3
 8001f9e:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8001fa2:	4b91      	ldr	r3, [pc, #580]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8001fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fa6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001faa:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8001fae:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8001fb2:	fa92 f2a2 	rbit	r2, r2
 8001fb6:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8001fba:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8001fbe:	fab2 f282 	clz	r2, r2
 8001fc2:	b2d2      	uxtb	r2, r2
 8001fc4:	f042 0220 	orr.w	r2, r2, #32
 8001fc8:	b2d2      	uxtb	r2, r2
 8001fca:	f002 021f 	and.w	r2, r2, #31
 8001fce:	2101      	movs	r1, #1
 8001fd0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	f000 8108 	beq.w	80021ec <HAL_RCC_OscConfig+0x2fc>
 8001fdc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fe0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	f040 80ff 	bne.w	80021ec <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	f000 bf9b 	b.w	8002f2a <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ff4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001ff8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002004:	d106      	bne.n	8002014 <HAL_RCC_OscConfig+0x124>
 8002006:	4b78      	ldr	r3, [pc, #480]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	4a77      	ldr	r2, [pc, #476]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 800200c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002010:	6013      	str	r3, [r2, #0]
 8002012:	e036      	b.n	8002082 <HAL_RCC_OscConfig+0x192>
 8002014:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002018:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	2b00      	cmp	r3, #0
 8002022:	d10c      	bne.n	800203e <HAL_RCC_OscConfig+0x14e>
 8002024:	4b70      	ldr	r3, [pc, #448]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a6f      	ldr	r2, [pc, #444]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 800202a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800202e:	6013      	str	r3, [r2, #0]
 8002030:	4b6d      	ldr	r3, [pc, #436]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a6c      	ldr	r2, [pc, #432]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002036:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800203a:	6013      	str	r3, [r2, #0]
 800203c:	e021      	b.n	8002082 <HAL_RCC_OscConfig+0x192>
 800203e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002042:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800204e:	d10c      	bne.n	800206a <HAL_RCC_OscConfig+0x17a>
 8002050:	4b65      	ldr	r3, [pc, #404]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a64      	ldr	r2, [pc, #400]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002056:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	4b62      	ldr	r3, [pc, #392]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	4a61      	ldr	r2, [pc, #388]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002062:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002066:	6013      	str	r3, [r2, #0]
 8002068:	e00b      	b.n	8002082 <HAL_RCC_OscConfig+0x192>
 800206a:	4b5f      	ldr	r3, [pc, #380]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4a5e      	ldr	r2, [pc, #376]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002070:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002074:	6013      	str	r3, [r2, #0]
 8002076:	4b5c      	ldr	r3, [pc, #368]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a5b      	ldr	r2, [pc, #364]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 800207c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002080:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002082:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002086:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	685b      	ldr	r3, [r3, #4]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d054      	beq.n	800213c <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002092:	f7fe fca5 	bl	80009e0 <HAL_GetTick>
 8002096:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800209a:	e00a      	b.n	80020b2 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800209c:	f7fe fca0 	bl	80009e0 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80020a6:	1ad3      	subs	r3, r2, r3
 80020a8:	2b64      	cmp	r3, #100	@ 0x64
 80020aa:	d902      	bls.n	80020b2 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	f000 bf3c 	b.w	8002f2a <HAL_RCC_OscConfig+0x103a>
 80020b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020b6:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020ba:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 80020be:	fa93 f3a3 	rbit	r3, r3
 80020c2:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80020c6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020ca:	fab3 f383 	clz	r3, r3
 80020ce:	b2db      	uxtb	r3, r3
 80020d0:	2b3f      	cmp	r3, #63	@ 0x3f
 80020d2:	d802      	bhi.n	80020da <HAL_RCC_OscConfig+0x1ea>
 80020d4:	4b44      	ldr	r3, [pc, #272]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	e015      	b.n	8002106 <HAL_RCC_OscConfig+0x216>
 80020da:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020de:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020e2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80020e6:	fa93 f3a3 	rbit	r3, r3
 80020ea:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80020ee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80020f2:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80020f6:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80020fa:	fa93 f3a3 	rbit	r3, r3
 80020fe:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 8002102:	4b39      	ldr	r3, [pc, #228]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002106:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800210a:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 800210e:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 8002112:	fa92 f2a2 	rbit	r2, r2
 8002116:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 800211a:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 800211e:	fab2 f282 	clz	r2, r2
 8002122:	b2d2      	uxtb	r2, r2
 8002124:	f042 0220 	orr.w	r2, r2, #32
 8002128:	b2d2      	uxtb	r2, r2
 800212a:	f002 021f 	and.w	r2, r2, #31
 800212e:	2101      	movs	r1, #1
 8002130:	fa01 f202 	lsl.w	r2, r1, r2
 8002134:	4013      	ands	r3, r2
 8002136:	2b00      	cmp	r3, #0
 8002138:	d0b0      	beq.n	800209c <HAL_RCC_OscConfig+0x1ac>
 800213a:	e058      	b.n	80021ee <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213c:	f7fe fc50 	bl	80009e0 <HAL_GetTick>
 8002140:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002144:	e00a      	b.n	800215c <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002146:	f7fe fc4b 	bl	80009e0 <HAL_GetTick>
 800214a:	4602      	mov	r2, r0
 800214c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002150:	1ad3      	subs	r3, r2, r3
 8002152:	2b64      	cmp	r3, #100	@ 0x64
 8002154:	d902      	bls.n	800215c <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 8002156:	2303      	movs	r3, #3
 8002158:	f000 bee7 	b.w	8002f2a <HAL_RCC_OscConfig+0x103a>
 800215c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002160:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002164:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 8002168:	fa93 f3a3 	rbit	r3, r3
 800216c:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8002170:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002174:	fab3 f383 	clz	r3, r3
 8002178:	b2db      	uxtb	r3, r3
 800217a:	2b3f      	cmp	r3, #63	@ 0x3f
 800217c:	d802      	bhi.n	8002184 <HAL_RCC_OscConfig+0x294>
 800217e:	4b1a      	ldr	r3, [pc, #104]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	e015      	b.n	80021b0 <HAL_RCC_OscConfig+0x2c0>
 8002184:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002188:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800218c:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8002190:	fa93 f3a3 	rbit	r3, r3
 8002194:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8002198:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800219c:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 80021a0:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 80021a4:	fa93 f3a3 	rbit	r3, r3
 80021a8:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 80021ac:	4b0e      	ldr	r3, [pc, #56]	@ (80021e8 <HAL_RCC_OscConfig+0x2f8>)
 80021ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021b0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021b4:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80021b8:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80021bc:	fa92 f2a2 	rbit	r2, r2
 80021c0:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80021c4:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80021c8:	fab2 f282 	clz	r2, r2
 80021cc:	b2d2      	uxtb	r2, r2
 80021ce:	f042 0220 	orr.w	r2, r2, #32
 80021d2:	b2d2      	uxtb	r2, r2
 80021d4:	f002 021f 	and.w	r2, r2, #31
 80021d8:	2101      	movs	r1, #1
 80021da:	fa01 f202 	lsl.w	r2, r1, r2
 80021de:	4013      	ands	r3, r2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d1b0      	bne.n	8002146 <HAL_RCC_OscConfig+0x256>
 80021e4:	e003      	b.n	80021ee <HAL_RCC_OscConfig+0x2fe>
 80021e6:	bf00      	nop
 80021e8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80021ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80021f2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	f003 0302 	and.w	r3, r3, #2
 80021fe:	2b00      	cmp	r3, #0
 8002200:	f000 816d 	beq.w	80024de <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002204:	4bcd      	ldr	r3, [pc, #820]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 8002206:	685b      	ldr	r3, [r3, #4]
 8002208:	f003 030c 	and.w	r3, r3, #12
 800220c:	2b00      	cmp	r3, #0
 800220e:	d00c      	beq.n	800222a <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002210:	4bca      	ldr	r3, [pc, #808]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f003 030c 	and.w	r3, r3, #12
 8002218:	2b08      	cmp	r3, #8
 800221a:	d16e      	bne.n	80022fa <HAL_RCC_OscConfig+0x40a>
 800221c:	4bc7      	ldr	r3, [pc, #796]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 800221e:	685b      	ldr	r3, [r3, #4]
 8002220:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002224:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002228:	d167      	bne.n	80022fa <HAL_RCC_OscConfig+0x40a>
 800222a:	2302      	movs	r3, #2
 800222c:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002230:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002234:	fa93 f3a3 	rbit	r3, r3
 8002238:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 800223c:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002240:	fab3 f383 	clz	r3, r3
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b3f      	cmp	r3, #63	@ 0x3f
 8002248:	d802      	bhi.n	8002250 <HAL_RCC_OscConfig+0x360>
 800224a:	4bbc      	ldr	r3, [pc, #752]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	e013      	b.n	8002278 <HAL_RCC_OscConfig+0x388>
 8002250:	2302      	movs	r3, #2
 8002252:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002256:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800225a:	fa93 f3a3 	rbit	r3, r3
 800225e:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002262:	2302      	movs	r3, #2
 8002264:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 8002268:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 800226c:	fa93 f3a3 	rbit	r3, r3
 8002270:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8002274:	4bb1      	ldr	r3, [pc, #708]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 8002276:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002278:	2202      	movs	r2, #2
 800227a:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 800227e:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8002282:	fa92 f2a2 	rbit	r2, r2
 8002286:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 800228a:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 800228e:	fab2 f282 	clz	r2, r2
 8002292:	b2d2      	uxtb	r2, r2
 8002294:	f042 0220 	orr.w	r2, r2, #32
 8002298:	b2d2      	uxtb	r2, r2
 800229a:	f002 021f 	and.w	r2, r2, #31
 800229e:	2101      	movs	r1, #1
 80022a0:	fa01 f202 	lsl.w	r2, r1, r2
 80022a4:	4013      	ands	r3, r2
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d00a      	beq.n	80022c0 <HAL_RCC_OscConfig+0x3d0>
 80022aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022ae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	68db      	ldr	r3, [r3, #12]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d002      	beq.n	80022c0 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 80022ba:	2301      	movs	r3, #1
 80022bc:	f000 be35 	b.w	8002f2a <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c0:	4b9e      	ldr	r3, [pc, #632]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80022c8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022cc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	691b      	ldr	r3, [r3, #16]
 80022d4:	21f8      	movs	r1, #248	@ 0xf8
 80022d6:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022da:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80022de:	fa91 f1a1 	rbit	r1, r1
 80022e2:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80022e6:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80022ea:	fab1 f181 	clz	r1, r1
 80022ee:	b2c9      	uxtb	r1, r1
 80022f0:	408b      	lsls	r3, r1
 80022f2:	4992      	ldr	r1, [pc, #584]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 80022f4:	4313      	orrs	r3, r2
 80022f6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022f8:	e0f1      	b.n	80024de <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80022fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022fe:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 8083 	beq.w	8002412 <HAL_RCC_OscConfig+0x522>
 800230c:	2301      	movs	r3, #1
 800230e:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002312:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8002316:	fa93 f3a3 	rbit	r3, r3
 800231a:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 800231e:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002322:	fab3 f383 	clz	r3, r3
 8002326:	b2db      	uxtb	r3, r3
 8002328:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 800232c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	461a      	mov	r2, r3
 8002334:	2301      	movs	r3, #1
 8002336:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002338:	f7fe fb52 	bl	80009e0 <HAL_GetTick>
 800233c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002340:	e00a      	b.n	8002358 <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002342:	f7fe fb4d 	bl	80009e0 <HAL_GetTick>
 8002346:	4602      	mov	r2, r0
 8002348:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800234c:	1ad3      	subs	r3, r2, r3
 800234e:	2b02      	cmp	r3, #2
 8002350:	d902      	bls.n	8002358 <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8002352:	2303      	movs	r3, #3
 8002354:	f000 bde9 	b.w	8002f2a <HAL_RCC_OscConfig+0x103a>
 8002358:	2302      	movs	r3, #2
 800235a:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800235e:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8002362:	fa93 f3a3 	rbit	r3, r3
 8002366:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800236a:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236e:	fab3 f383 	clz	r3, r3
 8002372:	b2db      	uxtb	r3, r3
 8002374:	2b3f      	cmp	r3, #63	@ 0x3f
 8002376:	d802      	bhi.n	800237e <HAL_RCC_OscConfig+0x48e>
 8002378:	4b70      	ldr	r3, [pc, #448]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	e013      	b.n	80023a6 <HAL_RCC_OscConfig+0x4b6>
 800237e:	2302      	movs	r3, #2
 8002380:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002384:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002388:	fa93 f3a3 	rbit	r3, r3
 800238c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002390:	2302      	movs	r3, #2
 8002392:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002396:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800239a:	fa93 f3a3 	rbit	r3, r3
 800239e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80023a2:	4b66      	ldr	r3, [pc, #408]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 80023a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023a6:	2202      	movs	r2, #2
 80023a8:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80023ac:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80023b0:	fa92 f2a2 	rbit	r2, r2
 80023b4:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80023b8:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80023bc:	fab2 f282 	clz	r2, r2
 80023c0:	b2d2      	uxtb	r2, r2
 80023c2:	f042 0220 	orr.w	r2, r2, #32
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	f002 021f 	and.w	r2, r2, #31
 80023cc:	2101      	movs	r1, #1
 80023ce:	fa01 f202 	lsl.w	r2, r1, r2
 80023d2:	4013      	ands	r3, r2
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d0b4      	beq.n	8002342 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023d8:	4b58      	ldr	r3, [pc, #352]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	21f8      	movs	r1, #248	@ 0xf8
 80023ee:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023f2:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80023f6:	fa91 f1a1 	rbit	r1, r1
 80023fa:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80023fe:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002402:	fab1 f181 	clz	r1, r1
 8002406:	b2c9      	uxtb	r1, r1
 8002408:	408b      	lsls	r3, r1
 800240a:	494c      	ldr	r1, [pc, #304]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 800240c:	4313      	orrs	r3, r2
 800240e:	600b      	str	r3, [r1, #0]
 8002410:	e065      	b.n	80024de <HAL_RCC_OscConfig+0x5ee>
 8002412:	2301      	movs	r3, #1
 8002414:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002418:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800241c:	fa93 f3a3 	rbit	r3, r3
 8002420:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8002424:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002428:	fab3 f383 	clz	r3, r3
 800242c:	b2db      	uxtb	r3, r3
 800242e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002432:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002436:	009b      	lsls	r3, r3, #2
 8002438:	461a      	mov	r2, r3
 800243a:	2300      	movs	r3, #0
 800243c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800243e:	f7fe facf 	bl	80009e0 <HAL_GetTick>
 8002442:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002446:	e00a      	b.n	800245e <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002448:	f7fe faca 	bl	80009e0 <HAL_GetTick>
 800244c:	4602      	mov	r2, r0
 800244e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002452:	1ad3      	subs	r3, r2, r3
 8002454:	2b02      	cmp	r3, #2
 8002456:	d902      	bls.n	800245e <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	f000 bd66 	b.w	8002f2a <HAL_RCC_OscConfig+0x103a>
 800245e:	2302      	movs	r3, #2
 8002460:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002464:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002468:	fa93 f3a3 	rbit	r3, r3
 800246c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002470:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002474:	fab3 f383 	clz	r3, r3
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b3f      	cmp	r3, #63	@ 0x3f
 800247c:	d802      	bhi.n	8002484 <HAL_RCC_OscConfig+0x594>
 800247e:	4b2f      	ldr	r3, [pc, #188]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	e013      	b.n	80024ac <HAL_RCC_OscConfig+0x5bc>
 8002484:	2302      	movs	r3, #2
 8002486:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800248a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800248e:	fa93 f3a3 	rbit	r3, r3
 8002492:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8002496:	2302      	movs	r3, #2
 8002498:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 800249c:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80024a0:	fa93 f3a3 	rbit	r3, r3
 80024a4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80024a8:	4b24      	ldr	r3, [pc, #144]	@ (800253c <HAL_RCC_OscConfig+0x64c>)
 80024aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ac:	2202      	movs	r2, #2
 80024ae:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80024b2:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80024b6:	fa92 f2a2 	rbit	r2, r2
 80024ba:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80024be:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80024c2:	fab2 f282 	clz	r2, r2
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	f042 0220 	orr.w	r2, r2, #32
 80024cc:	b2d2      	uxtb	r2, r2
 80024ce:	f002 021f 	and.w	r2, r2, #31
 80024d2:	2101      	movs	r1, #1
 80024d4:	fa01 f202 	lsl.w	r2, r1, r2
 80024d8:	4013      	ands	r3, r2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1b4      	bne.n	8002448 <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024de:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024e2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f003 0308 	and.w	r3, r3, #8
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	f000 8119 	beq.w	8002726 <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024f4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024f8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	695b      	ldr	r3, [r3, #20]
 8002500:	2b00      	cmp	r3, #0
 8002502:	f000 8082 	beq.w	800260a <HAL_RCC_OscConfig+0x71a>
 8002506:	2301      	movs	r3, #1
 8002508:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800250c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002510:	fa93 f3a3 	rbit	r3, r3
 8002514:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002518:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800251c:	fab3 f383 	clz	r3, r3
 8002520:	b2db      	uxtb	r3, r3
 8002522:	461a      	mov	r2, r3
 8002524:	4b06      	ldr	r3, [pc, #24]	@ (8002540 <HAL_RCC_OscConfig+0x650>)
 8002526:	4413      	add	r3, r2
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	461a      	mov	r2, r3
 800252c:	2301      	movs	r3, #1
 800252e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002530:	f7fe fa56 	bl	80009e0 <HAL_GetTick>
 8002534:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002538:	e00f      	b.n	800255a <HAL_RCC_OscConfig+0x66a>
 800253a:	bf00      	nop
 800253c:	40021000 	.word	0x40021000
 8002540:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002544:	f7fe fa4c 	bl	80009e0 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d902      	bls.n	800255a <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8002554:	2303      	movs	r3, #3
 8002556:	f000 bce8 	b.w	8002f2a <HAL_RCC_OscConfig+0x103a>
 800255a:	2302      	movs	r3, #2
 800255c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002560:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002564:	fa93 f2a3 	rbit	r2, r3
 8002568:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800256c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002570:	601a      	str	r2, [r3, #0]
 8002572:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002576:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800257a:	2202      	movs	r2, #2
 800257c:	601a      	str	r2, [r3, #0]
 800257e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002582:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	fa93 f2a3 	rbit	r2, r3
 800258c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002590:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002594:	601a      	str	r2, [r3, #0]
 8002596:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800259a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800259e:	2202      	movs	r2, #2
 80025a0:	601a      	str	r2, [r3, #0]
 80025a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025a6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	fa93 f2a3 	rbit	r2, r3
 80025b0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025b4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80025b8:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ba:	4bb0      	ldr	r3, [pc, #704]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 80025bc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80025be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025c2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80025c6:	2102      	movs	r1, #2
 80025c8:	6019      	str	r1, [r3, #0]
 80025ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025ce:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	fa93 f1a3 	rbit	r1, r3
 80025d8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025dc:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80025e0:	6019      	str	r1, [r3, #0]
  return result;
 80025e2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025e6:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	fab3 f383 	clz	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80025f6:	b2db      	uxtb	r3, r3
 80025f8:	f003 031f 	and.w	r3, r3, #31
 80025fc:	2101      	movs	r1, #1
 80025fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002602:	4013      	ands	r3, r2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d09d      	beq.n	8002544 <HAL_RCC_OscConfig+0x654>
 8002608:	e08d      	b.n	8002726 <HAL_RCC_OscConfig+0x836>
 800260a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800260e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002612:	2201      	movs	r2, #1
 8002614:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002616:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800261a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	fa93 f2a3 	rbit	r2, r3
 8002624:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002628:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800262c:	601a      	str	r2, [r3, #0]
  return result;
 800262e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002632:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002636:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002638:	fab3 f383 	clz	r3, r3
 800263c:	b2db      	uxtb	r3, r3
 800263e:	461a      	mov	r2, r3
 8002640:	4b8f      	ldr	r3, [pc, #572]	@ (8002880 <HAL_RCC_OscConfig+0x990>)
 8002642:	4413      	add	r3, r2
 8002644:	009b      	lsls	r3, r3, #2
 8002646:	461a      	mov	r2, r3
 8002648:	2300      	movs	r3, #0
 800264a:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800264c:	f7fe f9c8 	bl	80009e0 <HAL_GetTick>
 8002650:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002654:	e00a      	b.n	800266c <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002656:	f7fe f9c3 	bl	80009e0 <HAL_GetTick>
 800265a:	4602      	mov	r2, r0
 800265c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	2b02      	cmp	r3, #2
 8002664:	d902      	bls.n	800266c <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	f000 bc5f 	b.w	8002f2a <HAL_RCC_OscConfig+0x103a>
 800266c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002670:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002674:	2202      	movs	r2, #2
 8002676:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002678:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800267c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	fa93 f2a3 	rbit	r2, r3
 8002686:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800268a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800268e:	601a      	str	r2, [r3, #0]
 8002690:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002694:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8002698:	2202      	movs	r2, #2
 800269a:	601a      	str	r2, [r3, #0]
 800269c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026a0:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	fa93 f2a3 	rbit	r2, r3
 80026aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026ae:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80026b2:	601a      	str	r2, [r3, #0]
 80026b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026b8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80026bc:	2202      	movs	r2, #2
 80026be:	601a      	str	r2, [r3, #0]
 80026c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026c4:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	fa93 f2a3 	rbit	r2, r3
 80026ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026d2:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80026d6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026d8:	4b68      	ldr	r3, [pc, #416]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 80026da:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026e0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026e4:	2102      	movs	r1, #2
 80026e6:	6019      	str	r1, [r3, #0]
 80026e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026ec:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	fa93 f1a3 	rbit	r1, r3
 80026f6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026fa:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80026fe:	6019      	str	r1, [r3, #0]
  return result;
 8002700:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002704:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	fab3 f383 	clz	r3, r3
 800270e:	b2db      	uxtb	r3, r3
 8002710:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002714:	b2db      	uxtb	r3, r3
 8002716:	f003 031f 	and.w	r3, r3, #31
 800271a:	2101      	movs	r1, #1
 800271c:	fa01 f303 	lsl.w	r3, r1, r3
 8002720:	4013      	ands	r3, r2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d197      	bne.n	8002656 <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002726:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800272a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	f003 0304 	and.w	r3, r3, #4
 8002736:	2b00      	cmp	r3, #0
 8002738:	f000 819c 	beq.w	8002a74 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 800273c:	2300      	movs	r3, #0
 800273e:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002742:	4b4e      	ldr	r3, [pc, #312]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 8002744:	69db      	ldr	r3, [r3, #28]
 8002746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800274a:	2b00      	cmp	r3, #0
 800274c:	d116      	bne.n	800277c <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800274e:	4b4b      	ldr	r3, [pc, #300]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 8002750:	69db      	ldr	r3, [r3, #28]
 8002752:	4a4a      	ldr	r2, [pc, #296]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 8002754:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002758:	61d3      	str	r3, [r2, #28]
 800275a:	4b48      	ldr	r3, [pc, #288]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 800275c:	69db      	ldr	r3, [r3, #28]
 800275e:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002762:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002766:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800276a:	601a      	str	r2, [r3, #0]
 800276c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002770:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002774:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002776:	2301      	movs	r3, #1
 8002778:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800277c:	4b41      	ldr	r3, [pc, #260]	@ (8002884 <HAL_RCC_OscConfig+0x994>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002784:	2b00      	cmp	r3, #0
 8002786:	d11a      	bne.n	80027be <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002788:	4b3e      	ldr	r3, [pc, #248]	@ (8002884 <HAL_RCC_OscConfig+0x994>)
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	4a3d      	ldr	r2, [pc, #244]	@ (8002884 <HAL_RCC_OscConfig+0x994>)
 800278e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002792:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002794:	f7fe f924 	bl	80009e0 <HAL_GetTick>
 8002798:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800279c:	e009      	b.n	80027b2 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800279e:	f7fe f91f 	bl	80009e0 <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80027a8:	1ad3      	subs	r3, r2, r3
 80027aa:	2b64      	cmp	r3, #100	@ 0x64
 80027ac:	d901      	bls.n	80027b2 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 80027ae:	2303      	movs	r3, #3
 80027b0:	e3bb      	b.n	8002f2a <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80027b2:	4b34      	ldr	r3, [pc, #208]	@ (8002884 <HAL_RCC_OscConfig+0x994>)
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d0ef      	beq.n	800279e <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	689b      	ldr	r3, [r3, #8]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d106      	bne.n	80027dc <HAL_RCC_OscConfig+0x8ec>
 80027ce:	4b2b      	ldr	r3, [pc, #172]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 80027d0:	6a1b      	ldr	r3, [r3, #32]
 80027d2:	4a2a      	ldr	r2, [pc, #168]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 80027d4:	f043 0301 	orr.w	r3, r3, #1
 80027d8:	6213      	str	r3, [r2, #32]
 80027da:	e035      	b.n	8002848 <HAL_RCC_OscConfig+0x958>
 80027dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027e0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d10c      	bne.n	8002806 <HAL_RCC_OscConfig+0x916>
 80027ec:	4b23      	ldr	r3, [pc, #140]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 80027ee:	6a1b      	ldr	r3, [r3, #32]
 80027f0:	4a22      	ldr	r2, [pc, #136]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 80027f2:	f023 0301 	bic.w	r3, r3, #1
 80027f6:	6213      	str	r3, [r2, #32]
 80027f8:	4b20      	ldr	r3, [pc, #128]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 80027fa:	6a1b      	ldr	r3, [r3, #32]
 80027fc:	4a1f      	ldr	r2, [pc, #124]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 80027fe:	f023 0304 	bic.w	r3, r3, #4
 8002802:	6213      	str	r3, [r2, #32]
 8002804:	e020      	b.n	8002848 <HAL_RCC_OscConfig+0x958>
 8002806:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800280a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2b05      	cmp	r3, #5
 8002814:	d10c      	bne.n	8002830 <HAL_RCC_OscConfig+0x940>
 8002816:	4b19      	ldr	r3, [pc, #100]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	4a18      	ldr	r2, [pc, #96]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 800281c:	f043 0304 	orr.w	r3, r3, #4
 8002820:	6213      	str	r3, [r2, #32]
 8002822:	4b16      	ldr	r3, [pc, #88]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 8002824:	6a1b      	ldr	r3, [r3, #32]
 8002826:	4a15      	ldr	r2, [pc, #84]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 8002828:	f043 0301 	orr.w	r3, r3, #1
 800282c:	6213      	str	r3, [r2, #32]
 800282e:	e00b      	b.n	8002848 <HAL_RCC_OscConfig+0x958>
 8002830:	4b12      	ldr	r3, [pc, #72]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	4a11      	ldr	r2, [pc, #68]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 8002836:	f023 0301 	bic.w	r3, r3, #1
 800283a:	6213      	str	r3, [r2, #32]
 800283c:	4b0f      	ldr	r3, [pc, #60]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 800283e:	6a1b      	ldr	r3, [r3, #32]
 8002840:	4a0e      	ldr	r2, [pc, #56]	@ (800287c <HAL_RCC_OscConfig+0x98c>)
 8002842:	f023 0304 	bic.w	r3, r3, #4
 8002846:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002848:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800284c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	689b      	ldr	r3, [r3, #8]
 8002854:	2b00      	cmp	r3, #0
 8002856:	f000 8085 	beq.w	8002964 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800285a:	f7fe f8c1 	bl	80009e0 <HAL_GetTick>
 800285e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002862:	e011      	b.n	8002888 <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002864:	f7fe f8bc 	bl	80009e0 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800286e:	1ad3      	subs	r3, r2, r3
 8002870:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002874:	4293      	cmp	r3, r2
 8002876:	d907      	bls.n	8002888 <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 8002878:	2303      	movs	r3, #3
 800287a:	e356      	b.n	8002f2a <HAL_RCC_OscConfig+0x103a>
 800287c:	40021000 	.word	0x40021000
 8002880:	10908120 	.word	0x10908120
 8002884:	40007000 	.word	0x40007000
 8002888:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800288c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002890:	2202      	movs	r2, #2
 8002892:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002894:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002898:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	fa93 f2a3 	rbit	r2, r3
 80028a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028a6:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028b0:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80028b4:	2202      	movs	r2, #2
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028bc:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	fa93 f2a3 	rbit	r2, r3
 80028c6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028ca:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80028ce:	601a      	str	r2, [r3, #0]
  return result;
 80028d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028d4:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80028d8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80028da:	fab3 f383 	clz	r3, r3
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80028e4:	b2db      	uxtb	r3, r3
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d102      	bne.n	80028f0 <HAL_RCC_OscConfig+0xa00>
 80028ea:	4b98      	ldr	r3, [pc, #608]	@ (8002b4c <HAL_RCC_OscConfig+0xc5c>)
 80028ec:	6a1b      	ldr	r3, [r3, #32]
 80028ee:	e013      	b.n	8002918 <HAL_RCC_OscConfig+0xa28>
 80028f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028f4:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80028f8:	2202      	movs	r2, #2
 80028fa:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028fc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002900:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	fa93 f2a3 	rbit	r2, r3
 800290a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800290e:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002912:	601a      	str	r2, [r3, #0]
 8002914:	4b8d      	ldr	r3, [pc, #564]	@ (8002b4c <HAL_RCC_OscConfig+0xc5c>)
 8002916:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002918:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 800291c:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002920:	2102      	movs	r1, #2
 8002922:	6011      	str	r1, [r2, #0]
 8002924:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002928:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 800292c:	6812      	ldr	r2, [r2, #0]
 800292e:	fa92 f1a2 	rbit	r1, r2
 8002932:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002936:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 800293a:	6011      	str	r1, [r2, #0]
  return result;
 800293c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002940:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002944:	6812      	ldr	r2, [r2, #0]
 8002946:	fab2 f282 	clz	r2, r2
 800294a:	b2d2      	uxtb	r2, r2
 800294c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002950:	b2d2      	uxtb	r2, r2
 8002952:	f002 021f 	and.w	r2, r2, #31
 8002956:	2101      	movs	r1, #1
 8002958:	fa01 f202 	lsl.w	r2, r1, r2
 800295c:	4013      	ands	r3, r2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d080      	beq.n	8002864 <HAL_RCC_OscConfig+0x974>
 8002962:	e07d      	b.n	8002a60 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002964:	f7fe f83c 	bl	80009e0 <HAL_GetTick>
 8002968:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800296c:	e00b      	b.n	8002986 <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800296e:	f7fe f837 	bl	80009e0 <HAL_GetTick>
 8002972:	4602      	mov	r2, r0
 8002974:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002978:	1ad3      	subs	r3, r2, r3
 800297a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800297e:	4293      	cmp	r3, r2
 8002980:	d901      	bls.n	8002986 <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8002982:	2303      	movs	r3, #3
 8002984:	e2d1      	b.n	8002f2a <HAL_RCC_OscConfig+0x103a>
 8002986:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800298a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800298e:	2202      	movs	r2, #2
 8002990:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002992:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002996:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	fa93 f2a3 	rbit	r2, r3
 80029a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029a4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80029a8:	601a      	str	r2, [r3, #0]
 80029aa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ae:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80029b2:	2202      	movs	r2, #2
 80029b4:	601a      	str	r2, [r3, #0]
 80029b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ba:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	fa93 f2a3 	rbit	r2, r3
 80029c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029c8:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80029cc:	601a      	str	r2, [r3, #0]
  return result;
 80029ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029d2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 80029d6:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80029d8:	fab3 f383 	clz	r3, r3
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80029e2:	b2db      	uxtb	r3, r3
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d102      	bne.n	80029ee <HAL_RCC_OscConfig+0xafe>
 80029e8:	4b58      	ldr	r3, [pc, #352]	@ (8002b4c <HAL_RCC_OscConfig+0xc5c>)
 80029ea:	6a1b      	ldr	r3, [r3, #32]
 80029ec:	e013      	b.n	8002a16 <HAL_RCC_OscConfig+0xb26>
 80029ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029f2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80029f6:	2202      	movs	r2, #2
 80029f8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029fe:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	fa93 f2a3 	rbit	r2, r3
 8002a08:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a0c:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002a10:	601a      	str	r2, [r3, #0]
 8002a12:	4b4e      	ldr	r3, [pc, #312]	@ (8002b4c <HAL_RCC_OscConfig+0xc5c>)
 8002a14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a16:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a1a:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002a1e:	2102      	movs	r1, #2
 8002a20:	6011      	str	r1, [r2, #0]
 8002a22:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a26:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002a2a:	6812      	ldr	r2, [r2, #0]
 8002a2c:	fa92 f1a2 	rbit	r1, r2
 8002a30:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a34:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002a38:	6011      	str	r1, [r2, #0]
  return result;
 8002a3a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a3e:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002a42:	6812      	ldr	r2, [r2, #0]
 8002a44:	fab2 f282 	clz	r2, r2
 8002a48:	b2d2      	uxtb	r2, r2
 8002a4a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a4e:	b2d2      	uxtb	r2, r2
 8002a50:	f002 021f 	and.w	r2, r2, #31
 8002a54:	2101      	movs	r1, #1
 8002a56:	fa01 f202 	lsl.w	r2, r1, r2
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d186      	bne.n	800296e <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a60:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002a64:	2b01      	cmp	r3, #1
 8002a66:	d105      	bne.n	8002a74 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a68:	4b38      	ldr	r3, [pc, #224]	@ (8002b4c <HAL_RCC_OscConfig+0xc5c>)
 8002a6a:	69db      	ldr	r3, [r3, #28]
 8002a6c:	4a37      	ldr	r2, [pc, #220]	@ (8002b4c <HAL_RCC_OscConfig+0xc5c>)
 8002a6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a72:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002a74:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a78:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	699b      	ldr	r3, [r3, #24]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	f000 8251 	beq.w	8002f28 <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a86:	4b31      	ldr	r3, [pc, #196]	@ (8002b4c <HAL_RCC_OscConfig+0xc5c>)
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	f003 030c 	and.w	r3, r3, #12
 8002a8e:	2b08      	cmp	r3, #8
 8002a90:	f000 820f 	beq.w	8002eb2 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002a94:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a98:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	699b      	ldr	r3, [r3, #24]
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	f040 8165 	bne.w	8002d70 <HAL_RCC_OscConfig+0xe80>
 8002aa6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aaa:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002aae:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002ab2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ab4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ab8:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	fa93 f2a3 	rbit	r2, r3
 8002ac2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ac6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002aca:	601a      	str	r2, [r3, #0]
  return result;
 8002acc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ad0:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002ad4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ad6:	fab3 f383 	clz	r3, r3
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002ae0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	461a      	mov	r2, r3
 8002ae8:	2300      	movs	r3, #0
 8002aea:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002aec:	f7fd ff78 	bl	80009e0 <HAL_GetTick>
 8002af0:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002af4:	e009      	b.n	8002b0a <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002af6:	f7fd ff73 	bl	80009e0 <HAL_GetTick>
 8002afa:	4602      	mov	r2, r0
 8002afc:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002b00:	1ad3      	subs	r3, r2, r3
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	d901      	bls.n	8002b0a <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8002b06:	2303      	movs	r3, #3
 8002b08:	e20f      	b.n	8002f2a <HAL_RCC_OscConfig+0x103a>
 8002b0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b0e:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002b12:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b16:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b1c:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	fa93 f2a3 	rbit	r2, r3
 8002b26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b2a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002b2e:	601a      	str	r2, [r3, #0]
  return result;
 8002b30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b34:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002b38:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002b3a:	fab3 f383 	clz	r3, r3
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	2b3f      	cmp	r3, #63	@ 0x3f
 8002b42:	d805      	bhi.n	8002b50 <HAL_RCC_OscConfig+0xc60>
 8002b44:	4b01      	ldr	r3, [pc, #4]	@ (8002b4c <HAL_RCC_OscConfig+0xc5c>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	e02a      	b.n	8002ba0 <HAL_RCC_OscConfig+0xcb0>
 8002b4a:	bf00      	nop
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b54:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002b58:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b5c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b5e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b62:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	fa93 f2a3 	rbit	r2, r3
 8002b6c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b70:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002b74:	601a      	str	r2, [r3, #0]
 8002b76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b7a:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002b7e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b88:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	fa93 f2a3 	rbit	r2, r3
 8002b92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b96:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002b9a:	601a      	str	r2, [r3, #0]
 8002b9c:	4bca      	ldr	r3, [pc, #808]	@ (8002ec8 <HAL_RCC_OscConfig+0xfd8>)
 8002b9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ba4:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002ba8:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002bac:	6011      	str	r1, [r2, #0]
 8002bae:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002bb2:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002bb6:	6812      	ldr	r2, [r2, #0]
 8002bb8:	fa92 f1a2 	rbit	r1, r2
 8002bbc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002bc0:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002bc4:	6011      	str	r1, [r2, #0]
  return result;
 8002bc6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002bca:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	fab2 f282 	clz	r2, r2
 8002bd4:	b2d2      	uxtb	r2, r2
 8002bd6:	f042 0220 	orr.w	r2, r2, #32
 8002bda:	b2d2      	uxtb	r2, r2
 8002bdc:	f002 021f 	and.w	r2, r2, #31
 8002be0:	2101      	movs	r1, #1
 8002be2:	fa01 f202 	lsl.w	r2, r1, r2
 8002be6:	4013      	ands	r3, r2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d184      	bne.n	8002af6 <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002bec:	4bb6      	ldr	r3, [pc, #728]	@ (8002ec8 <HAL_RCC_OscConfig+0xfd8>)
 8002bee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bf0:	f023 020f 	bic.w	r2, r3, #15
 8002bf4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bf8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c00:	49b1      	ldr	r1, [pc, #708]	@ (8002ec8 <HAL_RCC_OscConfig+0xfd8>)
 8002c02:	4313      	orrs	r3, r2
 8002c04:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002c06:	4bb0      	ldr	r3, [pc, #704]	@ (8002ec8 <HAL_RCC_OscConfig+0xfd8>)
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002c0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c12:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	6a19      	ldr	r1, [r3, #32]
 8002c1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c1e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	430b      	orrs	r3, r1
 8002c28:	49a7      	ldr	r1, [pc, #668]	@ (8002ec8 <HAL_RCC_OscConfig+0xfd8>)
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	604b      	str	r3, [r1, #4]
 8002c2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c32:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002c36:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002c3a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c40:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	fa93 f2a3 	rbit	r2, r3
 8002c4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c4e:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002c52:	601a      	str	r2, [r3, #0]
  return result;
 8002c54:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c58:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002c5c:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c5e:	fab3 f383 	clz	r3, r3
 8002c62:	b2db      	uxtb	r3, r3
 8002c64:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002c68:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002c6c:	009b      	lsls	r3, r3, #2
 8002c6e:	461a      	mov	r2, r3
 8002c70:	2301      	movs	r3, #1
 8002c72:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c74:	f7fd feb4 	bl	80009e0 <HAL_GetTick>
 8002c78:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002c7c:	e009      	b.n	8002c92 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c7e:	f7fd feaf 	bl	80009e0 <HAL_GetTick>
 8002c82:	4602      	mov	r2, r0
 8002c84:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002c88:	1ad3      	subs	r3, r2, r3
 8002c8a:	2b02      	cmp	r3, #2
 8002c8c:	d901      	bls.n	8002c92 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8002c8e:	2303      	movs	r3, #3
 8002c90:	e14b      	b.n	8002f2a <HAL_RCC_OscConfig+0x103a>
 8002c92:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c96:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002c9a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c9e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ca4:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	fa93 f2a3 	rbit	r2, r3
 8002cae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cb2:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002cb6:	601a      	str	r2, [r3, #0]
  return result;
 8002cb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cbc:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002cc0:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002cc2:	fab3 f383 	clz	r3, r3
 8002cc6:	b2db      	uxtb	r3, r3
 8002cc8:	2b3f      	cmp	r3, #63	@ 0x3f
 8002cca:	d802      	bhi.n	8002cd2 <HAL_RCC_OscConfig+0xde2>
 8002ccc:	4b7e      	ldr	r3, [pc, #504]	@ (8002ec8 <HAL_RCC_OscConfig+0xfd8>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	e027      	b.n	8002d22 <HAL_RCC_OscConfig+0xe32>
 8002cd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cd6:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002cda:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002cde:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ce0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ce4:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	fa93 f2a3 	rbit	r2, r3
 8002cee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cf2:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002cf6:	601a      	str	r2, [r3, #0]
 8002cf8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cfc:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002d00:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d0a:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	fa93 f2a3 	rbit	r2, r3
 8002d14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d18:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	4b6a      	ldr	r3, [pc, #424]	@ (8002ec8 <HAL_RCC_OscConfig+0xfd8>)
 8002d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d22:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d26:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002d2a:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002d2e:	6011      	str	r1, [r2, #0]
 8002d30:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d34:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002d38:	6812      	ldr	r2, [r2, #0]
 8002d3a:	fa92 f1a2 	rbit	r1, r2
 8002d3e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d42:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002d46:	6011      	str	r1, [r2, #0]
  return result;
 8002d48:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002d4c:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002d50:	6812      	ldr	r2, [r2, #0]
 8002d52:	fab2 f282 	clz	r2, r2
 8002d56:	b2d2      	uxtb	r2, r2
 8002d58:	f042 0220 	orr.w	r2, r2, #32
 8002d5c:	b2d2      	uxtb	r2, r2
 8002d5e:	f002 021f 	and.w	r2, r2, #31
 8002d62:	2101      	movs	r1, #1
 8002d64:	fa01 f202 	lsl.w	r2, r1, r2
 8002d68:	4013      	ands	r3, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d087      	beq.n	8002c7e <HAL_RCC_OscConfig+0xd8e>
 8002d6e:	e0db      	b.n	8002f28 <HAL_RCC_OscConfig+0x1038>
 8002d70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d74:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002d78:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d82:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	fa93 f2a3 	rbit	r2, r3
 8002d8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d90:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002d94:	601a      	str	r2, [r3, #0]
  return result;
 8002d96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d9a:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002d9e:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002da0:	fab3 f383 	clz	r3, r3
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002daa:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002dae:	009b      	lsls	r3, r3, #2
 8002db0:	461a      	mov	r2, r3
 8002db2:	2300      	movs	r3, #0
 8002db4:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db6:	f7fd fe13 	bl	80009e0 <HAL_GetTick>
 8002dba:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002dbe:	e009      	b.n	8002dd4 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002dc0:	f7fd fe0e 	bl	80009e0 <HAL_GetTick>
 8002dc4:	4602      	mov	r2, r0
 8002dc6:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e0aa      	b.n	8002f2a <HAL_RCC_OscConfig+0x103a>
 8002dd4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dd8:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002ddc:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002de0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002de6:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	fa93 f2a3 	rbit	r2, r3
 8002df0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002df4:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002df8:	601a      	str	r2, [r3, #0]
  return result;
 8002dfa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dfe:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002e02:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002e04:	fab3 f383 	clz	r3, r3
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	2b3f      	cmp	r3, #63	@ 0x3f
 8002e0c:	d802      	bhi.n	8002e14 <HAL_RCC_OscConfig+0xf24>
 8002e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8002ec8 <HAL_RCC_OscConfig+0xfd8>)
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	e027      	b.n	8002e64 <HAL_RCC_OscConfig+0xf74>
 8002e14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e18:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002e1c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e26:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	fa93 f2a3 	rbit	r2, r3
 8002e30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e34:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002e38:	601a      	str	r2, [r3, #0]
 8002e3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e3e:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002e42:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e4c:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	fa93 f2a3 	rbit	r2, r3
 8002e56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e5a:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002e5e:	601a      	str	r2, [r3, #0]
 8002e60:	4b19      	ldr	r3, [pc, #100]	@ (8002ec8 <HAL_RCC_OscConfig+0xfd8>)
 8002e62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e64:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e68:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002e6c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002e70:	6011      	str	r1, [r2, #0]
 8002e72:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e76:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002e7a:	6812      	ldr	r2, [r2, #0]
 8002e7c:	fa92 f1a2 	rbit	r1, r2
 8002e80:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e84:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002e88:	6011      	str	r1, [r2, #0]
  return result;
 8002e8a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e8e:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002e92:	6812      	ldr	r2, [r2, #0]
 8002e94:	fab2 f282 	clz	r2, r2
 8002e98:	b2d2      	uxtb	r2, r2
 8002e9a:	f042 0220 	orr.w	r2, r2, #32
 8002e9e:	b2d2      	uxtb	r2, r2
 8002ea0:	f002 021f 	and.w	r2, r2, #31
 8002ea4:	2101      	movs	r1, #1
 8002ea6:	fa01 f202 	lsl.w	r2, r1, r2
 8002eaa:	4013      	ands	r3, r2
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d187      	bne.n	8002dc0 <HAL_RCC_OscConfig+0xed0>
 8002eb0:	e03a      	b.n	8002f28 <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002eb6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	2b01      	cmp	r3, #1
 8002ec0:	d104      	bne.n	8002ecc <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8002ec2:	2301      	movs	r3, #1
 8002ec4:	e031      	b.n	8002f2a <HAL_RCC_OscConfig+0x103a>
 8002ec6:	bf00      	nop
 8002ec8:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ecc:	4b19      	ldr	r3, [pc, #100]	@ (8002f34 <HAL_RCC_OscConfig+0x1044>)
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8002ed4:	4b17      	ldr	r3, [pc, #92]	@ (8002f34 <HAL_RCC_OscConfig+0x1044>)
 8002ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ed8:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002edc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002ee0:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8002ee4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ee8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	69db      	ldr	r3, [r3, #28]
 8002ef0:	429a      	cmp	r2, r3
 8002ef2:	d117      	bne.n	8002f24 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002ef4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8002ef8:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002efc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f00:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8002f08:	429a      	cmp	r2, r3
 8002f0a:	d10b      	bne.n	8002f24 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8002f0c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8002f10:	f003 020f 	and.w	r2, r3, #15
 8002f14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f18:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8002f20:	429a      	cmp	r2, r3
 8002f22:	d001      	beq.n	8002f28 <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	e000      	b.n	8002f2a <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8002f28:	2300      	movs	r3, #0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8002f30:	46bd      	mov	sp, r7
 8002f32:	bd80      	pop	{r7, pc}
 8002f34:	40021000 	.word	0x40021000

08002f38 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b09e      	sub	sp, #120	@ 0x78
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002f42:	2300      	movs	r3, #0
 8002f44:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d101      	bne.n	8002f50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	e154      	b.n	80031fa <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f50:	4b89      	ldr	r3, [pc, #548]	@ (8003178 <HAL_RCC_ClockConfig+0x240>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f003 0307 	and.w	r3, r3, #7
 8002f58:	683a      	ldr	r2, [r7, #0]
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d910      	bls.n	8002f80 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5e:	4b86      	ldr	r3, [pc, #536]	@ (8003178 <HAL_RCC_ClockConfig+0x240>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f023 0207 	bic.w	r2, r3, #7
 8002f66:	4984      	ldr	r1, [pc, #528]	@ (8003178 <HAL_RCC_ClockConfig+0x240>)
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f6e:	4b82      	ldr	r3, [pc, #520]	@ (8003178 <HAL_RCC_ClockConfig+0x240>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 0307 	and.w	r3, r3, #7
 8002f76:	683a      	ldr	r2, [r7, #0]
 8002f78:	429a      	cmp	r2, r3
 8002f7a:	d001      	beq.n	8002f80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e13c      	b.n	80031fa <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d008      	beq.n	8002f9e <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f8c:	4b7b      	ldr	r3, [pc, #492]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	4978      	ldr	r1, [pc, #480]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 8002f9a:	4313      	orrs	r3, r2
 8002f9c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	f000 80cd 	beq.w	8003146 <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	685b      	ldr	r3, [r3, #4]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d137      	bne.n	8003024 <HAL_RCC_ClockConfig+0xec>
 8002fb4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fb8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002fbc:	fa93 f3a3 	rbit	r3, r3
 8002fc0:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8002fc2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fc4:	fab3 f383 	clz	r3, r3
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	2b3f      	cmp	r3, #63	@ 0x3f
 8002fcc:	d802      	bhi.n	8002fd4 <HAL_RCC_ClockConfig+0x9c>
 8002fce:	4b6b      	ldr	r3, [pc, #428]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	e00f      	b.n	8002ff4 <HAL_RCC_ClockConfig+0xbc>
 8002fd4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fd8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fda:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002fdc:	fa93 f3a3 	rbit	r3, r3
 8002fe0:	667b      	str	r3, [r7, #100]	@ 0x64
 8002fe2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002fe6:	663b      	str	r3, [r7, #96]	@ 0x60
 8002fe8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002fea:	fa93 f3a3 	rbit	r3, r3
 8002fee:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002ff0:	4b62      	ldr	r3, [pc, #392]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002ff8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002ffa:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8002ffc:	fa92 f2a2 	rbit	r2, r2
 8003000:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003002:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003004:	fab2 f282 	clz	r2, r2
 8003008:	b2d2      	uxtb	r2, r2
 800300a:	f042 0220 	orr.w	r2, r2, #32
 800300e:	b2d2      	uxtb	r2, r2
 8003010:	f002 021f 	and.w	r2, r2, #31
 8003014:	2101      	movs	r1, #1
 8003016:	fa01 f202 	lsl.w	r2, r1, r2
 800301a:	4013      	ands	r3, r2
 800301c:	2b00      	cmp	r3, #0
 800301e:	d171      	bne.n	8003104 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e0ea      	b.n	80031fa <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	2b02      	cmp	r3, #2
 800302a:	d137      	bne.n	800309c <HAL_RCC_ClockConfig+0x164>
 800302c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003030:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003032:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003034:	fa93 f3a3 	rbit	r3, r3
 8003038:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800303a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800303c:	fab3 f383 	clz	r3, r3
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2b3f      	cmp	r3, #63	@ 0x3f
 8003044:	d802      	bhi.n	800304c <HAL_RCC_ClockConfig+0x114>
 8003046:	4b4d      	ldr	r3, [pc, #308]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	e00f      	b.n	800306c <HAL_RCC_ClockConfig+0x134>
 800304c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003050:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003052:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003054:	fa93 f3a3 	rbit	r3, r3
 8003058:	647b      	str	r3, [r7, #68]	@ 0x44
 800305a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800305e:	643b      	str	r3, [r7, #64]	@ 0x40
 8003060:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003062:	fa93 f3a3 	rbit	r3, r3
 8003066:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003068:	4b44      	ldr	r3, [pc, #272]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 800306a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800306c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003070:	63ba      	str	r2, [r7, #56]	@ 0x38
 8003072:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003074:	fa92 f2a2 	rbit	r2, r2
 8003078:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800307a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800307c:	fab2 f282 	clz	r2, r2
 8003080:	b2d2      	uxtb	r2, r2
 8003082:	f042 0220 	orr.w	r2, r2, #32
 8003086:	b2d2      	uxtb	r2, r2
 8003088:	f002 021f 	and.w	r2, r2, #31
 800308c:	2101      	movs	r1, #1
 800308e:	fa01 f202 	lsl.w	r2, r1, r2
 8003092:	4013      	ands	r3, r2
 8003094:	2b00      	cmp	r3, #0
 8003096:	d135      	bne.n	8003104 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e0ae      	b.n	80031fa <HAL_RCC_ClockConfig+0x2c2>
 800309c:	2302      	movs	r3, #2
 800309e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80030a2:	fa93 f3a3 	rbit	r3, r3
 80030a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80030a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030aa:	fab3 f383 	clz	r3, r3
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2b3f      	cmp	r3, #63	@ 0x3f
 80030b2:	d802      	bhi.n	80030ba <HAL_RCC_ClockConfig+0x182>
 80030b4:	4b31      	ldr	r3, [pc, #196]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	e00d      	b.n	80030d6 <HAL_RCC_ClockConfig+0x19e>
 80030ba:	2302      	movs	r3, #2
 80030bc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030c0:	fa93 f3a3 	rbit	r3, r3
 80030c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80030c6:	2302      	movs	r3, #2
 80030c8:	623b      	str	r3, [r7, #32]
 80030ca:	6a3b      	ldr	r3, [r7, #32]
 80030cc:	fa93 f3a3 	rbit	r3, r3
 80030d0:	61fb      	str	r3, [r7, #28]
 80030d2:	4b2a      	ldr	r3, [pc, #168]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 80030d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030d6:	2202      	movs	r2, #2
 80030d8:	61ba      	str	r2, [r7, #24]
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	fa92 f2a2 	rbit	r2, r2
 80030e0:	617a      	str	r2, [r7, #20]
  return result;
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	fab2 f282 	clz	r2, r2
 80030e8:	b2d2      	uxtb	r2, r2
 80030ea:	f042 0220 	orr.w	r2, r2, #32
 80030ee:	b2d2      	uxtb	r2, r2
 80030f0:	f002 021f 	and.w	r2, r2, #31
 80030f4:	2101      	movs	r1, #1
 80030f6:	fa01 f202 	lsl.w	r2, r1, r2
 80030fa:	4013      	ands	r3, r2
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e07a      	b.n	80031fa <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003104:	4b1d      	ldr	r3, [pc, #116]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f023 0203 	bic.w	r2, r3, #3
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	491a      	ldr	r1, [pc, #104]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 8003112:	4313      	orrs	r3, r2
 8003114:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003116:	f7fd fc63 	bl	80009e0 <HAL_GetTick>
 800311a:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800311c:	e00a      	b.n	8003134 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800311e:	f7fd fc5f 	bl	80009e0 <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	f241 3288 	movw	r2, #5000	@ 0x1388
 800312c:	4293      	cmp	r3, r2
 800312e:	d901      	bls.n	8003134 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 8003130:	2303      	movs	r3, #3
 8003132:	e062      	b.n	80031fa <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003134:	4b11      	ldr	r3, [pc, #68]	@ (800317c <HAL_RCC_ClockConfig+0x244>)
 8003136:	685b      	ldr	r3, [r3, #4]
 8003138:	f003 020c 	and.w	r2, r3, #12
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	009b      	lsls	r3, r3, #2
 8003142:	429a      	cmp	r2, r3
 8003144:	d1eb      	bne.n	800311e <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003146:	4b0c      	ldr	r3, [pc, #48]	@ (8003178 <HAL_RCC_ClockConfig+0x240>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d215      	bcs.n	8003180 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003154:	4b08      	ldr	r3, [pc, #32]	@ (8003178 <HAL_RCC_ClockConfig+0x240>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f023 0207 	bic.w	r2, r3, #7
 800315c:	4906      	ldr	r1, [pc, #24]	@ (8003178 <HAL_RCC_ClockConfig+0x240>)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	4313      	orrs	r3, r2
 8003162:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003164:	4b04      	ldr	r3, [pc, #16]	@ (8003178 <HAL_RCC_ClockConfig+0x240>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0307 	and.w	r3, r3, #7
 800316c:	683a      	ldr	r2, [r7, #0]
 800316e:	429a      	cmp	r2, r3
 8003170:	d006      	beq.n	8003180 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003172:	2301      	movs	r3, #1
 8003174:	e041      	b.n	80031fa <HAL_RCC_ClockConfig+0x2c2>
 8003176:	bf00      	nop
 8003178:	40022000 	.word	0x40022000
 800317c:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0304 	and.w	r3, r3, #4
 8003188:	2b00      	cmp	r3, #0
 800318a:	d008      	beq.n	800319e <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800318c:	4b1d      	ldr	r3, [pc, #116]	@ (8003204 <HAL_RCC_ClockConfig+0x2cc>)
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	68db      	ldr	r3, [r3, #12]
 8003198:	491a      	ldr	r1, [pc, #104]	@ (8003204 <HAL_RCC_ClockConfig+0x2cc>)
 800319a:	4313      	orrs	r3, r2
 800319c:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0308 	and.w	r3, r3, #8
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d009      	beq.n	80031be <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80031aa:	4b16      	ldr	r3, [pc, #88]	@ (8003204 <HAL_RCC_ClockConfig+0x2cc>)
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	691b      	ldr	r3, [r3, #16]
 80031b6:	00db      	lsls	r3, r3, #3
 80031b8:	4912      	ldr	r1, [pc, #72]	@ (8003204 <HAL_RCC_ClockConfig+0x2cc>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80031be:	f000 f829 	bl	8003214 <HAL_RCC_GetSysClockFreq>
 80031c2:	4601      	mov	r1, r0
 80031c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003204 <HAL_RCC_ClockConfig+0x2cc>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80031cc:	22f0      	movs	r2, #240	@ 0xf0
 80031ce:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d0:	693a      	ldr	r2, [r7, #16]
 80031d2:	fa92 f2a2 	rbit	r2, r2
 80031d6:	60fa      	str	r2, [r7, #12]
  return result;
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	fab2 f282 	clz	r2, r2
 80031de:	b2d2      	uxtb	r2, r2
 80031e0:	40d3      	lsrs	r3, r2
 80031e2:	4a09      	ldr	r2, [pc, #36]	@ (8003208 <HAL_RCC_ClockConfig+0x2d0>)
 80031e4:	5cd3      	ldrb	r3, [r2, r3]
 80031e6:	fa21 f303 	lsr.w	r3, r1, r3
 80031ea:	4a08      	ldr	r2, [pc, #32]	@ (800320c <HAL_RCC_ClockConfig+0x2d4>)
 80031ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80031ee:	4b08      	ldr	r3, [pc, #32]	@ (8003210 <HAL_RCC_ClockConfig+0x2d8>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fd fbb0 	bl	8000958 <HAL_InitTick>
  
  return HAL_OK;
 80031f8:	2300      	movs	r3, #0
}
 80031fa:	4618      	mov	r0, r3
 80031fc:	3778      	adds	r7, #120	@ 0x78
 80031fe:	46bd      	mov	sp, r7
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	40021000 	.word	0x40021000
 8003208:	08004ad0 	.word	0x08004ad0
 800320c:	20000000 	.word	0x20000000
 8003210:	20000004 	.word	0x20000004

08003214 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003214:	b480      	push	{r7}
 8003216:	b087      	sub	sp, #28
 8003218:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800321a:	2300      	movs	r3, #0
 800321c:	60fb      	str	r3, [r7, #12]
 800321e:	2300      	movs	r3, #0
 8003220:	60bb      	str	r3, [r7, #8]
 8003222:	2300      	movs	r3, #0
 8003224:	617b      	str	r3, [r7, #20]
 8003226:	2300      	movs	r3, #0
 8003228:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800322a:	2300      	movs	r3, #0
 800322c:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800322e:	4b1f      	ldr	r3, [pc, #124]	@ (80032ac <HAL_RCC_GetSysClockFreq+0x98>)
 8003230:	685b      	ldr	r3, [r3, #4]
 8003232:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	f003 030c 	and.w	r3, r3, #12
 800323a:	2b04      	cmp	r3, #4
 800323c:	d002      	beq.n	8003244 <HAL_RCC_GetSysClockFreq+0x30>
 800323e:	2b08      	cmp	r3, #8
 8003240:	d003      	beq.n	800324a <HAL_RCC_GetSysClockFreq+0x36>
 8003242:	e029      	b.n	8003298 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003244:	4b1a      	ldr	r3, [pc, #104]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003246:	613b      	str	r3, [r7, #16]
      break;
 8003248:	e029      	b.n	800329e <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	0c9b      	lsrs	r3, r3, #18
 800324e:	f003 030f 	and.w	r3, r3, #15
 8003252:	4a18      	ldr	r2, [pc, #96]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003254:	5cd3      	ldrb	r3, [r2, r3]
 8003256:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 8003258:	4b14      	ldr	r3, [pc, #80]	@ (80032ac <HAL_RCC_GetSysClockFreq+0x98>)
 800325a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	4a15      	ldr	r2, [pc, #84]	@ (80032b8 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003262:	5cd3      	ldrb	r3, [r2, r3]
 8003264:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d008      	beq.n	8003282 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003270:	4a0f      	ldr	r2, [pc, #60]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	fbb2 f2f3 	udiv	r2, r2, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	fb02 f303 	mul.w	r3, r2, r3
 800327e:	617b      	str	r3, [r7, #20]
 8003280:	e007      	b.n	8003292 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8003282:	4a0b      	ldr	r2, [pc, #44]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	fbb2 f2f3 	udiv	r2, r2, r3
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	fb02 f303 	mul.w	r3, r2, r3
 8003290:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8003292:	697b      	ldr	r3, [r7, #20]
 8003294:	613b      	str	r3, [r7, #16]
      break;
 8003296:	e002      	b.n	800329e <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003298:	4b05      	ldr	r3, [pc, #20]	@ (80032b0 <HAL_RCC_GetSysClockFreq+0x9c>)
 800329a:	613b      	str	r3, [r7, #16]
      break;
 800329c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800329e:	693b      	ldr	r3, [r7, #16]
}
 80032a0:	4618      	mov	r0, r3
 80032a2:	371c      	adds	r7, #28
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr
 80032ac:	40021000 	.word	0x40021000
 80032b0:	007a1200 	.word	0x007a1200
 80032b4:	08004ae8 	.word	0x08004ae8
 80032b8:	08004af8 	.word	0x08004af8

080032bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032bc:	b480      	push	{r7}
 80032be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80032c0:	4b03      	ldr	r3, [pc, #12]	@ (80032d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80032c2:	681b      	ldr	r3, [r3, #0]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	46bd      	mov	sp, r7
 80032c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	20000000 	.word	0x20000000

080032d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b082      	sub	sp, #8
 80032d8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80032da:	f7ff ffef 	bl	80032bc <HAL_RCC_GetHCLKFreq>
 80032de:	4601      	mov	r1, r0
 80032e0:	4b0b      	ldr	r3, [pc, #44]	@ (8003310 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80032e2:	685b      	ldr	r3, [r3, #4]
 80032e4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80032e8:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80032ec:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ee:	687a      	ldr	r2, [r7, #4]
 80032f0:	fa92 f2a2 	rbit	r2, r2
 80032f4:	603a      	str	r2, [r7, #0]
  return result;
 80032f6:	683a      	ldr	r2, [r7, #0]
 80032f8:	fab2 f282 	clz	r2, r2
 80032fc:	b2d2      	uxtb	r2, r2
 80032fe:	40d3      	lsrs	r3, r2
 8003300:	4a04      	ldr	r2, [pc, #16]	@ (8003314 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003302:	5cd3      	ldrb	r3, [r2, r3]
 8003304:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003308:	4618      	mov	r0, r3
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40021000 	.word	0x40021000
 8003314:	08004ae0 	.word	0x08004ae0

08003318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800331e:	f7ff ffcd 	bl	80032bc <HAL_RCC_GetHCLKFreq>
 8003322:	4601      	mov	r1, r0
 8003324:	4b0b      	ldr	r3, [pc, #44]	@ (8003354 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 800332c:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003330:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003332:	687a      	ldr	r2, [r7, #4]
 8003334:	fa92 f2a2 	rbit	r2, r2
 8003338:	603a      	str	r2, [r7, #0]
  return result;
 800333a:	683a      	ldr	r2, [r7, #0]
 800333c:	fab2 f282 	clz	r2, r2
 8003340:	b2d2      	uxtb	r2, r2
 8003342:	40d3      	lsrs	r3, r2
 8003344:	4a04      	ldr	r2, [pc, #16]	@ (8003358 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003346:	5cd3      	ldrb	r3, [r2, r3]
 8003348:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800334c:	4618      	mov	r0, r3
 800334e:	3708      	adds	r7, #8
 8003350:	46bd      	mov	sp, r7
 8003352:	bd80      	pop	{r7, pc}
 8003354:	40021000 	.word	0x40021000
 8003358:	08004ae0 	.word	0x08004ae0

0800335c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800335c:	b580      	push	{r7, lr}
 800335e:	b092      	sub	sp, #72	@ 0x48
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003364:	2300      	movs	r3, #0
 8003366:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8003368:	2300      	movs	r3, #0
 800336a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800336c:	2300      	movs	r3, #0
 800336e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800337a:	2b00      	cmp	r3, #0
 800337c:	f000 80d2 	beq.w	8003524 <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003380:	4b4d      	ldr	r3, [pc, #308]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003382:	69db      	ldr	r3, [r3, #28]
 8003384:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10e      	bne.n	80033aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800338c:	4b4a      	ldr	r3, [pc, #296]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800338e:	69db      	ldr	r3, [r3, #28]
 8003390:	4a49      	ldr	r2, [pc, #292]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8003392:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003396:	61d3      	str	r3, [r2, #28]
 8003398:	4b47      	ldr	r3, [pc, #284]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800339a:	69db      	ldr	r3, [r3, #28]
 800339c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a0:	60bb      	str	r3, [r7, #8]
 80033a2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033a4:	2301      	movs	r3, #1
 80033a6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033aa:	4b44      	ldr	r3, [pc, #272]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d118      	bne.n	80033e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033b6:	4b41      	ldr	r3, [pc, #260]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	4a40      	ldr	r2, [pc, #256]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033c0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033c2:	f7fd fb0d 	bl	80009e0 <HAL_GetTick>
 80033c6:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033c8:	e008      	b.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ca:	f7fd fb09 	bl	80009e0 <HAL_GetTick>
 80033ce:	4602      	mov	r2, r0
 80033d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033d2:	1ad3      	subs	r3, r2, r3
 80033d4:	2b64      	cmp	r3, #100	@ 0x64
 80033d6:	d901      	bls.n	80033dc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80033d8:	2303      	movs	r3, #3
 80033da:	e1d4      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033dc:	4b37      	ldr	r3, [pc, #220]	@ (80034bc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d0f0      	beq.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033e8:	4b33      	ldr	r3, [pc, #204]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80033ea:	6a1b      	ldr	r3, [r3, #32]
 80033ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80033f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	f000 8082 	beq.w	80034fe <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003402:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003404:	429a      	cmp	r2, r3
 8003406:	d07a      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003408:	4b2b      	ldr	r3, [pc, #172]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800340a:	6a1b      	ldr	r3, [r3, #32]
 800340c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003410:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003412:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003416:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800341a:	fa93 f3a3 	rbit	r3, r3
 800341e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 8003420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003422:	fab3 f383 	clz	r3, r3
 8003426:	b2db      	uxtb	r3, r3
 8003428:	461a      	mov	r2, r3
 800342a:	4b25      	ldr	r3, [pc, #148]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800342c:	4413      	add	r3, r2
 800342e:	009b      	lsls	r3, r3, #2
 8003430:	461a      	mov	r2, r3
 8003432:	2301      	movs	r3, #1
 8003434:	6013      	str	r3, [r2, #0]
 8003436:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800343a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800343e:	fa93 f3a3 	rbit	r3, r3
 8003442:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003446:	fab3 f383 	clz	r3, r3
 800344a:	b2db      	uxtb	r3, r3
 800344c:	461a      	mov	r2, r3
 800344e:	4b1c      	ldr	r3, [pc, #112]	@ (80034c0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003450:	4413      	add	r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	461a      	mov	r2, r3
 8003456:	2300      	movs	r3, #0
 8003458:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800345a:	4a17      	ldr	r2, [pc, #92]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800345c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800345e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003460:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003462:	f003 0301 	and.w	r3, r3, #1
 8003466:	2b00      	cmp	r3, #0
 8003468:	d049      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800346a:	f7fd fab9 	bl	80009e0 <HAL_GetTick>
 800346e:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003470:	e00a      	b.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003472:	f7fd fab5 	bl	80009e0 <HAL_GetTick>
 8003476:	4602      	mov	r2, r0
 8003478:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800347a:	1ad3      	subs	r3, r2, r3
 800347c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003480:	4293      	cmp	r3, r2
 8003482:	d901      	bls.n	8003488 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e17e      	b.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8003488:	2302      	movs	r3, #2
 800348a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800348c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800348e:	fa93 f3a3 	rbit	r3, r3
 8003492:	627b      	str	r3, [r7, #36]	@ 0x24
 8003494:	2302      	movs	r3, #2
 8003496:	623b      	str	r3, [r7, #32]
 8003498:	6a3b      	ldr	r3, [r7, #32]
 800349a:	fa93 f3a3 	rbit	r3, r3
 800349e:	61fb      	str	r3, [r7, #28]
  return result;
 80034a0:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80034a2:	fab3 f383 	clz	r3, r3
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d108      	bne.n	80034c4 <HAL_RCCEx_PeriphCLKConfig+0x168>
 80034b2:	4b01      	ldr	r3, [pc, #4]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80034b4:	6a1b      	ldr	r3, [r3, #32]
 80034b6:	e00d      	b.n	80034d4 <HAL_RCCEx_PeriphCLKConfig+0x178>
 80034b8:	40021000 	.word	0x40021000
 80034bc:	40007000 	.word	0x40007000
 80034c0:	10908100 	.word	0x10908100
 80034c4:	2302      	movs	r3, #2
 80034c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034c8:	69bb      	ldr	r3, [r7, #24]
 80034ca:	fa93 f3a3 	rbit	r3, r3
 80034ce:	617b      	str	r3, [r7, #20]
 80034d0:	4b9a      	ldr	r3, [pc, #616]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034d4:	2202      	movs	r2, #2
 80034d6:	613a      	str	r2, [r7, #16]
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	fa92 f2a2 	rbit	r2, r2
 80034de:	60fa      	str	r2, [r7, #12]
  return result;
 80034e0:	68fa      	ldr	r2, [r7, #12]
 80034e2:	fab2 f282 	clz	r2, r2
 80034e6:	b2d2      	uxtb	r2, r2
 80034e8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80034ec:	b2d2      	uxtb	r2, r2
 80034ee:	f002 021f 	and.w	r2, r2, #31
 80034f2:	2101      	movs	r1, #1
 80034f4:	fa01 f202 	lsl.w	r2, r1, r2
 80034f8:	4013      	ands	r3, r2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0b9      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80034fe:	4b8f      	ldr	r3, [pc, #572]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003500:	6a1b      	ldr	r3, [r3, #32]
 8003502:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	498c      	ldr	r1, [pc, #560]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800350c:	4313      	orrs	r3, r2
 800350e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003510:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003514:	2b01      	cmp	r3, #1
 8003516:	d105      	bne.n	8003524 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003518:	4b88      	ldr	r3, [pc, #544]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800351a:	69db      	ldr	r3, [r3, #28]
 800351c:	4a87      	ldr	r2, [pc, #540]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800351e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003522:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f003 0301 	and.w	r3, r3, #1
 800352c:	2b00      	cmp	r3, #0
 800352e:	d008      	beq.n	8003542 <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003530:	4b82      	ldr	r3, [pc, #520]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003532:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003534:	f023 0203 	bic.w	r2, r3, #3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	497f      	ldr	r1, [pc, #508]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800353e:	4313      	orrs	r3, r2
 8003540:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	f003 0302 	and.w	r3, r3, #2
 800354a:	2b00      	cmp	r3, #0
 800354c:	d008      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800354e:	4b7b      	ldr	r3, [pc, #492]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003550:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003552:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	4978      	ldr	r1, [pc, #480]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800355c:	4313      	orrs	r3, r2
 800355e:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	2b00      	cmp	r3, #0
 800356a:	d008      	beq.n	800357e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800356c:	4b73      	ldr	r3, [pc, #460]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800356e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003570:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	691b      	ldr	r3, [r3, #16]
 8003578:	4970      	ldr	r1, [pc, #448]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800357a:	4313      	orrs	r3, r2
 800357c:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0320 	and.w	r3, r3, #32
 8003586:	2b00      	cmp	r3, #0
 8003588:	d008      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800358a:	4b6c      	ldr	r3, [pc, #432]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800358c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358e:	f023 0210 	bic.w	r2, r3, #16
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	4969      	ldr	r1, [pc, #420]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003598:	4313      	orrs	r3, r2
 800359a:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d008      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80035a8:	4b64      	ldr	r3, [pc, #400]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b4:	4961      	ldr	r1, [pc, #388]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035b6:	4313      	orrs	r3, r2
 80035b8:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d008      	beq.n	80035d8 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035c6:	4b5d      	ldr	r3, [pc, #372]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ca:	f023 0220 	bic.w	r2, r3, #32
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6a1b      	ldr	r3, [r3, #32]
 80035d2:	495a      	ldr	r1, [pc, #360]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035d4:	4313      	orrs	r3, r2
 80035d6:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d008      	beq.n	80035f6 <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035e4:	4b55      	ldr	r3, [pc, #340]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035e8:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f0:	4952      	ldr	r1, [pc, #328]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f2:	4313      	orrs	r3, r2
 80035f4:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0308 	and.w	r3, r3, #8
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d008      	beq.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003602:	4b4e      	ldr	r3, [pc, #312]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003606:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	695b      	ldr	r3, [r3, #20]
 800360e:	494b      	ldr	r1, [pc, #300]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003610:	4313      	orrs	r3, r2
 8003612:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0310 	and.w	r3, r3, #16
 800361c:	2b00      	cmp	r3, #0
 800361e:	d008      	beq.n	8003632 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003620:	4b46      	ldr	r3, [pc, #280]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003622:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003624:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	699b      	ldr	r3, [r3, #24]
 800362c:	4943      	ldr	r1, [pc, #268]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800362e:	4313      	orrs	r3, r2
 8003630:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800363a:	2b00      	cmp	r3, #0
 800363c:	d008      	beq.n	8003650 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800363e:	4b3f      	ldr	r3, [pc, #252]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003640:	685b      	ldr	r3, [r3, #4]
 8003642:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800364a:	493c      	ldr	r1, [pc, #240]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800364c:	4313      	orrs	r3, r2
 800364e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003658:	2b00      	cmp	r3, #0
 800365a:	d008      	beq.n	800366e <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800365c:	4b37      	ldr	r3, [pc, #220]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800365e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003660:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003668:	4934      	ldr	r1, [pc, #208]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800366a:	4313      	orrs	r3, r2
 800366c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003676:	2b00      	cmp	r3, #0
 8003678:	d008      	beq.n	800368c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800367a:	4b30      	ldr	r3, [pc, #192]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800367c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800367e:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003686:	492d      	ldr	r1, [pc, #180]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003688:	4313      	orrs	r3, r2
 800368a:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d008      	beq.n	80036aa <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003698:	4b28      	ldr	r3, [pc, #160]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800369a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800369c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a4:	4925      	ldr	r1, [pc, #148]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d008      	beq.n	80036c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80036b6:	4b21      	ldr	r3, [pc, #132]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036ba:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036c2:	491e      	ldr	r1, [pc, #120]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c4:	4313      	orrs	r3, r2
 80036c6:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d008      	beq.n	80036e6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80036d4:	4b19      	ldr	r3, [pc, #100]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036d8:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036e0:	4916      	ldr	r1, [pc, #88]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e2:	4313      	orrs	r3, r2
 80036e4:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d008      	beq.n	8003704 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80036f2:	4b12      	ldr	r3, [pc, #72]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036f6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80036fe:	490f      	ldr	r1, [pc, #60]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003700:	4313      	orrs	r3, r2
 8003702:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800370c:	2b00      	cmp	r3, #0
 800370e:	d008      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003710:	4b0a      	ldr	r3, [pc, #40]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003712:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003714:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800371c:	4907      	ldr	r1, [pc, #28]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800371e:	4313      	orrs	r3, r2
 8003720:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800372a:	2b00      	cmp	r3, #0
 800372c:	d00c      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800372e:	4b03      	ldr	r3, [pc, #12]	@ (800373c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003732:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	e002      	b.n	8003740 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800373a:	bf00      	nop
 800373c:	40021000 	.word	0x40021000
 8003740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003742:	4913      	ldr	r1, [pc, #76]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003744:	4313      	orrs	r3, r2
 8003746:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d008      	beq.n	8003766 <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8003754:	4b0e      	ldr	r3, [pc, #56]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003756:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003758:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003760:	490b      	ldr	r1, [pc, #44]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003762:	4313      	orrs	r3, r2
 8003764:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d008      	beq.n	8003784 <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8003772:	4b07      	ldr	r3, [pc, #28]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003774:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003776:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800377e:	4904      	ldr	r1, [pc, #16]	@ (8003790 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8003780:	4313      	orrs	r3, r2
 8003782:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3748      	adds	r7, #72	@ 0x48
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	40021000 	.word	0x40021000

08003794 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b082      	sub	sp, #8
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d101      	bne.n	80037a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037a2:	2301      	movs	r3, #1
 80037a4:	e040      	b.n	8003828 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d106      	bne.n	80037bc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f7fc ffa2 	bl	8000700 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2224      	movs	r2, #36	@ 0x24
 80037c0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681a      	ldr	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f022 0201 	bic.w	r2, r2, #1
 80037d0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d002      	beq.n	80037e0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80037da:	6878      	ldr	r0, [r7, #4]
 80037dc:	f000 fa86 	bl	8003cec <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80037e0:	6878      	ldr	r0, [r7, #4]
 80037e2:	f000 f8af 	bl	8003944 <UART_SetConfig>
 80037e6:	4603      	mov	r3, r0
 80037e8:	2b01      	cmp	r3, #1
 80037ea:	d101      	bne.n	80037f0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80037ec:	2301      	movs	r3, #1
 80037ee:	e01b      	b.n	8003828 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80037fe:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	689a      	ldr	r2, [r3, #8]
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800380e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f042 0201 	orr.w	r2, r2, #1
 800381e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f000 fb05 	bl	8003e30 <UART_CheckIdleState>
 8003826:	4603      	mov	r3, r0
}
 8003828:	4618      	mov	r0, r3
 800382a:	3708      	adds	r7, #8
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b08a      	sub	sp, #40	@ 0x28
 8003834:	af02      	add	r7, sp, #8
 8003836:	60f8      	str	r0, [r7, #12]
 8003838:	60b9      	str	r1, [r7, #8]
 800383a:	603b      	str	r3, [r7, #0]
 800383c:	4613      	mov	r3, r2
 800383e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003844:	2b20      	cmp	r3, #32
 8003846:	d177      	bne.n	8003938 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d002      	beq.n	8003854 <HAL_UART_Transmit+0x24>
 800384e:	88fb      	ldrh	r3, [r7, #6]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d101      	bne.n	8003858 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003854:	2301      	movs	r3, #1
 8003856:	e070      	b.n	800393a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	2221      	movs	r2, #33	@ 0x21
 8003864:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003866:	f7fd f8bb 	bl	80009e0 <HAL_GetTick>
 800386a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	88fa      	ldrh	r2, [r7, #6]
 8003870:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	88fa      	ldrh	r2, [r7, #6]
 8003878:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	689b      	ldr	r3, [r3, #8]
 8003880:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003884:	d108      	bne.n	8003898 <HAL_UART_Transmit+0x68>
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d104      	bne.n	8003898 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800388e:	2300      	movs	r3, #0
 8003890:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003892:	68bb      	ldr	r3, [r7, #8]
 8003894:	61bb      	str	r3, [r7, #24]
 8003896:	e003      	b.n	80038a0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003898:	68bb      	ldr	r3, [r7, #8]
 800389a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800389c:	2300      	movs	r3, #0
 800389e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80038a0:	e02f      	b.n	8003902 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	9300      	str	r3, [sp, #0]
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	2200      	movs	r2, #0
 80038aa:	2180      	movs	r1, #128	@ 0x80
 80038ac:	68f8      	ldr	r0, [r7, #12]
 80038ae:	f000 fb67 	bl	8003f80 <UART_WaitOnFlagUntilTimeout>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d004      	beq.n	80038c2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	2220      	movs	r2, #32
 80038bc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80038be:	2303      	movs	r3, #3
 80038c0:	e03b      	b.n	800393a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80038c2:	69fb      	ldr	r3, [r7, #28]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10b      	bne.n	80038e0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80038c8:	69bb      	ldr	r3, [r7, #24]
 80038ca:	881a      	ldrh	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80038d4:	b292      	uxth	r2, r2
 80038d6:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80038d8:	69bb      	ldr	r3, [r7, #24]
 80038da:	3302      	adds	r3, #2
 80038dc:	61bb      	str	r3, [r7, #24]
 80038de:	e007      	b.n	80038f0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80038e0:	69fb      	ldr	r3, [r7, #28]
 80038e2:	781a      	ldrb	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	3301      	adds	r3, #1
 80038ee:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80038f6:	b29b      	uxth	r3, r3
 80038f8:	3b01      	subs	r3, #1
 80038fa:	b29a      	uxth	r2, r3
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8003902:	68fb      	ldr	r3, [r7, #12]
 8003904:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8003908:	b29b      	uxth	r3, r3
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1c9      	bne.n	80038a2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	9300      	str	r3, [sp, #0]
 8003912:	697b      	ldr	r3, [r7, #20]
 8003914:	2200      	movs	r2, #0
 8003916:	2140      	movs	r1, #64	@ 0x40
 8003918:	68f8      	ldr	r0, [r7, #12]
 800391a:	f000 fb31 	bl	8003f80 <UART_WaitOnFlagUntilTimeout>
 800391e:	4603      	mov	r3, r0
 8003920:	2b00      	cmp	r3, #0
 8003922:	d004      	beq.n	800392e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	2220      	movs	r2, #32
 8003928:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e005      	b.n	800393a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	2220      	movs	r2, #32
 8003932:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8003934:	2300      	movs	r3, #0
 8003936:	e000      	b.n	800393a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8003938:	2302      	movs	r3, #2
  }
}
 800393a:	4618      	mov	r0, r3
 800393c:	3720      	adds	r7, #32
 800393e:	46bd      	mov	sp, r7
 8003940:	bd80      	pop	{r7, pc}
	...

08003944 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003944:	b580      	push	{r7, lr}
 8003946:	b088      	sub	sp, #32
 8003948:	af00      	add	r7, sp, #0
 800394a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800394c:	2300      	movs	r3, #0
 800394e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689a      	ldr	r2, [r3, #8]
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	691b      	ldr	r3, [r3, #16]
 8003958:	431a      	orrs	r2, r3
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	695b      	ldr	r3, [r3, #20]
 800395e:	431a      	orrs	r2, r3
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	69db      	ldr	r3, [r3, #28]
 8003964:	4313      	orrs	r3, r2
 8003966:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	4b92      	ldr	r3, [pc, #584]	@ (8003bb8 <UART_SetConfig+0x274>)
 8003970:	4013      	ands	r3, r2
 8003972:	687a      	ldr	r2, [r7, #4]
 8003974:	6812      	ldr	r2, [r2, #0]
 8003976:	6979      	ldr	r1, [r7, #20]
 8003978:	430b      	orrs	r3, r1
 800397a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	68da      	ldr	r2, [r3, #12]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	430a      	orrs	r2, r1
 8003990:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	699b      	ldr	r3, [r3, #24]
 8003996:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6a1b      	ldr	r3, [r3, #32]
 800399c:	697a      	ldr	r2, [r7, #20]
 800399e:	4313      	orrs	r3, r2
 80039a0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	697a      	ldr	r2, [r7, #20]
 80039b2:	430a      	orrs	r2, r1
 80039b4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	4a80      	ldr	r2, [pc, #512]	@ (8003bbc <UART_SetConfig+0x278>)
 80039bc:	4293      	cmp	r3, r2
 80039be:	d120      	bne.n	8003a02 <UART_SetConfig+0xbe>
 80039c0:	4b7f      	ldr	r3, [pc, #508]	@ (8003bc0 <UART_SetConfig+0x27c>)
 80039c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c4:	f003 0303 	and.w	r3, r3, #3
 80039c8:	2b03      	cmp	r3, #3
 80039ca:	d817      	bhi.n	80039fc <UART_SetConfig+0xb8>
 80039cc:	a201      	add	r2, pc, #4	@ (adr r2, 80039d4 <UART_SetConfig+0x90>)
 80039ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d2:	bf00      	nop
 80039d4:	080039e5 	.word	0x080039e5
 80039d8:	080039f1 	.word	0x080039f1
 80039dc:	080039f7 	.word	0x080039f7
 80039e0:	080039eb 	.word	0x080039eb
 80039e4:	2301      	movs	r3, #1
 80039e6:	77fb      	strb	r3, [r7, #31]
 80039e8:	e0b5      	b.n	8003b56 <UART_SetConfig+0x212>
 80039ea:	2302      	movs	r3, #2
 80039ec:	77fb      	strb	r3, [r7, #31]
 80039ee:	e0b2      	b.n	8003b56 <UART_SetConfig+0x212>
 80039f0:	2304      	movs	r3, #4
 80039f2:	77fb      	strb	r3, [r7, #31]
 80039f4:	e0af      	b.n	8003b56 <UART_SetConfig+0x212>
 80039f6:	2308      	movs	r3, #8
 80039f8:	77fb      	strb	r3, [r7, #31]
 80039fa:	e0ac      	b.n	8003b56 <UART_SetConfig+0x212>
 80039fc:	2310      	movs	r3, #16
 80039fe:	77fb      	strb	r3, [r7, #31]
 8003a00:	e0a9      	b.n	8003b56 <UART_SetConfig+0x212>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a6f      	ldr	r2, [pc, #444]	@ (8003bc4 <UART_SetConfig+0x280>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	d124      	bne.n	8003a56 <UART_SetConfig+0x112>
 8003a0c:	4b6c      	ldr	r3, [pc, #432]	@ (8003bc0 <UART_SetConfig+0x27c>)
 8003a0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a10:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003a14:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a18:	d011      	beq.n	8003a3e <UART_SetConfig+0xfa>
 8003a1a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a1e:	d817      	bhi.n	8003a50 <UART_SetConfig+0x10c>
 8003a20:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a24:	d011      	beq.n	8003a4a <UART_SetConfig+0x106>
 8003a26:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a2a:	d811      	bhi.n	8003a50 <UART_SetConfig+0x10c>
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <UART_SetConfig+0xf4>
 8003a30:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a34:	d006      	beq.n	8003a44 <UART_SetConfig+0x100>
 8003a36:	e00b      	b.n	8003a50 <UART_SetConfig+0x10c>
 8003a38:	2300      	movs	r3, #0
 8003a3a:	77fb      	strb	r3, [r7, #31]
 8003a3c:	e08b      	b.n	8003b56 <UART_SetConfig+0x212>
 8003a3e:	2302      	movs	r3, #2
 8003a40:	77fb      	strb	r3, [r7, #31]
 8003a42:	e088      	b.n	8003b56 <UART_SetConfig+0x212>
 8003a44:	2304      	movs	r3, #4
 8003a46:	77fb      	strb	r3, [r7, #31]
 8003a48:	e085      	b.n	8003b56 <UART_SetConfig+0x212>
 8003a4a:	2308      	movs	r3, #8
 8003a4c:	77fb      	strb	r3, [r7, #31]
 8003a4e:	e082      	b.n	8003b56 <UART_SetConfig+0x212>
 8003a50:	2310      	movs	r3, #16
 8003a52:	77fb      	strb	r3, [r7, #31]
 8003a54:	e07f      	b.n	8003b56 <UART_SetConfig+0x212>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a5b      	ldr	r2, [pc, #364]	@ (8003bc8 <UART_SetConfig+0x284>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d124      	bne.n	8003aaa <UART_SetConfig+0x166>
 8003a60:	4b57      	ldr	r3, [pc, #348]	@ (8003bc0 <UART_SetConfig+0x27c>)
 8003a62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a64:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003a68:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a6c:	d011      	beq.n	8003a92 <UART_SetConfig+0x14e>
 8003a6e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003a72:	d817      	bhi.n	8003aa4 <UART_SetConfig+0x160>
 8003a74:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003a78:	d011      	beq.n	8003a9e <UART_SetConfig+0x15a>
 8003a7a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003a7e:	d811      	bhi.n	8003aa4 <UART_SetConfig+0x160>
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d003      	beq.n	8003a8c <UART_SetConfig+0x148>
 8003a84:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003a88:	d006      	beq.n	8003a98 <UART_SetConfig+0x154>
 8003a8a:	e00b      	b.n	8003aa4 <UART_SetConfig+0x160>
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	77fb      	strb	r3, [r7, #31]
 8003a90:	e061      	b.n	8003b56 <UART_SetConfig+0x212>
 8003a92:	2302      	movs	r3, #2
 8003a94:	77fb      	strb	r3, [r7, #31]
 8003a96:	e05e      	b.n	8003b56 <UART_SetConfig+0x212>
 8003a98:	2304      	movs	r3, #4
 8003a9a:	77fb      	strb	r3, [r7, #31]
 8003a9c:	e05b      	b.n	8003b56 <UART_SetConfig+0x212>
 8003a9e:	2308      	movs	r3, #8
 8003aa0:	77fb      	strb	r3, [r7, #31]
 8003aa2:	e058      	b.n	8003b56 <UART_SetConfig+0x212>
 8003aa4:	2310      	movs	r3, #16
 8003aa6:	77fb      	strb	r3, [r7, #31]
 8003aa8:	e055      	b.n	8003b56 <UART_SetConfig+0x212>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a47      	ldr	r2, [pc, #284]	@ (8003bcc <UART_SetConfig+0x288>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d124      	bne.n	8003afe <UART_SetConfig+0x1ba>
 8003ab4:	4b42      	ldr	r3, [pc, #264]	@ (8003bc0 <UART_SetConfig+0x27c>)
 8003ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003abc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ac0:	d011      	beq.n	8003ae6 <UART_SetConfig+0x1a2>
 8003ac2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ac6:	d817      	bhi.n	8003af8 <UART_SetConfig+0x1b4>
 8003ac8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003acc:	d011      	beq.n	8003af2 <UART_SetConfig+0x1ae>
 8003ace:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ad2:	d811      	bhi.n	8003af8 <UART_SetConfig+0x1b4>
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <UART_SetConfig+0x19c>
 8003ad8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003adc:	d006      	beq.n	8003aec <UART_SetConfig+0x1a8>
 8003ade:	e00b      	b.n	8003af8 <UART_SetConfig+0x1b4>
 8003ae0:	2300      	movs	r3, #0
 8003ae2:	77fb      	strb	r3, [r7, #31]
 8003ae4:	e037      	b.n	8003b56 <UART_SetConfig+0x212>
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	77fb      	strb	r3, [r7, #31]
 8003aea:	e034      	b.n	8003b56 <UART_SetConfig+0x212>
 8003aec:	2304      	movs	r3, #4
 8003aee:	77fb      	strb	r3, [r7, #31]
 8003af0:	e031      	b.n	8003b56 <UART_SetConfig+0x212>
 8003af2:	2308      	movs	r3, #8
 8003af4:	77fb      	strb	r3, [r7, #31]
 8003af6:	e02e      	b.n	8003b56 <UART_SetConfig+0x212>
 8003af8:	2310      	movs	r3, #16
 8003afa:	77fb      	strb	r3, [r7, #31]
 8003afc:	e02b      	b.n	8003b56 <UART_SetConfig+0x212>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a33      	ldr	r2, [pc, #204]	@ (8003bd0 <UART_SetConfig+0x28c>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d124      	bne.n	8003b52 <UART_SetConfig+0x20e>
 8003b08:	4b2d      	ldr	r3, [pc, #180]	@ (8003bc0 <UART_SetConfig+0x27c>)
 8003b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b0c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003b10:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b14:	d011      	beq.n	8003b3a <UART_SetConfig+0x1f6>
 8003b16:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003b1a:	d817      	bhi.n	8003b4c <UART_SetConfig+0x208>
 8003b1c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b20:	d011      	beq.n	8003b46 <UART_SetConfig+0x202>
 8003b22:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003b26:	d811      	bhi.n	8003b4c <UART_SetConfig+0x208>
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d003      	beq.n	8003b34 <UART_SetConfig+0x1f0>
 8003b2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003b30:	d006      	beq.n	8003b40 <UART_SetConfig+0x1fc>
 8003b32:	e00b      	b.n	8003b4c <UART_SetConfig+0x208>
 8003b34:	2300      	movs	r3, #0
 8003b36:	77fb      	strb	r3, [r7, #31]
 8003b38:	e00d      	b.n	8003b56 <UART_SetConfig+0x212>
 8003b3a:	2302      	movs	r3, #2
 8003b3c:	77fb      	strb	r3, [r7, #31]
 8003b3e:	e00a      	b.n	8003b56 <UART_SetConfig+0x212>
 8003b40:	2304      	movs	r3, #4
 8003b42:	77fb      	strb	r3, [r7, #31]
 8003b44:	e007      	b.n	8003b56 <UART_SetConfig+0x212>
 8003b46:	2308      	movs	r3, #8
 8003b48:	77fb      	strb	r3, [r7, #31]
 8003b4a:	e004      	b.n	8003b56 <UART_SetConfig+0x212>
 8003b4c:	2310      	movs	r3, #16
 8003b4e:	77fb      	strb	r3, [r7, #31]
 8003b50:	e001      	b.n	8003b56 <UART_SetConfig+0x212>
 8003b52:	2310      	movs	r3, #16
 8003b54:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	69db      	ldr	r3, [r3, #28]
 8003b5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003b5e:	d16b      	bne.n	8003c38 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003b60:	7ffb      	ldrb	r3, [r7, #31]
 8003b62:	2b08      	cmp	r3, #8
 8003b64:	d838      	bhi.n	8003bd8 <UART_SetConfig+0x294>
 8003b66:	a201      	add	r2, pc, #4	@ (adr r2, 8003b6c <UART_SetConfig+0x228>)
 8003b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b6c:	08003b91 	.word	0x08003b91
 8003b70:	08003b99 	.word	0x08003b99
 8003b74:	08003ba1 	.word	0x08003ba1
 8003b78:	08003bd9 	.word	0x08003bd9
 8003b7c:	08003ba7 	.word	0x08003ba7
 8003b80:	08003bd9 	.word	0x08003bd9
 8003b84:	08003bd9 	.word	0x08003bd9
 8003b88:	08003bd9 	.word	0x08003bd9
 8003b8c:	08003baf 	.word	0x08003baf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003b90:	f7ff fba0 	bl	80032d4 <HAL_RCC_GetPCLK1Freq>
 8003b94:	61b8      	str	r0, [r7, #24]
        break;
 8003b96:	e024      	b.n	8003be2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003b98:	f7ff fbbe 	bl	8003318 <HAL_RCC_GetPCLK2Freq>
 8003b9c:	61b8      	str	r0, [r7, #24]
        break;
 8003b9e:	e020      	b.n	8003be2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd4 <UART_SetConfig+0x290>)
 8003ba2:	61bb      	str	r3, [r7, #24]
        break;
 8003ba4:	e01d      	b.n	8003be2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ba6:	f7ff fb35 	bl	8003214 <HAL_RCC_GetSysClockFreq>
 8003baa:	61b8      	str	r0, [r7, #24]
        break;
 8003bac:	e019      	b.n	8003be2 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003bae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003bb2:	61bb      	str	r3, [r7, #24]
        break;
 8003bb4:	e015      	b.n	8003be2 <UART_SetConfig+0x29e>
 8003bb6:	bf00      	nop
 8003bb8:	efff69f3 	.word	0xefff69f3
 8003bbc:	40013800 	.word	0x40013800
 8003bc0:	40021000 	.word	0x40021000
 8003bc4:	40004400 	.word	0x40004400
 8003bc8:	40004800 	.word	0x40004800
 8003bcc:	40004c00 	.word	0x40004c00
 8003bd0:	40005000 	.word	0x40005000
 8003bd4:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8003bd8:	2300      	movs	r3, #0
 8003bda:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003bdc:	2301      	movs	r3, #1
 8003bde:	77bb      	strb	r3, [r7, #30]
        break;
 8003be0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d073      	beq.n	8003cd0 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003be8:	69bb      	ldr	r3, [r7, #24]
 8003bea:	005a      	lsls	r2, r3, #1
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	085b      	lsrs	r3, r3, #1
 8003bf2:	441a      	add	r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	685b      	ldr	r3, [r3, #4]
 8003bf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfc:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003bfe:	693b      	ldr	r3, [r7, #16]
 8003c00:	2b0f      	cmp	r3, #15
 8003c02:	d916      	bls.n	8003c32 <UART_SetConfig+0x2ee>
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c0a:	d212      	bcs.n	8003c32 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	f023 030f 	bic.w	r3, r3, #15
 8003c14:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	085b      	lsrs	r3, r3, #1
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	f003 0307 	and.w	r3, r3, #7
 8003c20:	b29a      	uxth	r2, r3
 8003c22:	89fb      	ldrh	r3, [r7, #14]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	89fa      	ldrh	r2, [r7, #14]
 8003c2e:	60da      	str	r2, [r3, #12]
 8003c30:	e04e      	b.n	8003cd0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	77bb      	strb	r3, [r7, #30]
 8003c36:	e04b      	b.n	8003cd0 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003c38:	7ffb      	ldrb	r3, [r7, #31]
 8003c3a:	2b08      	cmp	r3, #8
 8003c3c:	d827      	bhi.n	8003c8e <UART_SetConfig+0x34a>
 8003c3e:	a201      	add	r2, pc, #4	@ (adr r2, 8003c44 <UART_SetConfig+0x300>)
 8003c40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c44:	08003c69 	.word	0x08003c69
 8003c48:	08003c71 	.word	0x08003c71
 8003c4c:	08003c79 	.word	0x08003c79
 8003c50:	08003c8f 	.word	0x08003c8f
 8003c54:	08003c7f 	.word	0x08003c7f
 8003c58:	08003c8f 	.word	0x08003c8f
 8003c5c:	08003c8f 	.word	0x08003c8f
 8003c60:	08003c8f 	.word	0x08003c8f
 8003c64:	08003c87 	.word	0x08003c87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c68:	f7ff fb34 	bl	80032d4 <HAL_RCC_GetPCLK1Freq>
 8003c6c:	61b8      	str	r0, [r7, #24]
        break;
 8003c6e:	e013      	b.n	8003c98 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003c70:	f7ff fb52 	bl	8003318 <HAL_RCC_GetPCLK2Freq>
 8003c74:	61b8      	str	r0, [r7, #24]
        break;
 8003c76:	e00f      	b.n	8003c98 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c78:	4b1b      	ldr	r3, [pc, #108]	@ (8003ce8 <UART_SetConfig+0x3a4>)
 8003c7a:	61bb      	str	r3, [r7, #24]
        break;
 8003c7c:	e00c      	b.n	8003c98 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c7e:	f7ff fac9 	bl	8003214 <HAL_RCC_GetSysClockFreq>
 8003c82:	61b8      	str	r0, [r7, #24]
        break;
 8003c84:	e008      	b.n	8003c98 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c8a:	61bb      	str	r3, [r7, #24]
        break;
 8003c8c:	e004      	b.n	8003c98 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	77bb      	strb	r3, [r7, #30]
        break;
 8003c96:	bf00      	nop
    }

    if (pclk != 0U)
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d018      	beq.n	8003cd0 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	085a      	lsrs	r2, r3, #1
 8003ca4:	69bb      	ldr	r3, [r7, #24]
 8003ca6:	441a      	add	r2, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685b      	ldr	r3, [r3, #4]
 8003cac:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cb0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	2b0f      	cmp	r3, #15
 8003cb6:	d909      	bls.n	8003ccc <UART_SetConfig+0x388>
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cbe:	d205      	bcs.n	8003ccc <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	b29a      	uxth	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	60da      	str	r2, [r3, #12]
 8003cca:	e001      	b.n	8003cd0 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8003cdc:	7fbb      	ldrb	r3, [r7, #30]
}
 8003cde:	4618      	mov	r0, r3
 8003ce0:	3720      	adds	r7, #32
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
 8003ce6:	bf00      	nop
 8003ce8:	007a1200 	.word	0x007a1200

08003cec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cf8:	f003 0308 	and.w	r3, r3, #8
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d00a      	beq.n	8003d16 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	430a      	orrs	r2, r1
 8003d14:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d1a:	f003 0301 	and.w	r3, r3, #1
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d00a      	beq.n	8003d38 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	685b      	ldr	r3, [r3, #4]
 8003d28:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	430a      	orrs	r2, r1
 8003d36:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3c:	f003 0302 	and.w	r3, r3, #2
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00a      	beq.n	8003d5a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	430a      	orrs	r2, r1
 8003d58:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d5e:	f003 0304 	and.w	r3, r3, #4
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d00a      	beq.n	8003d7c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	685b      	ldr	r3, [r3, #4]
 8003d6c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	430a      	orrs	r2, r1
 8003d7a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d80:	f003 0310 	and.w	r3, r3, #16
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00a      	beq.n	8003d9e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	689b      	ldr	r3, [r3, #8]
 8003d8e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	430a      	orrs	r2, r1
 8003d9c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003da2:	f003 0320 	and.w	r3, r3, #32
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d00a      	beq.n	8003dc0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	689b      	ldr	r3, [r3, #8]
 8003db0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	430a      	orrs	r2, r1
 8003dbe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d01a      	beq.n	8003e02 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	430a      	orrs	r2, r1
 8003de0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003de6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dea:	d10a      	bne.n	8003e02 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	430a      	orrs	r2, r1
 8003e00:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00a      	beq.n	8003e24 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	430a      	orrs	r2, r1
 8003e22:	605a      	str	r2, [r3, #4]
  }
}
 8003e24:	bf00      	nop
 8003e26:	370c      	adds	r7, #12
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e2e:	4770      	bx	lr

08003e30 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003e30:	b580      	push	{r7, lr}
 8003e32:	b098      	sub	sp, #96	@ 0x60
 8003e34:	af02      	add	r7, sp, #8
 8003e36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003e40:	f7fc fdce 	bl	80009e0 <HAL_GetTick>
 8003e44:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f003 0308 	and.w	r3, r3, #8
 8003e50:	2b08      	cmp	r3, #8
 8003e52:	d12e      	bne.n	8003eb2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003e54:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003e58:	9300      	str	r3, [sp, #0]
 8003e5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f000 f88c 	bl	8003f80 <UART_WaitOnFlagUntilTimeout>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d021      	beq.n	8003eb2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e76:	e853 3f00 	ldrex	r3, [r3]
 8003e7a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003e7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e7e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e82:	653b      	str	r3, [r7, #80]	@ 0x50
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	461a      	mov	r2, r3
 8003e8a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003e8c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e8e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e90:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003e92:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e94:	e841 2300 	strex	r3, r2, [r1]
 8003e98:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003e9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1e6      	bne.n	8003e6e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2220      	movs	r2, #32
 8003ea4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e062      	b.n	8003f78 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b04      	cmp	r3, #4
 8003ebe:	d149      	bne.n	8003f54 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003ec0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003ec4:	9300      	str	r3, [sp, #0]
 8003ec6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003ece:	6878      	ldr	r0, [r7, #4]
 8003ed0:	f000 f856 	bl	8003f80 <UART_WaitOnFlagUntilTimeout>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d03c      	beq.n	8003f54 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee2:	e853 3f00 	ldrex	r3, [r3]
 8003ee6:	623b      	str	r3, [r7, #32]
   return(result);
 8003ee8:	6a3b      	ldr	r3, [r7, #32]
 8003eea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003eee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003ef8:	633b      	str	r3, [r7, #48]	@ 0x30
 8003efa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003efc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003efe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f00:	e841 2300 	strex	r3, r2, [r1]
 8003f04:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d1e6      	bne.n	8003eda <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	3308      	adds	r3, #8
 8003f12:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f14:	693b      	ldr	r3, [r7, #16]
 8003f16:	e853 3f00 	ldrex	r3, [r3]
 8003f1a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f1c:	68fb      	ldr	r3, [r7, #12]
 8003f1e:	f023 0301 	bic.w	r3, r3, #1
 8003f22:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	3308      	adds	r3, #8
 8003f2a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f2c:	61fa      	str	r2, [r7, #28]
 8003f2e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f30:	69b9      	ldr	r1, [r7, #24]
 8003f32:	69fa      	ldr	r2, [r7, #28]
 8003f34:	e841 2300 	strex	r3, r2, [r1]
 8003f38:	617b      	str	r3, [r7, #20]
   return(result);
 8003f3a:	697b      	ldr	r3, [r7, #20]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1e5      	bne.n	8003f0c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2220      	movs	r2, #32
 8003f44:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e011      	b.n	8003f78 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2220      	movs	r2, #32
 8003f58:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2220      	movs	r2, #32
 8003f5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2200      	movs	r2, #0
 8003f66:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2200      	movs	r2, #0
 8003f6c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	2200      	movs	r2, #0
 8003f72:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3758      	adds	r7, #88	@ 0x58
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	60f8      	str	r0, [r7, #12]
 8003f88:	60b9      	str	r1, [r7, #8]
 8003f8a:	603b      	str	r3, [r7, #0]
 8003f8c:	4613      	mov	r3, r2
 8003f8e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f90:	e04f      	b.n	8004032 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f92:	69bb      	ldr	r3, [r7, #24]
 8003f94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003f98:	d04b      	beq.n	8004032 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f9a:	f7fc fd21 	bl	80009e0 <HAL_GetTick>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	1ad3      	subs	r3, r2, r3
 8003fa4:	69ba      	ldr	r2, [r7, #24]
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d302      	bcc.n	8003fb0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d101      	bne.n	8003fb4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003fb0:	2303      	movs	r3, #3
 8003fb2:	e04e      	b.n	8004052 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0304 	and.w	r3, r3, #4
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d037      	beq.n	8004032 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	2b80      	cmp	r3, #128	@ 0x80
 8003fc6:	d034      	beq.n	8004032 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003fc8:	68bb      	ldr	r3, [r7, #8]
 8003fca:	2b40      	cmp	r3, #64	@ 0x40
 8003fcc:	d031      	beq.n	8004032 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	69db      	ldr	r3, [r3, #28]
 8003fd4:	f003 0308 	and.w	r3, r3, #8
 8003fd8:	2b08      	cmp	r3, #8
 8003fda:	d110      	bne.n	8003ffe <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	2208      	movs	r2, #8
 8003fe2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	f000 f838 	bl	800405a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	2208      	movs	r2, #8
 8003fee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e029      	b.n	8004052 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	69db      	ldr	r3, [r3, #28]
 8004004:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004008:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800400c:	d111      	bne.n	8004032 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004016:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 f81e 	bl	800405a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2220      	movs	r2, #32
 8004022:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800402e:	2303      	movs	r3, #3
 8004030:	e00f      	b.n	8004052 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	69da      	ldr	r2, [r3, #28]
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	4013      	ands	r3, r2
 800403c:	68ba      	ldr	r2, [r7, #8]
 800403e:	429a      	cmp	r2, r3
 8004040:	bf0c      	ite	eq
 8004042:	2301      	moveq	r3, #1
 8004044:	2300      	movne	r3, #0
 8004046:	b2db      	uxtb	r3, r3
 8004048:	461a      	mov	r2, r3
 800404a:	79fb      	ldrb	r3, [r7, #7]
 800404c:	429a      	cmp	r2, r3
 800404e:	d0a0      	beq.n	8003f92 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004050:	2300      	movs	r3, #0
}
 8004052:	4618      	mov	r0, r3
 8004054:	3710      	adds	r7, #16
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}

0800405a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800405a:	b480      	push	{r7}
 800405c:	b095      	sub	sp, #84	@ 0x54
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004068:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800406a:	e853 3f00 	ldrex	r3, [r3]
 800406e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004070:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004072:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004076:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	461a      	mov	r2, r3
 800407e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004080:	643b      	str	r3, [r7, #64]	@ 0x40
 8004082:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004084:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004086:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004088:	e841 2300 	strex	r3, r2, [r1]
 800408c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800408e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004090:	2b00      	cmp	r3, #0
 8004092:	d1e6      	bne.n	8004062 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	3308      	adds	r3, #8
 800409a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800409c:	6a3b      	ldr	r3, [r7, #32]
 800409e:	e853 3f00 	ldrex	r3, [r3]
 80040a2:	61fb      	str	r3, [r7, #28]
   return(result);
 80040a4:	69fb      	ldr	r3, [r7, #28]
 80040a6:	f023 0301 	bic.w	r3, r3, #1
 80040aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	3308      	adds	r3, #8
 80040b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80040b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80040ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80040bc:	e841 2300 	strex	r3, r2, [r1]
 80040c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80040c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d1e5      	bne.n	8004094 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d118      	bne.n	8004102 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	e853 3f00 	ldrex	r3, [r3]
 80040dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80040de:	68bb      	ldr	r3, [r7, #8]
 80040e0:	f023 0310 	bic.w	r3, r3, #16
 80040e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	461a      	mov	r2, r3
 80040ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80040ee:	61bb      	str	r3, [r7, #24]
 80040f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f2:	6979      	ldr	r1, [r7, #20]
 80040f4:	69ba      	ldr	r2, [r7, #24]
 80040f6:	e841 2300 	strex	r3, r2, [r1]
 80040fa:	613b      	str	r3, [r7, #16]
   return(result);
 80040fc:	693b      	ldr	r3, [r7, #16]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1e6      	bne.n	80040d0 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2220      	movs	r2, #32
 8004106:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	2200      	movs	r2, #0
 800410e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2200      	movs	r2, #0
 8004114:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004116:	bf00      	nop
 8004118:	3754      	adds	r7, #84	@ 0x54
 800411a:	46bd      	mov	sp, r7
 800411c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004120:	4770      	bx	lr
	...

08004124 <sniprintf>:
 8004124:	b40c      	push	{r2, r3}
 8004126:	b530      	push	{r4, r5, lr}
 8004128:	4b18      	ldr	r3, [pc, #96]	@ (800418c <sniprintf+0x68>)
 800412a:	1e0c      	subs	r4, r1, #0
 800412c:	681d      	ldr	r5, [r3, #0]
 800412e:	b09d      	sub	sp, #116	@ 0x74
 8004130:	da08      	bge.n	8004144 <sniprintf+0x20>
 8004132:	238b      	movs	r3, #139	@ 0x8b
 8004134:	602b      	str	r3, [r5, #0]
 8004136:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800413a:	b01d      	add	sp, #116	@ 0x74
 800413c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004140:	b002      	add	sp, #8
 8004142:	4770      	bx	lr
 8004144:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004148:	f8ad 3014 	strh.w	r3, [sp, #20]
 800414c:	f04f 0300 	mov.w	r3, #0
 8004150:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004152:	bf14      	ite	ne
 8004154:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8004158:	4623      	moveq	r3, r4
 800415a:	9304      	str	r3, [sp, #16]
 800415c:	9307      	str	r3, [sp, #28]
 800415e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004162:	9002      	str	r0, [sp, #8]
 8004164:	9006      	str	r0, [sp, #24]
 8004166:	f8ad 3016 	strh.w	r3, [sp, #22]
 800416a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800416c:	ab21      	add	r3, sp, #132	@ 0x84
 800416e:	a902      	add	r1, sp, #8
 8004170:	4628      	mov	r0, r5
 8004172:	9301      	str	r3, [sp, #4]
 8004174:	f000 f9a2 	bl	80044bc <_svfiprintf_r>
 8004178:	1c43      	adds	r3, r0, #1
 800417a:	bfbc      	itt	lt
 800417c:	238b      	movlt	r3, #139	@ 0x8b
 800417e:	602b      	strlt	r3, [r5, #0]
 8004180:	2c00      	cmp	r4, #0
 8004182:	d0da      	beq.n	800413a <sniprintf+0x16>
 8004184:	9b02      	ldr	r3, [sp, #8]
 8004186:	2200      	movs	r2, #0
 8004188:	701a      	strb	r2, [r3, #0]
 800418a:	e7d6      	b.n	800413a <sniprintf+0x16>
 800418c:	2000000c 	.word	0x2000000c

08004190 <memset>:
 8004190:	4402      	add	r2, r0
 8004192:	4603      	mov	r3, r0
 8004194:	4293      	cmp	r3, r2
 8004196:	d100      	bne.n	800419a <memset+0xa>
 8004198:	4770      	bx	lr
 800419a:	f803 1b01 	strb.w	r1, [r3], #1
 800419e:	e7f9      	b.n	8004194 <memset+0x4>

080041a0 <__errno>:
 80041a0:	4b01      	ldr	r3, [pc, #4]	@ (80041a8 <__errno+0x8>)
 80041a2:	6818      	ldr	r0, [r3, #0]
 80041a4:	4770      	bx	lr
 80041a6:	bf00      	nop
 80041a8:	2000000c 	.word	0x2000000c

080041ac <__libc_init_array>:
 80041ac:	b570      	push	{r4, r5, r6, lr}
 80041ae:	4d0d      	ldr	r5, [pc, #52]	@ (80041e4 <__libc_init_array+0x38>)
 80041b0:	4c0d      	ldr	r4, [pc, #52]	@ (80041e8 <__libc_init_array+0x3c>)
 80041b2:	1b64      	subs	r4, r4, r5
 80041b4:	10a4      	asrs	r4, r4, #2
 80041b6:	2600      	movs	r6, #0
 80041b8:	42a6      	cmp	r6, r4
 80041ba:	d109      	bne.n	80041d0 <__libc_init_array+0x24>
 80041bc:	4d0b      	ldr	r5, [pc, #44]	@ (80041ec <__libc_init_array+0x40>)
 80041be:	4c0c      	ldr	r4, [pc, #48]	@ (80041f0 <__libc_init_array+0x44>)
 80041c0:	f000 fc64 	bl	8004a8c <_init>
 80041c4:	1b64      	subs	r4, r4, r5
 80041c6:	10a4      	asrs	r4, r4, #2
 80041c8:	2600      	movs	r6, #0
 80041ca:	42a6      	cmp	r6, r4
 80041cc:	d105      	bne.n	80041da <__libc_init_array+0x2e>
 80041ce:	bd70      	pop	{r4, r5, r6, pc}
 80041d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80041d4:	4798      	blx	r3
 80041d6:	3601      	adds	r6, #1
 80041d8:	e7ee      	b.n	80041b8 <__libc_init_array+0xc>
 80041da:	f855 3b04 	ldr.w	r3, [r5], #4
 80041de:	4798      	blx	r3
 80041e0:	3601      	adds	r6, #1
 80041e2:	e7f2      	b.n	80041ca <__libc_init_array+0x1e>
 80041e4:	08004b44 	.word	0x08004b44
 80041e8:	08004b44 	.word	0x08004b44
 80041ec:	08004b44 	.word	0x08004b44
 80041f0:	08004b48 	.word	0x08004b48

080041f4 <__retarget_lock_acquire_recursive>:
 80041f4:	4770      	bx	lr

080041f6 <__retarget_lock_release_recursive>:
 80041f6:	4770      	bx	lr

080041f8 <memcpy>:
 80041f8:	440a      	add	r2, r1
 80041fa:	4291      	cmp	r1, r2
 80041fc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004200:	d100      	bne.n	8004204 <memcpy+0xc>
 8004202:	4770      	bx	lr
 8004204:	b510      	push	{r4, lr}
 8004206:	f811 4b01 	ldrb.w	r4, [r1], #1
 800420a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800420e:	4291      	cmp	r1, r2
 8004210:	d1f9      	bne.n	8004206 <memcpy+0xe>
 8004212:	bd10      	pop	{r4, pc}

08004214 <_free_r>:
 8004214:	b538      	push	{r3, r4, r5, lr}
 8004216:	4605      	mov	r5, r0
 8004218:	2900      	cmp	r1, #0
 800421a:	d041      	beq.n	80042a0 <_free_r+0x8c>
 800421c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004220:	1f0c      	subs	r4, r1, #4
 8004222:	2b00      	cmp	r3, #0
 8004224:	bfb8      	it	lt
 8004226:	18e4      	addlt	r4, r4, r3
 8004228:	f000 f8e0 	bl	80043ec <__malloc_lock>
 800422c:	4a1d      	ldr	r2, [pc, #116]	@ (80042a4 <_free_r+0x90>)
 800422e:	6813      	ldr	r3, [r2, #0]
 8004230:	b933      	cbnz	r3, 8004240 <_free_r+0x2c>
 8004232:	6063      	str	r3, [r4, #4]
 8004234:	6014      	str	r4, [r2, #0]
 8004236:	4628      	mov	r0, r5
 8004238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800423c:	f000 b8dc 	b.w	80043f8 <__malloc_unlock>
 8004240:	42a3      	cmp	r3, r4
 8004242:	d908      	bls.n	8004256 <_free_r+0x42>
 8004244:	6820      	ldr	r0, [r4, #0]
 8004246:	1821      	adds	r1, r4, r0
 8004248:	428b      	cmp	r3, r1
 800424a:	bf01      	itttt	eq
 800424c:	6819      	ldreq	r1, [r3, #0]
 800424e:	685b      	ldreq	r3, [r3, #4]
 8004250:	1809      	addeq	r1, r1, r0
 8004252:	6021      	streq	r1, [r4, #0]
 8004254:	e7ed      	b.n	8004232 <_free_r+0x1e>
 8004256:	461a      	mov	r2, r3
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	b10b      	cbz	r3, 8004260 <_free_r+0x4c>
 800425c:	42a3      	cmp	r3, r4
 800425e:	d9fa      	bls.n	8004256 <_free_r+0x42>
 8004260:	6811      	ldr	r1, [r2, #0]
 8004262:	1850      	adds	r0, r2, r1
 8004264:	42a0      	cmp	r0, r4
 8004266:	d10b      	bne.n	8004280 <_free_r+0x6c>
 8004268:	6820      	ldr	r0, [r4, #0]
 800426a:	4401      	add	r1, r0
 800426c:	1850      	adds	r0, r2, r1
 800426e:	4283      	cmp	r3, r0
 8004270:	6011      	str	r1, [r2, #0]
 8004272:	d1e0      	bne.n	8004236 <_free_r+0x22>
 8004274:	6818      	ldr	r0, [r3, #0]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	6053      	str	r3, [r2, #4]
 800427a:	4408      	add	r0, r1
 800427c:	6010      	str	r0, [r2, #0]
 800427e:	e7da      	b.n	8004236 <_free_r+0x22>
 8004280:	d902      	bls.n	8004288 <_free_r+0x74>
 8004282:	230c      	movs	r3, #12
 8004284:	602b      	str	r3, [r5, #0]
 8004286:	e7d6      	b.n	8004236 <_free_r+0x22>
 8004288:	6820      	ldr	r0, [r4, #0]
 800428a:	1821      	adds	r1, r4, r0
 800428c:	428b      	cmp	r3, r1
 800428e:	bf04      	itt	eq
 8004290:	6819      	ldreq	r1, [r3, #0]
 8004292:	685b      	ldreq	r3, [r3, #4]
 8004294:	6063      	str	r3, [r4, #4]
 8004296:	bf04      	itt	eq
 8004298:	1809      	addeq	r1, r1, r0
 800429a:	6021      	streq	r1, [r4, #0]
 800429c:	6054      	str	r4, [r2, #4]
 800429e:	e7ca      	b.n	8004236 <_free_r+0x22>
 80042a0:	bd38      	pop	{r3, r4, r5, pc}
 80042a2:	bf00      	nop
 80042a4:	200002e0 	.word	0x200002e0

080042a8 <sbrk_aligned>:
 80042a8:	b570      	push	{r4, r5, r6, lr}
 80042aa:	4e0f      	ldr	r6, [pc, #60]	@ (80042e8 <sbrk_aligned+0x40>)
 80042ac:	460c      	mov	r4, r1
 80042ae:	6831      	ldr	r1, [r6, #0]
 80042b0:	4605      	mov	r5, r0
 80042b2:	b911      	cbnz	r1, 80042ba <sbrk_aligned+0x12>
 80042b4:	f000 fba4 	bl	8004a00 <_sbrk_r>
 80042b8:	6030      	str	r0, [r6, #0]
 80042ba:	4621      	mov	r1, r4
 80042bc:	4628      	mov	r0, r5
 80042be:	f000 fb9f 	bl	8004a00 <_sbrk_r>
 80042c2:	1c43      	adds	r3, r0, #1
 80042c4:	d103      	bne.n	80042ce <sbrk_aligned+0x26>
 80042c6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80042ca:	4620      	mov	r0, r4
 80042cc:	bd70      	pop	{r4, r5, r6, pc}
 80042ce:	1cc4      	adds	r4, r0, #3
 80042d0:	f024 0403 	bic.w	r4, r4, #3
 80042d4:	42a0      	cmp	r0, r4
 80042d6:	d0f8      	beq.n	80042ca <sbrk_aligned+0x22>
 80042d8:	1a21      	subs	r1, r4, r0
 80042da:	4628      	mov	r0, r5
 80042dc:	f000 fb90 	bl	8004a00 <_sbrk_r>
 80042e0:	3001      	adds	r0, #1
 80042e2:	d1f2      	bne.n	80042ca <sbrk_aligned+0x22>
 80042e4:	e7ef      	b.n	80042c6 <sbrk_aligned+0x1e>
 80042e6:	bf00      	nop
 80042e8:	200002dc 	.word	0x200002dc

080042ec <_malloc_r>:
 80042ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042f0:	1ccd      	adds	r5, r1, #3
 80042f2:	f025 0503 	bic.w	r5, r5, #3
 80042f6:	3508      	adds	r5, #8
 80042f8:	2d0c      	cmp	r5, #12
 80042fa:	bf38      	it	cc
 80042fc:	250c      	movcc	r5, #12
 80042fe:	2d00      	cmp	r5, #0
 8004300:	4606      	mov	r6, r0
 8004302:	db01      	blt.n	8004308 <_malloc_r+0x1c>
 8004304:	42a9      	cmp	r1, r5
 8004306:	d904      	bls.n	8004312 <_malloc_r+0x26>
 8004308:	230c      	movs	r3, #12
 800430a:	6033      	str	r3, [r6, #0]
 800430c:	2000      	movs	r0, #0
 800430e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004312:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80043e8 <_malloc_r+0xfc>
 8004316:	f000 f869 	bl	80043ec <__malloc_lock>
 800431a:	f8d8 3000 	ldr.w	r3, [r8]
 800431e:	461c      	mov	r4, r3
 8004320:	bb44      	cbnz	r4, 8004374 <_malloc_r+0x88>
 8004322:	4629      	mov	r1, r5
 8004324:	4630      	mov	r0, r6
 8004326:	f7ff ffbf 	bl	80042a8 <sbrk_aligned>
 800432a:	1c43      	adds	r3, r0, #1
 800432c:	4604      	mov	r4, r0
 800432e:	d158      	bne.n	80043e2 <_malloc_r+0xf6>
 8004330:	f8d8 4000 	ldr.w	r4, [r8]
 8004334:	4627      	mov	r7, r4
 8004336:	2f00      	cmp	r7, #0
 8004338:	d143      	bne.n	80043c2 <_malloc_r+0xd6>
 800433a:	2c00      	cmp	r4, #0
 800433c:	d04b      	beq.n	80043d6 <_malloc_r+0xea>
 800433e:	6823      	ldr	r3, [r4, #0]
 8004340:	4639      	mov	r1, r7
 8004342:	4630      	mov	r0, r6
 8004344:	eb04 0903 	add.w	r9, r4, r3
 8004348:	f000 fb5a 	bl	8004a00 <_sbrk_r>
 800434c:	4581      	cmp	r9, r0
 800434e:	d142      	bne.n	80043d6 <_malloc_r+0xea>
 8004350:	6821      	ldr	r1, [r4, #0]
 8004352:	1a6d      	subs	r5, r5, r1
 8004354:	4629      	mov	r1, r5
 8004356:	4630      	mov	r0, r6
 8004358:	f7ff ffa6 	bl	80042a8 <sbrk_aligned>
 800435c:	3001      	adds	r0, #1
 800435e:	d03a      	beq.n	80043d6 <_malloc_r+0xea>
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	442b      	add	r3, r5
 8004364:	6023      	str	r3, [r4, #0]
 8004366:	f8d8 3000 	ldr.w	r3, [r8]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	bb62      	cbnz	r2, 80043c8 <_malloc_r+0xdc>
 800436e:	f8c8 7000 	str.w	r7, [r8]
 8004372:	e00f      	b.n	8004394 <_malloc_r+0xa8>
 8004374:	6822      	ldr	r2, [r4, #0]
 8004376:	1b52      	subs	r2, r2, r5
 8004378:	d420      	bmi.n	80043bc <_malloc_r+0xd0>
 800437a:	2a0b      	cmp	r2, #11
 800437c:	d917      	bls.n	80043ae <_malloc_r+0xc2>
 800437e:	1961      	adds	r1, r4, r5
 8004380:	42a3      	cmp	r3, r4
 8004382:	6025      	str	r5, [r4, #0]
 8004384:	bf18      	it	ne
 8004386:	6059      	strne	r1, [r3, #4]
 8004388:	6863      	ldr	r3, [r4, #4]
 800438a:	bf08      	it	eq
 800438c:	f8c8 1000 	streq.w	r1, [r8]
 8004390:	5162      	str	r2, [r4, r5]
 8004392:	604b      	str	r3, [r1, #4]
 8004394:	4630      	mov	r0, r6
 8004396:	f000 f82f 	bl	80043f8 <__malloc_unlock>
 800439a:	f104 000b 	add.w	r0, r4, #11
 800439e:	1d23      	adds	r3, r4, #4
 80043a0:	f020 0007 	bic.w	r0, r0, #7
 80043a4:	1ac2      	subs	r2, r0, r3
 80043a6:	bf1c      	itt	ne
 80043a8:	1a1b      	subne	r3, r3, r0
 80043aa:	50a3      	strne	r3, [r4, r2]
 80043ac:	e7af      	b.n	800430e <_malloc_r+0x22>
 80043ae:	6862      	ldr	r2, [r4, #4]
 80043b0:	42a3      	cmp	r3, r4
 80043b2:	bf0c      	ite	eq
 80043b4:	f8c8 2000 	streq.w	r2, [r8]
 80043b8:	605a      	strne	r2, [r3, #4]
 80043ba:	e7eb      	b.n	8004394 <_malloc_r+0xa8>
 80043bc:	4623      	mov	r3, r4
 80043be:	6864      	ldr	r4, [r4, #4]
 80043c0:	e7ae      	b.n	8004320 <_malloc_r+0x34>
 80043c2:	463c      	mov	r4, r7
 80043c4:	687f      	ldr	r7, [r7, #4]
 80043c6:	e7b6      	b.n	8004336 <_malloc_r+0x4a>
 80043c8:	461a      	mov	r2, r3
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	42a3      	cmp	r3, r4
 80043ce:	d1fb      	bne.n	80043c8 <_malloc_r+0xdc>
 80043d0:	2300      	movs	r3, #0
 80043d2:	6053      	str	r3, [r2, #4]
 80043d4:	e7de      	b.n	8004394 <_malloc_r+0xa8>
 80043d6:	230c      	movs	r3, #12
 80043d8:	6033      	str	r3, [r6, #0]
 80043da:	4630      	mov	r0, r6
 80043dc:	f000 f80c 	bl	80043f8 <__malloc_unlock>
 80043e0:	e794      	b.n	800430c <_malloc_r+0x20>
 80043e2:	6005      	str	r5, [r0, #0]
 80043e4:	e7d6      	b.n	8004394 <_malloc_r+0xa8>
 80043e6:	bf00      	nop
 80043e8:	200002e0 	.word	0x200002e0

080043ec <__malloc_lock>:
 80043ec:	4801      	ldr	r0, [pc, #4]	@ (80043f4 <__malloc_lock+0x8>)
 80043ee:	f7ff bf01 	b.w	80041f4 <__retarget_lock_acquire_recursive>
 80043f2:	bf00      	nop
 80043f4:	200002d8 	.word	0x200002d8

080043f8 <__malloc_unlock>:
 80043f8:	4801      	ldr	r0, [pc, #4]	@ (8004400 <__malloc_unlock+0x8>)
 80043fa:	f7ff befc 	b.w	80041f6 <__retarget_lock_release_recursive>
 80043fe:	bf00      	nop
 8004400:	200002d8 	.word	0x200002d8

08004404 <__ssputs_r>:
 8004404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004408:	688e      	ldr	r6, [r1, #8]
 800440a:	461f      	mov	r7, r3
 800440c:	42be      	cmp	r6, r7
 800440e:	680b      	ldr	r3, [r1, #0]
 8004410:	4682      	mov	sl, r0
 8004412:	460c      	mov	r4, r1
 8004414:	4690      	mov	r8, r2
 8004416:	d82d      	bhi.n	8004474 <__ssputs_r+0x70>
 8004418:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800441c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004420:	d026      	beq.n	8004470 <__ssputs_r+0x6c>
 8004422:	6965      	ldr	r5, [r4, #20]
 8004424:	6909      	ldr	r1, [r1, #16]
 8004426:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800442a:	eba3 0901 	sub.w	r9, r3, r1
 800442e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004432:	1c7b      	adds	r3, r7, #1
 8004434:	444b      	add	r3, r9
 8004436:	106d      	asrs	r5, r5, #1
 8004438:	429d      	cmp	r5, r3
 800443a:	bf38      	it	cc
 800443c:	461d      	movcc	r5, r3
 800443e:	0553      	lsls	r3, r2, #21
 8004440:	d527      	bpl.n	8004492 <__ssputs_r+0x8e>
 8004442:	4629      	mov	r1, r5
 8004444:	f7ff ff52 	bl	80042ec <_malloc_r>
 8004448:	4606      	mov	r6, r0
 800444a:	b360      	cbz	r0, 80044a6 <__ssputs_r+0xa2>
 800444c:	6921      	ldr	r1, [r4, #16]
 800444e:	464a      	mov	r2, r9
 8004450:	f7ff fed2 	bl	80041f8 <memcpy>
 8004454:	89a3      	ldrh	r3, [r4, #12]
 8004456:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800445a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800445e:	81a3      	strh	r3, [r4, #12]
 8004460:	6126      	str	r6, [r4, #16]
 8004462:	6165      	str	r5, [r4, #20]
 8004464:	444e      	add	r6, r9
 8004466:	eba5 0509 	sub.w	r5, r5, r9
 800446a:	6026      	str	r6, [r4, #0]
 800446c:	60a5      	str	r5, [r4, #8]
 800446e:	463e      	mov	r6, r7
 8004470:	42be      	cmp	r6, r7
 8004472:	d900      	bls.n	8004476 <__ssputs_r+0x72>
 8004474:	463e      	mov	r6, r7
 8004476:	6820      	ldr	r0, [r4, #0]
 8004478:	4632      	mov	r2, r6
 800447a:	4641      	mov	r1, r8
 800447c:	f000 faa6 	bl	80049cc <memmove>
 8004480:	68a3      	ldr	r3, [r4, #8]
 8004482:	1b9b      	subs	r3, r3, r6
 8004484:	60a3      	str	r3, [r4, #8]
 8004486:	6823      	ldr	r3, [r4, #0]
 8004488:	4433      	add	r3, r6
 800448a:	6023      	str	r3, [r4, #0]
 800448c:	2000      	movs	r0, #0
 800448e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004492:	462a      	mov	r2, r5
 8004494:	f000 fac4 	bl	8004a20 <_realloc_r>
 8004498:	4606      	mov	r6, r0
 800449a:	2800      	cmp	r0, #0
 800449c:	d1e0      	bne.n	8004460 <__ssputs_r+0x5c>
 800449e:	6921      	ldr	r1, [r4, #16]
 80044a0:	4650      	mov	r0, sl
 80044a2:	f7ff feb7 	bl	8004214 <_free_r>
 80044a6:	230c      	movs	r3, #12
 80044a8:	f8ca 3000 	str.w	r3, [sl]
 80044ac:	89a3      	ldrh	r3, [r4, #12]
 80044ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80044b2:	81a3      	strh	r3, [r4, #12]
 80044b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80044b8:	e7e9      	b.n	800448e <__ssputs_r+0x8a>
	...

080044bc <_svfiprintf_r>:
 80044bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044c0:	4698      	mov	r8, r3
 80044c2:	898b      	ldrh	r3, [r1, #12]
 80044c4:	061b      	lsls	r3, r3, #24
 80044c6:	b09d      	sub	sp, #116	@ 0x74
 80044c8:	4607      	mov	r7, r0
 80044ca:	460d      	mov	r5, r1
 80044cc:	4614      	mov	r4, r2
 80044ce:	d510      	bpl.n	80044f2 <_svfiprintf_r+0x36>
 80044d0:	690b      	ldr	r3, [r1, #16]
 80044d2:	b973      	cbnz	r3, 80044f2 <_svfiprintf_r+0x36>
 80044d4:	2140      	movs	r1, #64	@ 0x40
 80044d6:	f7ff ff09 	bl	80042ec <_malloc_r>
 80044da:	6028      	str	r0, [r5, #0]
 80044dc:	6128      	str	r0, [r5, #16]
 80044de:	b930      	cbnz	r0, 80044ee <_svfiprintf_r+0x32>
 80044e0:	230c      	movs	r3, #12
 80044e2:	603b      	str	r3, [r7, #0]
 80044e4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80044e8:	b01d      	add	sp, #116	@ 0x74
 80044ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044ee:	2340      	movs	r3, #64	@ 0x40
 80044f0:	616b      	str	r3, [r5, #20]
 80044f2:	2300      	movs	r3, #0
 80044f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80044f6:	2320      	movs	r3, #32
 80044f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80044fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8004500:	2330      	movs	r3, #48	@ 0x30
 8004502:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80046a0 <_svfiprintf_r+0x1e4>
 8004506:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800450a:	f04f 0901 	mov.w	r9, #1
 800450e:	4623      	mov	r3, r4
 8004510:	469a      	mov	sl, r3
 8004512:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004516:	b10a      	cbz	r2, 800451c <_svfiprintf_r+0x60>
 8004518:	2a25      	cmp	r2, #37	@ 0x25
 800451a:	d1f9      	bne.n	8004510 <_svfiprintf_r+0x54>
 800451c:	ebba 0b04 	subs.w	fp, sl, r4
 8004520:	d00b      	beq.n	800453a <_svfiprintf_r+0x7e>
 8004522:	465b      	mov	r3, fp
 8004524:	4622      	mov	r2, r4
 8004526:	4629      	mov	r1, r5
 8004528:	4638      	mov	r0, r7
 800452a:	f7ff ff6b 	bl	8004404 <__ssputs_r>
 800452e:	3001      	adds	r0, #1
 8004530:	f000 80a7 	beq.w	8004682 <_svfiprintf_r+0x1c6>
 8004534:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004536:	445a      	add	r2, fp
 8004538:	9209      	str	r2, [sp, #36]	@ 0x24
 800453a:	f89a 3000 	ldrb.w	r3, [sl]
 800453e:	2b00      	cmp	r3, #0
 8004540:	f000 809f 	beq.w	8004682 <_svfiprintf_r+0x1c6>
 8004544:	2300      	movs	r3, #0
 8004546:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800454a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800454e:	f10a 0a01 	add.w	sl, sl, #1
 8004552:	9304      	str	r3, [sp, #16]
 8004554:	9307      	str	r3, [sp, #28]
 8004556:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800455a:	931a      	str	r3, [sp, #104]	@ 0x68
 800455c:	4654      	mov	r4, sl
 800455e:	2205      	movs	r2, #5
 8004560:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004564:	484e      	ldr	r0, [pc, #312]	@ (80046a0 <_svfiprintf_r+0x1e4>)
 8004566:	f7fb fe3b 	bl	80001e0 <memchr>
 800456a:	9a04      	ldr	r2, [sp, #16]
 800456c:	b9d8      	cbnz	r0, 80045a6 <_svfiprintf_r+0xea>
 800456e:	06d0      	lsls	r0, r2, #27
 8004570:	bf44      	itt	mi
 8004572:	2320      	movmi	r3, #32
 8004574:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004578:	0711      	lsls	r1, r2, #28
 800457a:	bf44      	itt	mi
 800457c:	232b      	movmi	r3, #43	@ 0x2b
 800457e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004582:	f89a 3000 	ldrb.w	r3, [sl]
 8004586:	2b2a      	cmp	r3, #42	@ 0x2a
 8004588:	d015      	beq.n	80045b6 <_svfiprintf_r+0xfa>
 800458a:	9a07      	ldr	r2, [sp, #28]
 800458c:	4654      	mov	r4, sl
 800458e:	2000      	movs	r0, #0
 8004590:	f04f 0c0a 	mov.w	ip, #10
 8004594:	4621      	mov	r1, r4
 8004596:	f811 3b01 	ldrb.w	r3, [r1], #1
 800459a:	3b30      	subs	r3, #48	@ 0x30
 800459c:	2b09      	cmp	r3, #9
 800459e:	d94b      	bls.n	8004638 <_svfiprintf_r+0x17c>
 80045a0:	b1b0      	cbz	r0, 80045d0 <_svfiprintf_r+0x114>
 80045a2:	9207      	str	r2, [sp, #28]
 80045a4:	e014      	b.n	80045d0 <_svfiprintf_r+0x114>
 80045a6:	eba0 0308 	sub.w	r3, r0, r8
 80045aa:	fa09 f303 	lsl.w	r3, r9, r3
 80045ae:	4313      	orrs	r3, r2
 80045b0:	9304      	str	r3, [sp, #16]
 80045b2:	46a2      	mov	sl, r4
 80045b4:	e7d2      	b.n	800455c <_svfiprintf_r+0xa0>
 80045b6:	9b03      	ldr	r3, [sp, #12]
 80045b8:	1d19      	adds	r1, r3, #4
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	9103      	str	r1, [sp, #12]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	bfbb      	ittet	lt
 80045c2:	425b      	neglt	r3, r3
 80045c4:	f042 0202 	orrlt.w	r2, r2, #2
 80045c8:	9307      	strge	r3, [sp, #28]
 80045ca:	9307      	strlt	r3, [sp, #28]
 80045cc:	bfb8      	it	lt
 80045ce:	9204      	strlt	r2, [sp, #16]
 80045d0:	7823      	ldrb	r3, [r4, #0]
 80045d2:	2b2e      	cmp	r3, #46	@ 0x2e
 80045d4:	d10a      	bne.n	80045ec <_svfiprintf_r+0x130>
 80045d6:	7863      	ldrb	r3, [r4, #1]
 80045d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80045da:	d132      	bne.n	8004642 <_svfiprintf_r+0x186>
 80045dc:	9b03      	ldr	r3, [sp, #12]
 80045de:	1d1a      	adds	r2, r3, #4
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	9203      	str	r2, [sp, #12]
 80045e4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80045e8:	3402      	adds	r4, #2
 80045ea:	9305      	str	r3, [sp, #20]
 80045ec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80046b0 <_svfiprintf_r+0x1f4>
 80045f0:	7821      	ldrb	r1, [r4, #0]
 80045f2:	2203      	movs	r2, #3
 80045f4:	4650      	mov	r0, sl
 80045f6:	f7fb fdf3 	bl	80001e0 <memchr>
 80045fa:	b138      	cbz	r0, 800460c <_svfiprintf_r+0x150>
 80045fc:	9b04      	ldr	r3, [sp, #16]
 80045fe:	eba0 000a 	sub.w	r0, r0, sl
 8004602:	2240      	movs	r2, #64	@ 0x40
 8004604:	4082      	lsls	r2, r0
 8004606:	4313      	orrs	r3, r2
 8004608:	3401      	adds	r4, #1
 800460a:	9304      	str	r3, [sp, #16]
 800460c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004610:	4824      	ldr	r0, [pc, #144]	@ (80046a4 <_svfiprintf_r+0x1e8>)
 8004612:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004616:	2206      	movs	r2, #6
 8004618:	f7fb fde2 	bl	80001e0 <memchr>
 800461c:	2800      	cmp	r0, #0
 800461e:	d036      	beq.n	800468e <_svfiprintf_r+0x1d2>
 8004620:	4b21      	ldr	r3, [pc, #132]	@ (80046a8 <_svfiprintf_r+0x1ec>)
 8004622:	bb1b      	cbnz	r3, 800466c <_svfiprintf_r+0x1b0>
 8004624:	9b03      	ldr	r3, [sp, #12]
 8004626:	3307      	adds	r3, #7
 8004628:	f023 0307 	bic.w	r3, r3, #7
 800462c:	3308      	adds	r3, #8
 800462e:	9303      	str	r3, [sp, #12]
 8004630:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004632:	4433      	add	r3, r6
 8004634:	9309      	str	r3, [sp, #36]	@ 0x24
 8004636:	e76a      	b.n	800450e <_svfiprintf_r+0x52>
 8004638:	fb0c 3202 	mla	r2, ip, r2, r3
 800463c:	460c      	mov	r4, r1
 800463e:	2001      	movs	r0, #1
 8004640:	e7a8      	b.n	8004594 <_svfiprintf_r+0xd8>
 8004642:	2300      	movs	r3, #0
 8004644:	3401      	adds	r4, #1
 8004646:	9305      	str	r3, [sp, #20]
 8004648:	4619      	mov	r1, r3
 800464a:	f04f 0c0a 	mov.w	ip, #10
 800464e:	4620      	mov	r0, r4
 8004650:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004654:	3a30      	subs	r2, #48	@ 0x30
 8004656:	2a09      	cmp	r2, #9
 8004658:	d903      	bls.n	8004662 <_svfiprintf_r+0x1a6>
 800465a:	2b00      	cmp	r3, #0
 800465c:	d0c6      	beq.n	80045ec <_svfiprintf_r+0x130>
 800465e:	9105      	str	r1, [sp, #20]
 8004660:	e7c4      	b.n	80045ec <_svfiprintf_r+0x130>
 8004662:	fb0c 2101 	mla	r1, ip, r1, r2
 8004666:	4604      	mov	r4, r0
 8004668:	2301      	movs	r3, #1
 800466a:	e7f0      	b.n	800464e <_svfiprintf_r+0x192>
 800466c:	ab03      	add	r3, sp, #12
 800466e:	9300      	str	r3, [sp, #0]
 8004670:	462a      	mov	r2, r5
 8004672:	4b0e      	ldr	r3, [pc, #56]	@ (80046ac <_svfiprintf_r+0x1f0>)
 8004674:	a904      	add	r1, sp, #16
 8004676:	4638      	mov	r0, r7
 8004678:	f3af 8000 	nop.w
 800467c:	1c42      	adds	r2, r0, #1
 800467e:	4606      	mov	r6, r0
 8004680:	d1d6      	bne.n	8004630 <_svfiprintf_r+0x174>
 8004682:	89ab      	ldrh	r3, [r5, #12]
 8004684:	065b      	lsls	r3, r3, #25
 8004686:	f53f af2d 	bmi.w	80044e4 <_svfiprintf_r+0x28>
 800468a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800468c:	e72c      	b.n	80044e8 <_svfiprintf_r+0x2c>
 800468e:	ab03      	add	r3, sp, #12
 8004690:	9300      	str	r3, [sp, #0]
 8004692:	462a      	mov	r2, r5
 8004694:	4b05      	ldr	r3, [pc, #20]	@ (80046ac <_svfiprintf_r+0x1f0>)
 8004696:	a904      	add	r1, sp, #16
 8004698:	4638      	mov	r0, r7
 800469a:	f000 f879 	bl	8004790 <_printf_i>
 800469e:	e7ed      	b.n	800467c <_svfiprintf_r+0x1c0>
 80046a0:	08004b08 	.word	0x08004b08
 80046a4:	08004b12 	.word	0x08004b12
 80046a8:	00000000 	.word	0x00000000
 80046ac:	08004405 	.word	0x08004405
 80046b0:	08004b0e 	.word	0x08004b0e

080046b4 <_printf_common>:
 80046b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046b8:	4616      	mov	r6, r2
 80046ba:	4698      	mov	r8, r3
 80046bc:	688a      	ldr	r2, [r1, #8]
 80046be:	690b      	ldr	r3, [r1, #16]
 80046c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80046c4:	4293      	cmp	r3, r2
 80046c6:	bfb8      	it	lt
 80046c8:	4613      	movlt	r3, r2
 80046ca:	6033      	str	r3, [r6, #0]
 80046cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80046d0:	4607      	mov	r7, r0
 80046d2:	460c      	mov	r4, r1
 80046d4:	b10a      	cbz	r2, 80046da <_printf_common+0x26>
 80046d6:	3301      	adds	r3, #1
 80046d8:	6033      	str	r3, [r6, #0]
 80046da:	6823      	ldr	r3, [r4, #0]
 80046dc:	0699      	lsls	r1, r3, #26
 80046de:	bf42      	ittt	mi
 80046e0:	6833      	ldrmi	r3, [r6, #0]
 80046e2:	3302      	addmi	r3, #2
 80046e4:	6033      	strmi	r3, [r6, #0]
 80046e6:	6825      	ldr	r5, [r4, #0]
 80046e8:	f015 0506 	ands.w	r5, r5, #6
 80046ec:	d106      	bne.n	80046fc <_printf_common+0x48>
 80046ee:	f104 0a19 	add.w	sl, r4, #25
 80046f2:	68e3      	ldr	r3, [r4, #12]
 80046f4:	6832      	ldr	r2, [r6, #0]
 80046f6:	1a9b      	subs	r3, r3, r2
 80046f8:	42ab      	cmp	r3, r5
 80046fa:	dc26      	bgt.n	800474a <_printf_common+0x96>
 80046fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004700:	6822      	ldr	r2, [r4, #0]
 8004702:	3b00      	subs	r3, #0
 8004704:	bf18      	it	ne
 8004706:	2301      	movne	r3, #1
 8004708:	0692      	lsls	r2, r2, #26
 800470a:	d42b      	bmi.n	8004764 <_printf_common+0xb0>
 800470c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004710:	4641      	mov	r1, r8
 8004712:	4638      	mov	r0, r7
 8004714:	47c8      	blx	r9
 8004716:	3001      	adds	r0, #1
 8004718:	d01e      	beq.n	8004758 <_printf_common+0xa4>
 800471a:	6823      	ldr	r3, [r4, #0]
 800471c:	6922      	ldr	r2, [r4, #16]
 800471e:	f003 0306 	and.w	r3, r3, #6
 8004722:	2b04      	cmp	r3, #4
 8004724:	bf02      	ittt	eq
 8004726:	68e5      	ldreq	r5, [r4, #12]
 8004728:	6833      	ldreq	r3, [r6, #0]
 800472a:	1aed      	subeq	r5, r5, r3
 800472c:	68a3      	ldr	r3, [r4, #8]
 800472e:	bf0c      	ite	eq
 8004730:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004734:	2500      	movne	r5, #0
 8004736:	4293      	cmp	r3, r2
 8004738:	bfc4      	itt	gt
 800473a:	1a9b      	subgt	r3, r3, r2
 800473c:	18ed      	addgt	r5, r5, r3
 800473e:	2600      	movs	r6, #0
 8004740:	341a      	adds	r4, #26
 8004742:	42b5      	cmp	r5, r6
 8004744:	d11a      	bne.n	800477c <_printf_common+0xc8>
 8004746:	2000      	movs	r0, #0
 8004748:	e008      	b.n	800475c <_printf_common+0xa8>
 800474a:	2301      	movs	r3, #1
 800474c:	4652      	mov	r2, sl
 800474e:	4641      	mov	r1, r8
 8004750:	4638      	mov	r0, r7
 8004752:	47c8      	blx	r9
 8004754:	3001      	adds	r0, #1
 8004756:	d103      	bne.n	8004760 <_printf_common+0xac>
 8004758:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800475c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004760:	3501      	adds	r5, #1
 8004762:	e7c6      	b.n	80046f2 <_printf_common+0x3e>
 8004764:	18e1      	adds	r1, r4, r3
 8004766:	1c5a      	adds	r2, r3, #1
 8004768:	2030      	movs	r0, #48	@ 0x30
 800476a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800476e:	4422      	add	r2, r4
 8004770:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004774:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004778:	3302      	adds	r3, #2
 800477a:	e7c7      	b.n	800470c <_printf_common+0x58>
 800477c:	2301      	movs	r3, #1
 800477e:	4622      	mov	r2, r4
 8004780:	4641      	mov	r1, r8
 8004782:	4638      	mov	r0, r7
 8004784:	47c8      	blx	r9
 8004786:	3001      	adds	r0, #1
 8004788:	d0e6      	beq.n	8004758 <_printf_common+0xa4>
 800478a:	3601      	adds	r6, #1
 800478c:	e7d9      	b.n	8004742 <_printf_common+0x8e>
	...

08004790 <_printf_i>:
 8004790:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004794:	7e0f      	ldrb	r7, [r1, #24]
 8004796:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004798:	2f78      	cmp	r7, #120	@ 0x78
 800479a:	4691      	mov	r9, r2
 800479c:	4680      	mov	r8, r0
 800479e:	460c      	mov	r4, r1
 80047a0:	469a      	mov	sl, r3
 80047a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80047a6:	d807      	bhi.n	80047b8 <_printf_i+0x28>
 80047a8:	2f62      	cmp	r7, #98	@ 0x62
 80047aa:	d80a      	bhi.n	80047c2 <_printf_i+0x32>
 80047ac:	2f00      	cmp	r7, #0
 80047ae:	f000 80d1 	beq.w	8004954 <_printf_i+0x1c4>
 80047b2:	2f58      	cmp	r7, #88	@ 0x58
 80047b4:	f000 80b8 	beq.w	8004928 <_printf_i+0x198>
 80047b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80047bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80047c0:	e03a      	b.n	8004838 <_printf_i+0xa8>
 80047c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80047c6:	2b15      	cmp	r3, #21
 80047c8:	d8f6      	bhi.n	80047b8 <_printf_i+0x28>
 80047ca:	a101      	add	r1, pc, #4	@ (adr r1, 80047d0 <_printf_i+0x40>)
 80047cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047d0:	08004829 	.word	0x08004829
 80047d4:	0800483d 	.word	0x0800483d
 80047d8:	080047b9 	.word	0x080047b9
 80047dc:	080047b9 	.word	0x080047b9
 80047e0:	080047b9 	.word	0x080047b9
 80047e4:	080047b9 	.word	0x080047b9
 80047e8:	0800483d 	.word	0x0800483d
 80047ec:	080047b9 	.word	0x080047b9
 80047f0:	080047b9 	.word	0x080047b9
 80047f4:	080047b9 	.word	0x080047b9
 80047f8:	080047b9 	.word	0x080047b9
 80047fc:	0800493b 	.word	0x0800493b
 8004800:	08004867 	.word	0x08004867
 8004804:	080048f5 	.word	0x080048f5
 8004808:	080047b9 	.word	0x080047b9
 800480c:	080047b9 	.word	0x080047b9
 8004810:	0800495d 	.word	0x0800495d
 8004814:	080047b9 	.word	0x080047b9
 8004818:	08004867 	.word	0x08004867
 800481c:	080047b9 	.word	0x080047b9
 8004820:	080047b9 	.word	0x080047b9
 8004824:	080048fd 	.word	0x080048fd
 8004828:	6833      	ldr	r3, [r6, #0]
 800482a:	1d1a      	adds	r2, r3, #4
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	6032      	str	r2, [r6, #0]
 8004830:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004834:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004838:	2301      	movs	r3, #1
 800483a:	e09c      	b.n	8004976 <_printf_i+0x1e6>
 800483c:	6833      	ldr	r3, [r6, #0]
 800483e:	6820      	ldr	r0, [r4, #0]
 8004840:	1d19      	adds	r1, r3, #4
 8004842:	6031      	str	r1, [r6, #0]
 8004844:	0606      	lsls	r6, r0, #24
 8004846:	d501      	bpl.n	800484c <_printf_i+0xbc>
 8004848:	681d      	ldr	r5, [r3, #0]
 800484a:	e003      	b.n	8004854 <_printf_i+0xc4>
 800484c:	0645      	lsls	r5, r0, #25
 800484e:	d5fb      	bpl.n	8004848 <_printf_i+0xb8>
 8004850:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004854:	2d00      	cmp	r5, #0
 8004856:	da03      	bge.n	8004860 <_printf_i+0xd0>
 8004858:	232d      	movs	r3, #45	@ 0x2d
 800485a:	426d      	negs	r5, r5
 800485c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004860:	4858      	ldr	r0, [pc, #352]	@ (80049c4 <_printf_i+0x234>)
 8004862:	230a      	movs	r3, #10
 8004864:	e011      	b.n	800488a <_printf_i+0xfa>
 8004866:	6821      	ldr	r1, [r4, #0]
 8004868:	6833      	ldr	r3, [r6, #0]
 800486a:	0608      	lsls	r0, r1, #24
 800486c:	f853 5b04 	ldr.w	r5, [r3], #4
 8004870:	d402      	bmi.n	8004878 <_printf_i+0xe8>
 8004872:	0649      	lsls	r1, r1, #25
 8004874:	bf48      	it	mi
 8004876:	b2ad      	uxthmi	r5, r5
 8004878:	2f6f      	cmp	r7, #111	@ 0x6f
 800487a:	4852      	ldr	r0, [pc, #328]	@ (80049c4 <_printf_i+0x234>)
 800487c:	6033      	str	r3, [r6, #0]
 800487e:	bf14      	ite	ne
 8004880:	230a      	movne	r3, #10
 8004882:	2308      	moveq	r3, #8
 8004884:	2100      	movs	r1, #0
 8004886:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800488a:	6866      	ldr	r6, [r4, #4]
 800488c:	60a6      	str	r6, [r4, #8]
 800488e:	2e00      	cmp	r6, #0
 8004890:	db05      	blt.n	800489e <_printf_i+0x10e>
 8004892:	6821      	ldr	r1, [r4, #0]
 8004894:	432e      	orrs	r6, r5
 8004896:	f021 0104 	bic.w	r1, r1, #4
 800489a:	6021      	str	r1, [r4, #0]
 800489c:	d04b      	beq.n	8004936 <_printf_i+0x1a6>
 800489e:	4616      	mov	r6, r2
 80048a0:	fbb5 f1f3 	udiv	r1, r5, r3
 80048a4:	fb03 5711 	mls	r7, r3, r1, r5
 80048a8:	5dc7      	ldrb	r7, [r0, r7]
 80048aa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80048ae:	462f      	mov	r7, r5
 80048b0:	42bb      	cmp	r3, r7
 80048b2:	460d      	mov	r5, r1
 80048b4:	d9f4      	bls.n	80048a0 <_printf_i+0x110>
 80048b6:	2b08      	cmp	r3, #8
 80048b8:	d10b      	bne.n	80048d2 <_printf_i+0x142>
 80048ba:	6823      	ldr	r3, [r4, #0]
 80048bc:	07df      	lsls	r7, r3, #31
 80048be:	d508      	bpl.n	80048d2 <_printf_i+0x142>
 80048c0:	6923      	ldr	r3, [r4, #16]
 80048c2:	6861      	ldr	r1, [r4, #4]
 80048c4:	4299      	cmp	r1, r3
 80048c6:	bfde      	ittt	le
 80048c8:	2330      	movle	r3, #48	@ 0x30
 80048ca:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048ce:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80048d2:	1b92      	subs	r2, r2, r6
 80048d4:	6122      	str	r2, [r4, #16]
 80048d6:	f8cd a000 	str.w	sl, [sp]
 80048da:	464b      	mov	r3, r9
 80048dc:	aa03      	add	r2, sp, #12
 80048de:	4621      	mov	r1, r4
 80048e0:	4640      	mov	r0, r8
 80048e2:	f7ff fee7 	bl	80046b4 <_printf_common>
 80048e6:	3001      	adds	r0, #1
 80048e8:	d14a      	bne.n	8004980 <_printf_i+0x1f0>
 80048ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80048ee:	b004      	add	sp, #16
 80048f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048f4:	6823      	ldr	r3, [r4, #0]
 80048f6:	f043 0320 	orr.w	r3, r3, #32
 80048fa:	6023      	str	r3, [r4, #0]
 80048fc:	4832      	ldr	r0, [pc, #200]	@ (80049c8 <_printf_i+0x238>)
 80048fe:	2778      	movs	r7, #120	@ 0x78
 8004900:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004904:	6823      	ldr	r3, [r4, #0]
 8004906:	6831      	ldr	r1, [r6, #0]
 8004908:	061f      	lsls	r7, r3, #24
 800490a:	f851 5b04 	ldr.w	r5, [r1], #4
 800490e:	d402      	bmi.n	8004916 <_printf_i+0x186>
 8004910:	065f      	lsls	r7, r3, #25
 8004912:	bf48      	it	mi
 8004914:	b2ad      	uxthmi	r5, r5
 8004916:	6031      	str	r1, [r6, #0]
 8004918:	07d9      	lsls	r1, r3, #31
 800491a:	bf44      	itt	mi
 800491c:	f043 0320 	orrmi.w	r3, r3, #32
 8004920:	6023      	strmi	r3, [r4, #0]
 8004922:	b11d      	cbz	r5, 800492c <_printf_i+0x19c>
 8004924:	2310      	movs	r3, #16
 8004926:	e7ad      	b.n	8004884 <_printf_i+0xf4>
 8004928:	4826      	ldr	r0, [pc, #152]	@ (80049c4 <_printf_i+0x234>)
 800492a:	e7e9      	b.n	8004900 <_printf_i+0x170>
 800492c:	6823      	ldr	r3, [r4, #0]
 800492e:	f023 0320 	bic.w	r3, r3, #32
 8004932:	6023      	str	r3, [r4, #0]
 8004934:	e7f6      	b.n	8004924 <_printf_i+0x194>
 8004936:	4616      	mov	r6, r2
 8004938:	e7bd      	b.n	80048b6 <_printf_i+0x126>
 800493a:	6833      	ldr	r3, [r6, #0]
 800493c:	6825      	ldr	r5, [r4, #0]
 800493e:	6961      	ldr	r1, [r4, #20]
 8004940:	1d18      	adds	r0, r3, #4
 8004942:	6030      	str	r0, [r6, #0]
 8004944:	062e      	lsls	r6, r5, #24
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	d501      	bpl.n	800494e <_printf_i+0x1be>
 800494a:	6019      	str	r1, [r3, #0]
 800494c:	e002      	b.n	8004954 <_printf_i+0x1c4>
 800494e:	0668      	lsls	r0, r5, #25
 8004950:	d5fb      	bpl.n	800494a <_printf_i+0x1ba>
 8004952:	8019      	strh	r1, [r3, #0]
 8004954:	2300      	movs	r3, #0
 8004956:	6123      	str	r3, [r4, #16]
 8004958:	4616      	mov	r6, r2
 800495a:	e7bc      	b.n	80048d6 <_printf_i+0x146>
 800495c:	6833      	ldr	r3, [r6, #0]
 800495e:	1d1a      	adds	r2, r3, #4
 8004960:	6032      	str	r2, [r6, #0]
 8004962:	681e      	ldr	r6, [r3, #0]
 8004964:	6862      	ldr	r2, [r4, #4]
 8004966:	2100      	movs	r1, #0
 8004968:	4630      	mov	r0, r6
 800496a:	f7fb fc39 	bl	80001e0 <memchr>
 800496e:	b108      	cbz	r0, 8004974 <_printf_i+0x1e4>
 8004970:	1b80      	subs	r0, r0, r6
 8004972:	6060      	str	r0, [r4, #4]
 8004974:	6863      	ldr	r3, [r4, #4]
 8004976:	6123      	str	r3, [r4, #16]
 8004978:	2300      	movs	r3, #0
 800497a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800497e:	e7aa      	b.n	80048d6 <_printf_i+0x146>
 8004980:	6923      	ldr	r3, [r4, #16]
 8004982:	4632      	mov	r2, r6
 8004984:	4649      	mov	r1, r9
 8004986:	4640      	mov	r0, r8
 8004988:	47d0      	blx	sl
 800498a:	3001      	adds	r0, #1
 800498c:	d0ad      	beq.n	80048ea <_printf_i+0x15a>
 800498e:	6823      	ldr	r3, [r4, #0]
 8004990:	079b      	lsls	r3, r3, #30
 8004992:	d413      	bmi.n	80049bc <_printf_i+0x22c>
 8004994:	68e0      	ldr	r0, [r4, #12]
 8004996:	9b03      	ldr	r3, [sp, #12]
 8004998:	4298      	cmp	r0, r3
 800499a:	bfb8      	it	lt
 800499c:	4618      	movlt	r0, r3
 800499e:	e7a6      	b.n	80048ee <_printf_i+0x15e>
 80049a0:	2301      	movs	r3, #1
 80049a2:	4632      	mov	r2, r6
 80049a4:	4649      	mov	r1, r9
 80049a6:	4640      	mov	r0, r8
 80049a8:	47d0      	blx	sl
 80049aa:	3001      	adds	r0, #1
 80049ac:	d09d      	beq.n	80048ea <_printf_i+0x15a>
 80049ae:	3501      	adds	r5, #1
 80049b0:	68e3      	ldr	r3, [r4, #12]
 80049b2:	9903      	ldr	r1, [sp, #12]
 80049b4:	1a5b      	subs	r3, r3, r1
 80049b6:	42ab      	cmp	r3, r5
 80049b8:	dcf2      	bgt.n	80049a0 <_printf_i+0x210>
 80049ba:	e7eb      	b.n	8004994 <_printf_i+0x204>
 80049bc:	2500      	movs	r5, #0
 80049be:	f104 0619 	add.w	r6, r4, #25
 80049c2:	e7f5      	b.n	80049b0 <_printf_i+0x220>
 80049c4:	08004b19 	.word	0x08004b19
 80049c8:	08004b2a 	.word	0x08004b2a

080049cc <memmove>:
 80049cc:	4288      	cmp	r0, r1
 80049ce:	b510      	push	{r4, lr}
 80049d0:	eb01 0402 	add.w	r4, r1, r2
 80049d4:	d902      	bls.n	80049dc <memmove+0x10>
 80049d6:	4284      	cmp	r4, r0
 80049d8:	4623      	mov	r3, r4
 80049da:	d807      	bhi.n	80049ec <memmove+0x20>
 80049dc:	1e43      	subs	r3, r0, #1
 80049de:	42a1      	cmp	r1, r4
 80049e0:	d008      	beq.n	80049f4 <memmove+0x28>
 80049e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80049e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80049ea:	e7f8      	b.n	80049de <memmove+0x12>
 80049ec:	4402      	add	r2, r0
 80049ee:	4601      	mov	r1, r0
 80049f0:	428a      	cmp	r2, r1
 80049f2:	d100      	bne.n	80049f6 <memmove+0x2a>
 80049f4:	bd10      	pop	{r4, pc}
 80049f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80049fe:	e7f7      	b.n	80049f0 <memmove+0x24>

08004a00 <_sbrk_r>:
 8004a00:	b538      	push	{r3, r4, r5, lr}
 8004a02:	4d06      	ldr	r5, [pc, #24]	@ (8004a1c <_sbrk_r+0x1c>)
 8004a04:	2300      	movs	r3, #0
 8004a06:	4604      	mov	r4, r0
 8004a08:	4608      	mov	r0, r1
 8004a0a:	602b      	str	r3, [r5, #0]
 8004a0c:	f7fb ff1c 	bl	8000848 <_sbrk>
 8004a10:	1c43      	adds	r3, r0, #1
 8004a12:	d102      	bne.n	8004a1a <_sbrk_r+0x1a>
 8004a14:	682b      	ldr	r3, [r5, #0]
 8004a16:	b103      	cbz	r3, 8004a1a <_sbrk_r+0x1a>
 8004a18:	6023      	str	r3, [r4, #0]
 8004a1a:	bd38      	pop	{r3, r4, r5, pc}
 8004a1c:	200002d4 	.word	0x200002d4

08004a20 <_realloc_r>:
 8004a20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a24:	4607      	mov	r7, r0
 8004a26:	4614      	mov	r4, r2
 8004a28:	460d      	mov	r5, r1
 8004a2a:	b921      	cbnz	r1, 8004a36 <_realloc_r+0x16>
 8004a2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a30:	4611      	mov	r1, r2
 8004a32:	f7ff bc5b 	b.w	80042ec <_malloc_r>
 8004a36:	b92a      	cbnz	r2, 8004a44 <_realloc_r+0x24>
 8004a38:	f7ff fbec 	bl	8004214 <_free_r>
 8004a3c:	4625      	mov	r5, r4
 8004a3e:	4628      	mov	r0, r5
 8004a40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004a44:	f000 f81a 	bl	8004a7c <_malloc_usable_size_r>
 8004a48:	4284      	cmp	r4, r0
 8004a4a:	4606      	mov	r6, r0
 8004a4c:	d802      	bhi.n	8004a54 <_realloc_r+0x34>
 8004a4e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004a52:	d8f4      	bhi.n	8004a3e <_realloc_r+0x1e>
 8004a54:	4621      	mov	r1, r4
 8004a56:	4638      	mov	r0, r7
 8004a58:	f7ff fc48 	bl	80042ec <_malloc_r>
 8004a5c:	4680      	mov	r8, r0
 8004a5e:	b908      	cbnz	r0, 8004a64 <_realloc_r+0x44>
 8004a60:	4645      	mov	r5, r8
 8004a62:	e7ec      	b.n	8004a3e <_realloc_r+0x1e>
 8004a64:	42b4      	cmp	r4, r6
 8004a66:	4622      	mov	r2, r4
 8004a68:	4629      	mov	r1, r5
 8004a6a:	bf28      	it	cs
 8004a6c:	4632      	movcs	r2, r6
 8004a6e:	f7ff fbc3 	bl	80041f8 <memcpy>
 8004a72:	4629      	mov	r1, r5
 8004a74:	4638      	mov	r0, r7
 8004a76:	f7ff fbcd 	bl	8004214 <_free_r>
 8004a7a:	e7f1      	b.n	8004a60 <_realloc_r+0x40>

08004a7c <_malloc_usable_size_r>:
 8004a7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004a80:	1f18      	subs	r0, r3, #4
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	bfbc      	itt	lt
 8004a86:	580b      	ldrlt	r3, [r1, r0]
 8004a88:	18c0      	addlt	r0, r0, r3
 8004a8a:	4770      	bx	lr

08004a8c <_init>:
 8004a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a8e:	bf00      	nop
 8004a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a92:	bc08      	pop	{r3}
 8004a94:	469e      	mov	lr, r3
 8004a96:	4770      	bx	lr

08004a98 <_fini>:
 8004a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a9a:	bf00      	nop
 8004a9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004a9e:	bc08      	pop	{r3}
 8004aa0:	469e      	mov	lr, r3
 8004aa2:	4770      	bx	lr
