# Amit Bachiphale 
**RTL Design Engineer** 

- ðŸŒ± Iâ€™m currently learning about RISC-V RV32I, VLIW Processor 

**HDL**
- Verilog 
- System Verilog

**Tools**
- Vivado
- Questa Sim
- Verilator

