// Seed: 1583619321
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5 = id_2;
  assign module_1.id_13 = 0;
  wire id_6;
  wire id_7;
  wire id_8, id_9, id_10;
  id_11(
      1, 1
  );
  assign id_6 = id_2;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input tri1 id_4,
    input tri1 id_5,
    input wand id_6,
    output tri1 id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    output tri0 id_11,
    output supply0 id_12,
    output tri1 id_13,
    input supply1 id_14
);
  assign id_2 = id_6;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16
  );
  wire id_17;
  assign id_13 = id_9;
  assign id_13 = 1;
  assign id_1  = 1;
endmodule
