Analysis & Synthesis report for VCF_live_concert
Wed Sep 25 13:41:05 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram
 18. Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 19. Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 20. Source assignments for vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 21. Source assignments for vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 22. Source assignments for vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated
 23. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll
 24. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards
 25. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0
 26. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height
 27. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO
 28. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width
 29. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0
 30. Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
 31. Parameter Settings for User Entity Instance: vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter
 32. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller
 33. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 34. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 35. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001
 36. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 37. Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 38. Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0
 39. altpll Parameter Settings by Entity Instance
 40. scfifo Parameter Settings by Entity Instance
 41. altsyncram Parameter Settings by Entity Instance
 42. Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller_001"
 43. Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 44. Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller"
 45. Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"
 46. Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0"
 47. Port Connectivity Checks: "vga:u_vga|vga_video_scaler_0:video_scaler_0"
 48. Port Connectivity Checks: "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll"
 49. Port Connectivity Checks: "vga:u_vga"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 25 13:41:05 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; VCF_live_concert                            ;
; Top-level Entity Name              ; top_level                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 521                                         ;
;     Total combinational functions  ; 487                                         ;
;     Dedicated logic registers      ; 275                                         ;
; Total registers                    ; 275                                         ;
; Total pins                         ; 48                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 934,400                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top_level          ; VCF_live_concert   ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processors 7-14        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                          ; Library ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+
; vga/synthesis/vga.v                                                  ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/vga.v                                                  ; vga     ;
; vga/synthesis/submodules/altera_reset_controller.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_reset_controller.v                   ; vga     ;
; vga/synthesis/submodules/altera_reset_synchronizer.v                 ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_reset_synchronizer.v                 ; vga     ;
; vga/synthesis/submodules/vga_avalon_st_adapter.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_avalon_st_adapter.v                     ; vga     ;
; vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv  ; yes             ; User SystemVerilog HDL File            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv  ; vga     ;
; vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v         ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v         ; vga     ;
; vga/synthesis/submodules/vga_video_vga_controller_0.v                ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_vga_controller_0.v                ; vga     ;
; vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v     ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v     ; vga     ;
; vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v    ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v    ; vga     ;
; vga/synthesis/submodules/vga_video_scaler_0.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_scaler_0.v                        ; vga     ;
; vga/synthesis/submodules/vga_video_pll_0.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_pll_0.v                           ; vga     ;
; vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v ; vga     ;
; vga/synthesis/submodules/altera_up_altpll.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_altpll.v                          ; vga     ;
; vga/synthesis/submodules/vga_face.sv                                 ; yes             ; User SystemVerilog HDL File            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_face.sv                                 ; vga     ;
; top_level.sv                                                         ; yes             ; User SystemVerilog HDL File            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv                                                         ;         ;
; altpll.tdf                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                                                     ;         ;
; aglobal201.inc                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                                                 ;         ;
; stratix_pll.inc                                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                                                ;         ;
; stratixii_pll.inc                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                                              ;         ;
; cycloneii_pll.inc                                                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                              ;         ;
; db/altpll_8fb2.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altpll_8fb2.tdf                                                   ;         ;
; scfifo.tdf                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf                                                     ;         ;
; a_regfifo.inc                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc                                                  ;         ;
; a_dpfifo.inc                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                   ;         ;
; a_i2fifo.inc                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                   ;         ;
; a_fffifo.inc                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc                                                   ;         ;
; a_f2fifo.inc                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                   ;         ;
; db/scfifo_ci31.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/scfifo_ci31.tdf                                                   ;         ;
; db/a_dpfifo_v931.tdf                                                 ; yes             ; Auto-Generated Megafunction            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/a_dpfifo_v931.tdf                                                 ;         ;
; db/altsyncram_5tb1.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_5tb1.tdf                                               ;         ;
; db/cmpr_ms8.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/cmpr_ms8.tdf                                                      ;         ;
; db/cntr_1ab.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/cntr_1ab.tdf                                                      ;         ;
; db/cntr_ea7.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/cntr_ea7.tdf                                                      ;         ;
; db/cntr_2ab.tdf                                                      ; yes             ; Auto-Generated Megafunction            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/cntr_2ab.tdf                                                      ;         ;
; altsyncram.tdf                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                                                 ;         ;
; stratix_ram_block.inc                                                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                          ;         ;
; lpm_mux.inc                                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                                                    ;         ;
; lpm_decode.inc                                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                                                 ;         ;
; a_rdenreg.inc                                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                  ;         ;
; altrom.inc                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                                                     ;         ;
; altram.inc                                                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                                                     ;         ;
; altdpram.inc                                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                                                   ;         ;
; db/altsyncram_bg51.tdf                                               ; yes             ; Auto-Generated Megafunction            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_bg51.tdf                                               ;         ;
; stewart.mif                                                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/stewart.mif                                                          ;         ;
; db/mux_0qb.tdf                                                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/mux_0qb.tdf                                                       ;         ;
+----------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                      ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                              ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 521                                                                                                                                ;
;                                             ;                                                                                                                                    ;
; Total combinational functions               ; 487                                                                                                                                ;
; Logic element usage by number of LUT inputs ;                                                                                                                                    ;
;     -- 4 input functions                    ; 143                                                                                                                                ;
;     -- 3 input functions                    ; 154                                                                                                                                ;
;     -- <=2 input functions                  ; 190                                                                                                                                ;
;                                             ;                                                                                                                                    ;
; Logic elements by mode                      ;                                                                                                                                    ;
;     -- normal mode                          ; 395                                                                                                                                ;
;     -- arithmetic mode                      ; 92                                                                                                                                 ;
;                                             ;                                                                                                                                    ;
; Total registers                             ; 275                                                                                                                                ;
;     -- Dedicated logic registers            ; 275                                                                                                                                ;
;     -- I/O registers                        ; 0                                                                                                                                  ;
;                                             ;                                                                                                                                    ;
; I/O pins                                    ; 48                                                                                                                                 ;
; Total memory bits                           ; 934400                                                                                                                             ;
;                                             ;                                                                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                                                  ;
;                                             ;                                                                                                                                    ;
; Total PLLs                                  ; 1                                                                                                                                  ;
;     -- PLLs                                 ; 1                                                                                                                                  ;
;                                             ;                                                                                                                                    ;
; Maximum fan-out node                        ; vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 422                                                                                                                                ;
; Total fan-out                               ; 4648                                                                                                                               ;
; Average fan-out                             ; 4.63                                                                                                                               ;
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                               ; Entity Name                            ; Library Name ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
; |top_level                                                        ; 487 (1)             ; 275 (0)                   ; 934400      ; 0            ; 0       ; 0         ; 48   ; 0            ; |top_level                                                                                                                                                                                                        ; top_level                              ; work         ;
;    |vga:u_vga|                                                    ; 486 (0)             ; 275 (0)                   ; 934400      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga                                                                                                                                                                                              ; vga                                    ; vga          ;
;       |altera_reset_controller:rst_controller|                    ; 1 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|altera_reset_controller:rst_controller                                                                                                                                                       ; altera_reset_controller                ; vga          ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|             ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                            ; altera_reset_synchronizer              ; vga          ;
;       |vga_face:vga_face_0|                                       ; 185 (96)            ; 47 (43)                   ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0                                                                                                                                                                          ; vga_face                               ; vga          ;
;          |altsyncram:stewart_face_rtl_0|                          ; 89 (0)              ; 4 (0)                     ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0                                                                                                                                            ; altsyncram                             ; work         ;
;             |altsyncram_bg51:auto_generated|                      ; 89 (0)              ; 4 (4)                     ; 921600      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated                                                                                                             ; altsyncram_bg51                        ; work         ;
;                |mux_0qb:mux2|                                     ; 89 (89)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|mux_0qb:mux2                                                                                                ; mux_0qb                                ; work         ;
;       |vga_video_pll_0:video_pll_0|                               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_pll_0:video_pll_0                                                                                                                                                                  ; vga_video_pll_0                        ; vga          ;
;          |altera_up_altpll:video_pll|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll                                                                                                                                       ; altera_up_altpll                       ; vga          ;
;             |altpll:PLL_for_DE_Series_Boards|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards                                                                                                       ; altpll                                 ; work         ;
;                |altpll_8fb2:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated                                                                            ; altpll_8fb2                            ; work         ;
;       |vga_video_scaler_0:video_scaler_0|                         ; 227 (0)             ; 142 (0)                   ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0                                                                                                                                                            ; vga_video_scaler_0                     ; vga          ;
;          |altera_up_video_scaler_multiply_height:Multiply_Height| ; 171 (108)           ; 89 (48)                   ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height                                                                                                     ; altera_up_video_scaler_multiply_height ; vga          ;
;             |scfifo:Multiply_Height_FIFO|                         ; 63 (0)              ; 41 (0)                    ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO                                                                         ; scfifo                                 ; work         ;
;                |scfifo_ci31:auto_generated|                       ; 63 (0)              ; 41 (0)                    ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated                                              ; scfifo_ci31                            ; work         ;
;                   |a_dpfifo_v931:dpfifo|                          ; 63 (34)             ; 41 (15)                   ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo                         ; a_dpfifo_v931                          ; work         ;
;                      |altsyncram_5tb1:FIFOram|                    ; 0 (0)               ; 0 (0)                     ; 12800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram ; altsyncram_5tb1                        ; work         ;
;                      |cntr_1ab:rd_ptr_msb|                        ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb     ; cntr_1ab                               ; work         ;
;                      |cntr_2ab:wr_ptr|                            ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr         ; cntr_2ab                               ; work         ;
;                      |cntr_ea7:usedw_counter|                     ; 10 (10)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter  ; cntr_ea7                               ; work         ;
;          |altera_up_video_scaler_multiply_width:Multiply_Width|   ; 56 (56)             ; 53 (53)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width                                                                                                       ; altera_up_video_scaler_multiply_width  ; vga          ;
;       |vga_video_vga_controller_0:video_vga_controller_0|         ; 73 (1)              ; 83 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0                                                                                                                                            ; vga_video_vga_controller_0             ; vga          ;
;          |altera_up_avalon_video_vga_timing:VGA_Timing|           ; 72 (72)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing                                                                                               ; altera_up_avalon_video_vga_timing      ; vga          ;
+-------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; Name                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+
; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated|ALTSYNCRAM                                                                                                             ; AUTO ; ROM              ; 76800        ; 12           ; --           ; --           ; 921600 ; stewart.mif ;
; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                ;
+--------+--------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                        ; IP Include File ;
+--------+--------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                     ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga                                                                                                   ; vga.qsys        ;
; Altera ; altera_avalon_st_adapter ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter                                                           ; vga.qsys        ;
; Altera ; channel_adapter          ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0 ; vga.qsys        ;
; Altera ; altera_reset_controller  ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|altera_reset_controller:rst_controller                                                            ; vga.qsys        ;
; Altera ; altera_reset_controller  ; 20.1    ; N/A          ; N/A          ; |top_level|vga:u_vga|altera_reset_controller:rst_controller_001                                                        ; vga.qsys        ;
+--------+--------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|s_multiply_height                            ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+
; Name                                       ; s_multiply_height.STATE_0_GET_CURRENT_LINE ; s_multiply_height.STATE_2_OUTPUT_LAST_LINE ; s_multiply_height.STATE_1_LOOP_FIFO ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+
; s_multiply_height.STATE_0_GET_CURRENT_LINE ; 0                                          ; 0                                          ; 0                                   ;
; s_multiply_height.STATE_1_LOOP_FIFO        ; 1                                          ; 0                                          ; 1                                   ;
; s_multiply_height.STATE_2_OUTPUT_LAST_LINE ; 1                                          ; 1                                          ; 0                                   ;
+--------------------------------------------+--------------------------------------------+--------------------------------------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 2                                                                                           ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                            ;
+----------------------------------------------------------------------+----------------------------------------+
; Register name                                                        ; Reason for Removal                     ;
+----------------------------------------------------------------------+----------------------------------------+
; vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|VGA_SYNC ; Stuck at GND due to stuck port data_in ;
; vga:u_vga|vga_face:vga_face_0|data[0,1,10,11,20,21]                  ; Lost fanout                            ;
; Total Number of Removed Registers = 7                                ;                                        ;
+----------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 275   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 73    ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 144   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                   ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 183     ;
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 3                                                                                              ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                             ;
+------------------------------------------------+--------------------------------------------------+------+
; Register Name                                  ; Megafunction                                     ; Type ;
+------------------------------------------------+--------------------------------------------------+------+
; vga:u_vga|vga_face:vga_face_0|stewart_q[0..11] ; vga:u_vga|vga_face:vga_face_0|stewart_face_rtl_0 ; RAM  ;
+------------------------------------------------+--------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]       ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|stream_out_data[12]       ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width|data[17]                  ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|stream_out_data[28]     ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10] ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_face:vga_face_0|data[29]                                                                                     ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top_level|vga:u_vga|vga_face:vga_face_0|pixel_index[16]                                                                              ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_face:vga_face_0|data[16]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_face:vga_face_0|pixel_index[18]                                                                              ;
; 6:1                ; 9 bits    ; 36 LEs        ; 27 LEs               ; 9 LEs                  ; Yes        ; |top_level|vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|width_out[6]            ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; No         ; |top_level|vga:u_vga|vga_face:vga_face_0|stewart_face.raddr_a[4]                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0|altsyncram_bg51:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll ;
+----------------+------------+---------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                            ;
+----------------+------------+---------------------------------------------------------------------------------+
; OUTCLK0_MULT   ; 1          ; Signed Integer                                                                  ;
; OUTCLK0_DIV    ; 2          ; Signed Integer                                                                  ;
; OUTCLK1_MULT   ; 1          ; Signed Integer                                                                  ;
; OUTCLK1_DIV    ; 2          ; Signed Integer                                                                  ;
; OUTCLK2_MULT   ; 2          ; Signed Integer                                                                  ;
; OUTCLK2_DIV    ; 3          ; Signed Integer                                                                  ;
; PHASE_SHIFT    ; 0          ; Signed Integer                                                                  ;
; DEVICE_FAMILY  ; Cyclone IV ; String                                                                          ;
+----------------+------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                                                      ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                                                   ;
; PLL_TYPE                      ; FAST              ; Untyped                                                                                   ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                                                   ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                                                   ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                                                   ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                                                   ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                                                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                                                            ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                                                   ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                                                   ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                                                   ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                                                   ;
; LOCK_LOW                      ; 1                 ; Untyped                                                                                   ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                                                            ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                                                            ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                                                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                                                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                                                   ;
; SKIP_VCO                      ; OFF               ; Untyped                                                                                   ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                                                   ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                                                   ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                                                   ;
; BANDWIDTH                     ; 0                 ; Untyped                                                                                   ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                                                   ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                                                   ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                                                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                                                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                                                   ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                                                   ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                                                   ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                                                   ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                                                   ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                                                   ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                                                   ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                                                   ;
; CLK2_MULTIPLY_BY              ; 2                 ; Signed Integer                                                                            ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                            ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                                                            ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                                                   ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                                                   ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                                                   ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                                                   ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                                                   ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                                                   ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                                                   ;
; CLK2_DIVIDE_BY                ; 3                 ; Signed Integer                                                                            ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                                                                            ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                                                            ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK1_PHASE_SHIFT              ; 0                 ; Signed Integer                                                                            ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                                                   ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                                                   ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                                                   ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                                                                            ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                                                            ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                                                            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                                                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                                                   ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                                                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                                                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                                                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                                                   ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                                                   ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                                                   ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                                                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                                                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                                                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                                                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                                                   ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                                                   ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                                                   ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                                                   ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                                                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                                                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                                                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                                                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                                                   ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                                                   ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                                                   ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                                                   ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                                                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                                                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                                                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                                                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                                                   ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                                                   ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                                                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                                                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                                                   ;
; VCO_MIN                       ; 0                 ; Untyped                                                                                   ;
; VCO_MAX                       ; 0                 ; Untyped                                                                                   ;
; VCO_CENTER                    ; 0                 ; Untyped                                                                                   ;
; PFD_MIN                       ; 0                 ; Untyped                                                                                   ;
; PFD_MAX                       ; 0                 ; Untyped                                                                                   ;
; M_INITIAL                     ; 0                 ; Untyped                                                                                   ;
; M                             ; 0                 ; Untyped                                                                                   ;
; N                             ; 1                 ; Untyped                                                                                   ;
; M2                            ; 1                 ; Untyped                                                                                   ;
; N2                            ; 1                 ; Untyped                                                                                   ;
; SS                            ; 1                 ; Untyped                                                                                   ;
; C0_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C1_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C2_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C3_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C4_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C5_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C6_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C7_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C8_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C9_HIGH                       ; 0                 ; Untyped                                                                                   ;
; C0_LOW                        ; 0                 ; Untyped                                                                                   ;
; C1_LOW                        ; 0                 ; Untyped                                                                                   ;
; C2_LOW                        ; 0                 ; Untyped                                                                                   ;
; C3_LOW                        ; 0                 ; Untyped                                                                                   ;
; C4_LOW                        ; 0                 ; Untyped                                                                                   ;
; C5_LOW                        ; 0                 ; Untyped                                                                                   ;
; C6_LOW                        ; 0                 ; Untyped                                                                                   ;
; C7_LOW                        ; 0                 ; Untyped                                                                                   ;
; C8_LOW                        ; 0                 ; Untyped                                                                                   ;
; C9_LOW                        ; 0                 ; Untyped                                                                                   ;
; C0_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C1_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C2_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C3_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C4_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C5_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C6_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C7_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C8_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C9_INITIAL                    ; 0                 ; Untyped                                                                                   ;
; C0_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C1_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C2_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C3_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C4_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C5_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C6_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C7_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C8_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C9_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; C0_PH                         ; 0                 ; Untyped                                                                                   ;
; C1_PH                         ; 0                 ; Untyped                                                                                   ;
; C2_PH                         ; 0                 ; Untyped                                                                                   ;
; C3_PH                         ; 0                 ; Untyped                                                                                   ;
; C4_PH                         ; 0                 ; Untyped                                                                                   ;
; C5_PH                         ; 0                 ; Untyped                                                                                   ;
; C6_PH                         ; 0                 ; Untyped                                                                                   ;
; C7_PH                         ; 0                 ; Untyped                                                                                   ;
; C8_PH                         ; 0                 ; Untyped                                                                                   ;
; C9_PH                         ; 0                 ; Untyped                                                                                   ;
; L0_HIGH                       ; 1                 ; Untyped                                                                                   ;
; L1_HIGH                       ; 1                 ; Untyped                                                                                   ;
; G0_HIGH                       ; 1                 ; Untyped                                                                                   ;
; G1_HIGH                       ; 1                 ; Untyped                                                                                   ;
; G2_HIGH                       ; 1                 ; Untyped                                                                                   ;
; G3_HIGH                       ; 1                 ; Untyped                                                                                   ;
; E0_HIGH                       ; 1                 ; Untyped                                                                                   ;
; E1_HIGH                       ; 1                 ; Untyped                                                                                   ;
; E2_HIGH                       ; 1                 ; Untyped                                                                                   ;
; E3_HIGH                       ; 1                 ; Untyped                                                                                   ;
; L0_LOW                        ; 1                 ; Untyped                                                                                   ;
; L1_LOW                        ; 1                 ; Untyped                                                                                   ;
; G0_LOW                        ; 1                 ; Untyped                                                                                   ;
; G1_LOW                        ; 1                 ; Untyped                                                                                   ;
; G2_LOW                        ; 1                 ; Untyped                                                                                   ;
; G3_LOW                        ; 1                 ; Untyped                                                                                   ;
; E0_LOW                        ; 1                 ; Untyped                                                                                   ;
; E1_LOW                        ; 1                 ; Untyped                                                                                   ;
; E2_LOW                        ; 1                 ; Untyped                                                                                   ;
; E3_LOW                        ; 1                 ; Untyped                                                                                   ;
; L0_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; L1_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; G0_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; G1_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; G2_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; G3_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; E0_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; E1_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; E2_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; E3_INITIAL                    ; 1                 ; Untyped                                                                                   ;
; L0_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; L1_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; G0_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; G1_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; G2_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; G3_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; E0_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; E1_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; E2_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; E3_MODE                       ; BYPASS            ; Untyped                                                                                   ;
; L0_PH                         ; 0                 ; Untyped                                                                                   ;
; L1_PH                         ; 0                 ; Untyped                                                                                   ;
; G0_PH                         ; 0                 ; Untyped                                                                                   ;
; G1_PH                         ; 0                 ; Untyped                                                                                   ;
; G2_PH                         ; 0                 ; Untyped                                                                                   ;
; G3_PH                         ; 0                 ; Untyped                                                                                   ;
; E0_PH                         ; 0                 ; Untyped                                                                                   ;
; E1_PH                         ; 0                 ; Untyped                                                                                   ;
; E2_PH                         ; 0                 ; Untyped                                                                                   ;
; E3_PH                         ; 0                 ; Untyped                                                                                   ;
; M_PH                          ; 0                 ; Untyped                                                                                   ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                                                   ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                                                   ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                                                   ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                                                   ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                                                   ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                                                   ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                                                   ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                                                   ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                                                   ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                                                   ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                                                   ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                                                   ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                                                   ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                                                   ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                                                   ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                                                   ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                                                   ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                                                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                                                   ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                                                   ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                                                   ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                                                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                                                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV        ; Untyped                                                                                   ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                                                                   ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                                                                   ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                                                                                   ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                                                                   ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                                                                   ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                                                                   ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                                                   ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                                                   ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                                                   ;
; CBXI_PARAMETER                ; altpll_8fb2       ; Untyped                                                                                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                                                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                                                   ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                                                   ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                                                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                                                   ;
; DEVICE_FAMILY                 ; Cyclone IV        ; Untyped                                                                                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                                                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                                                            ;
+-------------------------------+-------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0 ;
+------------------+-------+---------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                          ;
+------------------+-------+---------------------------------------------------------------+
; CW               ; 0     ; Signed Integer                                                ;
; DW               ; 29    ; Signed Integer                                                ;
; EW               ; 1     ; Signed Integer                                                ;
; WIW              ; 8     ; Signed Integer                                                ;
; HIW              ; 7     ; Signed Integer                                                ;
; WIDTH_IN         ; 320   ; Signed Integer                                                ;
; WIDTH_DROP_MASK  ; 0000  ; Unsigned Binary                                               ;
; HEIGHT_DROP_MASK ; 0000  ; Unsigned Binary                                               ;
; MH_WW            ; 8     ; Signed Integer                                                ;
; MH_WIDTH_IN      ; 320   ; Signed Integer                                                ;
; MH_CW            ; 0     ; Signed Integer                                                ;
; MW_CW            ; 0     ; Signed Integer                                                ;
+------------------+-------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; DW             ; 29    ; Signed Integer                                                                                                         ;
; WW             ; 8     ; Signed Integer                                                                                                         ;
; WIDTH          ; 320   ; Signed Integer                                                                                                         ;
; MCW            ; 0     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                               ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                     ;
; lpm_width               ; 32           ; Signed Integer                                                                                                                     ;
; LPM_NUMWORDS            ; 321          ; Signed Integer                                                                                                                     ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                                                                                     ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                            ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                            ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                            ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_ci31  ; Untyped                                                                                                                            ;
+-------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; CW             ; 0     ; Signed Integer                                                                                                       ;
; DW             ; 29    ; Signed Integer                                                                                                       ;
; MCW            ; 0     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0 ;
+-------------------------+------------+-------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                              ;
+-------------------------+------------+-------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                    ;
; DW                      ; 29         ; Signed Integer                                                    ;
; R_UI                    ; 29         ; Signed Integer                                                    ;
; R_LI                    ; 22         ; Signed Integer                                                    ;
; G_UI                    ; 19         ; Signed Integer                                                    ;
; G_LI                    ; 12         ; Signed Integer                                                    ;
; B_UI                    ; 9          ; Signed Integer                                                    ;
; B_LI                    ; 2          ; Signed Integer                                                    ;
; H_ACTIVE                ; 640        ; Signed Integer                                                    ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                    ;
; H_SYNC                  ; 96         ; Signed Integer                                                    ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                    ;
; H_TOTAL                 ; 800        ; Signed Integer                                                    ;
; V_ACTIVE                ; 480        ; Signed Integer                                                    ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                    ;
; V_SYNC                  ; 2          ; Signed Integer                                                    ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                    ;
; V_TOTAL                 ; 525        ; Signed Integer                                                    ;
; LW                      ; 10         ; Signed Integer                                                    ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                   ;
; PW                      ; 10         ; Signed Integer                                                    ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                   ;
+-------------------------+------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                           ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; CW                      ; 7          ; Signed Integer                                                                                                 ;
; H_ACTIVE                ; 640        ; Signed Integer                                                                                                 ;
; H_FRONT_PORCH           ; 16         ; Signed Integer                                                                                                 ;
; H_SYNC                  ; 96         ; Signed Integer                                                                                                 ;
; H_BACK_PORCH            ; 48         ; Signed Integer                                                                                                 ;
; H_TOTAL                 ; 800        ; Signed Integer                                                                                                 ;
; V_ACTIVE                ; 480        ; Signed Integer                                                                                                 ;
; V_FRONT_PORCH           ; 10         ; Signed Integer                                                                                                 ;
; V_SYNC                  ; 2          ; Signed Integer                                                                                                 ;
; V_BACK_PORCH            ; 33         ; Signed Integer                                                                                                 ;
; V_TOTAL                 ; 525        ; Signed Integer                                                                                                 ;
; PW                      ; 10         ; Signed Integer                                                                                                 ;
; PIXEL_COUNTER_INCREMENT ; 0000000001 ; Unsigned Binary                                                                                                ;
; LW                      ; 10         ; Signed Integer                                                                                                 ;
; LINE_COUNTER_INCREMENT  ; 0000000001 ; Unsigned Binary                                                                                                ;
+-------------------------+------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                 ;
+-----------------+-------+----------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                       ;
; inUsePackets    ; 1     ; Signed Integer                                                       ;
; inDataWidth     ; 30    ; Signed Integer                                                       ;
; inChannelWidth  ; 2     ; Signed Integer                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                       ;
; outDataWidth    ; 30    ; Signed Integer                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                       ;
; outErrorWidth   ; 0     ; Signed Integer                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                       ;
+-----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                   ;
+---------------------------+----------+--------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                         ;
+---------------------------+----------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:u_vga|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                          ;
; WIDTH_A                            ; 12                   ; Untyped                                          ;
; WIDTHAD_A                          ; 17                   ; Untyped                                          ;
; NUMWORDS_A                         ; 76800                ; Untyped                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 1                    ; Untyped                                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; stewart.mif          ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_bg51      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------+--------------------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                            ;
+-------------------------------+--------------------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                                ;
; Entity Instance               ; vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards ;
;     -- OPERATION_MODE         ; NORMAL                                                                                           ;
;     -- PLL_TYPE               ; FAST                                                                                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                                ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                                ;
+-------------------------------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                          ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                              ;
; Entity Instance            ; vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                   ;
;     -- lpm_width           ; 32                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 321                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                             ;
;     -- USE_EAB             ; ON                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 12                                                          ;
;     -- NUMWORDS_A                         ; 76800                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                       ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                  ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+-----------------------------------------+
; Port           ; Type   ; Severity ; Details                                 ;
+----------------+--------+----------+-----------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                            ;
+----------------+--------+----------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                        ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+
; end_of_frame    ; Output ; Info     ; Explicitly unconnected                                                                         ;
; vga_c_sync      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vga_data_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
; vga_color_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0"                                                                                 ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; empty ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_scaler_0:video_scaler_0"                                                                                                                                        ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                               ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; stream_out_channel ; Output ; Warning  ; Output or bidir port (1 bits) is smaller than the port expression (2 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
; stream_in_empty    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                          ;
; stream_out_empty   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll" ;
+---------+--------+----------+----------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                        ;
+---------+--------+----------+----------------------------------------------------------------+
; outclk0 ; Output ; Info     ; Explicitly unconnected                                         ;
; outclk2 ; Output ; Info     ; Explicitly unconnected                                         ;
+---------+--------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:u_vga"                                                                                                                                                                        ;
+-------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type  ; Severity ; Details                                                                                                                                                         ;
+-------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_reset_n           ; Input ; Info     ; Stuck at VCC                                                                                                                                                    ;
; filter_mode_filter_mode ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "filter_mode_filter_mode[2..2]" will be connected to GND. ;
+-------------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 275                         ;
;     CLR               ; 3                           ;
;     ENA               ; 108                         ;
;     ENA SLD           ; 36                          ;
;     SCLR              ; 22                          ;
;     SLD               ; 37                          ;
;     plain             ; 69                          ;
; cycloneiii_lcell_comb ; 488                         ;
;     arith             ; 92                          ;
;         2 data inputs ; 67                          ;
;         3 data inputs ; 25                          ;
;     normal            ; 396                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 111                         ;
;         3 data inputs ; 129                         ;
;         4 data inputs ; 143                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 145                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 3.39                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Wed Sep 25 13:40:53 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VCF_live_concert -c VCF_live_concert
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v
    Info (12023): Found entity 1: vga File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/vga.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter.v
    Info (12023): Found entity 1: vga_avalon_st_adapter File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv
    Info (12023): Found entity 1: vga_avalon_st_adapter_channel_adapter_0 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v
    Info (12023): Found entity 1: altera_up_avalon_video_vga_timing File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v
    Info (12023): Found entity 1: vga_video_vga_controller_0 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_vga_controller_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_shrink.v
    Info (12023): Found entity 1: altera_up_video_scaler_shrink File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_shrink.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_width File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v
    Info (12023): Found entity 1: altera_up_video_scaler_multiply_height File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_scaler_0.v
    Info (12023): Found entity 1: vga_video_scaler_0 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_scaler_0.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pll_0.v
    Info (12023): Found entity 1: vga_video_pll_0 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_altpll.v
    Info (12023): Found entity 1: altera_up_altpll File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_altpll.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_face.sv
    Info (12023): Found entity 1: vga_face File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_face.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_face.sv
    Info (12023): Found entity 1: vga_face File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga_face.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top_level.sv
    Info (12023): Found entity 1: top_level File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 1
Info (12127): Elaborating entity "top_level" for the top level hierarchy
Info (12128): Elaborating entity "vga" for hierarchy "vga:u_vga" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 29
Info (12128): Elaborating entity "vga_face" for hierarchy "vga:u_vga|vga_face:vga_face_0" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/vga.v Line: 54
Warning (10858): Verilog HDL warning at vga_face.sv(32): object stewart_face used but never assigned File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_face.sv Line: 32
Warning (10230): Verilog HDL assignment warning at vga_face.sv(154): truncated value with size 32 to match size of target (19) File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_face.sv Line: 154
Info (12128): Elaborating entity "vga_video_pll_0" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/vga.v Line: 61
Info (12128): Elaborating entity "altera_up_altpll" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_pll_0.v Line: 34
Info (12128): Elaborating entity "altpll" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_altpll.v Line: 140
Info (12133): Instantiated megafunction "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards" with the following parameter: File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_altpll.v Line: 140
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf
    Info (12023): Found entity 1: altpll_8fb2 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altpll_8fb2.tdf Line: 26
Info (12128): Elaborating entity "altpll_8fb2" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_pll_0.v Line: 39
Info (12128): Elaborating entity "vga_video_scaler_0" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/vga.v Line: 77
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_height" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_scaler_0.v Line: 177
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(208): truncated value with size 32 to match size of target (9) File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 208
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(224): truncated value with size 32 to match size of target (9) File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 224
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(235): truncated value with size 32 to match size of target (1) File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 235
Info (12128): Elaborating entity "scfifo" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 297
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 297
Info (12133): Instantiated megafunction "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO" with the following parameter: File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v Line: 297
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "321"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf
    Info (12023): Found entity 1: scfifo_ci31 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/scfifo_ci31.tdf Line: 25
Info (12128): Elaborating entity "scfifo_ci31" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf
    Info (12023): Found entity 1: a_dpfifo_v931 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/a_dpfifo_v931.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_v931" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/scfifo_ci31.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_5tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/a_dpfifo_v931.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf
    Info (12023): Found entity 1: cmpr_ms8 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/cmpr_ms8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_ms8" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cmpr_ms8:almost_full_comparer" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/a_dpfifo_v931.tdf Line: 54
Info (12128): Elaborating entity "cmpr_ms8" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cmpr_ms8:three_comparison" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/a_dpfifo_v931.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf
    Info (12023): Found entity 1: cntr_1ab File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/cntr_1ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_1ab" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_1ab:rd_ptr_msb" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/a_dpfifo_v931.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf
    Info (12023): Found entity 1: cntr_ea7 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/cntr_ea7.tdf Line: 26
Info (12128): Elaborating entity "cntr_ea7" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_ea7:usedw_counter" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/a_dpfifo_v931.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf
    Info (12023): Found entity 1: cntr_2ab File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/cntr_2ab.tdf Line: 26
Info (12128): Elaborating entity "cntr_2ab" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/a_dpfifo_v931.tdf Line: 58
Info (12128): Elaborating entity "altera_up_video_scaler_multiply_width" for hierarchy "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_scaler_0.v Line: 208
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1) File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 132
Warning (10230): Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1) File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v Line: 175
Info (12128): Elaborating entity "vga_video_vga_controller_0" for hierarchy "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/vga.v Line: 95
Info (12128): Elaborating entity "altera_up_avalon_video_vga_timing" for hierarchy "vga:u_vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_video_vga_controller_0.v Line: 264
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10) File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 199
Warning (10230): Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10) File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v Line: 200
Info (12128): Elaborating entity "vga_avalon_st_adapter" for hierarchy "vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/vga.v Line: 128
Info (12128): Elaborating entity "vga_avalon_st_adapter_channel_adapter_0" for hierarchy "vga:u_vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_avalon_st_adapter.v Line: 208
Warning (10036): Verilog HDL or VHDL warning at vga_avalon_st_adapter_channel_adapter_0.sv(78): object "out_channel" assigned a value but never read File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv Line: 78
Warning (10230): Verilog HDL assignment warning at vga_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1) File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv Line: 90
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/vga.v Line: 191
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "vga:u_vga|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_reset_controller.v Line: 220
Warning (12030): Port "clk" on the entity instantiation of "PLL_for_DE_Series_Boards" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_up_altpll.v Line: 140
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "vga:u_vga|video_scaler_0_avalon_scaler_source_channel[1]" is missing source, defaulting to GND File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/vga.v Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[0]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_5tb1.tdf Line: 38
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[1]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_5tb1.tdf Line: 68
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[10]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_5tb1.tdf Line: 338
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[11]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_5tb1.tdf Line: 368
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[20]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_5tb1.tdf Line: 638
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[21]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_5tb1.tdf Line: 668
        Warning (14320): Synthesized away node "vga:u_vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|q_b[31]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_5tb1.tdf Line: 968
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga:u_vga|vga_face:vga_face_0|stewart_face_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 12
        Info (286033): Parameter WIDTHAD_A set to 17
        Info (286033): Parameter NUMWORDS_A set to 76800
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to stewart.mif
Info (12130): Elaborated megafunction instantiation "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0"
Info (12133): Instantiated megafunction "vga:u_vga|vga_face:vga_face_0|altsyncram:stewart_face_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "12"
    Info (12134): Parameter "WIDTHAD_A" = "17"
    Info (12134): Parameter "NUMWORDS_A" = "76800"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "stewart.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bg51.tdf
    Info (12023): Found entity 1: altsyncram_bg51 File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altsyncram_bg51.tdf Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0qb.tdf
    Info (12023): Found entity 1: mux_0qb File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/mux_0qb.tdf Line: 23
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/vga/synthesis/submodules/altera_reset_synchronizer.v Line: 62
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC" is stuck at GND File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altpll_8fb2.tdf Line: 28
Warning (15899): PLL "vga:u_vga|vga_video_pll_0:video_pll_0|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards|altpll_8fb2:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/db/altpll_8fb2.tdf Line: 28
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[15]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/leban/MTRX3700/assignment_2_vga_testing/top_level.sv Line: 3
Info (21057): Implemented 734 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 29 output pins
    Info (21061): Implemented 540 logic cells
    Info (21064): Implemented 145 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings
    Info: Peak virtual memory: 4864 megabytes
    Info: Processing ended: Wed Sep 25 13:41:05 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:08


