Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Mon May  6 11:11:37 2024
| Host              : Vulcan running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file usp_rf_data_converter_0_example_design_timing_summary_routed.rpt -pb usp_rf_data_converter_0_example_design_timing_summary_routed.pb -rpx usp_rf_data_converter_0_example_design_timing_summary_routed.rpx -warn_on_violation
| Design            : usp_rf_data_converter_0_example_design
| Device            : xczu48dr-fsvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-9   Warning   Unknown CDC Logic              1           
TIMING-18  Warning   Missing input or output delay  130         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (84)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (84)
-------------------------------
 There are 84 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.679        0.000                      0                13111        0.011        0.000                      0                13111        0.610        0.000                       0                  6801  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                 ------------         ----------      --------------
RFADC0_CLK                            {0.000 5.000}        10.000          100.000         
RFADC1_CLK                            {0.000 5.000}        10.000          100.000         
RFADC2_CLK                            {0.000 32.000}       64.000          15.625          
RFADC3_CLK                            {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                            {0.000 10.000}       20.000          50.000          
RFDAC1_CLK                            {0.000 5.000}        10.000          100.000         
RFDAC2_CLK                            {0.000 5.000}        10.000          100.000         
RFDAC3_CLK                            {0.000 5.000}        10.000          100.000         
usp_rf_data_converter_0_adc2_clk      {0.000 2.000}        4.000           250.000         
usp_rf_data_converter_0_axi_aclk      {0.000 5.000}        10.000          100.000         
usp_rf_data_converter_0_dac0_clk      {0.000 1.250}        2.500           400.000         
usp_rf_data_converter_0_m2_axis_aclk  {0.000 2.000}        4.000           250.000         
usp_rf_data_converter_0_s0_axis_aclk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
usp_rf_data_converter_0_axi_aclk            5.191        0.000                      0                12099        0.011        0.000                      0                12099        3.400        0.000                       0                  6110  
usp_rf_data_converter_0_m2_axis_aclk        2.270        0.000                      0                  532        0.035        0.000                      0                  532        1.350        0.000                       0                   326  
usp_rf_data_converter_0_s0_axis_aclk        0.679        0.000                      0                  480        0.046        0.000                      0                  480        0.610        0.000                       0                   365  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                            
----------                            ----------                            --------                            
(none)                                                                      usp_rf_data_converter_0_axi_aclk      
(none)                                RFADC0_CLK                            usp_rf_data_converter_0_axi_aclk      
(none)                                RFADC1_CLK                            usp_rf_data_converter_0_axi_aclk      
(none)                                RFADC2_CLK                            usp_rf_data_converter_0_axi_aclk      
(none)                                RFADC3_CLK                            usp_rf_data_converter_0_axi_aclk      
(none)                                RFDAC0_CLK                            usp_rf_data_converter_0_axi_aclk      
(none)                                RFDAC1_CLK                            usp_rf_data_converter_0_axi_aclk      
(none)                                RFDAC2_CLK                            usp_rf_data_converter_0_axi_aclk      
(none)                                RFDAC3_CLK                            usp_rf_data_converter_0_axi_aclk      
(none)                                usp_rf_data_converter_0_axi_aclk      usp_rf_data_converter_0_axi_aclk      
(none)                                usp_rf_data_converter_0_m2_axis_aclk  usp_rf_data_converter_0_axi_aclk      
(none)                                usp_rf_data_converter_0_axi_aclk      usp_rf_data_converter_0_m2_axis_aclk  
(none)                                usp_rf_data_converter_0_axi_aclk      usp_rf_data_converter_0_s0_axis_aclk  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                        From Clock                        To Clock                        
----------                        ----------                        --------                        
(none)                            usp_rf_data_converter_0_axi_aclk                                    
(none)                                                              usp_rf_data_converter_0_axi_aclk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  usp_rf_data_converter_0_axi_aclk
  To Clock:  usp_rf_data_converter_0_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        5.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.191ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DWE
                            (rising edge-triggered cell RFDAC clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usp_rf_data_converter_0_axi_aclk rise@10.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        4.397ns  (logic 0.387ns (8.802%)  route 4.010ns (91.198%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.269ns (routing 0.861ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X104Y161       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y161       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.364 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=137, routed)         1.447     4.811    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[10]
    SLICE_X115Y198       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     4.934 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/por_state_machine_i_i_275/O
                         net (fo=8, routed)           0.149     5.083    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_0
    SLICE_X116Y199       LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.098     5.181 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/por_state_machine_i_i_16/O
                         net (fo=2, routed)           0.258     5.439    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/user_dac3_drpwe
    SLICE_X117Y204       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     5.528 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/dac3_drpwe_INST_0/O
                         net (fo=3, routed)           2.155     7.683    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i_n_383
    RFDAC_X0Y3           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DWE
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246    10.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.269    12.836    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y3           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
                         clock pessimism              0.383    13.219    
                         clock uncertainty           -0.035    13.183    
    RFDAC_X0Y3           RFDAC (Setup_RFDAC_DCLK_DWE)
                                                     -0.309    12.874    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                         12.874    
                         arrival time                          -7.683    
  -------------------------------------------------------------------
                         slack                                  5.191    

Slack (MET) :             5.349ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usp_rf_data_converter_0_axi_aclk rise@10.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 1.135ns (25.000%)  route 3.405ns (75.000%))
  Logic Levels:           10  (CARRY8=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.861ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X104Y161       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y161       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.364 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=137, routed)         1.581     4.944    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[10]
    SLICE_X116Y198       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.034 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/por_state_machine_i_i_271/O
                         net (fo=8, routed)           0.156     5.190    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X115Y198       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.280 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4__0/O
                         net (fo=18, routed)          0.105     5.385    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X116Y198       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.436 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_8/O
                         net (fo=2, routed)           0.104     5.540    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[3]
    SLICE_X114Y198       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     5.639 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10/O
                         net (fo=1, routed)           0.099     5.738    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10_n_0
    SLICE_X114Y197       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.884 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4/O
                         net (fo=2, routed)           0.761     6.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4_n_0
    SLICE_X105Y160       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.770 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[11]_i_3/O
                         net (fo=2, routed)           0.098     6.868    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X105Y160       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.957 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.289     7.246    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X103Y158       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     7.438 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     7.464    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X103Y159       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     7.540 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.128     7.668    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_14
    SLICE_X103Y160       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     7.769 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1/O
                         net (fo=1, routed)           0.058     7.827    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[10]
    SLICE_X103Y160       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246    10.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.149    12.715    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X103Y160       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/C
                         clock pessimism              0.470    13.186    
                         clock uncertainty           -0.035    13.150    
    SLICE_X103Y160       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    13.175    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                          -7.827    
  -------------------------------------------------------------------
                         slack                                  5.349    

Slack (MET) :             5.372ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usp_rf_data_converter_0_axi_aclk rise@10.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.062ns (23.511%)  route 3.455ns (76.489%))
  Logic Levels:           10  (CARRY8=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.861ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X104Y161       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y161       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.364 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=137, routed)         1.581     4.944    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[10]
    SLICE_X116Y198       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.034 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/por_state_machine_i_i_271/O
                         net (fo=8, routed)           0.156     5.190    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X115Y198       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.280 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4__0/O
                         net (fo=18, routed)          0.105     5.385    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X116Y198       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.436 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_8/O
                         net (fo=2, routed)           0.104     5.540    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[3]
    SLICE_X114Y198       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     5.639 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10/O
                         net (fo=1, routed)           0.099     5.738    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10_n_0
    SLICE_X114Y197       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.884 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4/O
                         net (fo=2, routed)           0.761     6.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4_n_0
    SLICE_X105Y160       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.770 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[11]_i_3/O
                         net (fo=2, routed)           0.098     6.868    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X105Y160       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.957 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.289     7.246    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X103Y158       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     7.438 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     7.464    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X103Y159       CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     7.531 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.177     7.708    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_13
    SLICE_X103Y160       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     7.745 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_2/O
                         net (fo=1, routed)           0.059     7.804    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[11]
    SLICE_X103Y160       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246    10.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.149    12.715    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X103Y160       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/C
                         clock pessimism              0.470    13.186    
                         clock uncertainty           -0.035    13.150    
    SLICE_X103Y160       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    13.175    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  5.372    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usp_rf_data_converter_0_axi_aclk rise@10.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 1.076ns (23.524%)  route 3.498ns (76.476%))
  Logic Levels:           10  (CARRY8=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.728 - 10.000 ) 
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.518ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.161ns (routing 0.861ns, distribution 1.300ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X104Y161       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y161       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.364 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=137, routed)         1.581     4.944    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[10]
    SLICE_X116Y198       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.034 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/por_state_machine_i_i_271/O
                         net (fo=8, routed)           0.156     5.190    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X115Y198       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.280 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4__0/O
                         net (fo=18, routed)          0.105     5.385    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X116Y198       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.436 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_8/O
                         net (fo=2, routed)           0.104     5.540    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[3]
    SLICE_X114Y198       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     5.639 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10/O
                         net (fo=1, routed)           0.099     5.738    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10_n_0
    SLICE_X114Y197       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.884 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4/O
                         net (fo=2, routed)           0.761     6.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4_n_0
    SLICE_X105Y160       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.770 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[11]_i_3/O
                         net (fo=2, routed)           0.098     6.868    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X105Y160       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.957 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.289     7.246    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X103Y158       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     7.438 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     7.464    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X103Y159       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     7.546 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[3]
                         net (fo=1, routed)           0.228     7.774    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_12
    SLICE_X105Y160       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     7.810 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1/O
                         net (fo=1, routed)           0.051     7.861    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1_n_0
    SLICE_X105Y160       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246    10.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.161    12.728    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X105Y160       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/C
                         clock pessimism              0.518    13.246    
                         clock uncertainty           -0.035    13.210    
    SLICE_X105Y160       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    13.235    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]
  -------------------------------------------------------------------
                         required time                         13.235    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.404ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usp_rf_data_converter_0_axi_aclk rise@10.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 1.043ns (23.276%)  route 3.438ns (76.724%))
  Logic Levels:           9  (CARRY8=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.145ns (routing 0.861ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X104Y161       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y161       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.364 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=137, routed)         1.581     4.944    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[10]
    SLICE_X116Y198       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.034 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/por_state_machine_i_i_271/O
                         net (fo=8, routed)           0.156     5.190    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X115Y198       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.280 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4__0/O
                         net (fo=18, routed)          0.105     5.385    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X116Y198       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.436 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_8/O
                         net (fo=2, routed)           0.104     5.540    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[3]
    SLICE_X114Y198       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     5.639 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10/O
                         net (fo=1, routed)           0.099     5.738    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10_n_0
    SLICE_X114Y197       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.884 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4/O
                         net (fo=2, routed)           0.761     6.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4_n_0
    SLICE_X105Y160       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.770 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[11]_i_3/O
                         net (fo=2, routed)           0.098     6.868    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X105Y160       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.957 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.289     7.246    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X103Y158       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     7.486 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[5]
                         net (fo=1, routed)           0.178     7.664    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_10
    SLICE_X103Y157       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     7.701 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1/O
                         net (fo=1, routed)           0.067     7.768    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[6]
    SLICE_X103Y157       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246    10.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.145    12.711    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X103Y157       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism              0.470    13.182    
                         clock uncertainty           -0.035    13.146    
    SLICE_X103Y157       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    13.171    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         13.171    
                         arrival time                          -7.768    
  -------------------------------------------------------------------
                         slack                                  5.404    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usp_rf_data_converter_0_axi_aclk rise@10.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        4.473ns  (logic 1.065ns (23.809%)  route 3.408ns (76.191%))
  Logic Levels:           10  (CARRY8=2 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.861ns, distribution 1.288ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X104Y161       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y161       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.364 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=137, routed)         1.581     4.944    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[10]
    SLICE_X116Y198       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.034 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/por_state_machine_i_i_271/O
                         net (fo=8, routed)           0.156     5.190    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X115Y198       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.280 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4__0/O
                         net (fo=18, routed)          0.105     5.385    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X116Y198       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.436 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_8/O
                         net (fo=2, routed)           0.104     5.540    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[3]
    SLICE_X114Y198       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     5.639 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10/O
                         net (fo=1, routed)           0.099     5.738    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10_n_0
    SLICE_X114Y197       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.884 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4/O
                         net (fo=2, routed)           0.761     6.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4_n_0
    SLICE_X105Y160       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.770 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[11]_i_3/O
                         net (fo=2, routed)           0.098     6.868    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X105Y160       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.957 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.289     7.246    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X103Y158       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     7.438 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     7.464    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X103Y159       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     7.520 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.122     7.642    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_15
    SLICE_X103Y160       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     7.693 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1/O
                         net (fo=1, routed)           0.067     7.760    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[9]
    SLICE_X103Y160       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246    10.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.149    12.715    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X103Y160       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/C
                         clock pessimism              0.470    13.186    
                         clock uncertainty           -0.035    13.150    
    SLICE_X103Y160       FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    13.175    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         13.175    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usp_rf_data_converter_0_axi_aclk rise@10.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.097ns (24.541%)  route 3.373ns (75.459%))
  Logic Levels:           9  (CARRY8=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.861ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X104Y161       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y161       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.364 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=137, routed)         1.581     4.944    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[10]
    SLICE_X116Y198       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.034 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/por_state_machine_i_i_271/O
                         net (fo=8, routed)           0.156     5.190    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X115Y198       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.280 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4__0/O
                         net (fo=18, routed)          0.105     5.385    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X116Y198       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.436 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_8/O
                         net (fo=2, routed)           0.104     5.540    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[3]
    SLICE_X114Y198       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     5.639 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10/O
                         net (fo=1, routed)           0.099     5.738    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10_n_0
    SLICE_X114Y197       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.884 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4/O
                         net (fo=2, routed)           0.761     6.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4_n_0
    SLICE_X105Y160       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.770 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[11]_i_3/O
                         net (fo=2, routed)           0.098     6.868    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X105Y160       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.957 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.289     7.246    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X103Y158       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     7.487 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[7]
                         net (fo=1, routed)           0.127     7.614    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_8
    SLICE_X103Y157       LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.090     7.704 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1/O
                         net (fo=1, routed)           0.053     7.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[8]
    SLICE_X103Y157       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246    10.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.146    12.712    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X103Y157       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/C
                         clock pessimism              0.470    13.183    
                         clock uncertainty           -0.035    13.147    
    SLICE_X103Y157       FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    13.172    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         13.172    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usp_rf_data_converter_0_axi_aclk rise@10.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        4.455ns  (logic 1.081ns (24.265%)  route 3.374ns (75.735%))
  Logic Levels:           9  (CARRY8=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.712ns = ( 12.712 - 10.000 ) 
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.146ns (routing 0.861ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X104Y161       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y161       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.364 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=137, routed)         1.581     4.944    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[10]
    SLICE_X116Y198       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.034 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/por_state_machine_i_i_271/O
                         net (fo=8, routed)           0.156     5.190    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X115Y198       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.280 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4__0/O
                         net (fo=18, routed)          0.105     5.385    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X116Y198       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.436 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_8/O
                         net (fo=2, routed)           0.104     5.540    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[3]
    SLICE_X114Y198       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     5.639 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10/O
                         net (fo=1, routed)           0.099     5.738    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10_n_0
    SLICE_X114Y197       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.884 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4/O
                         net (fo=2, routed)           0.761     6.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4_n_0
    SLICE_X105Y160       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.770 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[11]_i_3/O
                         net (fo=2, routed)           0.098     6.868    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X105Y160       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.957 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.289     7.246    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X103Y158       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     7.472 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[6]
                         net (fo=1, routed)           0.122     7.594    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_9
    SLICE_X103Y157       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     7.683 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.059     7.742    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[7]
    SLICE_X103Y157       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246    10.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.146    12.712    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X103Y157       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism              0.470    13.183    
                         clock uncertainty           -0.035    13.147    
    SLICE_X103Y157       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    13.172    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         13.172    
                         arrival time                          -7.742    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.503ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usp_rf_data_converter_0_axi_aclk rise@10.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        4.382ns  (logic 1.009ns (23.026%)  route 3.373ns (76.974%))
  Logic Levels:           9  (CARRY8=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.145ns (routing 0.861ns, distribution 1.284ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X104Y161       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y161       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     3.364 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[14]/Q
                         net (fo=137, routed)         1.581     4.944    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_reg[10]
    SLICE_X116Y198       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090     5.034 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/por_state_machine_i_i_271/O
                         net (fo=8, routed)           0.156     5.190    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].wrce_out_i_reg[0]_3
    SLICE_X115Y198       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     5.280 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_4__0/O
                         net (fo=18, routed)          0.105     5.385    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac_disable
    SLICE_X116Y198       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.051     5.436 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[12]_i_8/O
                         net (fo=2, routed)           0.104     5.540    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[3]
    SLICE_X114Y198       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     5.639 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10/O
                         net (fo=1, routed)           0.099     5.738    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_10_n_0
    SLICE_X114Y197       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     5.884 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4/O
                         net (fo=2, routed)           0.761     6.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_4_n_0
    SLICE_X105Y160       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.124     6.770 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out[11]_i_3/O
                         net (fo=2, routed)           0.098     6.868    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X105Y160       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     6.957 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.289     7.246    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X103Y158       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     7.452 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[4]
                         net (fo=1, routed)           0.121     7.573    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_11
    SLICE_X103Y157       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     7.610 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1/O
                         net (fo=1, routed)           0.059     7.669    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[5]
    SLICE_X103Y157       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246    10.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.145    12.711    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X103Y157       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/C
                         clock pessimism              0.470    13.182    
                         clock uncertainty           -0.035    13.146    
    SLICE_X103Y157       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    13.171    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         13.171    
                         arrival time                          -7.669    
  -------------------------------------------------------------------
                         slack                                  5.503    

Slack (MET) :             5.546ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/data_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DADDR[9]
                            (rising edge-triggered cell RFDAC clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (usp_rf_data_converter_0_axi_aclk rise@10.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        3.624ns  (logic 0.275ns (7.589%)  route 3.349ns (92.411%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.836ns = ( 12.836 - 10.000 ) 
    Source Clock Delay      (SCD):    3.345ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.486ns (routing 0.951ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.269ns (routing 0.861ns, distribution 1.408ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.486     3.345    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/aux_clk
    SLICE_X115Y183       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/data_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y183       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.423 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/data_reg[26]/Q
                         net (fo=137, routed)         0.572     3.995    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/tile_index[0]
    SLICE_X117Y172       LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.146     4.141 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/dac3_drpaddr[10]_INST_0_i_4/O
                         net (fo=11, routed)          0.682     4.823    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/tx3_u_dac
    SLICE_X118Y211       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.051     4.874 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac3/dac3_drpaddr[9]_INST_0/O
                         net (fo=1, routed)           2.095     6.969    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i_n_356
    RFDAC_X0Y3           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246    10.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000    10.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297    10.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.269    12.836    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y3           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
                         clock pessimism              0.383    13.219    
                         clock uncertainty           -0.035    13.183    
    RFDAC_X0Y3           RFDAC (Setup_RFDAC_DCLK_DADDR[9])
                                                     -0.668    12.515    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                          -6.969    
  -------------------------------------------------------------------
                         slack                                  5.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/status_drp_drdy_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_axi_aclk rise@0.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.081ns (47.909%)  route 0.088ns (52.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.344ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      2.209ns (routing 0.861ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.484ns (routing 0.951ns, distribution 1.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.209     2.776    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/clk
    SLICE_X116Y179       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y179       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.835 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r_reg[5]/Q
                         net (fo=7, routed)           0.065     2.900    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r[5]
    SLICE_X114Y179       LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.022     2.922 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/status_drp_drdy_i_1/O
                         net (fo=1, routed)           0.023     2.945    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/status_drp_drdy_i
    SLICE_X114Y179       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/status_drp_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.484     3.344    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/clk
    SLICE_X114Y179       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/status_drp_drdy_reg/C
                         clock pessimism             -0.470     2.874    
    SLICE_X114Y179       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     2.934    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/status_drp_drdy_reg
  -------------------------------------------------------------------
                         required time                         -2.934    
                         arrival time                           2.945    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/user_drp_drdy_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_axi_aclk rise@0.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.081ns (32.176%)  route 0.171ns (67.824%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.209ns (routing 0.861ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.480ns (routing 0.951ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.209     2.776    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/clk
    SLICE_X116Y179       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y179       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.835 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r_reg[5]/Q
                         net (fo=7, routed)           0.149     2.983    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r[5]
    SLICE_X116Y180       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     3.005 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/user_drp_drdy_i_1/O
                         net (fo=1, routed)           0.022     3.027    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/user_drp_drdy_i_1_n_0
    SLICE_X116Y180       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/user_drp_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.480     3.339    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/clk
    SLICE_X116Y180       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/user_drp_drdy_reg/C
                         clock pessimism             -0.387     2.953    
    SLICE_X116Y180       FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     3.013    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/user_drp_drdy_reg
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/por_drp_drdy_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_axi_aclk rise@0.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.082ns (32.190%)  route 0.173ns (67.810%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.339ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      2.209ns (routing 0.861ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.480ns (routing 0.951ns, distribution 1.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.209     2.776    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/clk
    SLICE_X116Y179       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y179       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.835 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r_reg[5]/Q
                         net (fo=7, routed)           0.149     2.983    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/drp_drdy_r[5]
    SLICE_X116Y180       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     3.006 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/por_drp_drdy_i_1/O
                         net (fo=1, routed)           0.024     3.030    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/por_drp_drdy_i
    SLICE_X116Y180       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/por_drp_drdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.480     3.339    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/clk
    SLICE_X116Y180       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/por_drp_drdy_reg/C
                         clock pessimism             -0.387     2.953    
    SLICE_X116Y180       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     3.013    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc2/por_drp_drdy_reg
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/C
                            (rising edge-triggered cell FDSE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_axi_aclk rise@0.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.166ns  (logic 0.081ns (48.821%)  route 0.085ns (51.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.272ns
    Source Clock Delay      (SCD):    2.715ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      2.148ns (routing 0.861ns, distribution 1.287ns)
  Clock Net Delay (Destination): 2.412ns (routing 0.951ns, distribution 1.461ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.148     2.715    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/s_sc_aclk
    SLICE_X99Y154        FDSE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y154        FDSE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.773 f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/is_zero_r_reg/Q
                         net (fo=3, routed)           0.063     2.836    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/cnt_is_zero
    SLICE_X98Y154        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     2.859 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/gen_single_rank.full_r_i_1/O
                         net (fo=1, routed)           0.022     2.881    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr_n_2
    SLICE_X98Y154        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.412     3.272    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X98Y154        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg/C
                         clock pessimism             -0.470     2.801    
    SLICE_X98Y154        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.861    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.full_r_reg
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           2.881    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_adc3_powerup_state_ack/read_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_adc3_powerup_state_ack/read_ack_tog_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_axi_aclk rise@0.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.811%)  route 0.035ns (47.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.388ns
  Clock Net Delay (Source):      1.360ns (routing 0.522ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.529ns (routing 0.588ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.360     1.658    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_adc3_powerup_state_ack/s_axi_aclk
    SLICE_X111Y175       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_adc3_powerup_state_ack/read_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y175       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.697 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_adc3_powerup_state_ack/read_ack_tog_reg/Q
                         net (fo=2, routed)           0.035     1.732    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_adc3_powerup_state_ack/read_ack_tog_reg_0
    SLICE_X111Y175       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_adc3_powerup_state_ack/read_ack_tog_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.529     2.052    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_adc3_powerup_state_ack/s_axi_aclk
    SLICE_X111Y175       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_adc3_powerup_state_ack/read_ack_tog_r_reg/C
                         clock pessimism             -0.388     1.664    
    SLICE_X111Y175       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.711    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_adc3_powerup_state_ack/read_ack_tog_r_reg
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_dac1_powerup_state_ack/read_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_dac1_powerup_state_ack/read_ack_tog_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_axi_aclk rise@0.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.037ns (47.436%)  route 0.041ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.385ns
  Clock Net Delay (Source):      1.343ns (routing 0.522ns, distribution 0.821ns)
  Clock Net Delay (Destination): 1.509ns (routing 0.588ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.343     1.641    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_dac1_powerup_state_ack/s_axi_aclk
    SLICE_X109Y199       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_dac1_powerup_state_ack/read_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.678 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_dac1_powerup_state_ack/read_ack_tog_reg/Q
                         net (fo=2, routed)           0.041     1.719    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_dac1_powerup_state_ack/read_ack_tog_reg_0
    SLICE_X109Y199       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_dac1_powerup_state_ack/read_ack_tog_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.509     2.033    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_dac1_powerup_state_ack/s_axi_aclk
    SLICE_X109Y199       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_dac1_powerup_state_ack/read_ack_tog_r_reg/C
                         clock pessimism             -0.385     1.647    
    SLICE_X109Y199       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.694    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_powerup_state_irq/i_dac1_powerup_state_ack/read_ack_tog_r_reg
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.aresetn_d_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.woffset_vacancy_i_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_axi_aclk rise@0.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.081ns (45.191%)  route 0.098ns (54.809%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.284ns
    Source Clock Delay      (SCD):    2.720ns
    Clock Pessimism Removal (CPR):    0.470ns
  Clock Net Delay (Source):      2.153ns (routing 0.861ns, distribution 1.292ns)
  Clock Net Delay (Destination): 2.424ns (routing 0.951ns, distribution 1.473ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.153     2.720    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aclk
    SLICE_X99Y159        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.aresetn_d_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y159        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.778 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.aresetn_d_reg[0]/Q
                         net (fo=3, routed)           0.074     2.852    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.aresetn_d_reg_n_0_[0]
    SLICE_X98Y159        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     2.875 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.woffset_vacancy_i_i_1/O
                         net (fo=1, routed)           0.024     2.899    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.woffset_vacancy_i_i_1_n_0
    SLICE_X98Y159        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.woffset_vacancy_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.424     3.284    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/aclk
    SLICE_X98Y159        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.woffset_vacancy_i_reg/C
                         clock pessimism             -0.470     2.813    
    SLICE_X98Y159        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.873    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_reg.woffset_vacancy_i_reg
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.899    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_wdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[425]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_axi_aclk rise@0.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.060ns (44.273%)  route 0.076ns (55.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.335ns
    Source Clock Delay      (SCD):    2.766ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      2.199ns (routing 0.861ns, distribution 1.338ns)
  Clock Net Delay (Destination): 2.475ns (routing 0.951ns, distribution 1.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.199     2.766    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X114Y144       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y144       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     2.826 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_wdata_reg[9]/Q
                         net (fo=19, routed)          0.076     2.901    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[31]_0[9]
    SLICE_X114Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[425]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.475     3.335    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X114Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[425]/C
                         clock pessimism             -0.524     2.810    
    SLICE_X114Y142       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     2.872    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[425]
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           2.901    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_wdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[506]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_axi_aclk rise@0.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.797%)  route 0.080ns (57.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.350ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    0.524ns
  Clock Net Delay (Source):      2.209ns (routing 0.861ns, distribution 1.348ns)
  Clock Net Delay (Destination): 2.490ns (routing 0.951ns, distribution 1.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.209     2.776    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X114Y132       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_wdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y132       FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.060     2.836 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/mem_wdata_reg[26]/Q
                         net (fo=17, routed)          0.080     2.916    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[31]_0[26]
    SLICE_X114Y131       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[506]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.490     3.350    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X114Y131       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[506]/C
                         clock pessimism             -0.524     2.826    
    SLICE_X114Y131       FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.886    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[506]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/por_drp_drdy_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_start_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             usp_rf_data_converter_0_axi_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_axi_aclk rise@0.000ns - usp_rf_data_converter_0_axi_aclk rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.081ns (48.013%)  route 0.088ns (51.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.301ns
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Net Delay (Source):      2.189ns (routing 0.861ns, distribution 1.328ns)
  Clock Net Delay (Destination): 2.441ns (routing 0.951ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.189     2.756    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/aux_clk
    SLICE_X118Y202       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/por_drp_drdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y202       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.814 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac1/por_drp_drdy_reg/Q
                         net (fo=6, routed)           0.066     2.879    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_drp_drdy
    SLICE_X117Y202       LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     2.902 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_start_i_1__1/O
                         net (fo=1, routed)           0.022     2.924    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_start_i_1__1_n_0
    SLICE_X117Y202       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.441     3.301    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/aux_clk
    SLICE_X117Y202       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_start_reg/C
                         clock pessimism             -0.467     2.834    
    SLICE_X117Y202       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     2.894    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_dac1/por_timer_start_reg
  -------------------------------------------------------------------
                         required time                         -2.894    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usp_rf_data_converter_0_axi_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { s_axi_aclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     RFADC/DCLK        n/a            4.000         10.000      6.000      RFADC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     RFADC/DCLK        n/a            4.000         10.000      6.000      RFADC_X0Y1  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     RFADC/DCLK        n/a            4.000         10.000      6.000      RFADC_X0Y2  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     RFADC/DCLK        n/a            4.000         10.000      6.000      RFADC_X0Y3  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     RFDAC/DCLK        n/a            4.000         10.000      6.000      RFDAC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK        n/a            4.000         10.000      6.000      RFDAC_X0Y1  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK        n/a            4.000         10.000      6.000      RFDAC_X0Y2  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/DCLK
Min Period        n/a     RFDAC/DCLK        n/a            4.000         10.000      6.000      RFDAC_X0Y3  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/DCLK
Min Period        n/a     RFADC/PLL_MONCLK  n/a            2.500         10.000      7.500      RFADC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     RFADC/PLL_MONCLK  n/a            2.500         10.000      7.500      RFADC_X0Y1  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Low Pulse Width   Slow    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y1  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y1  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y2  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y2  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y3  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y3  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    RFDAC/DCLK        n/a            1.600         5.000       3.400      RFDAC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    RFDAC/DCLK        n/a            1.600         5.000       3.400      RFDAC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y1  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y1  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y2  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y2  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y3  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    RFADC/DCLK        n/a            1.600         5.000       3.400      RFADC_X0Y3  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    RFDAC/DCLK        n/a            1.600         5.000       3.400      RFDAC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    RFDAC/DCLK        n/a            1.600         5.000       3.400      RFDAC_X0Y0  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  usp_rf_data_converter_0_m2_axis_aclk
  To Clock:  usp_rf_data_converter_0_m2_axis_aclk

Setup :            0  Failing Endpoints,  Worst Slack        2.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@4.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.442ns (28.618%)  route 1.102ns (71.382%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 6.144 - 4.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.836ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/Q
                         net (fo=13, routed)          0.381     3.089    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/wea_r
    SLICE_X118Y139       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.179 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra[9]_i_14/O
                         net (fo=1, routed)           0.048     3.227    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_reg_1
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.350 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     3.624    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.774 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.400     4.174    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      4.000     4.000 r  
    AL16                                              0.000     4.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     4.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     4.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.581     6.144    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[0]/C
                         clock pessimism              0.409     6.553    
                         clock uncertainty           -0.035     6.517    
    SLICE_X118Y138       FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074     6.443    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[0]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@4.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.442ns (28.618%)  route 1.102ns (71.382%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 6.144 - 4.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.836ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/Q
                         net (fo=13, routed)          0.381     3.089    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/wea_r
    SLICE_X118Y139       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.179 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra[9]_i_14/O
                         net (fo=1, routed)           0.048     3.227    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_reg_1
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.350 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     3.624    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.774 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.400     4.174    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      4.000     4.000 r  
    AL16                                              0.000     4.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     4.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     4.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.581     6.144    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[2]/C
                         clock pessimism              0.409     6.553    
                         clock uncertainty           -0.035     6.517    
    SLICE_X118Y138       FDRE (Setup_DFF2_SLICEM_C_R)
                                                     -0.074     6.443    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[2]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@4.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.442ns (28.618%)  route 1.102ns (71.382%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 6.144 - 4.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.836ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/Q
                         net (fo=13, routed)          0.381     3.089    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/wea_r
    SLICE_X118Y139       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.179 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra[9]_i_14/O
                         net (fo=1, routed)           0.048     3.227    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_reg_1
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.350 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     3.624    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.774 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.400     4.174    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      4.000     4.000 r  
    AL16                                              0.000     4.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     4.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     4.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.581     6.144    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[3]/C
                         clock pessimism              0.409     6.553    
                         clock uncertainty           -0.035     6.517    
    SLICE_X118Y138       FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074     6.443    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[3]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@4.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.442ns (28.618%)  route 1.102ns (71.382%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 6.144 - 4.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.836ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/Q
                         net (fo=13, routed)          0.381     3.089    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/wea_r
    SLICE_X118Y139       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.179 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra[9]_i_14/O
                         net (fo=1, routed)           0.048     3.227    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_reg_1
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.350 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     3.624    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.774 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.400     4.174    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      4.000     4.000 r  
    AL16                                              0.000     4.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     4.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     4.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.581     6.144    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[4]/C
                         clock pessimism              0.409     6.553    
                         clock uncertainty           -0.035     6.517    
    SLICE_X118Y138       FDRE (Setup_CFF2_SLICEM_C_R)
                                                     -0.074     6.443    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[4]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@4.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.442ns (28.618%)  route 1.102ns (71.382%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns = ( 6.144 - 4.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.836ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/Q
                         net (fo=13, routed)          0.381     3.089    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/wea_r
    SLICE_X118Y139       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.179 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra[9]_i_14/O
                         net (fo=1, routed)           0.048     3.227    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_reg_1
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.350 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     3.624    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.774 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.400     4.174    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      4.000     4.000 r  
    AL16                                              0.000     4.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     4.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     4.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.581     6.144    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[5]/C
                         clock pessimism              0.409     6.553    
                         clock uncertainty           -0.035     6.517    
    SLICE_X118Y138       FDRE (Setup_BFF_SLICEM_C_R)
                                                     -0.074     6.443    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[5]
  -------------------------------------------------------------------
                         required time                          6.443    
                         arrival time                          -4.174    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.302ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@4.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        1.512ns  (logic 0.442ns (29.241%)  route 1.070ns (70.759%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns = ( 6.143 - 4.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.836ns, distribution 0.744ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/Q
                         net (fo=13, routed)          0.381     3.089    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/wea_r
    SLICE_X118Y139       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.179 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra[9]_i_14/O
                         net (fo=1, routed)           0.048     3.227    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_reg_1
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.350 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     3.624    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.774 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.367     4.141    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      4.000     4.000 r  
    AL16                                              0.000     4.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     4.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     4.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.580     6.143    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[1]/C
                         clock pessimism              0.409     6.552    
                         clock uncertainty           -0.035     6.516    
    SLICE_X118Y139       FDRE (Setup_AFF_SLICEM_C_R)
                                                     -0.074     6.442    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[1]
  -------------------------------------------------------------------
                         required time                          6.442    
                         arrival time                          -4.141    
  -------------------------------------------------------------------
                         slack                                  2.302    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@4.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.442ns (30.312%)  route 1.016ns (69.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 6.141 - 4.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.836ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/Q
                         net (fo=13, routed)          0.381     3.089    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/wea_r
    SLICE_X118Y139       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.179 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra[9]_i_14/O
                         net (fo=1, routed)           0.048     3.227    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_reg_1
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.350 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     3.624    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.774 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.314     4.087    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      4.000     4.000 r  
    AL16                                              0.000     4.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     4.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     4.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.579     6.141    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[6]/C
                         clock pessimism              0.409     6.550    
                         clock uncertainty           -0.035     6.515    
    SLICE_X117Y138       FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     6.441    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[6]
  -------------------------------------------------------------------
                         required time                          6.441    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@4.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.442ns (30.312%)  route 1.016ns (69.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 6.141 - 4.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.836ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/Q
                         net (fo=13, routed)          0.381     3.089    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/wea_r
    SLICE_X118Y139       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.179 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra[9]_i_14/O
                         net (fo=1, routed)           0.048     3.227    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_reg_1
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.350 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     3.624    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.774 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.314     4.087    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      4.000     4.000 r  
    AL16                                              0.000     4.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     4.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     4.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.579     6.141    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[7]/C
                         clock pessimism              0.409     6.550    
                         clock uncertainty           -0.035     6.515    
    SLICE_X117Y138       FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     6.441    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[7]
  -------------------------------------------------------------------
                         required time                          6.441    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@4.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.442ns (30.312%)  route 1.016ns (69.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 6.141 - 4.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.836ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/Q
                         net (fo=13, routed)          0.381     3.089    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/wea_r
    SLICE_X118Y139       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.179 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra[9]_i_14/O
                         net (fo=1, routed)           0.048     3.227    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_reg_1
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.350 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     3.624    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.774 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.314     4.087    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      4.000     4.000 r  
    AL16                                              0.000     4.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     4.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     4.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.579     6.141    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[8]/C
                         clock pessimism              0.409     6.550    
                         clock uncertainty           -0.035     6.515    
    SLICE_X117Y138       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     6.441    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[8]
  -------------------------------------------------------------------
                         required time                          6.441    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@4.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        1.458ns  (logic 0.442ns (30.312%)  route 1.016ns (69.688%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns = ( 6.141 - 4.000 ) 
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.409ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.836ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/Q
                         net (fo=13, routed)          0.381     3.089    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/wea_r
    SLICE_X118Y139       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     3.179 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra[9]_i_14/O
                         net (fo=1, routed)           0.048     3.227    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_reg_1
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.123     3.350 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     3.624    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     3.774 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.314     4.087    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      4.000     4.000 r  
    AL16                                              0.000     4.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     4.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     4.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.579     6.141    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[9]/C
                         clock pessimism              0.409     6.550    
                         clock uncertainty           -0.035     6.515    
    SLICE_X117Y138       FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     6.441    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[9]
  -------------------------------------------------------------------
                         required time                          6.441    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                  2.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[94]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/DINADIN[22]
                            (rising edge-triggered cell RAMB36E2 clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.037ns (25.694%)  route 0.107ns (74.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.989ns (routing 0.504ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.566ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.989     1.288    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/s2_axis_clock
    SLICE_X118Y133       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[94]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y133       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.325 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[94]/Q
                         net (fo=1, routed)           0.107     1.432    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/dina[94]
    RAMB36_X11Y26        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/DINADIN[22]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.190     1.713    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/clka
    RAMB36_X11Y26        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.310     1.402    
    RAMB36_X11Y26        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[22])
                                                     -0.005     1.397    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.432    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.288ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.989ns (routing 0.504ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.566ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.989     1.288    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/s2_axis_clock
    SLICE_X118Y134       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y134       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.327 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[56]/Q
                         net (fo=1, routed)           0.106     1.433    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/dina[56]
    RAMB36_X11Y26        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.190     1.713    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/clka
    RAMB36_X11Y26        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.310     1.402    
    RAMB36_X11Y26        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.005     1.397    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[114]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2/DINADIN[26]
                            (rising edge-triggered cell RAMB36E2 clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.060ns (29.412%)  route 0.144ns (70.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    2.150ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Net Delay (Source):      1.588ns (routing 0.836ns, distribution 0.752ns)
  Clock Net Delay (Destination): 1.905ns (routing 0.918ns, distribution 0.987ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.588     2.150    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/s2_axis_clock
    SLICE_X118Y136       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[114]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y136       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.210 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[114]/Q
                         net (fo=1, routed)           0.144     2.354    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/dina[114]
    RAMB36_X11Y27        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2/DINADIN[26]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.905     2.758    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/clka
    RAMB36_X11Y27        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
                         clock pessimism             -0.411     2.347    
    RAMB36_X11Y27        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[26])
                                                     -0.028     2.319    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.984ns (routing 0.504ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.566ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.984     1.283    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/s2_axis_clock
    SLICE_X118Y144       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y144       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.322 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[44]/Q
                         net (fo=1, routed)           0.107     1.429    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/dina[44]
    RAMB36_X11Y28        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.185     1.708    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/clka
    RAMB36_X11Y28        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.310     1.397    
    RAMB36_X11Y28        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.005     1.392    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/DINADIN[8]
                            (rising edge-triggered cell RAMB36E2 clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.039ns (26.531%)  route 0.108ns (73.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.983ns (routing 0.504ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.566ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.983     1.282    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/s2_axis_clock
    SLICE_X118Y144       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y144       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.321 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[40]/Q
                         net (fo=1, routed)           0.108     1.429    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/dina[40]
    RAMB36_X11Y28        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/DINADIN[8]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.185     1.708    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/clka
    RAMB36_X11Y28        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.310     1.397    
    RAMB36_X11Y28        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[8])
                                                     -0.005     1.392    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.429    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/DINADIN[12]
                            (rising edge-triggered cell RAMB36E2 clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.039ns (26.712%)  route 0.107ns (73.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    1.289ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.990ns (routing 0.504ns, distribution 0.486ns)
  Clock Net Delay (Destination): 1.190ns (routing 0.566ns, distribution 0.624ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.990     1.289    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/s2_axis_clock
    SLICE_X118Y134       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y134       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.328 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[60]/Q
                         net (fo=1, routed)           0.107     1.435    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/dina[60]
    RAMB36_X11Y26        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/DINADIN[12]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.190     1.713    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/clka
    RAMB36_X11Y26        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
                         clock pessimism             -0.310     1.402    
    RAMB36_X11Y26        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[12])
                                                     -0.005     1.397    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB36E2 clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.038ns (26.573%)  route 0.105ns (73.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.984ns (routing 0.504ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.566ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.984     1.283    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/s2_axis_clock
    SLICE_X118Y145       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y145       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.321 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[0]/Q
                         net (fo=1, routed)           0.105     1.426    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/dina[0]
    RAMB36_X11Y29        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.181     1.704    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/clka
    RAMB36_X11Y29        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.310     1.393    
    RAMB36_X11Y29        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[0])
                                                     -0.005     1.388    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[72]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/DINADIN[16]
                            (rising edge-triggered cell RAMB36E2 clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.351%)  route 0.109ns (73.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.984ns (routing 0.504ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.566ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.984     1.283    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/s2_axis_clock
    SLICE_X118Y143       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[72]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y143       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     1.322 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[72]/Q
                         net (fo=1, routed)           0.109     1.431    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/dina[72]
    RAMB36_X11Y28        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/DINADIN[16]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.185     1.708    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/clka
    RAMB36_X11Y28        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.310     1.397    
    RAMB36_X11Y28        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[16])
                                                     -0.005     1.392    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/DINADIN[14]
                            (rising edge-triggered cell RAMB36E2 clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.039ns (26.897%)  route 0.106ns (73.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.983ns (routing 0.504ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.181ns (routing 0.566ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.983     1.282    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/s2_axis_clock
    SLICE_X118Y144       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y144       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.321 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[38]/Q
                         net (fo=1, routed)           0.106     1.427    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/dina[38]
    RAMB36_X11Y29        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/DINADIN[14]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.181     1.704    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/clka
    RAMB36_X11Y29        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
                         clock pessimism             -0.310     1.393    
    RAMB36_X11Y29        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[14])
                                                     -0.005     1.388    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/DINADIN[29]
                            (rising edge-triggered cell RAMB36E2 clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             usp_rf_data_converter_0_m2_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns - usp_rf_data_converter_0_m2_axis_aclk rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.038ns (25.333%)  route 0.112ns (74.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.310ns
  Clock Net Delay (Source):      0.982ns (routing 0.504ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.566ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.982     1.281    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/s2_axis_clock
    SLICE_X118Y146       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y146       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.319 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/dina_r_reg[109]/Q
                         net (fo=1, routed)           0.112     1.431    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/dina[109]
    RAMB36_X11Y28        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/DINADIN[29]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.185     1.708    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/clka
    RAMB36_X11Y28        RAMB36E2                                     r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
                         clock pessimism             -0.310     1.397    
    RAMB36_X11Y28        RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[29])
                                                     -0.005     1.392    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usp_rf_data_converter_0_m2_axis_aclk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { adc2_axis_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RFADC/FABRIC_CLK    n/a            1.626         4.000       2.374      RFADC_X0Y2      usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.000       2.645      RAMB36_X11Y29   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.000       2.645      RAMB36_X11Y28   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.000       2.645      RAMB36_X11Y27   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         4.000       2.645      RAMB36_X11Y26   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         4.000       2.710      BUFGCE_X0Y0     adc2_axis_aclk_bufg_i/I
Min Period        n/a     SRL16E/CLK          n/a            1.064         4.000       2.936      SLICE_X118Y145  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[0].srl_delay_gen_1/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         4.000       2.936      SLICE_X118Y145  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[10].srl_delay_gen_1/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         4.000       2.936      SLICE_X118Y145  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[11].srl_delay_gen_1/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         4.000       2.936      SLICE_X118Y145  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.genblk1[0].genblk1[12].srl_delay_gen_1/CLK
Low Pulse Width   Slow    RFADC/FABRIC_CLK    n/a            0.650         2.000       1.350      RFADC_X0Y2      usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Fast    RFADC/FABRIC_CLK    n/a            0.650         2.000       1.350      RFADC_X0Y2      usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y29   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y29   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y28   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y28   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y27   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y27   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y26   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y26   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RFADC/FABRIC_CLK    n/a            0.650         2.000       1.350      RFADC_X0Y2      usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Fast    RFADC/FABRIC_CLK    n/a            0.650         2.000       1.350      RFADC_X0Y2      usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y29   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y29   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y28   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y28   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y27   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y27   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_2/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y26   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         2.000       1.458      RAMB36_X11Y26   usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/xpm_mem_ds_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_narrow.mem_reg_bram_3/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  usp_rf_data_converter_0_s0_axis_aclk
  To Clock:  usp_rf_data_converter_0_s0_axis_aclk

Setup :            0  Failing Endpoints,  Worst Slack        0.679ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.679ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[12]
                            (rising edge-triggered cell RFDAC clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (usp_rf_data_converter_0_s0_axis_aclk rise@2.500ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        1.523ns  (logic 0.079ns (5.187%)  route 1.444ns (94.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 5.178 - 2.500 ) 
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 1.338ns, distribution 1.089ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.218ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.427     3.287    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X105Y140       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y140       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[12]/Q
                         net (fo=1, routed)           1.444     4.810    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[12]
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[12]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      2.500     2.500 r  
    AL17                                              0.000     2.500 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     2.500    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     2.746 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.746    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.746 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     3.044    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.068 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.110     5.178    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
                         clock pessimism              0.412     5.590    
                         clock uncertainty           -0.035     5.555    
    RFDAC_X0Y0           RFDAC (Setup_RFDAC_FABRIC_CLK_DATA_DAC0[12])
                                                     -0.066     5.489    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[11]
                            (rising edge-triggered cell RFDAC clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (usp_rf_data_converter_0_s0_axis_aclk rise@2.500ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.079ns (5.228%)  route 1.432ns (94.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 5.178 - 2.500 ) 
    Source Clock Delay      (SCD):    3.285ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.425ns (routing 1.338ns, distribution 1.087ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.218ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.425     3.285    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X105Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y142       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.364 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[11]/Q
                         net (fo=1, routed)           1.432     4.796    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[11]
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[11]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      2.500     2.500 r  
    AL17                                              0.000     2.500 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     2.500    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     2.746 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.746    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.746 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     3.044    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.068 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.110     5.178    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
                         clock pessimism              0.412     5.590    
                         clock uncertainty           -0.035     5.555    
    RFDAC_X0Y0           RFDAC (Setup_RFDAC_FABRIC_CLK_DATA_DAC0[11])
                                                     -0.066     5.489    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          5.489    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[10]
                            (rising edge-triggered cell RFDAC clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (usp_rf_data_converter_0_s0_axis_aclk rise@2.500ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        1.466ns  (logic 0.079ns (5.389%)  route 1.387ns (94.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 5.178 - 2.500 ) 
    Source Clock Delay      (SCD):    3.292ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.432ns (routing 1.338ns, distribution 1.094ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.218ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.432     3.292    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X105Y140       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y140       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.371 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[10]/Q
                         net (fo=1, routed)           1.387     4.758    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[10]
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[10]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      2.500     2.500 r  
    AL17                                              0.000     2.500 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     2.500    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     2.746 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.746    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.746 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     3.044    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.068 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.110     5.178    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
                         clock pessimism              0.412     5.590    
                         clock uncertainty           -0.035     5.555    
    RFDAC_X0Y0           RFDAC (Setup_RFDAC_FABRIC_CLK_DATA_DAC0[10])
                                                     -0.070     5.485    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          5.485    
                         arrival time                          -4.758    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[9]
                            (rising edge-triggered cell RFDAC clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (usp_rf_data_converter_0_s0_axis_aclk rise@2.500ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        1.469ns  (logic 0.079ns (5.378%)  route 1.390ns (94.622%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 5.178 - 2.500 ) 
    Source Clock Delay      (SCD):    3.286ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.426ns (routing 1.338ns, distribution 1.088ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.218ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.426     3.286    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X105Y141       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y141       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.365 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[9]/Q
                         net (fo=1, routed)           1.390     4.755    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[9]
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[9]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      2.500     2.500 r  
    AL17                                              0.000     2.500 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     2.500    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     2.746 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.746    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.746 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     3.044    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.068 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.110     5.178    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
                         clock pessimism              0.412     5.590    
                         clock uncertainty           -0.035     5.555    
    RFDAC_X0Y0           RFDAC (Setup_RFDAC_FABRIC_CLK_DATA_DAC0[9])
                                                     -0.073     5.482    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          5.482    
                         arrival time                          -4.755    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[8]
                            (rising edge-triggered cell RFDAC clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (usp_rf_data_converter_0_s0_axis_aclk rise@2.500ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        1.500ns  (logic 0.078ns (5.200%)  route 1.422ns (94.800%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 5.178 - 2.500 ) 
    Source Clock Delay      (SCD):    3.298ns
    Clock Pessimism Removal (CPR):    0.412ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.438ns (routing 1.338ns, distribution 1.100ns)
  Clock Net Delay (Destination): 2.110ns (routing 1.218ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.438     3.298    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X104Y140       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y140       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     3.376 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[8]/Q
                         net (fo=1, routed)           1.422     4.798    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s00_axis_tdata[8]
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[8]
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      2.500     2.500 r  
    AL17                                              0.000     2.500 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     2.500    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     2.746 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.746    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.746 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     3.044    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.068 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.110     5.178    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s0_axis_aclk
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
                         clock pessimism              0.412     5.590    
                         clock uncertainty           -0.035     5.555    
    RFDAC_X0Y0           RFDAC (Setup_RFDAC_FABRIC_CLK_DATA_DAC0[8])
                                                     -0.028     5.527    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                          5.527    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (usp_rf_data_converter_0_s0_axis_aclk rise@2.500ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.169ns (10.596%)  route 1.426ns (89.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 5.217 - 2.500 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.338ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.218ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.352     3.212    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/dest_clk
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y189       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.291 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/Q
                         net (fo=18, routed)          1.072     4.363    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m00_tready
    SLICE_X105Y141       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.453 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb[9]_i_1/O
                         net (fo=11, routed)          0.354     4.807    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/axis_valid_r
    SLICE_X106Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      2.500     2.500 r  
    AL17                                              0.000     2.500 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     2.500    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     2.746 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.746    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.746 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     3.044    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.068 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.149     5.217    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X106Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[1]/C
                         clock pessimism              0.416     5.633    
                         clock uncertainty           -0.035     5.597    
    SLICE_X106Y138       FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     5.537    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[1]
  -------------------------------------------------------------------
                         required time                          5.537    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (usp_rf_data_converter_0_s0_axis_aclk rise@2.500ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        1.595ns  (logic 0.169ns (10.596%)  route 1.426ns (89.404%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 5.217 - 2.500 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.338ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.218ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.352     3.212    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/dest_clk
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y189       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.291 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/Q
                         net (fo=18, routed)          1.072     4.363    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m00_tready
    SLICE_X105Y141       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.453 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb[9]_i_1/O
                         net (fo=11, routed)          0.354     4.807    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/axis_valid_r
    SLICE_X106Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      2.500     2.500 r  
    AL17                                              0.000     2.500 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     2.500    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     2.746 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.746    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.746 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     3.044    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.068 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.149     5.217    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X106Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[3]/C
                         clock pessimism              0.416     5.633    
                         clock uncertainty           -0.035     5.597    
    SLICE_X106Y138       FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     5.537    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[3]
  -------------------------------------------------------------------
                         required time                          5.537    
                         arrival time                          -4.807    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (usp_rf_data_converter_0_s0_axis_aclk rise@2.500ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.169ns (10.609%)  route 1.424ns (89.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 5.217 - 2.500 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.338ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.218ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.352     3.212    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/dest_clk
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y189       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.291 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/Q
                         net (fo=18, routed)          1.072     4.363    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m00_tready
    SLICE_X105Y141       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.453 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb[9]_i_1/O
                         net (fo=11, routed)          0.352     4.805    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/axis_valid_r
    SLICE_X106Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      2.500     2.500 r  
    AL17                                              0.000     2.500 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     2.500    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     2.746 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.746    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.746 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     3.044    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.068 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.149     5.217    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X106Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[0]/C
                         clock pessimism              0.416     5.633    
                         clock uncertainty           -0.035     5.597    
    SLICE_X106Y138       FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060     5.537    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[0]
  -------------------------------------------------------------------
                         required time                          5.537    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (usp_rf_data_converter_0_s0_axis_aclk rise@2.500ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.169ns (10.609%)  route 1.424ns (89.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 5.217 - 2.500 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.338ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.218ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.352     3.212    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/dest_clk
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y189       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.291 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/Q
                         net (fo=18, routed)          1.072     4.363    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m00_tready
    SLICE_X105Y141       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.453 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb[9]_i_1/O
                         net (fo=11, routed)          0.352     4.805    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/axis_valid_r
    SLICE_X106Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      2.500     2.500 r  
    AL17                                              0.000     2.500 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     2.500    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     2.746 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.746    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.746 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     3.044    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.068 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.149     5.217    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X106Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[2]/C
                         clock pessimism              0.416     5.633    
                         clock uncertainty           -0.035     5.597    
    SLICE_X106Y138       FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060     5.537    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[2]
  -------------------------------------------------------------------
                         required time                          5.537    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.732ns  (required time - arrival time)
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (usp_rf_data_converter_0_s0_axis_aclk rise@2.500ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        1.593ns  (logic 0.169ns (10.609%)  route 1.424ns (89.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.717ns = ( 5.217 - 2.500 ) 
    Source Clock Delay      (SCD):    3.212ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.352ns (routing 1.338ns, distribution 1.014ns)
  Clock Net Delay (Destination): 2.149ns (routing 1.218ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.352     3.212    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/dest_clk
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y189       FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079     3.291 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[3]/Q
                         net (fo=18, routed)          1.072     4.363    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m00_tready
    SLICE_X105Y141       LUT5 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     4.453 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb[9]_i_1/O
                         net (fo=11, routed)          0.352     4.805    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/axis_valid_r
    SLICE_X106Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      2.500     2.500 r  
    AL17                                              0.000     2.500 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     2.500    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     2.746 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.746    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.746 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     3.044    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.068 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.149     5.217    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X106Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[4]/C
                         clock pessimism              0.416     5.633    
                         clock uncertainty           -0.035     5.597    
    SLICE_X106Y138       FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060     5.537    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrb_reg[4]
  -------------------------------------------------------------------
                         required time                          5.537    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  0.732    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[104]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.115ns (53.991%)  route 0.098ns (46.009%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.298ns
    Source Clock Delay      (SCD):    2.725ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Net Delay (Source):      2.157ns (routing 1.218ns, distribution 0.939ns)
  Clock Net Delay (Destination): 2.438ns (routing 1.338ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.544    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.568 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.157     2.725    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X103Y140       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y140       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     2.784 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[104]/Q
                         net (fo=1, routed)           0.076     2.860    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/doutb_r2[104]
    SLICE_X104Y140       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.036     2.896 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data[8]_i_3/O
                         net (fo=1, routed)           0.012     2.908    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data[8]_i_3_n_0
    SLICE_X104Y140       MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.020     2.928 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.010     2.938    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[8]_i_1_n_0
    SLICE_X104Y140       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.438     3.298    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X104Y140       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[8]/C
                         clock pessimism             -0.467     2.831    
    SLICE_X104Y140       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     2.891    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk5[0].axis_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.938    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[0].srl_addr_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.082ns (35.251%)  route 0.151ns (64.749%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.296ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Net Delay (Source):      2.138ns (routing 1.218ns, distribution 0.920ns)
  Clock Net Delay (Destination): 2.436ns (routing 1.338ns, distribution 1.098ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.544    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.568 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.138     2.706    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X106Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[0].srl_addr_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     2.765 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[0].srl_addr_reg[0][4]/Q
                         net (fo=16, routed)          0.126     2.891    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/srl_addr[0]_0[4]
    SLICE_X104Y142       SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.023     2.914 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[0].genblk1[13].srl_delay_gen_1/Q
                         net (fo=1, routed)           0.025     2.939    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/doutb_r[13]
    SLICE_X104Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.436     3.296    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X104Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[13]/C
                         clock pessimism             -0.467     2.829    
    SLICE_X104Y142       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.891    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.891    
                         arrival time                           2.939    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/enable_sync_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        0.148ns  (logic 0.063ns (42.568%)  route 0.085ns (57.432%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.344ns
  Clock Net Delay (Source):      1.324ns (routing 0.731ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.491ns (routing 0.814ns, distribution 0.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.324     1.623    usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/dest_clk
    SLICE_X98Y137        FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y137        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.664 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.069     1.733    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/dest_out
    SLICE_X100Y137       LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.755 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/enable_sync_r_i_1/O
                         net (fo=1, routed)           0.016     1.771    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/enable_sync_r_i_1_n_0
    SLICE_X100Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/enable_sync_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.491     2.015    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X100Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/enable_sync_r_reg/C
                         clock pessimism             -0.344     1.672    
    SLICE_X100Y137       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.718    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/enable_sync_r_reg
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        0.106ns  (logic 0.053ns (49.941%)  route 0.053ns (50.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      1.321ns (routing 0.731ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.814ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.321     1.620    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y141       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y141       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.659 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[1]/Q
                         net (fo=4, routed)           0.032     1.691    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg_n_0_[1]
    SLICE_X107Y141       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     1.705 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count[3]_i_1/O
                         net (fo=1, routed)           0.021     1.726    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count[3]_i_1_n_0
    SLICE_X107Y141       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.489     2.013    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y141       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[3]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X107Y141       FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.046     1.672    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[2].srl_addr_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.080ns (36.786%)  route 0.137ns (63.214%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.274ns
    Source Clock Delay      (SCD):    2.706ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Net Delay (Source):      2.138ns (routing 1.218ns, distribution 0.920ns)
  Clock Net Delay (Destination): 2.414ns (routing 1.338ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.544    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.568 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.138     2.706    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X106Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[2].srl_addr_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y142       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     2.764 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[2].srl_addr_reg[2][4]/Q
                         net (fo=16, routed)          0.111     2.876    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/srl_addr[2]_2[4]
    SLICE_X107Y144       SRLC32E (Prop_E6LUT_SLICEM_A[4]_Q)
                                                      0.022     2.898 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[2].genblk1[4].srl_delay_gen_1/Q
                         net (fo=1, routed)           0.026     2.924    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/doutb_r[36]
    SLICE_X107Y144       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.414     3.274    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y144       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[36]/C
                         clock pessimism             -0.467     2.807    
    SLICE_X107Y144       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.869    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.869    
                         arrival time                           2.924    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[4].srl_addr_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[64]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.081ns (37.490%)  route 0.135ns (62.510%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Net Delay (Source):      2.144ns (routing 1.218ns, distribution 0.926ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.338ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.544    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.568 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.144     2.712    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X106Y141       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[4].srl_addr_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.771 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[4].srl_addr_reg[4][4]/Q
                         net (fo=16, routed)          0.107     2.878    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/srl_addr[4]_4[4]
    SLICE_X107Y142       SRLC32E (Prop_B6LUT_SLICEM_A[4]_Q)
                                                      0.022     2.900 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[4].genblk1[0].srl_delay_gen_1/Q
                         net (fo=1, routed)           0.028     2.928    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/doutb_r[64]
    SLICE_X107Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[64]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.418     3.278    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[64]/C
                         clock pessimism             -0.467     2.811    
    SLICE_X107Y142       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.062     2.873    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[64]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.928    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[5].srl_addr_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.051ns (39.560%)  route 0.078ns (60.440%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      1.323ns (routing 0.731ns, distribution 0.592ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.814ns, distribution 0.682ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.323     1.622    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[5].srl_addr_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y138       FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.659 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[5].srl_addr_reg[5][4]/Q
                         net (fo=16, routed)          0.059     1.718    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/srl_addr[5]_5[4]
    SLICE_X107Y137       SRLC32E (Prop_E6LUT_SLICEM_A[4]_Q)
                                                      0.014     1.732 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[5].genblk1[6].srl_delay_gen_1/Q
                         net (fo=1, routed)           0.019     1.751    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/doutb_r[86]
    SLICE_X107Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.496     2.020    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[86]/C
                         clock pessimism             -0.373     1.647    
    SLICE_X107Y137       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.694    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.054ns (49.485%)  route 0.055ns (50.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Net Delay (Source):      1.321ns (routing 0.731ns, distribution 0.590ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.814ns, distribution 0.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.321     1.620    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y141       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y141       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.659 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[1]/Q
                         net (fo=4, routed)           0.034     1.693    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg_n_0_[1]
    SLICE_X107Y141       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.708 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count[1]_i_1/O
                         net (fo=1, routed)           0.021     1.729    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count[1]_i_1_n_0
    SLICE_X107Y141       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.489     2.013    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y141       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[1]/C
                         clock pessimism             -0.387     1.626    
    SLICE_X107Y141       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.672    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.rem_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[4].srl_addr_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[66]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.081ns (36.809%)  route 0.139ns (63.191%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.278ns
    Source Clock Delay      (SCD):    2.712ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Net Delay (Source):      2.144ns (routing 1.218ns, distribution 0.926ns)
  Clock Net Delay (Destination): 2.418ns (routing 1.338ns, distribution 1.080ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.544    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.568 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.144     2.712    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X106Y141       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[4].srl_addr_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y141       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     2.771 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[4].srl_addr_reg[4][4]/Q
                         net (fo=16, routed)          0.107     2.878    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/srl_addr[4]_4[4]
    SLICE_X107Y142       SRLC32E (Prop_C6LUT_SLICEM_A[4]_Q)
                                                      0.022     2.900 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[4].genblk1[2].srl_delay_gen_1/Q
                         net (fo=1, routed)           0.032     2.932    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/doutb_r[66]
    SLICE_X107Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.418     3.278    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y142       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[66]/C
                         clock pessimism             -0.467     2.811    
    SLICE_X107Y142       FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     2.873    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[66]
  -------------------------------------------------------------------
                         required time                         -2.873    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[1].srl_addr_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             usp_rf_data_converter_0_s0_axis_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns - usp_rf_data_converter_0_s0_axis_aclk rise@0.000ns)
  Data Path Delay:        0.132ns  (logic 0.052ns (39.518%)  route 0.080ns (60.482%))
  Logic Levels:           1  (SRLC32E=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      1.324ns (routing 0.731ns, distribution 0.593ns)
  Clock Net Delay (Destination): 1.497ns (routing 0.814ns, distribution 0.683ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.324     1.623    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[1].srl_addr_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y138       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.661 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[1].srl_addr_reg[1][4]/Q
                         net (fo=16, routed)          0.062     1.722    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/srl_addr[1]_1[4]
    SLICE_X107Y137       SRLC32E (Prop_A6LUT_SLICEM_A[4]_Q)
                                                      0.014     1.736 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[1].genblk1[3].srl_delay_gen_1/Q
                         net (fo=1, routed)           0.018     1.754    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/doutb_r[19]
    SLICE_X107Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.497     2.021    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X107Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[19]/C
                         clock pessimism             -0.373     1.648    
    SLICE_X107Y137       FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047     1.695    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[7].doutb_r2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usp_rf_data_converter_0_s0_axis_aclk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dac0_axis_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RFDAC/FABRIC_CLK    n/a            1.600         2.500       0.900      RFDAC_X0Y0      usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.500       1.145      RAMB36_X10Y29   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.500       1.145      RAMB36_X10Y28   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.500       1.145      RAMB36_X10Y27   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_2/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         2.500       1.145      RAMB36_X10Y26   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_3/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         2.500       1.210      BUFGCE_X0Y23    dac0_axis_aclk_bufg_i/I
Min Period        n/a     SRLC32E/CLK         n/a            1.064         2.500       1.436      SLICE_X104Y144  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[0].genblk1[0].srl_delay_gen_1/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         2.500       1.436      SLICE_X103Y136  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[0].genblk1[10].srl_delay_gen_1/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         2.500       1.436      SLICE_X104Y141  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[0].genblk1[11].srl_delay_gen_1/CLK
Min Period        n/a     SRLC32E/CLK         n/a            1.064         2.500       1.436      SLICE_X104Y139  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/barrel_shift.genblk4[0].genblk1[12].srl_delay_gen_1/CLK
Low Pulse Width   Slow    RFDAC/FABRIC_CLK    n/a            0.640         1.250       0.610      RFDAC_X0Y0      usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    RFDAC/FABRIC_CLK    n/a            0.640         1.250       0.610      RFDAC_X0Y0      usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y29   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y29   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y28   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y28   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y27   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y27   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_2/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y26   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_3/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y26   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_3/CLKBWRCLK
High Pulse Width  Slow    RFDAC/FABRIC_CLK    n/a            0.640         1.250       0.610      RFDAC_X0Y0      usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    RFDAC/FABRIC_CLK    n/a            0.640         1.250       0.610      RFDAC_X0Y0      usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y29   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y29   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y28   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y28   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y27   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y27   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_2/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y26   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_3/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         1.250       0.708      RAMB36_X10Y26   usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/xpm_mem_dg_wrap2_i/xpm_mem_dg_sdpram_wrap_i/Ixpm_memory_tdpram/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg_bram_3/CLKBWRCLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay           139 Endpoints
Min Delay           139 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_aresetn
                            (input port)
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.594ns  (logic 1.234ns (26.868%)  route 3.359ns (73.132%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT1=1)
  Clock Path Skew:        2.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.703ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.137ns (routing 0.861ns, distribution 1.276ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 f  s_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aresetn_IBUF_inst/I
    A10                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.095     1.095 f  s_axi_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.095    s_axi_aresetn_IBUF_inst/OUT
    A10                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.095 f  s_axi_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3075, routed)        2.944     4.040    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X104Y146       LUT1 (Prop_A5LUT_SLICEM_I0_O)
                                                      0.139     4.179 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.415     4.594    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X97Y148        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.137     2.703    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X97Y148        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 dac0_axis_aresetn
                            (input port)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.109ns  (logic 0.494ns (15.892%)  route 2.615ns (84.108%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.768ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.861ns, distribution 1.340ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF16                                              0.000     0.000 r  dac0_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aresetn_IBUF_inst/I
    AF16                 INBUF (Prop_INBUF_HPIOB_S_PAD_O)
                                                      0.494     0.494 r  dac0_axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.494    dac0_axis_aresetn_IBUF_inst/OUT
    AF16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_S_I_O)
                                                      0.000     0.494 r  dac0_axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.615     3.109    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i/src_in
    SLICE_X110Y182       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.201     2.768    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i/dest_clk
    SLICE_X110Y182       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/cdc_dac0_clk_valid_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[14]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.627ns  (logic 0.000ns (0.000%)  route 2.627ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.193ns (routing 0.861ns, distribution 1.332ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[14]
                         net (fo=1, routed)           2.627     2.627    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/src_in
    SLICE_X114Y199       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.193     2.760    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/dest_clk
    SLICE_X114Y199       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac32_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 adc2_axis_aresetn
                            (input port)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/cdc_adc2_clk_valid_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.570ns  (logic 0.496ns (19.301%)  route 2.074ns (80.699%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.154ns (routing 0.861ns, distribution 1.293ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF17                                              0.000     0.000 r  adc2_axis_aresetn (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aresetn_IBUF_inst/I
    AF17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  adc2_axis_aresetn_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    adc2_axis_aresetn_IBUF_inst/OUT
    AF17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  adc2_axis_aresetn_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           2.074     2.570    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/cdc_adc2_clk_valid_i/src_in
    SLICE_X98Y166        FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/cdc_adc2_clk_valid_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.154     2.721    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/cdc_adc2_clk_valid_i/dest_clk
    SLICE_X98Y166        FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/cdc_adc2_clk_valid_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[14]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.544ns  (logic 0.000ns (0.000%)  route 2.544ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.188ns (routing 0.861ns, distribution 1.327ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[14]
                         net (fo=1, routed)           2.544     2.544    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/src_in
    SLICE_X111Y201       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.188     2.755    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/dest_clk
    SLICE_X111Y201       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac33_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[15]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.468ns  (logic 0.000ns (0.000%)  route 2.468ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.187ns (routing 0.861ns, distribution 1.326ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC2[15]
                         net (fo=1, routed)           2.468     2.468    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/src_in
    SLICE_X114Y201       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.187     2.753    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/dest_clk
    SLICE_X114Y201       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac32_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[14]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.455ns  (logic 0.000ns (0.000%)  route 2.455ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.186ns (routing 0.861ns, distribution 1.325ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[14]
                         net (fo=1, routed)           2.455     2.455    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/src_in
    SLICE_X111Y198       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.186     2.753    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/dest_clk
    SLICE_X111Y198       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac31_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[15]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.432ns  (logic 0.000ns (0.000%)  route 2.432ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.185ns (routing 0.861ns, distribution 1.324ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC1[15]
                         net (fo=1, routed)           2.432     2.432    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/src_in
    SLICE_X112Y200       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.185     2.752    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/dest_clk
    SLICE_X112Y200       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac31_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[14]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.341ns  (logic 0.000ns (0.000%)  route 2.341ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.190ns (routing 0.861ns, distribution 1.329ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC0[14]
                         net (fo=1, routed)           2.341     2.341    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/src_in
    SLICE_X114Y202       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.190     2.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/dest_clk
    SLICE_X114Y202       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac30_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[15]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.317ns  (logic 0.000ns (0.000%)  route 2.317ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.183ns (routing 0.861ns, distribution 1.322ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_DAC3[15]
                         net (fo=1, routed)           2.317     2.317    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/src_in
    SLICE_X118Y206       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.183     2.750    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/dest_clk
    SLICE_X118Y206       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_dac33_fifo_irq/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[3]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.113ns  (logic 0.000ns (0.000%)  route 0.113ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.521ns (routing 0.588ns, distribution 0.933ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[3]
                         net (fo=1, routed)           0.113     0.113    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range/src_in
    SLICE_X117Y158       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.521     2.045    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range/dest_clk
    SLICE_X117Y158       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_over_range/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[18]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_cm_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.132ns  (logic 0.000ns (0.000%)  route 0.132ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.588ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[18]
                         net (fo=1, routed)           0.132     0.132    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_cm_over_vol/src_in
    SLICE_X118Y177       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_cm_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.527     2.051    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_cm_over_vol/dest_clk
    SLICE_X118Y177       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_cm_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[2]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.168ns  (logic 0.000ns (0.000%)  route 0.168ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.534ns (routing 0.588ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[2]
                         net (fo=1, routed)           0.168     0.168    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol/src_in
    SLICE_X116Y170       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.534     2.057    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol/dest_clk
    SLICE_X116Y170       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[15]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.176ns  (logic 0.000ns (0.000%)  route 0.176ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[15]
                         net (fo=1, routed)           0.176     0.176    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq/src_in
    SLICE_X118Y170       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.050    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq/dest_clk
    SLICE_X118Y170       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[0]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.000ns (0.000%)  route 0.180ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.524ns (routing 0.588ns, distribution 0.936ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[0]
                         net (fo=1, routed)           0.180     0.180    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i/src_in
    SLICE_X118Y164       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.524     2.048    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i/dest_clk
    SLICE_X118Y164       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc2_status_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[18]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_cm_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.188ns  (logic 0.000ns (0.000%)  route 0.188ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.588ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[18]
                         net (fo=1, routed)           0.188     0.188    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_cm_over_vol/src_in
    SLICE_X116Y167       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_cm_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.528     2.052    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_cm_over_vol/dest_clk
    SLICE_X116Y167       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_cm_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[3]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.194ns  (logic 0.000ns (0.000%)  route 0.194ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.534ns (routing 0.588ns, distribution 0.946ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[3]
                         net (fo=1, routed)           0.194     0.194    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range/src_in
    SLICE_X116Y169       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.534     2.057    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range/dest_clk
    SLICE_X116Y169       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc23_over_range/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_ADC0[18]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc30_cm_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.215ns  (logic 0.000ns (0.000%)  route 0.215ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.525ns (routing 0.588ns, distribution 0.937ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_ADC0[18]
                         net (fo=1, routed)           0.215     0.215    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc30_cm_over_vol/src_in
    SLICE_X113Y187       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc30_cm_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.525     2.048    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc30_cm_over_vol/dest_clk
    SLICE_X113Y187       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc30_cm_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[14]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.223ns  (logic 0.000ns (0.000%)  route 0.223ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC2[14]
                         net (fo=1, routed)           0.223     0.223    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq/src_in
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq/dest_clk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc22_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[0]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.000ns (0.000%)  route 0.232ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.588ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_ADC3[0]
                         net (fo=1, routed)           0.232     0.232    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i/src_in
    SLICE_X118Y168       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.527     2.051    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i/dest_clk
    SLICE_X118Y168       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cdc_adc3_status_i/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC0_CLK
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.614ns  (logic 1.093ns (30.243%)  route 2.521ns (69.757%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           1.386     1.929    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[14]
    SLICE_X115Y155       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     2.079 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_61/O
                         net (fo=1, routed)           0.417     2.496    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_61_n_0
    SLICE_X113Y156       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     2.619 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_34/O
                         net (fo=1, routed)           0.179     2.798    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_34_n_0
    SLICE_X114Y159       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     2.833 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_15/O
                         net (fo=1, routed)           0.139     2.972    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_15_n_0
    SLICE_X114Y163       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     3.069 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.334     3.403    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.145     3.548 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     3.614    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.325ns  (logic 1.032ns (31.038%)  route 2.293ns (68.962%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           1.419     1.906    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[13]
    SLICE_X114Y156       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.150     2.056 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26/O
                         net (fo=1, routed)           0.283     2.339    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26_n_0
    SLICE_X112Y157       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     2.462 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_9/O
                         net (fo=1, routed)           0.361     2.823    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_9_n_0
    SLICE_X114Y163       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.149     2.972 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.182     3.154    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.277 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.048     3.325    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.089ns  (logic 0.779ns (25.219%)  route 2.310ns (74.781%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.861ns, distribution 1.346ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           1.549     2.003    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[9]
    SLICE_X114Y158       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.051     2.054 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_22/O
                         net (fo=1, routed)           0.097     2.151    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_22_n_0
    SLICE_X114Y158       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     2.273 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10/O
                         net (fo=1, routed)           0.378     2.651    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10_n_0
    SLICE_X115Y163       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.752 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.214     2.966    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.051     3.017 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.072     3.089    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.207     2.774    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.060ns  (logic 0.782ns (25.556%)  route 2.278ns (74.444%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 0.861ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           1.454     1.974    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[15]
    SLICE_X113Y155       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.052     2.026 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_45/O
                         net (fo=1, routed)           0.146     2.172    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_45_n_0
    SLICE_X114Y155       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036     2.208 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18/O
                         net (fo=1, routed)           0.248     2.456    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18_n_0
    SLICE_X114Y164       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     2.507 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4/O
                         net (fo=1, routed)           0.380     2.887    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     3.010 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.050     3.060    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.191     2.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.039ns  (logic 0.723ns (23.791%)  route 2.316ns (76.209%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           1.541     1.954    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[8]
    SLICE_X114Y158       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     2.102 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22/O
                         net (fo=1, routed)           0.082     2.184    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22_n_0
    SLICE_X113Y158       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     2.221 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10/O
                         net (fo=1, routed)           0.418     2.639    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10_n_0
    SLICE_X115Y163       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     2.676 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.225     2.901    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     2.989 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.050     3.039    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.921ns  (logic 0.815ns (27.901%)  route 2.106ns (72.099%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           1.474     1.899    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[10]
    SLICE_X115Y158       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.987 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22/O
                         net (fo=1, routed)           0.121     2.108    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22_n_0
    SLICE_X113Y158       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     2.258 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_9/O
                         net (fo=1, routed)           0.157     2.415    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_9_n_0
    SLICE_X113Y163       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     2.468 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.282     2.750    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     2.849 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     2.921    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.808ns  (logic 0.868ns (30.912%)  route 1.940ns (69.088%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           1.405     1.849    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[12]
    SLICE_X116Y158       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.997 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_26/O
                         net (fo=1, routed)           0.086     2.083    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_26_n_0
    SLICE_X115Y158       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.173 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_12/O
                         net (fo=1, routed)           0.086     2.259    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_12_n_0
    SLICE_X116Y158       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     2.295 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.312     2.607    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.757 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.808    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.657ns  (logic 0.719ns (27.061%)  route 1.938ns (72.939%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           1.435     1.909    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[11]
    SLICE_X115Y158       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     1.960 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_28/O
                         net (fo=1, routed)           0.135     2.095    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_28_n_0
    SLICE_X114Y159       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     2.131 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13/O
                         net (fo=1, routed)           0.137     2.268    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13_n_0
    SLICE_X114Y163       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     2.304 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.182     2.486    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     2.608 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     2.657    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.295ns  (logic 0.322ns (24.865%)  route 0.973ns (75.135%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.719     0.939    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[11]
    SLICE_X115Y158       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.022     0.961 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_28/O
                         net (fo=1, routed)           0.071     1.032    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_28_n_0
    SLICE_X114Y159       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.047 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13/O
                         net (fo=1, routed)           0.073     1.120    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13_n_0
    SLICE_X114Y163       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.135 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.094     1.229    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.050     1.279 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.295    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.349ns  (logic 0.379ns (28.095%)  route 0.970ns (71.905%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.704     0.914    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[12]
    SLICE_X116Y158       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.059     0.973 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_26/O
                         net (fo=1, routed)           0.045     1.018    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_26_n_0
    SLICE_X115Y158       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     1.053 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_12/O
                         net (fo=1, routed)           0.044     1.097    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_12_n_0
    SLICE_X116Y158       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.112 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.160     1.272    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.060     1.332 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.349    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.426ns  (logic 0.370ns (25.947%)  route 1.056ns (74.053%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.740     0.951    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[10]
    SLICE_X115Y158       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.035     0.986 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22/O
                         net (fo=1, routed)           0.062     1.048    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_22_n_0
    SLICE_X113Y158       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.060     1.108 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_9/O
                         net (fo=1, routed)           0.085     1.193    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_9_n_0
    SLICE_X113Y163       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     1.216 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.143     1.359    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     1.400 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.426    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.486ns  (logic 0.341ns (22.948%)  route 1.145ns (77.052%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.588ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.724     0.956    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[15]
    SLICE_X113Y155       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     0.978 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_45/O
                         net (fo=1, routed)           0.076     1.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_45_n_0
    SLICE_X114Y155       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.014     1.068 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18/O
                         net (fo=1, routed)           0.132     1.200    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_18_n_0
    SLICE_X114Y164       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.223 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4/O
                         net (fo=1, routed)           0.196     1.419    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_4_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     1.469 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.017     1.486    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.517     2.041    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.326ns (21.879%)  route 1.164ns (78.121%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.770     0.974    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[8]
    SLICE_X114Y158       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.059     1.033 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22/O
                         net (fo=1, routed)           0.043     1.076    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22_n_0
    SLICE_X113Y158       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     1.090 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10/O
                         net (fo=1, routed)           0.217     1.307    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_10_n_0
    SLICE_X115Y163       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     1.321 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.117     1.438    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     1.473 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.017     1.490    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.515ns  (logic 0.357ns (23.564%)  route 1.158ns (76.436%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.588ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.776     0.997    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[9]
    SLICE_X114Y158       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.020 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_22/O
                         net (fo=1, routed)           0.048     1.068    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_22_n_0
    SLICE_X114Y158       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     1.118 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10/O
                         net (fo=1, routed)           0.201     1.319    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_10_n_0
    SLICE_X115Y163       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.360 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.107     1.467    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     1.489 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.026     1.515    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.533     2.056    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.606ns  (logic 0.458ns (28.518%)  route 1.148ns (71.482%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.712     0.950    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[13]
    SLICE_X114Y156       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060     1.010 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26/O
                         net (fo=1, routed)           0.141     1.151    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26_n_0
    SLICE_X112Y157       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.050     1.201 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_9/O
                         net (fo=1, routed)           0.184     1.385    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_9_n_0
    SLICE_X114Y163       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     1.445 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.095     1.540    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.590 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.016     1.606    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC0_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.473ns (27.341%)  route 1.257ns (72.659%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.690     0.940    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[14]
    SLICE_X115Y155       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.060     1.000 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_61/O
                         net (fo=1, routed)           0.206     1.206    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_61_n_0
    SLICE_X113Y156       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.050     1.256 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_34/O
                         net (fo=1, routed)           0.092     1.348    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_34_n_0
    SLICE_X114Y159       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.014     1.362 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_15/O
                         net (fo=1, routed)           0.076     1.438    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_15_n_0
    SLICE_X114Y163       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.040     1.478 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.169     1.647    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     1.706 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.730    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC1_CLK
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.733ns  (logic 0.994ns (36.370%)  route 1.739ns (63.630%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           1.034     1.577    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[14]
    SLICE_X110Y156       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.150     1.727 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53/O
                         net (fo=1, routed)           0.088     1.815    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53_n_0
    SLICE_X110Y157       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     1.867 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_28/O
                         net (fo=1, routed)           0.216     2.083    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_28_n_0
    SLICE_X110Y162       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     2.171 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11/O
                         net (fo=1, routed)           0.252     2.423    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11_n_0
    SLICE_X111Y165       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.124     2.547 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.083     2.630    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.667 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     2.733    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.593ns  (logic 0.873ns (33.668%)  route 1.720ns (66.332%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 0.861ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.900     1.420    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[15]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.090     1.510 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_77/O
                         net (fo=1, routed)           0.089     1.599    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_77_n_0
    SLICE_X109Y157       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     1.636 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_32/O
                         net (fo=1, routed)           0.157     1.793    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_32_n_0
    SLICE_X109Y161       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     1.832 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7/O
                         net (fo=1, routed)           0.300     2.132    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7_n_0
    SLICE_X109Y168       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     2.284 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.224     2.508    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     2.543 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.050     2.593    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.191     2.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.437ns  (logic 0.769ns (31.555%)  route 1.668ns (68.445%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           1.124     1.611    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[13]
    SLICE_X110Y162       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     1.662 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_42/O
                         net (fo=1, routed)           0.045     1.707    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_42_n_0
    SLICE_X110Y161       LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     1.744 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_21/O
                         net (fo=1, routed)           0.089     1.833    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_21_n_0
    SLICE_X110Y162       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     1.885 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7/O
                         net (fo=1, routed)           0.163     2.048    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7_n_0
    SLICE_X110Y164       LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.053     2.101 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.199     2.300    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.389 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.048     2.437    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.403ns  (logic 0.794ns (33.042%)  route 1.609ns (66.958%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           1.109     1.553    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[12]
    SLICE_X109Y163       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.677 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.091     1.768    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X109Y163       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     1.858 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_9/O
                         net (fo=1, routed)           0.163     2.021    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_9_n_0
    SLICE_X109Y165       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     2.058 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2/O
                         net (fo=1, routed)           0.195     2.253    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     2.352 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.403    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.399ns  (logic 0.770ns (32.097%)  route 1.629ns (67.903%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.861ns, distribution 1.346ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.965     1.419    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[9]
    SLICE_X111Y157       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     1.516 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_19/O
                         net (fo=1, routed)           0.232     1.748    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_19_n_0
    SLICE_X111Y163       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     1.783 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_9/O
                         net (fo=1, routed)           0.109     1.892    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_9_n_0
    SLICE_X111Y165       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.147     2.039 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.251     2.290    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.327 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.072     2.399    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.207     2.774    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.329ns  (logic 0.686ns (29.455%)  route 1.643ns (70.545%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           1.243     1.668    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[10]
    SLICE_X110Y163       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     1.768 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.044     1.812    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X110Y163       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.089     1.901 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_8/O
                         net (fo=1, routed)           0.134     2.035    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_8_n_0
    SLICE_X111Y165       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.035     2.070 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.150     2.220    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.257 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     2.329    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.325ns  (logic 0.846ns (36.387%)  route 1.479ns (63.613%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           1.024     1.498    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[11]
    SLICE_X109Y164       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.148     1.646 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_21/O
                         net (fo=1, routed)           0.119     1.765    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_21_n_0
    SLICE_X109Y164       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     1.917 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10/O
                         net (fo=1, routed)           0.143     2.060    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10_n_0
    SLICE_X111Y164       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     2.096 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.144     2.240    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     2.276 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     2.325    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.308ns  (logic 0.870ns (37.695%)  route 1.438ns (62.305%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           1.047     1.460    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[8]
    SLICE_X111Y162       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     1.559 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19/O
                         net (fo=1, routed)           0.087     1.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19_n_0
    SLICE_X111Y162       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.089     1.735 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9/O
                         net (fo=1, routed)           0.100     1.835    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9_n_0
    SLICE_X111Y164       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     1.958 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.154     2.112    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     2.258 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.050     2.308    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.389ns (35.558%)  route 0.705ns (64.442%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.513     0.717    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[8]
    SLICE_X111Y162       LUT5 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.041     0.758 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19/O
                         net (fo=1, routed)           0.043     0.801    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19_n_0
    SLICE_X111Y162       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     0.836 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9/O
                         net (fo=1, routed)           0.053     0.889    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9_n_0
    SLICE_X111Y164       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     0.939 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.079     1.018    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     1.077 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.017     1.094    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.097ns  (logic 0.369ns (33.637%)  route 0.728ns (66.363%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.502     0.722    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[11]
    SLICE_X109Y164       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.059     0.781 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_21/O
                         net (fo=1, routed)           0.062     0.843    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_21_n_0
    SLICE_X109Y164       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.061     0.904 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10/O
                         net (fo=1, routed)           0.075     0.979    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_10_n_0
    SLICE_X111Y164       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.994 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.073     1.067    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.081 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.097    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.315ns (28.610%)  route 0.786ns (71.390%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.591     0.802    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[10]
    SLICE_X110Y163       LUT5 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.041     0.843 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19/O
                         net (fo=1, routed)           0.024     0.867    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_19_n_0
    SLICE_X110Y163       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.035     0.902 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_8/O
                         net (fo=1, routed)           0.070     0.972    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_8_n_0
    SLICE_X111Y165       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.014     0.986 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.075     1.061    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.075 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.101    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.140ns  (logic 0.349ns (30.614%)  route 0.791ns (69.386%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.550     0.760    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[12]
    SLICE_X109Y163       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.049     0.809 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.047     0.856    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X109Y163       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     0.891 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_9/O
                         net (fo=1, routed)           0.081     0.972    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_9_n_0
    SLICE_X109Y165       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     0.986 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2/O
                         net (fo=1, routed)           0.096     1.082    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     1.123 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.140    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.159ns  (logic 0.348ns (30.026%)  route 0.811ns (69.974%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.588ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.477     0.698    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[9]
    SLICE_X111Y157       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     0.738 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_19/O
                         net (fo=1, routed)           0.119     0.857    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_19_n_0
    SLICE_X111Y163       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     0.871 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_9/O
                         net (fo=1, routed)           0.056     0.927    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_9_n_0
    SLICE_X111Y165       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.059     0.986 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.133     1.119    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.133 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.026     1.159    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.533     2.056    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.354ns (29.924%)  route 0.829ns (70.076%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.557     0.795    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[13]
    SLICE_X110Y162       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     0.817 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_42/O
                         net (fo=1, routed)           0.025     0.842    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_42_n_0
    SLICE_X110Y161       LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     0.856 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_21/O
                         net (fo=1, routed)           0.050     0.906    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_21_n_0
    SLICE_X110Y162       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     0.928 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7/O
                         net (fo=1, routed)           0.082     1.010    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_7_n_0
    SLICE_X110Y164       LUT5 (Prop_A6LUT_SLICEM_I3_O)
                                                      0.023     1.033 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.099     1.132    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.167 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.016     1.183    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.227ns  (logic 0.371ns (30.236%)  route 0.856ns (69.764%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.588ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.442     0.674    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[15]
    SLICE_X109Y156       LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.035     0.709 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_77/O
                         net (fo=1, routed)           0.050     0.759    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_77_n_0
    SLICE_X109Y157       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     0.773 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_32/O
                         net (fo=1, routed)           0.082     0.855    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_32_n_0
    SLICE_X109Y161       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     0.870 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7/O
                         net (fo=1, routed)           0.152     1.022    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7_n_0
    SLICE_X109Y168       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     1.083 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.113     1.196    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     1.210 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.017     1.227    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.517     2.041    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.297ns  (logic 0.431ns (33.231%)  route 0.866ns (66.769%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y1           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y1           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.506     0.756    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[14]
    SLICE_X110Y156       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.060     0.816 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53/O
                         net (fo=1, routed)           0.049     0.865    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53_n_0
    SLICE_X110Y157       LUT5 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     0.887 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_28/O
                         net (fo=1, routed)           0.110     0.997    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_28_n_0
    SLICE_X110Y162       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.035     1.032 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11/O
                         net (fo=1, routed)           0.134     1.166    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11_n_0
    SLICE_X111Y165       LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.050     1.216 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.043     1.259    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.273 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.297    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC2_CLK
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.439ns  (logic 0.972ns (39.852%)  route 1.467ns (60.148%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.602     1.089    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[8]
    SLICE_X110Y166       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.066     1.155 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_45/O
                         net (fo=1, routed)           0.221     1.376    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_45_n_0
    SLICE_X110Y166       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     1.528 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_22/O
                         net (fo=1, routed)           0.209     1.737    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_22_n_0
    SLICE_X110Y169       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     1.825 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_8/O
                         net (fo=1, routed)           0.188     2.013    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_8_n_0
    SLICE_X110Y164       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     2.103 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.199     2.302    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.391 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.048     2.439    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.110ns  (logic 0.669ns (31.706%)  route 1.441ns (68.294%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.861ns, distribution 1.346ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.645     1.099    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_common_stat[9]
    SLICE_X110Y165       LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.143     1.242 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/IP2Bus_Data[9]_i_6/O
                         net (fo=1, routed)           0.473     1.715    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[9]
    SLICE_X111Y165       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.750 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.251     2.001    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.038 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.072     2.110    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.207     2.774    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.947ns  (logic 0.726ns (37.288%)  route 1.221ns (62.712%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 0.861ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.702     1.222    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[10]
    SLICE_X111Y166       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.257 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_38/O
                         net (fo=1, routed)           0.095     1.352    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_38_n_0
    SLICE_X111Y168       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     1.449 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9/O
                         net (fo=1, routed)           0.150     1.599    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9_n_0
    SLICE_X109Y168       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     1.638 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.224     1.862    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     1.897 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.050     1.947    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.191     2.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.840ns  (logic 0.734ns (39.891%)  route 1.106ns (60.109%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.679     1.123    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[7]
    SLICE_X109Y169       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     1.211 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20/O
                         net (fo=1, routed)           0.038     1.249    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20_n_0
    SLICE_X109Y169       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     1.301 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_7/O
                         net (fo=1, routed)           0.143     1.444    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_7_n_0
    SLICE_X109Y165       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.051     1.495 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2/O
                         net (fo=1, routed)           0.195     1.690    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     1.789 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     1.840    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.810ns  (logic 0.804ns (44.420%)  route 1.006ns (55.580%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.598     1.011    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_common_stat[8]
    SLICE_X111Y164       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.096     1.107 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/IP2Bus_Data[8]_i_6/O
                         net (fo=1, routed)           0.204     1.311    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[8]
    SLICE_X111Y164       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     1.460 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.154     1.614    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     1.760 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.050     1.810    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.757ns  (logic 0.756ns (43.028%)  route 1.001ns (56.972%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.671     1.214    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[9]
    SLICE_X112Y165       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     1.302 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_22/O
                         net (fo=1, routed)           0.089     1.391    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_22_n_0
    SLICE_X112Y165       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.037     1.428 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_7/O
                         net (fo=1, routed)           0.092     1.520    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_7_n_0
    SLICE_X111Y165       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     1.571 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.083     1.654    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     1.691 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     1.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.678ns  (logic 0.596ns (35.518%)  route 1.082ns (64.482%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.766     1.191    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[6]
    SLICE_X112Y165       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     1.228 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.094     1.322    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X111Y165       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     1.419 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.150     1.569    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     1.606 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     1.678    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.607ns  (logic 0.708ns (44.057%)  route 0.899ns (55.943%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.663     1.137    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_common_stat[11]
    SLICE_X111Y164       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     1.236 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/IP2Bus_Data[11]_i_7/O
                         net (fo=1, routed)           0.043     1.279    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[11]
    SLICE_X111Y164       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     1.378 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.144     1.522    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     1.558 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     1.607    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.316ns (42.530%)  route 0.427ns (57.470%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.315     0.535    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_common_stat[11]
    SLICE_X111Y164       LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     0.576 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/IP2Bus_Data[11]_i_7/O
                         net (fo=1, routed)           0.023     0.599    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[11]
    SLICE_X111Y164       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     0.640 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.073     0.713    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.727 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     0.743    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.279ns (34.831%)  route 0.522ns (65.169%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.371     0.582    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[6]
    SLICE_X112Y165       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     0.596 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.050     0.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X111Y165       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.040     0.686 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.075     0.761    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.775 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     0.801    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.814ns  (logic 0.336ns (41.278%)  route 0.478ns (58.722%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.318     0.568    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[9]
    SLICE_X112Y165       LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     0.603 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_22/O
                         net (fo=1, routed)           0.044     0.647    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_22_n_0
    SLICE_X112Y165       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.014     0.661 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_7/O
                         net (fo=1, routed)           0.049     0.710    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_7_n_0
    SLICE_X111Y165       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     0.733 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.043     0.776    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.790 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     0.814    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.356ns (42.381%)  route 0.484ns (57.619%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.279     0.483    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_common_stat[8]
    SLICE_X111Y164       LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     0.516 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/IP2Bus_Data[8]_i_6/O
                         net (fo=1, routed)           0.109     0.625    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[8]
    SLICE_X111Y164       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.060     0.685 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.079     0.764    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.059     0.823 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.017     0.840    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.843ns  (logic 0.330ns (39.146%)  route 0.513ns (60.854%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.302     0.512    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[7]
    SLICE_X109Y169       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     0.547 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20/O
                         net (fo=1, routed)           0.021     0.568    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_20_n_0
    SLICE_X109Y169       LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     0.590 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_7/O
                         net (fo=1, routed)           0.077     0.667    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_7_n_0
    SLICE_X109Y165       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     0.689 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2/O
                         net (fo=1, routed)           0.096     0.785    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.041     0.826 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     0.843    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.909ns  (logic 0.315ns (34.653%)  route 0.594ns (65.347%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.588ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.334     0.566    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[10]
    SLICE_X111Y166       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.580 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_38/O
                         net (fo=1, routed)           0.051     0.631    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_38_n_0
    SLICE_X111Y168       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     0.671 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9/O
                         net (fo=1, routed)           0.079     0.750    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9_n_0
    SLICE_X109Y168       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     0.765 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.113     0.878    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.892 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.017     0.909    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.517     2.041    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.298ns (30.408%)  route 0.682ns (69.592%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.588ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.304     0.525    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_common_stat[9]
    SLICE_X110Y165       LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.049     0.574 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/IP2Bus_Data[9]_i_6/O
                         net (fo=1, routed)           0.219     0.793    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[9]
    SLICE_X111Y165       LUT6 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.807 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.133     0.940    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     0.954 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.026     0.980    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.533     2.056    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC2_CLK  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.143ns  (logic 0.428ns (37.445%)  route 0.715ns (62.555%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.284     0.522    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[8]
    SLICE_X110Y166       LUT4 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.024     0.546 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_45/O
                         net (fo=1, routed)           0.113     0.659    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_45_n_0
    SLICE_X110Y166       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     0.720 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_22/O
                         net (fo=1, routed)           0.104     0.824    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_22_n_0
    SLICE_X110Y169       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     0.859 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_8/O
                         net (fo=1, routed)           0.099     0.958    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_8_n_0
    SLICE_X110Y164       LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.035     0.993 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.099     1.092    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     1.127 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.016     1.143    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC3_CLK
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.972ns  (logic 1.046ns (35.195%)  route 1.926ns (64.805%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 0.861ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.520     0.520 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.684     1.204    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[15]
    SLICE_X110Y182       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     1.349 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_85/O
                         net (fo=1, routed)           0.169     1.518    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_85_n_0
    SLICE_X109Y178       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.123     1.641 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_42/O
                         net (fo=1, routed)           0.094     1.735    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_42_n_0
    SLICE_X109Y176       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     1.774 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_15/O
                         net (fo=1, routed)           0.234     2.008    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_15_n_0
    SLICE_X113Y176       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     2.131 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.695     2.826    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.096     2.922 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.050     2.972    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.191     2.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.801ns  (logic 0.911ns (32.524%)  route 1.890ns (67.476%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.487     0.487 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.694     1.181    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[13]
    SLICE_X109Y179       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     1.218 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_52/O
                         net (fo=1, routed)           0.237     1.455    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_52_n_0
    SLICE_X109Y179       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.553 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30/O
                         net (fo=1, routed)           0.177     1.730    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30_n_0
    SLICE_X109Y179       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     1.820 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13/O
                         net (fo=1, routed)           0.267     2.087    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13_n_0
    SLICE_X111Y177       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     2.137 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4/O
                         net (fo=1, routed)           0.467     2.604    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.149     2.753 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.048     2.801    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.586ns  (logic 1.018ns (39.366%)  route 1.568ns (60.634%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.543     0.543 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.691     1.234    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[14]
    SLICE_X111Y181       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     1.322 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_58/O
                         net (fo=1, routed)           0.110     1.432    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_58_n_0
    SLICE_X111Y179       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     1.579 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_31/O
                         net (fo=1, routed)           0.212     1.791    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_31_n_0
    SLICE_X110Y179       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     1.891 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_13/O
                         net (fo=1, routed)           0.152     2.043    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_13_n_0
    SLICE_X112Y177       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     2.095 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4/O
                         net (fo=1, routed)           0.337     2.432    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     2.520 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     2.586    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.377ns  (logic 0.839ns (35.297%)  route 1.538ns (64.703%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.861ns, distribution 1.346ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.454     0.454 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.762     1.216    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[9]
    SLICE_X111Y178       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     1.339 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_25/O
                         net (fo=1, routed)           0.044     1.383    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_25_n_0
    SLICE_X111Y178       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.434 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11/O
                         net (fo=1, routed)           0.272     1.706    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11_n_0
    SLICE_X115Y175       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     1.829 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4/O
                         net (fo=1, routed)           0.388     2.217    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     2.305 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.072     2.377    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.207     2.774    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.310ns  (logic 0.696ns (30.130%)  route 1.614ns (69.870%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.474     0.474 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.803     1.277    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[11]
    SLICE_X113Y179       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     1.329 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_24/O
                         net (fo=1, routed)           0.218     1.547    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_24_n_0
    SLICE_X111Y179       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     1.583 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_12/O
                         net (fo=1, routed)           0.094     1.677    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_12_n_0
    SLICE_X111Y177       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     1.712 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.450     2.162    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     2.261 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     2.310    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.261ns  (logic 0.853ns (37.727%)  route 1.408ns (62.273%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.444     0.444 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.774     1.218    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[12]
    SLICE_X112Y180       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.123     1.341 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_24/O
                         net (fo=1, routed)           0.104     1.445    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_24_n_0
    SLICE_X112Y179       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.149     1.594 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11/O
                         net (fo=1, routed)           0.169     1.763    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11_n_0
    SLICE_X112Y177       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     1.864 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.310     2.174    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.036     2.210 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.261    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.030ns  (logic 0.683ns (33.645%)  route 1.347ns (66.355%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.425     0.425 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.758     1.183    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[10]
    SLICE_X113Y179       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.037     1.220 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_25/O
                         net (fo=1, routed)           0.042     1.262    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_25_n_0
    SLICE_X113Y179       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     1.301 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_10/O
                         net (fo=1, routed)           0.094     1.395    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_10_n_0
    SLICE_X113Y177       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     1.432 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.381     1.813    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     1.958 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     2.030    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.910ns  (logic 0.697ns (36.492%)  route 1.213ns (63.508%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.413     0.413 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.691     1.104    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[8]
    SLICE_X112Y180       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.228 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_25/O
                         net (fo=1, routed)           0.144     1.372    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_25_n_0
    SLICE_X111Y178       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     1.407 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11/O
                         net (fo=1, routed)           0.043     1.450    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11_n_0
    SLICE_X111Y178       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     1.540 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4/O
                         net (fo=1, routed)           0.285     1.825    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.035     1.860 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.050     1.910    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.917ns  (logic 0.316ns (34.460%)  route 0.601ns (65.540%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[8])
                                                      0.204     0.204 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.337     0.541    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[8]
    SLICE_X112Y180       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.049     0.590 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_25/O
                         net (fo=1, routed)           0.076     0.666    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_25_n_0
    SLICE_X111Y178       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.680 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11/O
                         net (fo=1, routed)           0.023     0.703    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11_n_0
    SLICE_X111Y178       LUT6 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     0.738 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4/O
                         net (fo=1, routed)           0.148     0.886    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_4_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.900 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.017     0.917    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.313ns (32.169%)  route 0.660ns (67.831%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[10])
                                                      0.211     0.211 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.362     0.573    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[10]
    SLICE_X113Y179       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.014     0.587 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_25/O
                         net (fo=1, routed)           0.025     0.612    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_25_n_0
    SLICE_X113Y179       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     0.627 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_10/O
                         net (fo=1, routed)           0.050     0.677    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_10_n_0
    SLICE_X113Y177       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     0.691 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4/O
                         net (fo=1, routed)           0.197     0.888    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_4_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.059     0.947 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     0.973    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.376ns (35.239%)  route 0.691ns (64.761%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[12])
                                                      0.210     0.210 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.369     0.579    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[12]
    SLICE_X112Y180       LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.050     0.629 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_24/O
                         net (fo=1, routed)           0.055     0.684    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_24_n_0
    SLICE_X112Y179       LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.060     0.744 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11/O
                         net (fo=1, routed)           0.085     0.829    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11_n_0
    SLICE_X112Y177       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     0.870 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.165     1.035    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.015     1.050 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.067    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.312ns (29.186%)  route 0.757ns (70.814%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[11])
                                                      0.220     0.220 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.372     0.592    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[11]
    SLICE_X113Y179       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.022     0.614 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_24/O
                         net (fo=1, routed)           0.109     0.723    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_24_n_0
    SLICE_X111Y179       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.738 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_12/O
                         net (fo=1, routed)           0.050     0.788    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_12_n_0
    SLICE_X111Y177       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     0.802 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.210     1.012    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.041     1.053 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.069    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.139ns  (logic 0.379ns (33.275%)  route 0.760ns (66.725%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.588ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[9])
                                                      0.221     0.221 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.368     0.589    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[9]
    SLICE_X111Y178       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     0.639 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_25/O
                         net (fo=1, routed)           0.024     0.663    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_25_n_0
    SLICE_X111Y178       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.686 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11/O
                         net (fo=1, routed)           0.139     0.825    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_11_n_0
    SLICE_X115Y175       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.050     0.875 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4/O
                         net (fo=1, routed)           0.203     1.078    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_4_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.113 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.026     1.139    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.533     2.056    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.211ns  (logic 0.441ns (36.416%)  route 0.770ns (63.584%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[14])
                                                      0.250     0.250 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.326     0.576    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[14]
    SLICE_X111Y181       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     0.611 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_58/O
                         net (fo=1, routed)           0.057     0.668    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_58_n_0
    SLICE_X111Y179       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     0.727 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_31/O
                         net (fo=1, routed)           0.108     0.835    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_31_n_0
    SLICE_X110Y179       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     0.875 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_13/O
                         net (fo=1, routed)           0.079     0.954    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_13_n_0
    SLICE_X112Y177       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     0.976 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4/O
                         net (fo=1, routed)           0.176     1.152    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     1.187 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.211    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.304ns  (logic 0.409ns (31.365%)  route 0.895ns (68.635%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[13])
                                                      0.238     0.238 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.336     0.574    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[13]
    SLICE_X109Y179       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.014     0.588 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_52/O
                         net (fo=1, routed)           0.118     0.706    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_52_n_0
    SLICE_X109Y179       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.040     0.746 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30/O
                         net (fo=1, routed)           0.073     0.819    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_30_n_0
    SLICE_X109Y179       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.035     0.854 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13/O
                         net (fo=1, routed)           0.134     0.988    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_13_n_0
    SLICE_X111Y177       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     1.010 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4/O
                         net (fo=1, routed)           0.218     1.228    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_4_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.060     1.288 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.016     1.304    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (rising edge-triggered cell RFADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.386ns  (logic 0.446ns (32.179%)  route 0.940ns (67.821%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.588ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV1_MUX
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC (Prop_RFADC_INTERNAL_FBRC_DIV1_MUX_STATUS_COMMON[15])
                                                      0.232     0.232 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.324     0.556    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[15]
    SLICE_X110Y182       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.059     0.615 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_85/O
                         net (fo=1, routed)           0.090     0.705    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_85_n_0
    SLICE_X109Y178       LUT4 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.050     0.755 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_42/O
                         net (fo=1, routed)           0.050     0.805    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_42_n_0
    SLICE_X109Y176       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     0.820 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_15/O
                         net (fo=1, routed)           0.120     0.940    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_15_n_0
    SLICE_X113Y176       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.050     0.990 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3/O
                         net (fo=1, routed)           0.339     1.329    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_3_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     1.369 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.017     1.386    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.517     2.041    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC0_CLK
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.407ns  (logic 1.235ns (36.249%)  route 2.172ns (63.751%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.061     1.914    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[12]
    SLICE_X110Y192       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     2.066 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31/O
                         net (fo=1, routed)           0.084     2.150    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31_n_0
    SLICE_X110Y192       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.201 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14/O
                         net (fo=1, routed)           0.341     2.542    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14_n_0
    SLICE_X111Y209       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     2.631 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.635     3.266    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     3.356 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     3.407    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.402ns  (logic 1.160ns (34.098%)  route 2.242ns (65.902%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.254     2.085    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[14]
    SLICE_X112Y196       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     2.175 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_36/O
                         net (fo=1, routed)           0.148     2.323    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_36_n_0
    SLICE_X110Y194       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.413 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16/O
                         net (fo=1, routed)           0.218     2.631    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16_n_0
    SLICE_X110Y203       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     2.682 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.556     3.238    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     3.336 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     3.402    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.337ns  (logic 1.267ns (37.968%)  route 2.070ns (62.032%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.108     2.028    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[13]
    SLICE_X109Y191       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.153 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_40/O
                         net (fo=1, routed)           0.041     2.194    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_40_n_0
    SLICE_X109Y191       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.282 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.398     2.680    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X110Y208       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.037     2.717 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.475     3.192    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.289 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.048     3.337    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.288ns  (logic 1.195ns (36.344%)  route 2.093ns (63.656%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.042     1.899    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[11]
    SLICE_X112Y192       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     2.024 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33/O
                         net (fo=1, routed)           0.219     2.243    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33_n_0
    SLICE_X110Y194       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.088     2.331 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15/O
                         net (fo=1, routed)           0.313     2.644    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15_n_0
    SLICE_X111Y206       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     2.680 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.470     3.150    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     3.239 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     3.288    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.222ns  (logic 1.158ns (35.940%)  route 2.064ns (64.060%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.105     1.946    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[8]
    SLICE_X111Y195       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.098     2.044 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14/O
                         net (fo=1, routed)           0.372     2.416    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14_n_0
    SLICE_X111Y208       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.123     2.539 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.537     3.076    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     3.172 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.050     3.222    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.114ns (35.175%)  route 2.053ns (64.825%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.861ns, distribution 1.346ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.031     1.825    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[9]
    SLICE_X111Y195       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     1.949 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13/O
                         net (fo=1, routed)           0.376     2.325    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13_n_0
    SLICE_X110Y205       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.051     2.376 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.574     2.950    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     3.095 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.072     3.167    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.207     2.774    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.007ns  (logic 0.956ns (31.792%)  route 2.051ns (68.208%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.111     1.890    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[10]
    SLICE_X112Y195       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     1.929 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12/O
                         net (fo=1, routed)           0.390     2.319    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12_n_0
    SLICE_X111Y207       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.369 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.478     2.847    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     2.935 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     3.007    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 1.225ns (41.823%)  route 1.704ns (58.177%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 0.861ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.049     1.865    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[15]
    SLICE_X112Y195       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.125     1.990 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_63/O
                         net (fo=1, routed)           0.053     2.043    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_63_n_0
    SLICE_X112Y194       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.082 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_26/O
                         net (fo=1, routed)           0.242     2.324    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_26_n_0
    SLICE_X109Y189       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.423 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.310     2.733    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     2.879 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.050     2.929    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.191     2.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.577ns (40.378%)  route 0.852ns (59.622%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.588ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           0.518     0.929    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[15]
    SLICE_X112Y195       LUT5 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.051     0.980 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_63/O
                         net (fo=1, routed)           0.030     1.010    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_63_n_0
    SLICE_X112Y194       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.025 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_26/O
                         net (fo=1, routed)           0.126     1.151    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_26_n_0
    SLICE_X109Y189       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     1.192 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.161     1.353    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.059     1.412 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.017     1.429    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.517     2.041    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.474ns  (logic 0.454ns (30.801%)  route 1.020ns (69.199%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           0.551     0.933    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[10]
    SLICE_X112Y195       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     0.948 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12/O
                         net (fo=1, routed)           0.199     1.147    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12_n_0
    SLICE_X111Y207       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.169 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.244     1.413    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     1.448 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.474    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.548ns  (logic 0.530ns (34.238%)  route 1.018ns (65.762%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.588ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           0.503     0.902    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[9]
    SLICE_X111Y195       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.050     0.952 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13/O
                         net (fo=1, routed)           0.193     1.145    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13_n_0
    SLICE_X110Y205       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     1.167 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.296     1.463    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.059     1.522 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.026     1.548    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.533     2.056    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.534ns (34.429%)  route 1.017ns (65.571%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           0.524     0.927    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[8]
    SLICE_X111Y195       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     0.968 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14/O
                         net (fo=1, routed)           0.193     1.161    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14_n_0
    SLICE_X111Y208       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.050     1.211 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.283     1.494    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     1.534 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.017     1.551    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.599ns  (logic 0.553ns (34.584%)  route 1.046ns (65.416%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           0.515     0.932    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[11]
    SLICE_X112Y192       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     0.983 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33/O
                         net (fo=1, routed)           0.108     1.091    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33_n_0
    SLICE_X110Y194       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     1.126 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15/O
                         net (fo=1, routed)           0.166     1.292    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15_n_0
    SLICE_X111Y206       LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     1.307 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.241     1.548    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     1.583 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.599    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.617ns  (logic 0.569ns (35.189%)  route 1.048ns (64.811%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           0.548     0.977    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[13]
    SLICE_X109Y191       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     1.028 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_40/O
                         net (fo=1, routed)           0.024     1.052    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_40_n_0
    SLICE_X109Y191       LUT5 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.035     1.087 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18/O
                         net (fo=1, routed)           0.206     1.293    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_18_n_0
    SLICE_X110Y208       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.014     1.307 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.254     1.561    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     1.601 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.016     1.617    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.644ns  (logic 0.549ns (33.394%)  route 1.095ns (66.606%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           0.595     1.012    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[14]
    SLICE_X112Y196       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.035     1.047 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_36/O
                         net (fo=1, routed)           0.077     1.124    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_36_n_0
    SLICE_X110Y194       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     1.159 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16/O
                         net (fo=1, routed)           0.114     1.273    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16_n_0
    SLICE_X110Y203       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.022     1.295 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.285     1.580    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040     1.620 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.644    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.661ns  (logic 0.571ns (34.377%)  route 1.090ns (65.623%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y0           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y0           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           0.522     0.940    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[12]
    SLICE_X110Y192       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     1.001 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31/O
                         net (fo=1, routed)           0.042     1.043    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_31_n_0
    SLICE_X110Y192       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.065 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14/O
                         net (fo=1, routed)           0.182     1.247    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_14_n_0
    SLICE_X111Y209       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.035     1.282 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.327     1.609    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     1.644 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.661    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC1_CLK
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.059ns  (logic 1.253ns (30.870%)  route 2.806ns (69.130%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 0.861ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.477     2.293    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[15]
    SLICE_X112Y203       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     2.381 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_95/O
                         net (fo=1, routed)           0.040     2.421    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_95_n_0
    SLICE_X112Y203       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     2.458 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_51/O
                         net (fo=1, routed)           0.206     2.664    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_51_n_0
    SLICE_X113Y206       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.765 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_21/O
                         net (fo=1, routed)           0.241     3.006    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_21_n_0
    SLICE_X109Y206       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     3.129 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.792     3.921    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     4.009 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.050     4.059    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.191     2.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.747ns  (logic 1.278ns (34.107%)  route 2.469ns (65.893%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.459     2.290    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[14]
    SLICE_X112Y203       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     2.389 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_76/O
                         net (fo=1, routed)           0.090     2.479    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_76_n_0
    SLICE_X112Y201       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     2.530 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42/O
                         net (fo=1, routed)           0.146     2.676    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42_n_0
    SLICE_X112Y205       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     2.777 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17/O
                         net (fo=1, routed)           0.152     2.929    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17_n_0
    SLICE_X110Y203       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.027 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.556     3.583    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     3.681 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     3.747    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.658ns  (logic 1.274ns (34.828%)  route 2.384ns (65.172%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.390     2.243    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[12]
    SLICE_X113Y206       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.088     2.331 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_30/O
                         net (fo=1, routed)           0.265     2.596    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_30_n_0
    SLICE_X111Y209       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     2.742 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_13/O
                         net (fo=1, routed)           0.043     2.785    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_13_n_0
    SLICE_X111Y209       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.097     2.882 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.635     3.517    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     3.607 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     3.658    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.582ns  (logic 1.288ns (35.958%)  route 2.294ns (64.042%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.861ns, distribution 1.346ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.423     2.217    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[9]
    SLICE_X113Y207       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.150     2.367 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_29/O
                         net (fo=1, routed)           0.047     2.414    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_29_n_0
    SLICE_X113Y207       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.101     2.515 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12/O
                         net (fo=1, routed)           0.178     2.693    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12_n_0
    SLICE_X110Y205       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.791 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.574     3.365    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     3.510 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.072     3.582    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.207     2.774    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.543ns  (logic 1.210ns (34.152%)  route 2.333ns (65.848%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.414     2.334    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[13]
    SLICE_X113Y209       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     2.424 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33/O
                         net (fo=1, routed)           0.248     2.672    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33_n_0
    SLICE_X112Y209       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     2.723 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_14/O
                         net (fo=1, routed)           0.148     2.871    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_14_n_0
    SLICE_X110Y208       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.923 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.475     3.398    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.495 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.048     3.543    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.470ns  (logic 1.195ns (34.438%)  route 2.275ns (65.562%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.378     2.235    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[11]
    SLICE_X113Y208       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.335 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32/O
                         net (fo=1, routed)           0.095     2.430    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32_n_0
    SLICE_X113Y208       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     2.481 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14/O
                         net (fo=1, routed)           0.283     2.764    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14_n_0
    SLICE_X111Y206       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.098     2.862 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.470     3.332    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     3.421 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     3.470    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.418ns  (logic 1.148ns (33.587%)  route 2.270ns (66.413%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.358     2.199    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[8]
    SLICE_X113Y209       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     2.238 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_29/O
                         net (fo=1, routed)           0.048     2.286    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_29_n_0
    SLICE_X113Y209       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.123     2.409 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_12/O
                         net (fo=1, routed)           0.277     2.686    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_12_n_0
    SLICE_X111Y208       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     2.735 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.537     3.272    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     3.368 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.050     3.418    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.331ns  (logic 1.055ns (31.672%)  route 2.276ns (68.328%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.390     2.169    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[10]
    SLICE_X113Y208       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     2.269 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_29/O
                         net (fo=1, routed)           0.048     2.317    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_29_n_0
    SLICE_X113Y208       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     2.370 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_11/O
                         net (fo=1, routed)           0.288     2.658    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_11_n_0
    SLICE_X111Y207       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.035     2.693 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.478     3.171    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     3.259 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     3.331    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.629ns  (logic 0.494ns (30.325%)  route 1.135ns (69.675%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           0.690     1.072    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[10]
    SLICE_X113Y208       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     1.112 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_29/O
                         net (fo=1, routed)           0.027     1.139    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_29_n_0
    SLICE_X113Y208       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.023     1.162 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_11/O
                         net (fo=1, routed)           0.148     1.310    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_11_n_0
    SLICE_X111Y207       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     1.324 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.244     1.568    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     1.603 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.629    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.667ns  (logic 0.556ns (33.353%)  route 1.111ns (66.647%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           0.667     1.084    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[11]
    SLICE_X113Y208       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.041     1.125 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32/O
                         net (fo=1, routed)           0.045     1.170    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32_n_0
    SLICE_X113Y208       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     1.192 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14/O
                         net (fo=1, routed)           0.142     1.334    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14_n_0
    SLICE_X111Y206       LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.041     1.375 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.241     1.616    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     1.651 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.667    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.530ns (31.718%)  route 1.141ns (68.282%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           0.677     1.080    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[8]
    SLICE_X113Y209       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     1.095 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_29/O
                         net (fo=1, routed)           0.028     1.123    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_29_n_0
    SLICE_X113Y209       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.050     1.173 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_12/O
                         net (fo=1, routed)           0.136     1.309    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_12_n_0
    SLICE_X111Y208       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.331 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.283     1.614    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     1.654 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.017     1.671    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.725ns  (logic 0.548ns (31.768%)  route 1.177ns (68.232%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           0.705     1.134    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[13]
    SLICE_X113Y209       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.035     1.169 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33/O
                         net (fo=1, routed)           0.125     1.294    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_33_n_0
    SLICE_X112Y209       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.022     1.316 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_14/O
                         net (fo=1, routed)           0.077     1.393    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_14_n_0
    SLICE_X110Y208       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.415 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.254     1.669    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     1.709 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.016     1.725    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.748ns  (logic 0.599ns (34.268%)  route 1.149ns (65.732%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.588ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           0.708     1.107    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[9]
    SLICE_X113Y207       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.060     1.167 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_29/O
                         net (fo=1, routed)           0.026     1.193    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_29_n_0
    SLICE_X113Y207       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.234 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12/O
                         net (fo=1, routed)           0.093     1.327    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12_n_0
    SLICE_X110Y205       LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.040     1.367 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.296     1.663    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.059     1.722 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.026     1.748    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.533     2.056    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.780ns  (logic 0.587ns (32.978%)  route 1.193ns (67.022%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           0.692     1.110    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[12]
    SLICE_X113Y206       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.145 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_30/O
                         net (fo=1, routed)           0.134     1.279    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_30_n_0
    SLICE_X111Y209       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.059     1.338 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_13/O
                         net (fo=1, routed)           0.023     1.361    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_13_n_0
    SLICE_X111Y209       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.040     1.401 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.327     1.728    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     1.763 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.780    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.854ns  (logic 0.601ns (32.416%)  route 1.253ns (67.584%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           0.739     1.156    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[14]
    SLICE_X112Y203       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.041     1.197 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_76/O
                         net (fo=1, routed)           0.048     1.245    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_76_n_0
    SLICE_X112Y201       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.022     1.267 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42/O
                         net (fo=1, routed)           0.079     1.346    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42_n_0
    SLICE_X112Y205       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     1.387 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17/O
                         net (fo=1, routed)           0.078     1.465    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17_n_0
    SLICE_X110Y203       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.040     1.505 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.285     1.790    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040     1.830 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     1.854    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.020ns  (logic 0.586ns (29.010%)  route 1.434ns (70.990%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.588ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y1           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y1           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           0.741     1.152    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[15]
    SLICE_X112Y203       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.035     1.187 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_95/O
                         net (fo=1, routed)           0.023     1.210    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_95_n_0
    SLICE_X112Y203       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     1.224 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_51/O
                         net (fo=1, routed)           0.108     1.332    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_51_n_0
    SLICE_X113Y206       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.373 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_21/O
                         net (fo=1, routed)           0.124     1.497    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_21_n_0
    SLICE_X109Y206       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.050     1.547 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.421     1.968    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     2.003 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.017     2.020    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.517     2.041    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC2_CLK
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.313ns  (logic 1.386ns (32.135%)  route 2.927ns (67.865%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.888     2.719    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[14]
    SLICE_X109Y202       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.099     2.818 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_103/O
                         net (fo=1, routed)           0.052     2.870    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_103_n_0
    SLICE_X109Y202       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.145     3.015 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_78/O
                         net (fo=1, routed)           0.093     3.108    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_78_n_0
    SLICE_X109Y204       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.196 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_43/O
                         net (fo=1, routed)           0.040     3.236    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_43_n_0
    SLICE_X109Y204       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     3.273 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_18/O
                         net (fo=1, routed)           0.232     3.505    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_18_n_0
    SLICE_X110Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     3.593 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.556     4.149    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.247 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     4.313    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.170ns  (logic 1.183ns (28.369%)  route 2.987ns (71.631%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 0.861ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.879     2.695    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[15]
    SLICE_X109Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     2.746 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_135/O
                         net (fo=1, routed)           0.042     2.788    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_135_n_0
    SLICE_X109Y203       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     2.827 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_103/O
                         net (fo=1, routed)           0.142     2.969    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_103_n_0
    SLICE_X109Y206       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.098     3.067 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_59/O
                         net (fo=1, routed)           0.042     3.109    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_59_n_0
    SLICE_X109Y206       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     3.148 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_25/O
                         net (fo=1, routed)           0.040     3.188    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_25_n_0
    SLICE_X109Y206       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     3.240 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.792     4.032    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     4.120 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.050     4.170    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.191     2.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.074ns  (logic 1.131ns (27.761%)  route 2.943ns (72.239%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.968     2.821    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[12]
    SLICE_X110Y210       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     2.922 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_32/O
                         net (fo=1, routed)           0.040     2.962    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_32_n_0
    SLICE_X110Y210       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     3.014 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16/O
                         net (fo=1, routed)           0.249     3.263    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16_n_0
    SLICE_X111Y209       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.035     3.298 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.635     3.933    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.023 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     4.074    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.896ns  (logic 1.299ns (33.342%)  route 2.597ns (66.658%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.840     2.760    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[13]
    SLICE_X110Y210       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.905 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_34/O
                         net (fo=1, routed)           0.189     3.094    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_34_n_0
    SLICE_X110Y208       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     3.131 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15/O
                         net (fo=1, routed)           0.045     3.176    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15_n_0
    SLICE_X110Y208       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     3.276 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.475     3.751    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.848 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.048     3.896    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.882ns  (logic 1.222ns (31.479%)  route 2.660ns (68.521%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.861ns, distribution 1.346ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.773     2.567    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[9]
    SLICE_X110Y210       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     2.604 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32/O
                         net (fo=1, routed)           0.182     2.786    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32_n_0
    SLICE_X110Y205       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     2.884 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.059     2.943    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X110Y205       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     3.091 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.574     3.665    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     3.810 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.072     3.882    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.207     2.774    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.728ns  (logic 1.130ns (30.311%)  route 2.598ns (69.689%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.839     2.696    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[11]
    SLICE_X111Y209       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     2.793 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_36/O
                         net (fo=1, routed)           0.203     2.996    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_36_n_0
    SLICE_X111Y206       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.036     3.032 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_16/O
                         net (fo=1, routed)           0.037     3.069    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_16_n_0
    SLICE_X111Y206       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     3.120 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.470     3.590    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     3.679 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     3.728    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.652ns  (logic 1.133ns (31.024%)  route 2.519ns (68.976%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.782     2.623    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[8]
    SLICE_X111Y210       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     2.672 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_34/O
                         net (fo=1, routed)           0.106     2.778    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_34_n_0
    SLICE_X111Y208       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.050     2.828 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15/O
                         net (fo=1, routed)           0.044     2.872    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15_n_0
    SLICE_X111Y208       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.097     2.969 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.537     3.506    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     3.602 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.050     3.652    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.577ns  (logic 1.103ns (30.836%)  route 2.474ns (69.164%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.732     2.511    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[10]
    SLICE_X111Y210       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.050     2.561 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_34/O
                         net (fo=1, routed)           0.149     2.710    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_34_n_0
    SLICE_X111Y207       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     2.799 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14/O
                         net (fo=1, routed)           0.043     2.842    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14_n_0
    SLICE_X111Y207       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     2.939 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.478     3.417    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     3.505 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     3.577    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.759ns  (logic 0.514ns (29.221%)  route 1.245ns (70.779%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           0.873     1.255    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[10]
    SLICE_X111Y210       LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     1.277 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_34/O
                         net (fo=1, routed)           0.079     1.356    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_34_n_0
    SLICE_X111Y207       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.391 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14/O
                         net (fo=1, routed)           0.023     1.414    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14_n_0
    SLICE_X111Y207       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     1.454 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.244     1.698    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     1.733 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.759    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.527ns (29.132%)  route 1.282ns (70.868%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           0.900     1.303    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[8]
    SLICE_X111Y210       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     1.325 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_34/O
                         net (fo=1, routed)           0.057     1.382    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_34_n_0
    SLICE_X111Y208       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.022     1.404 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15/O
                         net (fo=1, routed)           0.025     1.429    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_15_n_0
    SLICE_X111Y208       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.040     1.469 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.283     1.752    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     1.792 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.017     1.809    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.836ns  (logic 0.529ns (28.813%)  route 1.307ns (71.187%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           0.925     1.342    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[11]
    SLICE_X111Y209       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.040     1.382 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_36/O
                         net (fo=1, routed)           0.104     1.486    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_36_n_0
    SLICE_X111Y206       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.500 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_16/O
                         net (fo=1, routed)           0.021     1.521    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_16_n_0
    SLICE_X111Y206       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.023     1.544 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.241     1.785    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     1.820 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     1.836    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.898ns  (logic 0.582ns (30.664%)  route 1.316ns (69.336%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           0.927     1.356    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[13]
    SLICE_X110Y210       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.059     1.415 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_34/O
                         net (fo=1, routed)           0.094     1.509    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_34_n_0
    SLICE_X110Y208       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     1.523 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15/O
                         net (fo=1, routed)           0.025     1.548    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15_n_0
    SLICE_X110Y208       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     1.588 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.254     1.842    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     1.882 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.016     1.898    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.905ns  (logic 0.571ns (29.974%)  route 1.334ns (70.026%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.588ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           0.891     1.290    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[9]
    SLICE_X110Y210       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     1.304 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32/O
                         net (fo=1, routed)           0.090     1.394    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32_n_0
    SLICE_X110Y205       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     1.434 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.031     1.465    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X110Y205       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.059     1.524 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.296     1.820    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.059     1.879 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.026     1.905    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.533     2.056    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.014ns  (logic 0.530ns (26.316%)  route 1.484ns (73.684%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           0.988     1.406    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[12]
    SLICE_X110Y210       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.447 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_32/O
                         net (fo=1, routed)           0.024     1.471    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_32_n_0
    SLICE_X110Y210       LUT5 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     1.493 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16/O
                         net (fo=1, routed)           0.128     1.621    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16_n_0
    SLICE_X111Y209       LUT6 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.014     1.635 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.327     1.962    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     1.997 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     2.014    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.093ns  (logic 0.560ns (26.756%)  route 1.533ns (73.244%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.588ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           0.947     1.358    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[15]
    SLICE_X109Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     1.380 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_135/O
                         net (fo=1, routed)           0.025     1.405    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_135_n_0
    SLICE_X109Y203       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.015     1.420 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_103/O
                         net (fo=1, routed)           0.074     1.494    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_103_n_0
    SLICE_X109Y206       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.040     1.534 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_59/O
                         net (fo=1, routed)           0.025     1.559    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_59_n_0
    SLICE_X109Y206       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     1.574 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_25/O
                         net (fo=1, routed)           0.024     1.598    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_25_n_0
    SLICE_X109Y206       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     1.620 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.421     2.041    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     2.076 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.017     2.093    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.517     2.041    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.115ns  (logic 0.641ns (30.307%)  route 1.474ns (69.693%))
  Logic Levels:           6  (LUT6=6)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC2_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           0.950     1.367    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[14]
    SLICE_X109Y202       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.041     1.408 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_103/O
                         net (fo=1, routed)           0.029     1.437    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_103_n_0
    SLICE_X109Y202       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.059     1.496 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_78/O
                         net (fo=1, routed)           0.049     1.545    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_78_n_0
    SLICE_X109Y204       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.035     1.580 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_43/O
                         net (fo=1, routed)           0.022     1.602    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_43_n_0
    SLICE_X109Y204       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     1.616 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_18/O
                         net (fo=1, routed)           0.115     1.731    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_18_n_0
    SLICE_X110Y203       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.035     1.766 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.285     2.051    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040     2.091 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     2.115    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC3_CLK
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.112ns  (logic 1.252ns (24.491%)  route 3.860ns (75.509%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        2.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.757ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.191ns (routing 0.861ns, distribution 1.330ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.816     0.816 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           2.409     3.225    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[15]
    SLICE_X111Y200       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     3.274 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_98/O
                         net (fo=1, routed)           0.088     3.362    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_98_n_0
    SLICE_X112Y200       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     3.413 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_55/O
                         net (fo=1, routed)           0.375     3.788    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_55_n_0
    SLICE_X109Y206       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.148     3.936 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23/O
                         net (fo=1, routed)           0.146     4.082    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23_n_0
    SLICE_X109Y206       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     4.182 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.792     4.974    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     5.062 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.050     5.112    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.191     2.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.827ns  (logic 1.419ns (29.397%)  route 3.408ns (70.603%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.831     0.831 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           2.499     3.330    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[14]
    SLICE_X111Y201       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.146     3.476 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_87/O
                         net (fo=1, routed)           0.043     3.519    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_87_n_0
    SLICE_X111Y201       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     3.616 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_48/O
                         net (fo=1, routed)           0.089     3.705    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_48_n_0
    SLICE_X111Y200       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.804 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20/O
                         net (fo=1, routed)           0.155     3.959    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20_n_0
    SLICE_X110Y203       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     4.107 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.556     4.663    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.761 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.066     4.827    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.358ns  (logic 1.163ns (26.687%)  route 3.195ns (73.313%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.774ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.861ns, distribution 1.346ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.794     0.794 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           2.307     3.101    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[9]
    SLICE_X111Y205       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.049     3.150 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35/O
                         net (fo=1, routed)           0.084     3.234    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35_n_0
    SLICE_X110Y205       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.052     3.286 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_16/O
                         net (fo=1, routed)           0.158     3.444    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_16_n_0
    SLICE_X110Y205       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     3.567 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.574     4.141    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     4.286 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.072     4.358    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.207     2.774    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 1.249ns (28.726%)  route 3.099ns (71.274%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.857     0.857 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           2.496     3.353    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[11]
    SLICE_X111Y206       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     3.476 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39/O
                         net (fo=1, routed)           0.043     3.519    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39_n_0
    SLICE_X111Y206       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     3.609 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17/O
                         net (fo=1, routed)           0.041     3.650    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17_n_0
    SLICE_X111Y206       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.090     3.740 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.470     4.210    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     4.299 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.049     4.348    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.323ns  (logic 1.353ns (31.298%)  route 2.970ns (68.702%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.841     0.841 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           2.274     3.115    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[8]
    SLICE_X111Y208       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.122     3.237 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_37/O
                         net (fo=1, routed)           0.051     3.288    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_37_n_0
    SLICE_X111Y208       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     3.434 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16/O
                         net (fo=1, routed)           0.058     3.492    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16_n_0
    SLICE_X111Y208       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.148     3.640 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.537     4.177    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.096     4.273 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.050     4.323    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.173ns  (logic 1.252ns (30.002%)  route 2.921ns (69.998%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.920     0.920 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           2.223     3.143    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[13]
    SLICE_X110Y208       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     3.288 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17/O
                         net (fo=1, routed)           0.175     3.463    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17_n_0
    SLICE_X110Y208       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     3.553 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.475     4.028    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     4.125 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.048     4.173    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.103ns  (logic 1.029ns (25.079%)  route 3.074ns (74.921%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.202ns (routing 0.861ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.853     0.853 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           2.350     3.203    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[12]
    SLICE_X111Y209       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.036     3.239 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17/O
                         net (fo=1, routed)           0.038     3.277    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17_n_0
    SLICE_X111Y209       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     3.327 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.635     3.962    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.090     4.052 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     4.103    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.202     2.769    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 1.097ns (26.815%)  route 2.994ns (73.185%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.204ns (routing 0.861ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.779     0.779 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           2.317     3.096    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[10]
    SLICE_X111Y207       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     3.147 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.040     3.187    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X111Y207       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.090     3.277 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_15/O
                         net (fo=1, routed)           0.087     3.364    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_15_n_0
    SLICE_X111Y207       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     3.453 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.478     3.931    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     4.019 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     4.091    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.204     2.771    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.026ns  (logic 0.510ns (25.173%)  route 1.516ns (74.827%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.382     0.382 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.180     1.562    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[10]
    SLICE_X111Y207       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.023     1.585 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.023     1.608    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X111Y207       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.035     1.643 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_15/O
                         net (fo=1, routed)           0.043     1.686    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_15_n_0
    SLICE_X111Y207       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     1.721 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.244     1.965    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.035     2.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     2.026    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_113
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.033ns  (logic 0.563ns (27.693%)  route 1.470ns (72.307%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.429     0.429 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.127     1.556    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[13]
    SLICE_X110Y208       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.059     1.615 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17/O
                         net (fo=1, routed)           0.073     1.688    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17_n_0
    SLICE_X110Y208       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.035     1.723 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.254     1.977    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.040     2.017 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.016     2.033    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_110
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.490ns (23.961%)  route 1.555ns (76.039%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.530ns (routing 0.588ns, distribution 0.942ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.418     0.418 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.190     1.608    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[12]
    SLICE_X111Y209       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.015     1.623 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17/O
                         net (fo=1, routed)           0.021     1.644    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_17_n_0
    SLICE_X111Y209       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.022     1.666 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.327     1.993    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.035     2.028 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     2.045    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_111
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.530     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.126ns  (logic 0.611ns (28.739%)  route 1.515ns (71.261%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.403     0.403 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.156     1.559    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[8]
    SLICE_X111Y208       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     1.609 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_37/O
                         net (fo=1, routed)           0.029     1.638    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_37_n_0
    SLICE_X111Y208       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.059     1.697 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16/O
                         net (fo=1, routed)           0.030     1.727    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_16_n_0
    SLICE_X111Y208       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.059     1.786 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.283     2.069    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.040     2.109 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.017     2.126    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_115
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.573ns (26.738%)  route 1.570ns (73.262%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.526ns (routing 0.588ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.417     0.417 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.266     1.683    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[11]
    SLICE_X111Y206       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     1.733 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39/O
                         net (fo=1, routed)           0.023     1.756    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_39_n_0
    SLICE_X111Y206       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     1.791 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17/O
                         net (fo=1, routed)           0.024     1.815    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17_n_0
    SLICE_X111Y206       LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.036     1.851 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.241     2.092    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X111Y165       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.035     2.127 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.016     2.143    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_112
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.526     2.049    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.171ns  (logic 0.552ns (25.426%)  route 1.619ns (74.574%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.588ns, distribution 0.945ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.399     0.399 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.169     1.568    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[9]
    SLICE_X111Y205       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.590 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35/O
                         net (fo=1, routed)           0.045     1.635    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35_n_0
    SLICE_X110Y205       LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     1.657 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_16/O
                         net (fo=1, routed)           0.083     1.740    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_16_n_0
    SLICE_X110Y205       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.050     1.790 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.296     2.086    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X113Y165       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.059     2.145 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.026     2.171    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_114
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.533     2.056    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X113Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.356ns  (logic 0.656ns (27.844%)  route 1.700ns (72.156%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.531ns (routing 0.588ns, distribution 0.943ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.417     0.417 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.241     1.658    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[14]
    SLICE_X111Y201       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.059     1.717 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_87/O
                         net (fo=1, routed)           0.023     1.740    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_87_n_0
    SLICE_X111Y201       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     1.780 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_48/O
                         net (fo=1, routed)           0.049     1.829    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_48_n_0
    SLICE_X111Y200       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.041     1.870 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20/O
                         net (fo=1, routed)           0.078     1.948    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20_n_0
    SLICE_X110Y203       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.059     2.007 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6/O
                         net (fo=1, routed)           0.285     2.292    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_6_n_0
    SLICE_X110Y165       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040     2.332 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.024     2.356    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_109
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.531     2.054    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell RFDAC clocked by RFDAC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.560ns  (logic 0.589ns (23.008%)  route 1.971ns (76.992%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.588ns, distribution 0.929ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC3_CLK rise edge)
                                                      0.000     0.000 r  
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC (Prop_RFDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.411     0.411 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.227     1.638    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[15]
    SLICE_X111Y200       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.022     1.660 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_98/O
                         net (fo=1, routed)           0.047     1.707    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_98_n_0
    SLICE_X112Y200       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     1.729 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_55/O
                         net (fo=1, routed)           0.191     1.920    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_55_n_0
    SLICE_X109Y206       LUT4 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.059     1.979 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23/O
                         net (fo=1, routed)           0.068     2.047    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_23_n_0
    SLICE_X109Y206       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.040     2.087 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.421     2.508    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X108Y172       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     2.543 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.017     2.560    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_108
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.517     2.041    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y172       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  usp_rf_data_converter_0_axi_aclk
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.079ns (8.726%)  route 0.826ns (91.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.861ns, distribution 1.291ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.826     4.192    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X97Y159        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.152     2.719    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X97Y159        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.079ns (8.726%)  route 0.826ns (91.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.861ns, distribution 1.291ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.826     4.192    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X97Y159        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.152     2.719    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X97Y159        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.905ns  (logic 0.079ns (8.726%)  route 0.826ns (91.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.568ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.152ns (routing 0.861ns, distribution 1.291ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.826     4.192    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X97Y159        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.152     2.719    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X97Y159        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.079ns (9.066%)  route 0.792ns (90.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.861ns, distribution 1.283ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.792     4.158    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X99Y151        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.144     2.711    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X99Y151        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.079ns (9.066%)  route 0.792ns (90.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.861ns, distribution 1.283ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.792     4.158    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X99Y151        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.144     2.711    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X99Y151        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.871ns  (logic 0.079ns (9.066%)  route 0.792ns (90.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.576ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.144ns (routing 0.861ns, distribution 1.283ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.792     4.158    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X99Y151        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.144     2.711    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X99Y151        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.868ns  (logic 0.079ns (9.097%)  route 0.789ns (90.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.861ns, distribution 1.282ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.789     4.155    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X99Y151        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.143     2.710    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X99Y151        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.868ns  (logic 0.079ns (9.097%)  route 0.789ns (90.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.861ns, distribution 1.282ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.789     4.155    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X99Y151        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.143     2.710    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X99Y151        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.868ns  (logic 0.079ns (9.097%)  route 0.789ns (90.903%))
  Logic Levels:           0  
  Clock Path Skew:        -0.577ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.143ns (routing 0.861ns, distribution 1.282ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.789     4.155    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X99Y151        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.143     2.710    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X99Y151        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        0.865ns  (logic 0.079ns (9.129%)  route 0.786ns (90.872%))
  Logic Levels:           0  
  Clock Path Skew:        -0.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns
    Source Clock Delay      (SCD):    3.287ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.427ns (routing 0.951ns, distribution 1.476ns)
  Clock Net Delay (Destination): 2.149ns (routing 0.861ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.427     3.287    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     3.366 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.786     4.152    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X99Y155        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.149     2.716    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X99Y155        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.718%)  route 0.159ns (80.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.588ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.668 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.159     1.827    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X98Y157        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.484     2.008    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X98Y157        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.718%)  route 0.159ns (80.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.588ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.668 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.159     1.827    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X98Y157        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.484     2.008    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X98Y157        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.718%)  route 0.159ns (80.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.378ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.484ns (routing 0.588ns, distribution 0.896ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.668 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.159     1.827    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X98Y157        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.484     2.008    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X98Y157        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.718%)  route 0.159ns (80.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.588ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.668 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.159     1.827    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X98Y155        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.478     2.002    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X98Y155        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.718%)  route 0.159ns (80.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.588ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.668 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.159     1.827    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X98Y155        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.478     2.002    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X98Y155        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.198ns  (logic 0.039ns (19.718%)  route 0.159ns (80.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.372ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.478ns (routing 0.588ns, distribution 0.890ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.668 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.159     1.827    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X98Y155        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.478     2.002    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X98Y155        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.849%)  route 0.168ns (81.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.588ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.668 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.168     1.836    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X103Y152       FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.489     2.013    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X103Y152       FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.849%)  route 0.168ns (81.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.588ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.668 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.168     1.836    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X103Y152       FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.489     2.013    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X103Y152       FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.207ns  (logic 0.039ns (18.849%)  route 0.168ns (81.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.383ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.489ns (routing 0.588ns, distribution 0.901ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.668 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.168     1.836    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X103Y152       FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.489     2.013    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X103Y152       FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.039ns (18.669%)  route 0.170ns (81.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.480ns (routing 0.588ns, distribution 0.892ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X99Y160        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y160        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.668 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=93, routed)          0.170     1.838    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X98Y152        FDCE                                         f  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.480     2.004    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X98Y152        FDCE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  usp_rf_data_converter_0_m2_axis_aclk
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
                            (rising edge-triggered cell RFADC clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.221ns  (logic 0.587ns (26.430%)  route 1.634ns (73.570%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.760ns
    Source Clock Delay      (SCD):    2.667ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.813ns (routing 0.918ns, distribution 0.895ns)
  Clock Net Delay (Destination): 2.193ns (routing 0.861ns, distribution 1.332ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.813     2.667    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/m2_axis_aclk
    RFADC_X0Y2           RFADC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_FABRIC_CLK_STATUS_COMMON[5])
                                                      0.338     3.005 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[5]
                         net (fo=1, routed)           1.224     4.229    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[5]
    SLICE_X109Y169       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     4.281 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_10/O
                         net (fo=1, routed)           0.045     4.326    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_10_n_0
    SLICE_X109Y169       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.098     4.424 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_2/O
                         net (fo=1, routed)           0.293     4.717    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_2_n_0
    SLICE_X109Y177       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     4.816 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.072     4.888    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_118
    SLICE_X109Y177       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.193     2.760    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X109Y177       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/working_i_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/data_cap_working_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.339ns  (logic 0.079ns (23.284%)  route 0.260ns (76.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns
    Source Clock Delay      (SCD):    2.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.775ns (routing 0.918ns, distribution 0.857ns)
  Clock Net Delay (Destination): 2.200ns (routing 0.861ns, distribution 1.339ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.503     0.503 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.503    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.503 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.826    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.854 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.775     2.629    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/working_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.708 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/working_i_reg/Q
                         net (fo=2, routed)           0.260     2.968    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/data_cap_working_i/src_in
    SLICE_X114Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/data_cap_working_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.200     2.767    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/data_cap_working_i/dest_clk
    SLICE_X114Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/data_cap_working_i/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/working_i_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/data_cap_working_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.148ns  (logic 0.039ns (26.335%)  route 0.109ns (73.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.275ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.977ns (routing 0.504ns, distribution 0.473ns)
  Clock Net Delay (Destination): 1.528ns (routing 0.588ns, distribution 0.940ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.977     1.275    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/working_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y138       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.314 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/working_i_reg/Q
                         net (fo=2, routed)           0.109     1.424    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/data_cap_working_i/src_in
    SLICE_X114Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/data_cap_working_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.528     2.052    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/data_cap_working_i/dest_clk
    SLICE_X114Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/data_cap_working_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
                            (rising edge-triggered cell RFADC clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.272ns (25.092%)  route 0.812ns (74.908%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.763ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.982ns (routing 0.504ns, distribution 0.478ns)
  Clock Net Delay (Destination): 1.520ns (routing 0.588ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.138     0.138 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.138    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.138 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.282    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         0.982     1.281    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/m2_axis_aclk
    RFADC_X0Y2           RFADC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/FABRIC_CLK
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC (Prop_RFADC_FABRIC_CLK_STATUS_COMMON[5])
                                                      0.169     1.450 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[5]
                         net (fo=1, routed)           0.612     2.062    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[5]
    SLICE_X109Y169       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     2.084 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_10/O
                         net (fo=1, routed)           0.025     2.109    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_10_n_0
    SLICE_X109Y169       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.040     2.149 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_2/O
                         net (fo=1, routed)           0.149     2.298    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_2_n_0
    SLICE_X109Y177       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     2.339 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.026     2.365    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_118
    SLICE_X109Y177       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.520     2.044    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X109Y177       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  usp_rf_data_converter_0_axi_aclk
  To Clock:  usp_rf_data_converter_0_m2_axis_aclk

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.709ns  (logic 0.450ns (26.325%)  route 1.259ns (73.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 0.951ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.836ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.474     3.334    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X113Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.411 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/Q
                         net (fo=7, routed)           0.495     3.906    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/Q[2]
    SLICE_X118Y139       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.031 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15/O
                         net (fo=1, routed)           0.091     4.122    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15_n_0
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.220 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     4.493    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.643 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.400     5.043    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.581     2.144    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.709ns  (logic 0.450ns (26.325%)  route 1.259ns (73.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 0.951ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.836ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.474     3.334    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X113Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.411 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/Q
                         net (fo=7, routed)           0.495     3.906    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/Q[2]
    SLICE_X118Y139       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.031 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15/O
                         net (fo=1, routed)           0.091     4.122    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15_n_0
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.220 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     4.493    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.643 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.400     5.043    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.581     2.144    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[2]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.709ns  (logic 0.450ns (26.325%)  route 1.259ns (73.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 0.951ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.836ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.474     3.334    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X113Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.411 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/Q
                         net (fo=7, routed)           0.495     3.906    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/Q[2]
    SLICE_X118Y139       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.031 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15/O
                         net (fo=1, routed)           0.091     4.122    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15_n_0
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.220 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     4.493    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.643 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.400     5.043    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.581     2.144    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[3]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.709ns  (logic 0.450ns (26.325%)  route 1.259ns (73.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 0.951ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.836ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.474     3.334    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X113Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.411 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/Q
                         net (fo=7, routed)           0.495     3.906    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/Q[2]
    SLICE_X118Y139       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.031 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15/O
                         net (fo=1, routed)           0.091     4.122    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15_n_0
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.220 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     4.493    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.643 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.400     5.043    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.581     2.144    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[4]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.709ns  (logic 0.450ns (26.325%)  route 1.259ns (73.675%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 0.951ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.581ns (routing 0.836ns, distribution 0.745ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.474     3.334    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X113Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.411 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/Q
                         net (fo=7, routed)           0.495     3.906    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/Q[2]
    SLICE_X118Y139       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.031 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15/O
                         net (fo=1, routed)           0.091     4.122    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15_n_0
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.220 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     4.493    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.643 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.400     5.043    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.581     2.144    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[5]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.676ns  (logic 0.450ns (26.842%)  route 1.226ns (73.158%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 0.951ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.580ns (routing 0.836ns, distribution 0.744ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.474     3.334    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X113Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.411 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/Q
                         net (fo=7, routed)           0.495     3.906    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/Q[2]
    SLICE_X118Y139       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.031 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15/O
                         net (fo=1, routed)           0.091     4.122    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15_n_0
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.220 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     4.493    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.643 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.367     5.010    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X118Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.580     2.143    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X118Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[1]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.623ns  (logic 0.450ns (27.725%)  route 1.173ns (72.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 0.951ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.836ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.474     3.334    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X113Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.411 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/Q
                         net (fo=7, routed)           0.495     3.906    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/Q[2]
    SLICE_X118Y139       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.031 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15/O
                         net (fo=1, routed)           0.091     4.122    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15_n_0
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.220 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     4.493    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.643 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.314     4.957    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.579     2.141    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[6]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.623ns  (logic 0.450ns (27.725%)  route 1.173ns (72.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 0.951ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.836ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.474     3.334    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X113Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.411 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/Q
                         net (fo=7, routed)           0.495     3.906    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/Q[2]
    SLICE_X118Y139       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.031 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15/O
                         net (fo=1, routed)           0.091     4.122    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15_n_0
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.220 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     4.493    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.643 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.314     4.957    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.579     2.141    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[7]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.623ns  (logic 0.450ns (27.725%)  route 1.173ns (72.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 0.951ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.836ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.474     3.334    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X113Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.411 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/Q
                         net (fo=7, routed)           0.495     3.906    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/Q[2]
    SLICE_X118Y139       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.031 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15/O
                         net (fo=1, routed)           0.091     4.122    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15_n_0
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.220 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     4.493    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.643 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.314     4.957    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.579     2.141    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.623ns  (logic 0.450ns (27.725%)  route 1.173ns (72.275%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -1.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    3.334ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.474ns (routing 0.951ns, distribution 1.523ns)
  Clock Net Delay (Destination): 1.579ns (routing 0.836ns, distribution 0.743ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.474     3.334    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X113Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y139       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     3.411 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[4]/Q
                         net (fo=7, routed)           0.495     3.906    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/Q[2]
    SLICE_X118Y139       LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.125     4.031 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15/O
                         net (fo=1, routed)           0.091     4.122    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_15_n_0
    SLICE_X118Y139       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     4.220 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6/O
                         net (fo=4, routed)           0.273     4.493    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_6_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     4.643 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.314     4.957    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.253     0.253 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.253    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.253 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.539    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.563 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.579     2.141    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/tile_enable_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/gen_tile_en_sync2_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.144ns  (logic 0.039ns (27.143%)  route 0.105ns (72.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.640ns
    Source Clock Delay      (SCD):    1.654ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.356ns (routing 0.522ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.566ns, distribution 0.551ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.356     1.654    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X112Y140       FDSE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/tile_enable_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y140       FDSE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.693 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/tile_enable_reg[2]/Q
                         net (fo=2, routed)           0.105     1.798    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/gen_tile_en_sync2_div1.data_gen_enable_i/src_in
    SLICE_X113Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/gen_tile_en_sync2_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.117     1.640    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/gen_tile_en_sync2_div1.data_gen_enable_i/dest_clk
    SLICE_X113Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/gen_tile_en_sync2_div1.data_gen_enable_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/start_receive20_i_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/gen_sync_receive_sync20_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.233ns  (logic 0.039ns (16.761%)  route 0.194ns (83.239%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.637ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.362ns (routing 0.522ns, distribution 0.840ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.566ns, distribution 0.548ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.362     1.660    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/s_axi_aclk
    SLICE_X113Y140       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/start_receive20_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y140       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     1.699 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/start_receive20_i_reg/Q
                         net (fo=3, routed)           0.194     1.893    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/gen_sync_receive_sync20_div1.data_gen_enable_i/src_in
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/gen_sync_receive_sync20_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.114     1.637    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/gen_sync_receive_sync20_div1.data_gen_enable_i/dest_clk
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/gen_sync_receive_sync20_div1.data_gen_enable_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/working_i_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.088ns (34.593%)  route 0.166ns (65.407%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.352ns (routing 0.522ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.566ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.352     1.651    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X117Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y139       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.690 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/Q
                         net (fo=3, routed)           0.053     1.742    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg_n_0_[10]
    SLICE_X117Y138       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.777 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4/O
                         net (fo=4, routed)           0.098     1.875    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4_n_0
    SLICE_X116Y138       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.014     1.889 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/working_i_i_1/O
                         net (fo=1, routed)           0.016     1.905    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/working_i_reg_0
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/working_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.110     1.633    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/working_i_reg/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/cap_complete_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.110ns (39.752%)  route 0.167ns (60.248%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.634ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.352ns (routing 0.522ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.566ns, distribution 0.545ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.352     1.651    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X117Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y139       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.690 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/Q
                         net (fo=3, routed)           0.053     1.742    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg_n_0_[10]
    SLICE_X117Y138       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.777 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4/O
                         net (fo=4, routed)           0.099     1.876    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4_n_0
    SLICE_X116Y137       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     1.912 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/cap_complete_i_1/O
                         net (fo=1, routed)           0.015     1.927    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/cap_complete_reg_1
    SLICE_X116Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/cap_complete_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.111     1.634    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/cap_complete_reg/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.115ns (40.581%)  route 0.168ns (59.419%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.352ns (routing 0.522ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.110ns (routing 0.566ns, distribution 0.544ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.352     1.651    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X117Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y139       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.690 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/Q
                         net (fo=3, routed)           0.053     1.742    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg_n_0_[10]
    SLICE_X117Y138       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.777 f  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4/O
                         net (fo=4, routed)           0.100     1.877    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4_n_0
    SLICE_X116Y138       LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.918 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/barrel_shift.wea_r_i_1/O
                         net (fo=1, routed)           0.016     1.934    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg_1
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.110     1.633    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X116Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/barrel_shift.wea_r_reg/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.039ns (13.356%)  route 0.253ns (86.644%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.628ns
    Source Clock Delay      (SCD):    1.656ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.358ns (routing 0.522ns, distribution 0.836ns)
  Clock Net Delay (Destination): 1.105ns (routing 0.566ns, distribution 0.539ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.358     1.656    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    SLICE_X111Y167       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y167       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.695 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_done_i_reg/Q
                         net (fo=1, routed)           0.253     1.948    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/src_in
    SLICE_X117Y160       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.105     1.628    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/dest_clk
    SLICE_X117Y160       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_adc2_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.115ns (26.775%)  route 0.315ns (73.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.352ns (routing 0.522ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.566ns, distribution 0.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.352     1.651    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X117Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y139       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.690 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/Q
                         net (fo=3, routed)           0.053     1.742    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg_n_0_[10]
    SLICE_X117Y138       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.777 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4/O
                         net (fo=4, routed)           0.121     1.898    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     1.939 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.141     2.080    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.115     1.638    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[6]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.115ns (26.775%)  route 0.315ns (73.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.352ns (routing 0.522ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.566ns, distribution 0.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.352     1.651    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X117Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y139       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.690 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/Q
                         net (fo=3, routed)           0.053     1.742    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg_n_0_[10]
    SLICE_X117Y138       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.777 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4/O
                         net (fo=4, routed)           0.121     1.898    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     1.939 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.141     2.080    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.115     1.638    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[7]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.115ns (26.775%)  route 0.315ns (73.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.352ns (routing 0.522ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.566ns, distribution 0.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.352     1.651    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X117Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y139       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.690 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/Q
                         net (fo=3, routed)           0.053     1.742    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg_n_0_[10]
    SLICE_X117Y138       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.777 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4/O
                         net (fo=4, routed)           0.121     1.898    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     1.939 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.141     2.080    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.115     1.638    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[8]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_m2_axis_aclk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.430ns  (logic 0.115ns (26.775%)  route 0.315ns (73.225%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.352ns (routing 0.522ns, distribution 0.830ns)
  Clock Net Delay (Destination): 1.115ns (routing 0.566ns, distribution 0.549ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.352     1.651    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/s_axi_aclk
    SLICE_X117Y139       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y139       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.690 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg[10]/Q
                         net (fo=3, routed)           0.053     1.742    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/ds_num_samples_reg_n_0_[10]
    SLICE_X117Y138       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.035     1.777 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4/O
                         net (fo=4, routed)           0.121     1.898    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_4_n_0
    SLICE_X116Y137       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.041     1.939 r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc_exdes_cfg_i/addra[9]_i_1/O
                         net (fo=10, routed)          0.141     2.080    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/SR[0]
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_m2_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  adc2_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    adc2_axis_aclk_IBUF_inst/I
    AL16                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.323     0.323 r  adc2_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.323    adc2_axis_aclk_IBUF_inst/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.323 r  adc2_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.504    adc2_axis_aclk_IBUF
    BUFGCE_X0Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.523 r  adc2_axis_aclk_bufg_i/O
    X5Y2 (CLOCK_ROOT)    net (fo=325, routed)         1.115     1.638    usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/s2_axis_clock
    SLICE_X117Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/adc_sink_i/inst/ds_slice_20/exdes_xpm_mem_ds_i/addra_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  usp_rf_data_converter_0_axi_aclk
  To Clock:  usp_rf_data_converter_0_s0_axis_aclk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/dg_num_samples_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrbend_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.288ns  (logic 0.405ns (31.432%)  route 0.883ns (68.568%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns
    Source Clock Delay      (SCD):    3.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.421ns (routing 0.951ns, distribution 1.470ns)
  Clock Net Delay (Destination): 2.150ns (routing 1.218ns, distribution 0.932ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.421     3.280    usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/s_axi_aclk
    SLICE_X102Y141       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/dg_num_samples_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y141       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     3.359 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/dg_num_samples_reg[4]/Q
                         net (fo=6, routed)           0.431     3.790    usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/Q[0]
    SLICE_X101Y139       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.099     3.889 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/addrbend_i_7/O
                         net (fo=5, routed)           0.201     4.091    usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/addrbend_i_7_n_0
    SLICE_X103Y138       LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     4.180 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/addrbend_i_10/O
                         net (fo=1, routed)           0.091     4.271    usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/addrbend_i_10_n_0
    SLICE_X103Y139       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     4.372 f  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/addrbend_i_5/O
                         net (fo=1, routed)           0.094     4.466    usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/addrbend_i_5_n_0
    SLICE_X103Y138       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     4.503 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/addrbend_i_1/O
                         net (fo=1, routed)           0.066     4.569    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrbend_reg_0
    SLICE_X103Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrbend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.544    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.568 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.150     2.718    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X103Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrbend_reg/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/tile_enable_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_tile_en_sync0_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.394ns  (logic 0.078ns (19.795%)  route 0.316ns (80.205%))
  Logic Levels:           0  
  Clock Path Skew:        -0.572ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    3.293ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.433ns (routing 0.951ns, distribution 1.482ns)
  Clock Net Delay (Destination): 2.152ns (routing 1.218ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.433     3.293    usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/s_axi_aclk
    SLICE_X99Y139        FDSE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/tile_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y139        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     3.371 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/tile_enable_reg[0]/Q
                         net (fo=2, routed)           0.316     3.687    usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_tile_en_sync0_div1.data_gen_enable_i/src_in
    SLICE_X100Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_tile_en_sync0_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.544    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.568 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.152     2.720    usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_tile_en_sync0_div1.data_gen_enable_i/dest_clk
    SLICE_X100Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_tile_en_sync0_div1.data_gen_enable_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.287ns  (logic 0.078ns (27.178%)  route 0.209ns (72.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    3.324ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 0.951ns, distribution 1.513ns)
  Clock Net Delay (Destination): 2.101ns (routing 1.218ns, distribution 0.883ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.464     3.324    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y189       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     3.402 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_done_i_reg/Q
                         net (fo=1, routed)           0.209     3.611    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/src_in
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.544    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.568 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.101     2.669    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/dest_clk
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/start_send00_i_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.285ns  (logic 0.080ns (28.067%)  route 0.205ns (71.933%))
  Logic Levels:           0  
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    3.291ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.431ns (routing 0.951ns, distribution 1.480ns)
  Clock Net Delay (Destination): 2.153ns (routing 1.218ns, distribution 0.935ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.431     3.291    usp_rf_data_converter_0_ex_i/dac_source_i/inst/s_axi_aclk
    SLICE_X97Y139        FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/start_send00_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y139        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.371 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/start_send00_i_reg/Q
                         net (fo=2, routed)           0.205     3.576    usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/src_in
    SLICE_X98Y137        FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.298     0.544    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.568 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         2.153     2.721    usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/dest_clk
    SLICE_X98Y137        FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/start_send00_i_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.128ns  (logic 0.041ns (32.111%)  route 0.087ns (67.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.332ns (routing 0.522ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.814ns, distribution 0.682ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.332     1.630    usp_rf_data_converter_0_ex_i/dac_source_i/inst/s_axi_aclk
    SLICE_X97Y139        FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/start_send00_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y139        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.671 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/start_send00_i_reg/Q
                         net (fo=2, routed)           0.087     1.758    usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/src_in
    SLICE_X98Y137        FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.496     2.020    usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/dest_clk
    SLICE_X98Y137        FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_sync_send_sync00_div1.data_gen_enable_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_done_i_reg/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.405%)  route 0.083ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.350ns (routing 0.522ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.453ns (routing 0.814ns, distribution 0.639ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.350     1.649    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_done_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y189       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.687 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/dac0_done_i_reg/Q
                         net (fo=1, routed)           0.083     1.770    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/src_in
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.453     1.977    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/dest_clk
    SLICE_X110Y189       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/cdc_dac0_done_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/tile_enable_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_tile_en_sync0_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.179ns  (logic 0.039ns (21.826%)  route 0.140ns (78.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.632ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.334ns (routing 0.522ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.814ns, distribution 0.681ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.334     1.632    usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/s_axi_aclk
    SLICE_X99Y139        FDSE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/tile_enable_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y139        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.671 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/tile_enable_reg[0]/Q
                         net (fo=2, routed)           0.140     1.811    usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_tile_en_sync0_div1.data_gen_enable_i/src_in
    SLICE_X100Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_tile_en_sync0_div1.data_gen_enable_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.495     2.019    usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_tile_en_sync0_div1.data_gen_enable_i/dest_clk
    SLICE_X100Y137       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/gen_tile_en_sync0_div1.data_gen_enable_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/dg_num_samples_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrbend_reg/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_s0_axis_aclk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.229ns  (logic 0.138ns (60.317%)  route 0.091ns (39.683%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.325ns (routing 0.522ns, distribution 0.803ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.814ns, distribution 0.679ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.325     1.624    usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/s_axi_aclk
    SLICE_X103Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/dg_num_samples_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y138       FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.662 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/dg_num_samples_reg[10]/Q
                         net (fo=5, routed)           0.038     1.700    usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/dg_num_samples_reg_n_0_[10]
    SLICE_X103Y138       LUT5 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.750 f  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/addrbend_i_2/O
                         net (fo=1, routed)           0.029     1.779    usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/addrbend_i_2_n_0
    SLICE_X103Y138       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.050     1.829 r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/addrbend_i_1/O
                         net (fo=1, routed)           0.024     1.853    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrbend_reg_0
    SLICE_X103Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrbend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_s0_axis_aclk rise edge)
                                                      0.000     0.000 r  
    AL17                                              0.000     0.000 r  dac0_axis_aclk (IN)
                         net (fo=0)                   0.000     0.000    dac0_axis_aclk_IBUF_inst/I
    AL17                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  dac0_axis_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    dac0_axis_aclk_IBUF_inst/OUT
    AL17                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  dac0_axis_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    dac0_axis_aclk_IBUF
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  dac0_axis_aclk_bufg_i/O
    X5Y3 (CLOCK_ROOT)    net (fo=364, routed)         1.493     2.017    usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/m0_axis_clock
    SLICE_X103Y138       FDRE                                         r  usp_rf_data_converter_0_ex_i/dac_source_i/inst/dg_slice_00/exdes_xpm_mem_ds_i/addrbend_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  usp_rf_data_converter_0_axi_aclk
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.574ns  (logic 1.724ns (26.226%)  route 4.850ns (73.774%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.456ns (routing 0.951ns, distribution 1.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.456     3.316    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq/dest_clk
    SLICE_X112Y146       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y146       FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     3.396 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/sync_adc13_fifo_irq/syncstages_ff_reg[4]/Q
                         net (fo=2, routed)           0.862     4.258    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/adc13_irq_sync[1]
    SLICE_X108Y155       LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     4.382 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0_i_72/O
                         net (fo=1, routed)           0.041     4.423    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0_i_72_n_0
    SLICE_X108Y155       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     4.513 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0_i_53/O
                         net (fo=1, routed)           0.205     4.718    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0_i_53_n_0
    SLICE_X108Y155       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.841 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0_i_37/O
                         net (fo=2, routed)           0.279     5.120    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/syncstages_ff_reg[4]_34
    SLICE_X109Y159       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     5.243 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0_i_28/O
                         net (fo=2, routed)           0.336     5.579    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/adc1_master_irq0
    SLICE_X109Y189       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.090     5.669 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0_i_10/O
                         net (fo=1, routed)           0.209     5.878    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0_i_10_n_0
    SLICE_X109Y192       LUT4 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116     5.994 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0_i_2/O
                         net (fo=1, routed)           0.164     6.158    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0_i_2_n_0
    SLICE_X109Y192       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.098     6.256 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_rfdc_ex_usp_rf_data_converter_0_0_irq_sync/irq_INST_0/O
                         net (fo=1, routed)           2.754     9.010    irq_OBUF
    AH16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.880     9.890 r  irq_OBUF_inst/O
                         net (fo=0)                   0.000     9.890    irq
    AH16                                                              r  irq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.447ns  (logic 0.524ns (15.190%)  route 2.923ns (84.810%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk fall edge)
                                                      5.000     5.000 f  
    AM15                                              0.000     5.000 f  s_axi_aclk (IN)
                         net (fo=0)                   0.000     5.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     5.496 f  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.496 f  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.860 f  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        2.587     8.447    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y3           RFDAC                                        f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.427ns  (logic 0.524ns (15.279%)  route 2.903ns (84.721%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk fall edge)
                                                      5.000     5.000 f  
    AM15                                              0.000     5.000 f  s_axi_aclk (IN)
                         net (fo=0)                   0.000     5.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     5.496 f  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.496 f  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.860 f  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        2.567     8.427    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y2           RFDAC                                        f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.136ns  (logic 1.082ns (21.064%)  route 4.054ns (78.936%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 0.951ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.415     3.275    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X98Y161        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.355 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=46, routed)          0.505     3.860    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state[1]
    SLICE_X104Y158       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     3.950 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/s_axi_rdata[28]_INST_0/O
                         net (fo=1, routed)           3.549     7.499    s_axi_rdata_OBUF[28]
    K17                  OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.912     8.410 r  s_axi_rdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000     8.410    s_axi_rdata[28]
    K17                                                               r  s_axi_rdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.407ns  (logic 0.524ns (15.369%)  route 2.883ns (84.631%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk fall edge)
                                                      5.000     5.000 f  
    AM15                                              0.000     5.000 f  s_axi_aclk (IN)
                         net (fo=0)                   0.000     5.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     5.496 f  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.496 f  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.860 f  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        2.547     8.407    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y1           RFDAC                                        f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.402ns  (logic 0.524ns (15.391%)  route 2.878ns (84.609%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk fall edge)
                                                      5.000     5.000 f  
    AM15                                              0.000     5.000 f  s_axi_aclk (IN)
                         net (fo=0)                   0.000     5.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     5.496 f  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.496 f  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.860 f  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        2.542     8.402    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y0           RFADC                                        f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.388ns  (logic 0.524ns (15.455%)  route 2.864ns (84.545%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk fall edge)
                                                      5.000     5.000 f  
    AM15                                              0.000     5.000 f  s_axi_aclk (IN)
                         net (fo=0)                   0.000     5.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     5.496 f  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.496 f  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.860 f  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        2.528     8.388    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y0           RFDAC                                        f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.380ns  (logic 0.524ns (15.491%)  route 2.856ns (84.509%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk fall edge)
                                                      5.000     5.000 f  
    AM15                                              0.000     5.000 f  s_axi_aclk (IN)
                         net (fo=0)                   0.000     5.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     5.496 f  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.496 f  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.860 f  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        2.520     8.380    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y2           RFADC                                        f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.378ns  (logic 0.524ns (15.500%)  route 2.854ns (84.500%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk fall edge)
                                                      5.000     5.000 f  
    AM15                                              0.000     5.000 f  s_axi_aclk (IN)
                         net (fo=0)                   0.000     5.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     5.496 f  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.496 f  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     5.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.860 f  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        2.518     8.378    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y1           RFADC                                        f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rdata[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.080ns  (logic 1.145ns (22.544%)  route 3.935ns (77.456%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.415ns (routing 0.951ns, distribution 1.464ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.496     0.496 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.496    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.496 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.336     0.832    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.860 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.415     3.275    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X98Y161        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.355 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=46, routed)          0.530     3.884    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state[1]
    SLICE_X106Y157       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     4.041 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/s_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           3.405     7.446    s_axi_rdata_OBUF[15]
    H18                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.908     8.355 r  s_axi_rdata_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.355    s_axi_rdata[15]
    H18                                                               r  s_axi_rdata[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.647ns  (logic 0.148ns (8.973%)  route 1.499ns (91.027%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        1.348     1.647    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y3           RFADC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 0.148ns (8.876%)  route 1.517ns (91.124%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        1.366     1.665    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y2           RFADC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 0.148ns (8.849%)  route 1.522ns (91.151%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        1.371     1.670    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y1           RFADC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 0.148ns (8.844%)  route 1.523ns (91.156%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        1.372     1.671    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y0           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.148ns (8.781%)  route 1.535ns (91.219%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        1.384     1.683    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y1           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.686ns  (logic 0.148ns (8.765%)  route 1.538ns (91.235%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        1.387     1.686    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFADC_X0Y0           RFADC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.695ns  (logic 0.148ns (8.719%)  route 1.547ns (91.281%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        1.396     1.695    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y2           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s_axi_aclk
                            (clock source 'usp_rf_data_converter_0_axi_aclk'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 0.148ns (8.642%)  route 1.562ns (91.358%))
  Logic Levels:           3  (BUFGCE=1 IBUFCTRL=1 INBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
                         net (fo=6109, routed)        1.411     1.710    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/s_axi_aclk
    RFDAC_X0Y3           RFDAC                                        r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_rresp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.274ns  (logic 0.524ns (41.107%)  route 0.750ns (58.893%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.326ns (routing 0.522ns, distribution 0.804ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.326     1.625    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X98Y161        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y161        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.664 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=46, routed)          0.090     1.754    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state[1]
    SLICE_X98Y164        LUT2 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     1.774 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/s_axi_rresp[0]_INST_0/O
                         net (fo=1, routed)           0.660     2.434    s_axi_rresp_OBUF[0]
    N20                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.465     2.899 r  s_axi_rresp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.899    s_axi_rresp[0]
    N20                                                               r  s_axi_rresp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axi_bresp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.271ns  (logic 0.537ns (42.230%)  route 0.734ns (57.770%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.331ns (routing 0.522ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.131     0.131 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.131    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.131 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.151     0.282    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.299 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.331     1.629    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X97Y163        FDRE                                         r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y163        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     1.670 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/Q
                         net (fo=18, routed)          0.076     1.747    usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state[1]
    SLICE_X97Y163        LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     1.797 r  usp_rf_data_converter_0_ex_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/s_axi_bresp[0]_INST_0/O
                         net (fo=1, routed)           0.658     2.455    s_axi_bresp_OBUF[0]
    N19                  OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.446     2.900 r  s_axi_bresp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.900    s_axi_bresp[0]
    N19                                                               r  s_axi_bresp[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  usp_rf_data_converter_0_axi_aclk

Max Delay          3440 Endpoints
Min Delay          3440 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[22]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.723ns  (logic 0.220ns (5.909%)  route 3.503ns (94.091%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.152ns (routing 0.861ns, distribution 1.291ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[22]
                         net (fo=2, routed)           2.930     2.930    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[22]
    SLICE_X108Y208       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     3.054 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_5/O
                         net (fo=1, routed)           0.523     3.577    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_5_n_0
    SLICE_X106Y192       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.673 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_1/O
                         net (fo=1, routed)           0.050     3.723    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X106Y192       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.152     2.719    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y192       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[22]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.675ns  (logic 0.331ns (9.007%)  route 3.344ns (90.993%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.861ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[22]
                         net (fo=2, routed)           2.473     2.473    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[22]
    SLICE_X113Y203       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.574 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_103/O
                         net (fo=1, routed)           0.085     2.659    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_103_n_0
    SLICE_X113Y203       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.051     2.710 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_44/O
                         net (fo=1, routed)           0.243     2.953    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_44_n_0
    SLICE_X110Y203       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     3.006 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_14/O
                         net (fo=1, routed)           0.042     3.048    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_14_n_0
    SLICE_X110Y203       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     3.085 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_5/O
                         net (fo=1, routed)           0.452     3.537    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_5_n_0
    SLICE_X111Y166       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     3.626 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.049     3.675    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_123
    SLICE_X111Y166       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.201     2.768    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y166       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[19]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.572ns  (logic 0.293ns (8.203%)  route 3.279ns (91.797%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.168ns (routing 0.861ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[19]
                         net (fo=1, routed)           2.272     2.272    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[19]
    SLICE_X108Y208       LUT3 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051     2.323 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_20/O
                         net (fo=1, routed)           0.323     2.646    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_20_n_0
    SLICE_X108Y197       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.743 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_6/O
                         net (fo=1, routed)           0.612     3.355    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_6_n_0
    SLICE_X107Y168       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     3.500 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_1/O
                         net (fo=1, routed)           0.072     3.572    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X107Y168       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.168     2.735    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X107Y168       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[19]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[4]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.542ns  (logic 0.441ns (12.451%)  route 3.101ns (87.549%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.207ns (routing 0.861ns, distribution 1.346ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[4]
                         net (fo=1, routed)           1.853     1.853    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[4]
    SLICE_X110Y208       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     1.919 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_78/O
                         net (fo=1, routed)           0.295     2.214    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_78_n_0
    SLICE_X108Y207       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     2.265 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_46/O
                         net (fo=1, routed)           0.339     2.604    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_46_n_0
    SLICE_X110Y204       LUT5 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.148     2.752 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_18/O
                         net (fo=1, routed)           0.136     2.888    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_18_n_0
    SLICE_X110Y200       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     2.976 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_5/O
                         net (fo=1, routed)           0.412     3.388    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_5_n_0
    SLICE_X110Y170       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     3.476 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.066     3.542    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_119
    SLICE_X110Y170       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.207     2.774    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y170       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[3]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.465ns  (logic 0.273ns (7.879%)  route 3.192ns (92.121%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.203ns (routing 0.861ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[3]
                         net (fo=1, routed)           2.352     2.352    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[3]
    SLICE_X110Y206       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     2.440 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_43/O
                         net (fo=1, routed)           0.088     2.528    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_43_n_0
    SLICE_X111Y206       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.051     2.579 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_18/O
                         net (fo=1, routed)           0.039     2.618    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_18_n_0
    SLICE_X111Y206       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     2.653 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_5/O
                         net (fo=1, routed)           0.664     3.317    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_5_n_0
    SLICE_X111Y169       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     3.416 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.049     3.465    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_120
    SLICE_X111Y169       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.203     2.770    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y169       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[2]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.337ns  (logic 0.391ns (11.717%)  route 2.946ns (88.283%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.861ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y2           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx2_u_dac/STATUS_COMMON[2]
                         net (fo=1, routed)           1.854     1.854    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac2_common_stat[2]
    SLICE_X109Y205       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     1.945 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_41/O
                         net (fo=1, routed)           0.170     2.115    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_41_n_0
    SLICE_X110Y205       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     2.205 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_14/O
                         net (fo=1, routed)           0.322     2.527    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_14_n_0
    SLICE_X110Y198       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     2.615 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_4/O
                         net (fo=1, routed)           0.528     3.143    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_4_n_0
    SLICE_X112Y177       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.122     3.265 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_1/O
                         net (fo=1, routed)           0.072     3.337    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_121
    SLICE_X112Y177       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.201     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y177       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[2]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[23]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.271ns  (logic 0.140ns (4.280%)  route 3.131ns (95.720%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.184ns (routing 0.861ns, distribution 1.323ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[23]
                         net (fo=1, routed)           2.187     2.187    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[23]
    SLICE_X109Y211       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     2.277 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6/O
                         net (fo=1, routed)           0.896     3.173    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_6_n_0
    SLICE_X108Y165       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     3.223 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_1/O
                         net (fo=1, routed)           0.048     3.271    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X108Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.184     2.751    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[1]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.257ns  (logic 0.384ns (11.788%)  route 2.873ns (88.212%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.201ns (routing 0.861ns, distribution 1.340ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[1]
                         net (fo=2, routed)           2.251     2.251    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[1]
    SLICE_X111Y202       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.340 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_13/O
                         net (fo=1, routed)           0.160     2.500    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_13_n_0
    SLICE_X111Y203       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.650 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_4/O
                         net (fo=1, routed)           0.390     3.040    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_4_n_0
    SLICE_X112Y176       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.145     3.185 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.072     3.257    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_122
    SLICE_X112Y176       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.201     2.767    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X112Y176       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[18]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.204ns  (logic 0.406ns (12.672%)  route 2.798ns (87.328%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.190ns (routing 0.861ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y0           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[18]
                         net (fo=1, routed)           1.670     1.670    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[18]
    SLICE_X113Y154       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.123     1.793 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_25/O
                         net (fo=1, routed)           0.156     1.949    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_25_n_0
    SLICE_X112Y154       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     2.002 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_10/O
                         net (fo=1, routed)           0.612     2.614    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_10_n_0
    SLICE_X106Y168       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.711 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_3/O
                         net (fo=1, routed)           0.345     3.056    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_3_n_0
    SLICE_X108Y169       LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.133     3.189 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[18]_i_1/O
                         net (fo=1, routed)           0.015     3.204    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_105
    SLICE_X108Y169       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.190     2.756    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y169       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[18]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[21]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.171ns  (logic 0.245ns (7.726%)  route 2.926ns (92.274%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.188ns (routing 0.861ns, distribution 1.327ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFDAC_X0Y3           RFDAC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/tx3_u_dac/STATUS_COMMON[21]
                         net (fo=1, routed)           2.313     2.313    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac3_common_stat[21]
    SLICE_X108Y211       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     2.459 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_6/O
                         net (fo=1, routed)           0.564     3.023    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_6_n_0
    SLICE_X108Y167       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     3.122 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_1/O
                         net (fo=1, routed)           0.049     3.171    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X108Y167       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.246     0.246 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.246    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.246 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.297     0.543    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.567 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        2.188     2.754    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y167       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[23]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.391ns  (logic 0.049ns (12.532%)  route 0.342ns (87.468%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.515ns (routing 0.588ns, distribution 0.927ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[23]
                         net (fo=1, routed)           0.253     0.253    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[18]
    SLICE_X108Y167       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.014     0.267 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_4/O
                         net (fo=1, routed)           0.073     0.340    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_4_n_0
    SLICE_X108Y165       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.035     0.375 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[23]_i_1/O
                         net (fo=1, routed)           0.016     0.391    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_100
    SLICE_X108Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.515     2.039    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y165       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[23]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[17]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.076ns (18.537%)  route 0.334ns (81.463%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.517ns (routing 0.588ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[17]
                         net (fo=1, routed)           0.294     0.294    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[12]
    SLICE_X108Y169       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.041     0.335 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_4/O
                         net (fo=1, routed)           0.023     0.358    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_4_n_0
    SLICE_X108Y169       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     0.393 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[17]_i_1/O
                         net (fo=1, routed)           0.017     0.410    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_106
    SLICE_X108Y169       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.517     2.041    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y169       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[17]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[21]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.596ns  (logic 0.057ns (9.564%)  route 0.539ns (90.436%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.516ns (routing 0.588ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[21]
                         net (fo=1, routed)           0.482     0.482    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[16]
    SLICE_X108Y167       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     0.517 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_4/O
                         net (fo=1, routed)           0.041     0.558    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_4_n_0
    SLICE_X108Y167       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     0.580 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[21]_i_1/O
                         net (fo=1, routed)           0.016     0.596    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_102
    SLICE_X108Y167       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.516     2.040    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X108Y167       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[21]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[7]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.099ns (16.473%)  route 0.502ns (83.527%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.529ns (routing 0.588ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[7]
                         net (fo=1, routed)           0.295     0.295    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/adc2_common_stat[7]
    SLICE_X110Y166       LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.050     0.345 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/IP2Bus_Data[7]_i_7/O
                         net (fo=1, routed)           0.023     0.368    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data_reg[7]_1
    SLICE_X110Y166       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     0.382 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_2/O
                         net (fo=1, routed)           0.160     0.542    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_2_n_0
    SLICE_X110Y177       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.035     0.577 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_1/O
                         net (fo=1, routed)           0.024     0.601    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_116
    SLICE_X110Y177       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.529     2.053    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y177       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[7]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[4]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.090ns (14.173%)  route 0.545ns (85.827%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.533ns (routing 0.588ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[4]
                         net (fo=1, routed)           0.333     0.333    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[4]
    SLICE_X109Y166       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.014     0.347 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_27/O
                         net (fo=1, routed)           0.072     0.419    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_27_n_0
    SLICE_X109Y170       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.040     0.459 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_7/O
                         net (fo=1, routed)           0.092     0.551    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_7_n_0
    SLICE_X110Y170       LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.022     0.573 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_2/O
                         net (fo=1, routed)           0.024     0.597    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_2_n_0
    SLICE_X110Y170       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     0.611 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.024     0.635    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_119
    SLICE_X110Y170       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.533     2.056    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X110Y170       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[4]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[19]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.090ns (12.483%)  route 0.631ns (87.517%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.505ns (routing 0.588ns, distribution 0.917ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[19]
                         net (fo=1, routed)           0.342     0.342    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[14]
    SLICE_X112Y168       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.040     0.382 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_3/O
                         net (fo=1, routed)           0.263     0.645    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_3_n_0
    SLICE_X107Y168       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     0.695 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[19]_i_1/O
                         net (fo=1, routed)           0.026     0.721    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_104
    SLICE_X107Y168       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.505     2.029    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X107Y168       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[19]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[3]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.117ns (15.982%)  route 0.615ns (84.018%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.528ns (routing 0.588ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[3]
                         net (fo=2, routed)           0.397     0.397    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[3]
    SLICE_X111Y167       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     0.411 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_25/O
                         net (fo=1, routed)           0.089     0.500    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_25_n_0
    SLICE_X110Y168       LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.041     0.541 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_8/O
                         net (fo=1, routed)           0.070     0.611    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_8_n_0
    SLICE_X111Y169       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     0.651 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_2/O
                         net (fo=1, routed)           0.043     0.694    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_2_n_0
    SLICE_X111Y169       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     0.716 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.016     0.732    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_120
    SLICE_X111Y169       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.528     2.051    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y169       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[3]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[22]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.090ns (11.956%)  route 0.663ns (88.044%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.486ns (routing 0.588ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[22]
                         net (fo=2, routed)           0.381     0.381    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[17]
    SLICE_X106Y169       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.041     0.422 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_6/O
                         net (fo=1, routed)           0.069     0.491    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_6_n_0
    SLICE_X106Y167       LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     0.526 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_2/O
                         net (fo=1, routed)           0.196     0.722    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_2_n_0
    SLICE_X106Y192       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.014     0.736 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[22]_i_1/O
                         net (fo=1, routed)           0.017     0.753    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_101
    SLICE_X106Y192       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.486     2.010    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y192       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[22]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[0]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.114ns (14.485%)  route 0.673ns (85.515%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.527ns (routing 0.588ns, distribution 0.939ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y3           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[0]
                         net (fo=1, routed)           0.322     0.322    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[0]
    SLICE_X110Y180       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.022     0.344 f  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_75/O
                         net (fo=1, routed)           0.026     0.370    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_75_n_0
    SLICE_X110Y180       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.411 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_29/O
                         net (fo=1, routed)           0.050     0.461    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_29_n_0
    SLICE_X110Y179       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     0.484 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_10/O
                         net (fo=1, routed)           0.095     0.579    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_10_n_0
    SLICE_X111Y177       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.593 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_4/O
                         net (fo=1, routed)           0.164     0.757    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_4_n_0
    SLICE_X111Y166       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.771 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.016     0.787    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_123
    SLICE_X111Y166       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.527     2.050    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X111Y166       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[0]/C

Slack:                    inf
  Source:                 usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[20]
                            (internal pin)
  Destination:            usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by usp_rf_data_converter_0_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.811ns  (logic 0.094ns (11.591%)  route 0.717ns (88.409%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.486ns (routing 0.588ns, distribution 0.898ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RFADC_X0Y2           RFADC                        0.000     0.000 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/rfdc_ex_usp_rf_data_converter_0_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[20]
                         net (fo=1, routed)           0.400     0.400    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[15]
    SLICE_X106Y167       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.060     0.460 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_6/O
                         net (fo=1, routed)           0.024     0.484    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_6_n_0
    SLICE_X106Y167       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.014     0.498 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_2/O
                         net (fo=1, routed)           0.287     0.785    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_2_n_0
    SLICE_X106Y192       LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     0.805 r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[20]_i_1/O
                         net (fo=1, routed)           0.006     0.811    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif_n_103
    SLICE_X106Y192       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock usp_rf_data_converter_0_axi_aclk rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  s_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s_axi_aclk_IBUF_inst/I
    AM15                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.316     0.316 r  s_axi_aclk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.316    s_axi_aclk_IBUF_inst/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.316 r  s_axi_aclk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.189     0.505    s_axi_aclk_IBUF
    BUFGCE_X0Y1          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.524 r  s_axi_aclk_bug_i/O
    X4Y3 (CLOCK_ROOT)    net (fo=6109, routed)        1.486     2.010    usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/s_axi_aclk
    SLICE_X106Y192       FDRE                                         r  usp_rf_data_converter_0_ex_i/usp_rf_data_converter_0/inst/IP2Bus_Data_reg[20]/C





