<a href="./index.html">Home</a><br><h3>Errors: 27</h3>
<h3>Warnings: 0</h3>
<h3>Successes: 3</h3>
<hr>
<h1>simd_i16x8_q15mulr_sat_s.wast</h1>
<pre>{"type":"module","line":4,"filename":"simd_i16x8_q15mulr_sat_s.0.wasm"}</pre>
<p style="background-color: red">exception: Unknown SIMD instruction, FD82</p>
<pre>{"type":"assert_return","line":10,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 0 0 0 0 0 0 0 0)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":13,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 0 0 0 0 0 0 0 0)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":16,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 1 1 1 1 1 1 1 1)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":19,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 0 0 0 0 0 0 0 0)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":22,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 1 1 1 1 1 1 1 1)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":25,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 -1 -1 -1 -1 -1 -1 -1 -1)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":28,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 16383 16383 16383 16383 16383 16383 16383 16383)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":31,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 16384 16384 16384 16384 16384 16384 16384 16384)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":34,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 -16383 -16383 -16383 -16383 -16383 -16383 -16383 -16383)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":37,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 -16384 -16384 -16384 -16384 -16384 -16384 -16384 -16384)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":40,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 -16385 -16385 -16385 -16385 -16385 -16385 -16385 -16385)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":43,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 32765 32765 32765 32765 32765 32765 32765 32765)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":46,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 32766 32766 32766 32766 32766 32766 32766 32766)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":49,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 32768 32768 32768 32768 32768 32768 32768 32768)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":52,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 -32766 -32766 -32766 -32766 -32766 -32766 -32766 -32766)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":55,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 -32767 -32767 -32767 -32767 -32767 -32767 -32767 -32767)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":58,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 -32768 -32768 -32768 -32768 -32768 -32768 -32768 -32768)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":61,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 32767 32767 32767 32767 32767 32767 32767 32767)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":64,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 -32768 -32768 -32768 -32768 -32768 -32768 -32768 -32768)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":67,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 -32768 -32768 -32768 -32768 -32768 -32768 -32768 -32768)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":70,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 65535 65535 65535 65535 65535 65535 65535 65535)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":73,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 65535 65535 65535 65535 65535 65535 65535 65535)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":76,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 65535 65535 65535 65535 65535 65535 65535 65535)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":79,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 65535 65535 65535 65535 65535 65535 65535 65535)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":82,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 65535 65535 65535 65535 65535 65535 65535 65535)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_return","line":85,"action":{"type":"invoke","field":"i16x8.q15mulr_sat_s","args":[{"type":"v128"},{"type":"v128"}]},"expected":[{"type":"v128"}]}</pre>
<pre>(assert_return (invoke "i16x8.q15mulr_sat_s" (v128.const i16x8 65535 65535 65535 65535 65535 65535 65535 65535)</pre>
<p style="background-color: red">exception: assert_return: nothing loaded</p>
<pre>{"type":"assert_invalid","line":90,"filename":"simd_i16x8_q15mulr_sat_s.1.wasm","text":"type mismatch"}</pre>
<p style="background-color: green">got error: Unknown SIMD instruction, FD82</p>
<pre>{"type":"assert_invalid","line":95,"filename":"simd_i16x8_q15mulr_sat_s.2.wasm","text":"type mismatch"}</pre>
<p style="background-color: green">got error: Unknown SIMD instruction, FD82</p>
<pre>{"type":"assert_invalid","line":103,"filename":"simd_i16x8_q15mulr_sat_s.3.wasm","text":"type mismatch"}</pre>
<p style="background-color: green">got error: Unknown SIMD instruction, FD82</p>
<p>Generated at 2024-03-28T13:35:19</p>
