Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Apr 17 16:05:04 2022
| Host         : F210-15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file game_top_control_sets_placed.rpt
| Design       : game_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   152 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     5 |
| >= 10 to < 12      |    13 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     1 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             204 |           87 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           12 |
| Yes          | No                    | No                     |             102 |           45 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           53 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------------------+---------------------------------+------------------+----------------+
|         Clock Signal         |          Enable Signal          |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------------+---------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF                    |                                 |                                 |                2 |              2 |
|  clk60_reg_n_0_BUFG          | inst_move/fall_speed[4]_i_2_n_0 | inst_move/fall_speed[4]_i_1_n_0 |                1 |              4 |
|  clk60_reg_n_0_BUFG          | x_in_p1[10]_i_2_n_0             | inst_move/state_reg[1]_1[0]     |                1 |              4 |
|  clk60_reg_n_0_BUFG          | x_in_p4[9]_i_1_n_0              | inst_move/state_reg[1]_1[0]     |                2 |              4 |
|  clk60_reg_n_0_BUFG          |                                 | clkdiv2[4]_i_1_n_0              |                1 |              5 |
|  clk60_reg_n_0_BUFG          | inst_move/E[0]                  | x_in_p5[9]_i_1_n_0              |                4 |              6 |
|  clk60_reg_n_0_BUFG          | x_in_p5[11]_i_1_n_0             | inst_move/state_reg[1]_1[0]     |                2 |              6 |
|  clk60_reg_n_0_BUFG          | inst_move/E[0]                  | x_in_p4[11]_i_1_n_0             |                4 |              8 |
|  clk60_reg_n_0_BUFG          | score[7]_i_2_n_0                | score[7]_i_1_n_0                |                3 |              8 |
|  clk60_reg_n_0_BUFG          | x_in_p1[11]_i_2_n_0             | x_in_p1[11]_i_1_n_0             |                4 |              8 |
|  clk60_reg_n_0_BUFG          | inst_move/E[0]                  | x_in_p3[11]_i_1_n_0             |                4 |              9 |
|  clk60_reg_n_0_BUFG          | wait_time[8]_i_1_n_0            | score[7]_i_1_n_0                |                5 |              9 |
|  clk60_reg_n_0_BUFG          | inst_move/E[0]                  | inst_move/but_delay[9]_i_1_n_0  |                3 |             10 |
|  clk60_reg_n_0_BUFG          | inst_move/E[0]                  | x_in_p2[11]_i_1_n_0             |                3 |             10 |
|  clk60_reg_n_0_BUFG          | inst_move/ticks_jump[9]_i_2_n_0 | inst_move/ticks_jump[9]_i_1_n_0 |                3 |             10 |
|  clk_wiz_inst/inst/clk_out1  |                                 | inst_1/curr_y_r[10]_i_1_n_0     |                3 |             10 |
|  clk_wiz_inst/inst/clk_out1  | inst_1/sel                      | inst_1/clear                    |                5 |             10 |
|  clk60_reg_n_0_BUFG          | y_in_p5[9]_i_1_n_0              |                                 |                7 |             10 |
|  clk60_reg_n_0_BUFG          | y_in_p4[9]_i_1_n_0              |                                 |                7 |             10 |
|  clk60_reg_n_0_BUFG          | y_in_p3[9]_i_1_n_0              |                                 |                6 |             10 |
|  clk60_reg_n_0_BUFG          | y_in_p1[9]_i_1_n_0              |                                 |                4 |             10 |
|  clk60_reg_n_0_BUFG          | y_in_p2[9]_i_1_n_0              |                                 |                5 |             10 |
|  clk_wiz_inst/inst/clk_out1  |                                 | inst_1/sel                      |                3 |             11 |
|  clk_wiz_inst/inst/clk_out1  | inst_1/curr_x_r                 | inst_1/curr_x_r_reg[5]_1        |                6 |             11 |
|  clk60_reg_n_0_BUFG          | inst_move/E[0]                  | inst_move/state_reg[1]_1[0]     |                3 |             11 |
|  clk60_reg_n_0_BUFG          |                                 |                                 |                8 |             12 |
| ~char_r_reg[3]_i_3_n_0       |                                 |                                 |                6 |             13 |
|  inst_1/curr_x_r_reg[0]_1[0] |                                 |                                 |                4 |             13 |
|  inst_2/blk_g_reg[3]_i_2_n_0 |                                 |                                 |                8 |             13 |
|  inst_move/state_reg[1][0]   |                                 |                                 |                4 |             13 |
|  inst_1/E[0]                 |                                 |                                 |                4 |             15 |
|  inst_1/bott_addr0__0        |                                 |                                 |                4 |             16 |
|  inst_1/state_reg[1]         |                                 |                                 |                6 |             16 |
|  inst_1/curr_x_r_reg[10]_0   |                                 |                                 |                5 |             18 |
|  clk_IBUF                    |                                 | clk60                           |                5 |             20 |
|  clk60_reg_n_0_BUFG          | poly[25]_i_1_n_0                |                                 |               16 |             52 |
|  clk_wiz_inst/inst/clk_out1  |                                 |                                 |               36 |             73 |
+------------------------------+---------------------------------+---------------------------------+------------------+----------------+


