INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Documents/PCID/processador/processador.srcs/sources_1/new/register.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Haroldo/Documents/PCID/processador/processador.srcs/sim_1/new/register_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Haroldo/Documents/PCID/processador/processador.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
