/* SPDX-License-Identifier: GPL-2.0-only */

#ifndef CFG_GPIO_H
#define CFG_GPIO_H

#include <gpio.h>
#include <soc/gpe.h>

/* Pad configuration was generated automatically using intelp2m utility */
static const struct pad_config gpio_table[] = {

	/* ------- GPIO Community 0 ------- */

	/* ------- GPIO Group GPP_A ------- */
	_PAD_CFG_STRUCT(GPP_A0, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_A1, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPP_A2, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPP_A3, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPP_A4, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPP_A5, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_A6, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_A7, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_A8, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_A9, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_PULL(DN_20K)),
	PAD_CFG_GPO(GPP_A10, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_A11, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), 0),
	PAD_CFG_GPO(GPP_A12, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_A13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	PAD_CFG_GPO(GPP_A14, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_A15, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), PAD_PULL(UP_20K)),
	PAD_CFG_GPO(GPP_A16, 0, PLTRST),
	PAD_CFG_GPO(GPP_A17, 0, PLTRST),
	PAD_CFG_GPO(GPP_A18, 0, PLTRST),
	PAD_CFG_GPO(GPP_A19, 0, PLTRST),
	PAD_CFG_GPO(GPP_A20, 0, PLTRST),
	PAD_CFG_GPO(GPP_A21, 0, PLTRST),
	PAD_CFG_GPO(GPP_A22, 0, PLTRST),
	PAD_CFG_GPO(GPP_A23, 0, PLTRST),

	/* ------- GPIO Group GPP_B ------- */
	PAD_CFG_GPO(GPP_B0, 0, PLTRST),
	PAD_CFG_GPO(GPP_B1, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_B2, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	PAD_CFG_GPO(GPP_B3, 0, PLTRST),
	PAD_CFG_GPO(GPP_B4, 0, PLTRST),
	PAD_CFG_GPO(GPP_B5, 0, PLTRST),
	PAD_CFG_GPO(GPP_B6, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_B7, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_RX_DISABLE), 0),
	PAD_CFG_GPO(GPP_B8, 0, PLTRST),
	PAD_CFG_GPO(GPP_B9, 0, PLTRST),
	PAD_CFG_GPO(GPP_B10, 0, PLTRST),
	PAD_CFG_GPO(GPP_B11, 0, RSMRST),
	PAD_CFG_GPO(GPP_B12, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_B13, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_B14, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), PAD_PULL(DN_20K)),
	PAD_CFG_GPO(GPP_B15, 0, PLTRST),
	PAD_CFG_GPO(GPP_B16, 0, PLTRST),
	PAD_CFG_GPO(GPP_B17, 0, PLTRST),
	PAD_CFG_GPO(GPP_B18, 0, PLTRST),
	PAD_CFG_GPO(GPP_B19, 0, PLTRST),
	PAD_CFG_GPO(GPP_B20, 0, PLTRST),
	PAD_CFG_GPO(GPP_B21, 0, PLTRST),
	PAD_CFG_GPO(GPP_B22, 0, PLTRST),
	PAD_CFG_GPO(GPP_B23, 0, PLTRST),

	/* ------- GPIO Community 1 ------- */

	/* ------- GPIO Group GPP_C ------- */
	_PAD_CFG_STRUCT(GPP_C0, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_C1, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	PAD_CFG_GPO(GPP_C2, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_C3, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_C4, PAD_FUNC(NF1) | PAD_RESET(DEEP) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	PAD_CFG_GPO(GPP_C5, 0, PLTRST),
	/* GPP_C6 - RESERVED */
	/* GPP_C7 - RESERVED */
	PAD_CFG_GPO(GPP_C8, 0, PLTRST),
	PAD_CFG_GPO(GPP_C9, 0, PLTRST),
	PAD_CFG_GPO(GPP_C10, 0, PLTRST),
	PAD_CFG_GPO(GPP_C11, 0, PLTRST),
	PAD_CFG_GPO(GPP_C12, 0, PLTRST),
	PAD_CFG_GPO(GPP_C13, 0, PLTRST),
	PAD_CFG_GPO(GPP_C14, 0, PLTRST),
	PAD_CFG_GPO(GPP_C15, 0, PLTRST),
	PAD_CFG_GPO(GPP_C16, 0, PLTRST),
	PAD_CFG_GPO(GPP_C17, 0, PLTRST),
	PAD_CFG_GPI_TRIG_OWN(GPP_C18, NONE, PLTRST, OFF, ACPI),
	PAD_CFG_GPO(GPP_C19, 0, PLTRST),
	PAD_CFG_GPI_TRIG_OWN(GPP_C20, NONE, PLTRST, OFF, ACPI),
	PAD_CFG_GPO(GPP_C21, 0, PLTRST),
	PAD_CFG_GPI_TRIG_OWN(GPP_C22, NONE, PLTRST, OFF, ACPI),
	PAD_CFG_GPO(GPP_C23, 0, PLTRST),

	/* ------- GPIO Group GPP_D ------- */
	PAD_CFG_GPO(GPP_D0, 0, PLTRST),
	PAD_CFG_GPO(GPP_D1, 0, PLTRST),
	PAD_CFG_GPO(GPP_D2, 0, PLTRST),
	PAD_CFG_GPO(GPP_D3, 0, PLTRST),
	PAD_CFG_GPO(GPP_D4, 0, PLTRST),
	PAD_CFG_GPO(GPP_D5, 0, PLTRST),
	PAD_CFG_GPO(GPP_D6, 0, PLTRST),
	PAD_CFG_GPO(GPP_D7, 0, PLTRST),
	PAD_CFG_GPO(GPP_D8, 0, PLTRST),
	PAD_CFG_GPO(GPP_D9, 0, PLTRST),
	PAD_CFG_GPO(GPP_D10, 0, PLTRST),
	PAD_CFG_GPO(GPP_D11, 0, PLTRST),
	PAD_CFG_GPO(GPP_D12, 0, PLTRST),
	PAD_CFG_GPO(GPP_D13, 0, PLTRST),
	PAD_CFG_GPO(GPP_D14, 0, PLTRST),
	PAD_CFG_GPO(GPP_D15, 0, PLTRST),
	PAD_CFG_GPO(GPP_D16, 0, PLTRST),
	PAD_CFG_GPO(GPP_D17, 0, PLTRST),
	PAD_CFG_GPO(GPP_D18, 0, PLTRST),
	PAD_CFG_GPO(GPP_D19, 0, PLTRST),
	PAD_CFG_GPO(GPP_D20, 0, PLTRST),
	PAD_CFG_GPO(GPP_D21, 0, PLTRST),
	PAD_CFG_GPO(GPP_D22, 0, PLTRST),
	PAD_CFG_GPO(GPP_D23, 0, PLTRST),

	/* ------- GPIO Group GPP_E ------- */
	PAD_CFG_TERM_GPO(GPP_E0, 0, UP_20K, PLTRST),
	PAD_CFG_TERM_GPO(GPP_E1, 0, UP_20K, PLTRST),
	PAD_CFG_TERM_GPO(GPP_E2, 0, UP_20K, PLTRST),
	PAD_CFG_GPO(GPP_E3, 0, PLTRST),
	PAD_CFG_GPO(GPP_E4, 0, PLTRST),
	PAD_CFG_GPO(GPP_E5, 0, PLTRST),
	PAD_CFG_GPO(GPP_E6, 0, PLTRST),
	PAD_CFG_GPO(GPP_E7, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_E8, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_E9, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_E10, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_E11, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_E12, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),

	/* ------- GPIO Group GPP_F ------- */
	PAD_CFG_GPO(GPP_F0, 0, PLTRST),
	PAD_CFG_GPO(GPP_F1, 0, PLTRST),
	PAD_CFG_GPO(GPP_F2, 0, PLTRST),
	PAD_CFG_GPO(GPP_F3, 0, PLTRST),
	PAD_CFG_GPO(GPP_F4, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_F5, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	PAD_CFG_GPO(GPP_F6, 0, PLTRST),
	PAD_CFG_GPO(GPP_F7, 0, PLTRST),
	PAD_CFG_GPO(GPP_F8, 0, PLTRST),
	PAD_CFG_GPO(GPP_F9, 0, PLTRST),
	PAD_CFG_GPO(GPP_F10, 0, PLTRST),
	PAD_CFG_GPO(GPP_F11, 0, PLTRST),
	PAD_CFG_GPO(GPP_F12, 0, PLTRST),
	PAD_CFG_GPO(GPP_F13, 0, PLTRST),
	PAD_CFG_GPO(GPP_F14, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_F15, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_F16, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_F17, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_F18, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	PAD_CFG_GPO(GPP_F19, 0, PLTRST),
	PAD_CFG_GPO(GPP_F20, 0, PLTRST),
	PAD_CFG_GPO(GPP_F21, 0, PLTRST),
	PAD_CFG_GPO(GPP_F22, 0, PLTRST),
	PAD_CFG_GPO(GPP_F23, 0, PLTRST),

	/* ------- GPIO Group GPP_G ------- */
	PAD_CFG_GPO(GPP_G0, 0, PLTRST),
	PAD_CFG_GPO(GPP_G1, 0, PLTRST),
	PAD_CFG_GPO(GPP_G2, 0, PLTRST),
	PAD_CFG_GPO(GPP_G3, 0, PLTRST),
	PAD_CFG_GPO(GPP_G4, 0, PLTRST),
	PAD_CFG_GPO(GPP_G5, 0, PLTRST),
	PAD_CFG_GPO(GPP_G6, 0, PLTRST),
	PAD_CFG_GPO(GPP_G7, 0, PLTRST),
	PAD_CFG_GPO(GPP_G8, 0, PLTRST),
	PAD_CFG_GPO(GPP_G9, 0, PLTRST),
	PAD_CFG_GPO(GPP_G10, 0, PLTRST),
	PAD_CFG_GPO(GPP_G11, 0, PLTRST),
	PAD_CFG_GPO(GPP_G12, 0, PLTRST),
	PAD_CFG_GPO(GPP_G13, 0, PLTRST),
	PAD_CFG_GPO(GPP_G14, 0, PLTRST),
	PAD_CFG_GPO(GPP_G15, 0, PLTRST),
	PAD_CFG_GPO(GPP_G16, 0, PLTRST),
	PAD_CFG_GPO(GPP_G17, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_G18, PAD_FUNC(GPIO) | PAD_RESET(PLTRST) | PAD_IRQ_ROUTE(IOAPIC) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPP_G19, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),
	PAD_CFG_GPO(GPP_G20, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_G21, PAD_FUNC(GPIO) | PAD_RESET(DEEP) | PAD_TRIG(EDGE_SINGLE) | PAD_IRQ_ROUTE(SCI) | PAD_RX_POL(INVERT) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	PAD_CFG_GPO(GPP_G22, 0, PLTRST),
	PAD_CFG_GPO(GPP_G23, 0, PLTRST),

	/* ------- GPIO Group GPP_H ------- */
	PAD_CFG_GPO(GPP_H0, 0, PLTRST),
	PAD_CFG_GPO(GPP_H1, 0, PLTRST),
	PAD_CFG_GPO(GPP_H2, 0, PLTRST),
	PAD_CFG_GPO(GPP_H3, 0, PLTRST),
	PAD_CFG_GPO(GPP_H4, 0, PLTRST),
	PAD_CFG_GPO(GPP_H5, 0, PLTRST),
	PAD_CFG_GPO(GPP_H6, 0, PLTRST),
	PAD_CFG_GPO(GPP_H7, 0, PLTRST),
	PAD_CFG_GPO(GPP_H8, 0, PLTRST),
	PAD_CFG_GPO(GPP_H9, 0, PLTRST),
	PAD_CFG_GPO(GPP_H10, 0, PLTRST),
	PAD_CFG_GPO(GPP_H11, 0, PLTRST),
	PAD_CFG_GPO(GPP_H12, 0, PLTRST),
	PAD_CFG_GPO(GPP_H13, 0, PLTRST),
	PAD_CFG_GPO(GPP_H14, 0, PLTRST),
	PAD_CFG_GPO(GPP_H15, 0, PLTRST),
	PAD_CFG_GPO(GPP_H16, 0, PLTRST),
	PAD_CFG_GPO(GPP_H17, 0, PLTRST),
	PAD_CFG_GPO(GPP_H18, 0, PLTRST),
	PAD_CFG_GPO(GPP_H19, 0, PLTRST),
	PAD_CFG_GPO(GPP_H20, 0, PLTRST),
	PAD_CFG_GPO(GPP_H21, 0, PLTRST),
	PAD_CFG_GPO(GPP_H22, 0, PLTRST),
	PAD_CFG_GPO(GPP_H23, 0, PLTRST),

	/* ------- GPIO Community 2 ------- */

	/* -------- GPIO Group GPD -------- */
	_PAD_CFG_STRUCT(GPD0, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPD1, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPD2, PAD_FUNC(GPIO) | PAD_IRQ_ROUTE(SCI) | PAD_RX_POL(INVERT) | PAD_BUF(TX_DISABLE) | (1 << 1), 0),
	_PAD_CFG_STRUCT(GPD3, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE) | (1 << 1), PAD_PULL(UP_20K)),
	_PAD_CFG_STRUCT(GPD4, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPD5, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPD6, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	PAD_CFG_GPO(GPD7, 1, PLTRST),
	_PAD_CFG_STRUCT(GPD8, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	PAD_CFG_GPO(GPD9, 0, PWROK),
	_PAD_CFG_STRUCT(GPD10, PAD_FUNC(NF1) | PAD_TRIG(OFF) | PAD_BUF(RX_DISABLE), 0),
	PAD_CFG_GPO(GPD11, 0, PLTRST),

	/* ------- GPIO Community 3 ------- */

	/* ------- GPIO Group GPP_I ------- */
	_PAD_CFG_STRUCT(GPP_I0, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),
	PAD_CFG_GPO(GPP_I1, 0, PLTRST),
	_PAD_CFG_STRUCT(GPP_I2, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_I3, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_I4, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_I5, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_I6, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), PAD_PULL(DN_20K)),
	_PAD_CFG_STRUCT(GPP_I7, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_I8, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), PAD_PULL(DN_20K)),
	_PAD_CFG_STRUCT(GPP_I9, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), 0),
	_PAD_CFG_STRUCT(GPP_I10, PAD_FUNC(NF1) | PAD_RESET(PLTRST) | PAD_TRIG(OFF) | PAD_BUF(TX_DISABLE), PAD_PULL(DN_20K)),
};

#endif /* CFG_GPIO_H */
