<?xml version="1.0" encoding="UTF-8"?>
<!-- This is derived from revision 15071 of the TivaWare Library. -->
<module id="LPCB0" HW_revision="" XML_version="1.0" description="LPCB register offsets" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="LPCB_CTL" width="32" description="LPCB Control" id="LPCB_CTL" offset="0x00000000" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enable Channel 0" id="LPCB_CTL_CE0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Enable Channel 1" id="LPCB_CTL_CE1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Enable Channel 2" id="LPCB_CTL_CE2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Enable Channel 3" id="LPCB_CTL_CE3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Enable Channel 4" id="LPCB_CTL_CE4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Enable Channel 5" id="LPCB_CTL_CE5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Enable Channel 6" id="LPCB_CTL_CE6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Enable Channel 7" id="LPCB_CTL_CE7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="Wake or Keep Awake the LPC Bus" id="LPCB_CTL_WAKE" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Start LPC0SCI Pulse" id="LPCB_CTL_SCI" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="2" end="10" rwaccess="RW" description="LPC0SCI Pulse Length" id="LPCB_CTL_SCICNT" resetval="" >
            <bitenum id="LPCB_CTL_SCICNT_0" value="0x00000000" token="" description="1-clock pulse"/>
            <bitenum id="LPCB_CTL_SCICNT_2" value="0x00000400" token="" description="2-clock pulse"/>
            <bitenum id="LPCB_CTL_SCICNT_4" value="0x00000800" token="" description="4-clock pulse"/>
            <bitenum id="LPCB_CTL_SCICNT_8" value="0x00000C00" token="" description="8-clock pulse"/>
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="Fast Gate A-20 Channel 0 Enable" id="LPCB_CTL_FGA20" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="Fast Keyboard Reset Channel 0 Enable" id="LPCB_CTL_FKBRST" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="No Power Down Mode" id="LPCB_CTL_NOPD" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_STS" width="32" description="LPCB Status" id="LPCB_STS" offset="0x00000004" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Channel 0 Active" id="LPCB_STS_CA0" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Channel 1 Active" id="LPCB_STS_CA1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="Channel 2 Active" id="LPCB_STS_CA2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="Channel 3 Active" id="LPCB_STS_CA3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="R" description="Channel 4 Active" id="LPCB_STS_CA4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="R" description="Channel 5 Active" id="LPCB_STS_CA5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="R" description="Channel 6 Active" id="LPCB_STS_CA6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="R" description="Channel 7 Active" id="LPCB_STS_CA7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="R" description="Sleep Mode" id="LPCB_STS_SLEEP" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="R" description="LPC is Busy" id="LPCB_STS_BUSY" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="R" description="LPC Bus is in Reset" id="LPCB_STS_RST" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="R" description="Gate A20 Status" id="LPCB_STS_GA20" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="R" description="LPC Keyboard Reset Status" id="LPCB_STS_KBR" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="R" description="Register Pool Size" id="LPCB_STS_POOLSZ" resetval="" >
            <bitenum id="LPCB_STS_POOLSZ_256" value="0x00010000" token="" description="256 bytes"/>
            <bitenum id="LPCB_STS_POOLSZ_512" value="0x00020000" token="" description="512 bytes"/>
            <bitenum id="LPCB_STS_POOLSZ_768" value="0x00030000" token="" description="768 bytes"/>
            <bitenum id="LPCB_STS_POOLSZ_1024" value="0x00040000" token="" description="1024 bytes"/>
            <bitenum id="LPCB_STS_POOLSZ_1280" value="0x00050000" token="" description="1280 bytes"/>
            <bitenum id="LPCB_STS_POOLSZ_1536" value="0x00060000" token="" description="1536 bytes"/>
            <bitenum id="LPCB_STS_POOLSZ_1792" value="0x00070000" token="" description="1792 bytes"/>
            <bitenum id="LPCB_STS_POOLSZ_2048" value="0x00080000" token="" description="2048 bytes"/>
        </bitfield>
        <bitfield range="" begin="22" width="3" end="20" rwaccess="R" description="Number of Channels" id="LPCB_STS_CHCNT" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_IRQCTL" width="32" description="LPCB IRQ Control" id="LPCB_IRQCTL" offset="0x00000008" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Initiate Immediately" id="LPCB_IRQCTL_SND" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Initiate on Change" id="LPCB_IRQCTL_ONCHG" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Active High Control" id="LPCB_IRQCTL_AH" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Pulsed IIRQ1 State" id="LPCB_IRQCTL_I1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="Pulsed IIRQ2 State" id="LPCB_IRQCTL_I2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="Pulsed IIRQ3 State" id="LPCB_IRQCTL_I3" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="Pulsed IIRQ4 State" id="LPCB_IRQCTL_I4" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="Pulsed IIRQ5 State" id="LPCB_IRQCTL_I5" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="Pulsed IIRQ6 State" id="LPCB_IRQCTL_I6" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Pulsed IIRQ7 State" id="LPCB_IRQCTL_I7" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="Pulsed IIRQ8 State" id="LPCB_IRQCTL_I8" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="Pulsed IIRQ9 State" id="LPCB_IRQCTL_I9" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RW" description="Pulsed IIRQ10 State" id="LPCB_IRQCTL_I10" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="RW" description="Pulsed IIRQ11 State" id="LPCB_IRQCTL_I11" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="Pulsed IIRQ12 State" id="LPCB_IRQCTL_I12" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Pulsed IIRQ13 State" id="LPCB_IRQCTL_I13" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Pulsed IRQ14 State" id="LPCB_IRQCTL_I14" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Pulsed IRQ15 State" id="LPCB_IRQCTL_I15" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_IRQSTACT" width="32" description="LPCB IRQ Status and Active State" id="LPCB_IRQSTACT" offset="0x0000000C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="SERIRQ Transaction Frame Being Processed" id="LPCB_IRQSTACT_SIRQ" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="IRQ1 Active State" id="LPCB_IRQSTACT_AS1" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="IRQ2 Active State" id="LPCB_IRQSTACT_AS2" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="IRQ3 Active State" id="LPCB_IRQSTACT_AS3" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="IRQ4 Active State" id="LPCB_IRQSTACT_AS4" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="IRQ5 Active State" id="LPCB_IRQSTACT_AS5" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="IRQ6 Active State" id="LPCB_IRQSTACT_AS6" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="IRQ7 Active State" id="LPCB_IRQSTACT_AS7" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="IRQ8 Active State" id="LPCB_IRQSTACT_AS8" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="IRQ9 Active State" id="LPCB_IRQSTACT_AS9" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="IRQ10 Active State" id="LPCB_IRQSTACT_AS10" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="IRQ11 Active State" id="LPCB_IRQSTACT_AS11" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="IRQ12 Active State" id="LPCB_IRQSTACT_AS12" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="IRQ13 Active State" id="LPCB_IRQSTACT_AS13" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="IRQ14 Active State" id="LPCB_IRQSTACT_AS14" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="IRQ15 Active State" id="LPCB_IRQSTACT_AS15" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Continuous Mode Status" id="LPCB_IRQSTACT_CONT" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="IRQ1 State" id="LPCB_IRQSTACT_I1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="IRQ2 State" id="LPCB_IRQSTACT_I2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="IRQ3 State" id="LPCB_IRQSTACT_I3" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="1" end="20" rwaccess="RW" description="IRQ4 State" id="LPCB_IRQSTACT_I4" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="1" end="21" rwaccess="RW" description="IRQ5 State" id="LPCB_IRQSTACT_I5" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="1" end="22" rwaccess="RW" description="IRQ6 State" id="LPCB_IRQSTACT_I6" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="IRQ7 State" id="LPCB_IRQSTACT_I7" resetval="" >
        </bitfield>
        <bitfield range="" begin="24" width="1" end="24" rwaccess="RW" description="IRQ8 State" id="LPCB_IRQSTACT_I8" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="1" end="25" rwaccess="RW" description="IRQ9 State" id="LPCB_IRQSTACT_I9" resetval="" >
        </bitfield>
        <bitfield range="" begin="26" width="1" end="26" rwaccess="RW" description="IRQ10 State" id="LPCB_IRQSTACT_I10" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="1" end="27" rwaccess="RW" description="IRQ11 State" id="LPCB_IRQSTACT_I11" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="1" end="28" rwaccess="RW" description="IRQ12 State" id="LPCB_IRQSTACT_I12" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="IRQ13 State" id="LPCB_IRQSTACT_I13" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="IRQ14 State" id="LPCB_IRQSTACT_I14" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="IRQ15 State" id="LPCB_IRQSTACT_I15" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH0CTL" width="32" description="LPCB Channel 0 Control" id="LPCB_CH0CTL" offset="0x00000010" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPCB_CH0CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPCB_CH0CTL_AMASK" resetval="" >
            <bitenum id="LPCB_CH0CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPCB_CH0CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPCB_CH0CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPCB_CH0CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPCB_CH0CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPCB_CH0CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPCB_CH0CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPCB_CH0CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="14" width="10" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPCB_CH0CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPCB_CH0CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPCB_CH0CTL_IRQEN0" resetval="" >
            <bitenum id="LPCB_CH0CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPCB_CH0CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPCB_CH0CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPCB_CH0CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPCB_CH0CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPCB_CH0CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPCB_CH0CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH0ST" width="32" description="LPCB Channel 0 Status" id="LPCB_CH0ST" offset="0x00000014" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPCB_CH0ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPCB_CH0ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPCB_CH0ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPCB_CH0ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPCB_CH0ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPCB_CH0ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPCB_CH0ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPCB_CH0ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH0ADR" width="32" description="LPCB Channel 0 Address" id="LPCB_CH0ADR" offset="0x00000018" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Lower Address Match" id="LPCB_CH0ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Select" id="LPCB_CH0ADR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH0EXT" width="32" description="LPCB Channel 0 Extension" id="LPCB_CH0EXT" offset="0x0000001C" >
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Mailbox Size" id="LPCB_CH0EXT_MSIZE" resetval="" >
            <bitenum id="LPCB_CH0EXT_MSIZE_FULL" value="0x00000000" token="" description="Mailbox range is full size. MSIZE does not change mailbox range"/>
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Status" id="LPCB_CH0EXT_USER" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Stall Mode Enable" id="LPCB_CH0EXT_STALL" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="5" end="24" rwaccess="RW" description="Mailbox Operation Index" id="LPCB_CH0EXT_IDX" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Mailbox Operation Direction" id="LPCB_CH0EXT_DIR" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Not Ready Status" id="LPCB_CH0EXT_NR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH1CTL" width="32" description="LPCB Channel 1 Control" id="LPCB_CH1CTL" offset="0x00000020" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPCB_CH1CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPCB_CH1CTL_AMASK" resetval="" >
            <bitenum id="LPCB_CH1CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPCB_CH1CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPCB_CH1CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPCB_CH1CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPCB_CH1CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPCB_CH1CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPCB_CH1CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPCB_CH1CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="14" width="10" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPCB_CH1CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPCB_CH1CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPCB_CH1CTL_IRQEN0" resetval="" >
            <bitenum id="LPCB_CH1CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPCB_CH1CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPCB_CH1CTL_IRQEN0_TRGI2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPCB_CH1CTL_IRQEN0_TRGI3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPCB_CH1CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPCB_CH1CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPCB_CH1CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH1ST" width="32" description="LPCB Channel 1 Status" id="LPCB_CH1ST" offset="0x00000024" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPCB_CH1ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPCB_CH1ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPCB_CH1ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPCB_CH1ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPCB_CH1ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPCB_CH1ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPCB_CH1ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPCB_CH1ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH1ADR" width="32" description="LPCB Channel 1 Address" id="LPCB_CH1ADR" offset="0x00000028" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Lower Address Match" id="LPCB_CH1ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Select" id="LPCB_CH1ADR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH1EXT" width="32" description="LPCB Channel 1 Extension" id="LPCB_CH1EXT" offset="0x0000002C" >
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Mailbox Size" id="LPCB_CH1EXT_MSIZE" resetval="" >
            <bitenum id="LPCB_CH1EXT_MSIZE_FULL" value="0x00000000" token="" description="Mailbox range is full size. MSIZE does not change mailbox range"/>
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Status" id="LPCB_CH1EXT_USER" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Stall Mode Enable" id="LPCB_CH1EXT_STALL" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="5" end="24" rwaccess="RW" description="Mailbox Operation Index" id="LPCB_CH1EXT_IDX" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Mailbox Operation Direction" id="LPCB_CH1EXT_DIR" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Not Ready Status" id="LPCB_CH1EXT_NR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH2CTL" width="32" description="LPCB Channel 2 Control" id="LPCB_CH2CTL" offset="0x00000030" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPCB_CH2CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPCB_CH2CTL_AMASK" resetval="" >
            <bitenum id="LPCB_CH2CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPCB_CH2CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPCB_CH2CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPCB_CH2CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPCB_CH2CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPCB_CH2CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPCB_CH2CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPCB_CH2CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="14" width="10" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPCB_CH2CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPCB_CH2CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPCB_CH2CTL_IRQEN0" resetval="" >
            <bitenum id="LPCB_CH2CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPCB_CH2CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPCB_CH2CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPCB_CH2CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPCB_CH2CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPCB_CH2CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPCB_CH2CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH2ST" width="32" description="LPCB Channel 2 Status" id="LPCB_CH2ST" offset="0x00000034" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPCB_CH2ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPCB_CH2ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPCB_CH2ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPCB_CH2ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPCB_CH2ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPCB_CH2ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPCB_CH2ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPCB_CH2ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH2ADR" width="32" description="LPCB Channel 2 Address" id="LPCB_CH2ADR" offset="0x00000038" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Lower Address Match" id="LPCB_CH2ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Select" id="LPCB_CH2ADR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH2EXT" width="32" description="LPCB Channel 2 Extension" id="LPCB_CH2EXT" offset="0x0000003C" >
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Mailbox Size" id="LPCB_CH2EXT_MSIZE" resetval="" >
            <bitenum id="LPCB_CH2EXT_MSIZE_FULL" value="0x00000000" token="" description="Mailbox range is full size. MSIZE does not change mailbox range"/>
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Status" id="LPCB_CH2EXT_USER" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Stall Mode Enable" id="LPCB_CH2EXT_STALL" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="5" end="24" rwaccess="RW" description="Mailbox Operation Index" id="LPCB_CH2EXT_IDX" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Mailbox Operation Direction" id="LPCB_CH2EXT_DIR" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Not Ready Status" id="LPCB_CH2EXT_NR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH3CTL" width="32" description="LPCB Channel 3 Control" id="LPCB_CH3CTL" offset="0x00000040" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPCB_CH3CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPCB_CH3CTL_AMASK" resetval="" >
            <bitenum id="LPCB_CH3CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPCB_CH3CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPCB_CH3CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPCB_CH3CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPCB_CH3CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPCB_CH3CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPCB_CH3CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPCB_CH3CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="14" width="10" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPCB_CH3CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPCB_CH3CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPCB_CH3CTL_IRQEN0" resetval="" >
            <bitenum id="LPCB_CH3CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPCB_CH3CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPCB_CH3CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPCB_CH3CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPCB_CH3CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPCB_CH3CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPCB_CH3CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH3ST" width="32" description="LPCB Channel 3 Status" id="LPCB_CH3ST" offset="0x00000044" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPCB_CH3ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPCB_CH3ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPCB_CH3ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPCB_CH3ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPCB_CH3ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPCB_CH3ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPCB_CH3ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPCB_CH3ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH3ADR" width="32" description="LPCB Channel 3 Address" id="LPCB_CH3ADR" offset="0x00000048" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Lower Address Match" id="LPCB_CH3ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Select" id="LPCB_CH3ADR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH3EXT" width="32" description="LPCB Channel 3 Extension" id="LPCB_CH3EXT" offset="0x0000004C" >
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Mailbox Size" id="LPCB_CH3EXT_MSIZE" resetval="" >
            <bitenum id="LPCB_CH3EXT_MSIZE_FULL" value="0x00000000" token="" description="Mailbox range is full size. MSIZE does not change mailbox range"/>
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Status" id="LPCB_CH3EXT_USER" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Stall Mode Enable" id="LPCB_CH3EXT_STALL" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="5" end="24" rwaccess="RW" description="Mailbox Operation Index" id="LPCB_CH3EXT_IDX" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Mailbox Operation Direction" id="LPCB_CH3EXT_DIR" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Not Ready Status" id="LPCB_CH3EXT_NR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH4CTL" width="32" description="LPCB Channel 4 Control" id="LPCB_CH4CTL" offset="0x00000050" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPCB_CH4CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPCB_CH4CTL_AMASK" resetval="" >
            <bitenum id="LPCB_CH4CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPCB_CH4CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPCB_CH4CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPCB_CH4CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPCB_CH4CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPCB_CH4CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPCB_CH4CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPCB_CH4CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="14" width="10" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPCB_CH4CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPCB_CH4CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPCB_CH4CTL_IRQEN0" resetval="" >
            <bitenum id="LPCB_CH4CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPCB_CH4CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPCB_CH4CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPCB_CH4CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPCB_CH4CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPCB_CH4CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPCB_CH4CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH4ST" width="32" description="LPCB Channel 4 Status" id="LPCB_CH4ST" offset="0x00000054" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPCB_CH4ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPCB_CH4ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPCB_CH4ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPCB_CH4ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPCB_CH4ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPCB_CH4ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPCB_CH4ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPCB_CH4ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH4ADR" width="32" description="LPCB Channel 4 Address" id="LPCB_CH4ADR" offset="0x00000058" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Lower Address Match" id="LPCB_CH4ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Select" id="LPCB_CH4ADR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH4EXT" width="32" description="LPCB Channel 4 Extension" id="LPCB_CH4EXT" offset="0x0000005C" >
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Mailbox Size" id="LPCB_CH4EXT_MSIZE" resetval="" >
            <bitenum id="LPCB_CH4EXT_MSIZE_FULL" value="0x00000000" token="" description="Mailbox range is full size. MSIZE does not change mailbox range"/>
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Status" id="LPCB_CH4EXT_USER" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Stall Mode Enable" id="LPCB_CH4EXT_STALL" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="5" end="24" rwaccess="RW" description="Mailbox Operation Index" id="LPCB_CH4EXT_IDX" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Mailbox Operation Direction" id="LPCB_CH4EXT_DIR" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Not Ready Status" id="LPCB_CH4EXT_NR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH5CTL" width="32" description="LPCB Channel 5 Control" id="LPCB_CH5CTL" offset="0x00000060" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPCB_CH5CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPCB_CH5CTL_AMASK" resetval="" >
            <bitenum id="LPCB_CH5CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPCB_CH5CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPCB_CH5CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPCB_CH5CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPCB_CH5CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPCB_CH5CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPCB_CH5CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPCB_CH5CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="14" width="10" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPCB_CH5CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPCB_CH5CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPCB_CH5CTL_IRQEN0" resetval="" >
            <bitenum id="LPCB_CH5CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPCB_CH5CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPCB_CH5CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPCB_CH5CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPCB_CH5CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPCB_CH5CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPCB_CH5CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH5ST" width="32" description="LPCB Channel 5 Status" id="LPCB_CH5ST" offset="0x00000064" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPCB_CH5ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPCB_CH5ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPCB_CH5ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPCB_CH5ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPCB_CH5ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPCB_CH5ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPCB_CH5ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPCB_CH5ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH5ADR" width="32" description="LPCB Channel 5 Address" id="LPCB_CH5ADR" offset="0x00000068" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Lower Address Match" id="LPCB_CH5ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Select" id="LPCB_CH5ADR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH5EXT" width="32" description="LPCB Channel 5 Extension" id="LPCB_CH5EXT" offset="0x0000006C" >
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Mailbox Size" id="LPCB_CH5EXT_MSIZE" resetval="" >
            <bitenum id="LPCB_CH5EXT_MSIZE_FULL" value="0x00000000" token="" description="Mailbox range is full size. MSIZE does not change mailbox range"/>
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Status" id="LPCB_CH5EXT_USER" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Stall Mode Enable" id="LPCB_CH5EXT_STALL" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="5" end="24" rwaccess="RW" description="Mailbox Operation Index" id="LPCB_CH5EXT_IDX" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Mailbox Operation Direction" id="LPCB_CH5EXT_DIR" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Not Ready Status" id="LPCB_CH5EXT_NR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH6CTL" width="32" description="LPCB Channel 6 Control" id="LPCB_CH6CTL" offset="0x00000070" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPCB_CH6CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPCB_CH6CTL_AMASK" resetval="" >
            <bitenum id="LPCB_CH6CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPCB_CH6CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPCB_CH6CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPCB_CH6CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPCB_CH6CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPCB_CH6CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPCB_CH6CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPCB_CH6CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="14" width="10" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPCB_CH6CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPCB_CH6CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPCB_CH6CTL_IRQEN0" resetval="" >
            <bitenum id="LPCB_CH6CTL_IRQEN0_DIS" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPCB_CH6CTL_IRQEN0_TRIG1" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPCB_CH6CTL_IRQEN0_TRIG2" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPCB_CH6CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPCB_CH6CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPCB_CH6CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPCB_CH6CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH6ST" width="32" description="LPCB Channel 6 Status" id="LPCB_CH6ST" offset="0x00000074" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPCB_CH6ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPCB_CH6ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPCB_CH6ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPCB_CH6ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPCB_CH6ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPCB_CH6ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPCB_CH6ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPCB_CH6ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH6ADR" width="32" description="LPCB Channel 6 Address" id="LPCB_CH6ADR" offset="0x00000078" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Lower Address Match" id="LPCB_CH6ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Select" id="LPCB_CH6ADR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH6EXT" width="32" description="LPCB Channel 6 Extension" id="LPCB_CH6EXT" offset="0x0000007C" >
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Mailbox Size" id="LPCB_CH6EXT_MSIZE" resetval="" >
            <bitenum id="LPCB_CH6EXT_MSIZE_FULL" value="0x00000000" token="" description="Mailbox range is full size. MSIZE does not change mailbox range"/>
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Status" id="LPCB_CH6EXT_USER" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Stall Mode Enable" id="LPCB_CH6EXT_STALL" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="5" end="24" rwaccess="RW" description="Mailbox Operation Index" id="LPCB_CH6EXT_IDX" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Mailbox Operation Direction" id="LPCB_CH6EXT_DIR" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Not Ready Status" id="LPCB_CH6EXT_NR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH7CTL" width="32" description="LPCB Channel 7 Control" id="LPCB_CH7CTL" offset="0x00000080" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel Type" id="LPCB_CH7CTL_TYPE" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="3" end="2" rwaccess="RW" description="Address Mask for Ranges" id="LPCB_CH7CTL_AMASK" resetval="" >
            <bitenum id="LPCB_CH7CTL_AMASK_4" value="0x00000000" token="" description="4 bytes"/>
            <bitenum id="LPCB_CH7CTL_AMASK_8" value="0x00000004" token="" description="8 bytes"/>
            <bitenum id="LPCB_CH7CTL_AMASK_16" value="0x00000008" token="" description="16 bytes"/>
            <bitenum id="LPCB_CH7CTL_AMASK_32" value="0x0000000C" token="" description="32 bytes"/>
            <bitenum id="LPCB_CH7CTL_AMASK_64" value="0x00000010" token="" description="64 bytes"/>
            <bitenum id="LPCB_CH7CTL_AMASK_128" value="0x00000014" token="" description="128 bytes"/>
            <bitenum id="LPCB_CH7CTL_AMASK_256" value="0x00000018" token="" description="256 bytes"/>
            <bitenum id="LPCB_CH7CTL_AMASK_512" value="0x0000001C" token="" description="512 bytes"/>
        </bitfield>
        <bitfield range="" begin="14" width="10" end="5" rwaccess="RW" description="Base Offset in Register Pool" id="LPCB_CH7CTL_OFFSET" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Arbitration Disabled" id="LPCB_CH7CTL_ARBDIS" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="IRQ Enable 0" id="LPCB_CH7CTL_IRQEN0" resetval="" >
            <bitenum id="LPCB_CH7CTL_IRQEN0_AUTO" value="0x00000000" token="" description="Trigger disabled"/>
            <bitenum id="LPCB_CH7CTL_IRQEN0_MST" value="0x00010000" token="" description="Trigger 1"/>
            <bitenum id="LPCB_CH7CTL_IRQEN0_SLV" value="0x00020000" token="" description="Trigger 2"/>
            <bitenum id="LPCB_CH7CTL_IRQEN0_TRIG3" value="0x00030000" token="" description="Trigger 3"/>
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="IRQ Select 0" id="LPCB_CH7CTL_IRQSEL0" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="IRQ Select 1" id="LPCB_CH7CTL_IRQSEL1" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Select 2" id="LPCB_CH7CTL_IRQSEL2" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH7ST" width="32" description="LPCB Channel 7 Status" id="LPCB_CH7ST" offset="0x00000084" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="To-Host Transaction" id="LPCB_CH7ST_TOH" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="From-Host Transaction" id="LPCB_CH7ST_FRMH" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Command or Data" id="LPCB_CH7ST_CMD" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Slave Wrote First" id="LPCB_CH7ST_SW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Last Slave Write" id="LPCB_CH7ST_LASTSW" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Host Wrote First" id="LPCB_CH7ST_HW1ST" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Last Host Write" id="LPCB_CH7ST_LASTHW" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Data" id="LPCB_CH7ST_USER" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH7ADR" width="32" description="LPCB Channel 7 Address" id="LPCB_CH7ADR" offset="0x00000088" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="Lower Address Match" id="LPCB_CH7ADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Select" id="LPCB_CH7ADR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_CH7EXT" width="32" description="LPCB Channel 7 Extension" id="LPCB_CH7EXT" offset="0x0000008C" >
        <bitfield range="" begin="6" width="7" end="0" rwaccess="RW" description="Mailbox Size" id="LPCB_CH7EXT_MSIZE" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="5" end="8" rwaccess="RW" description="User Status" id="LPCB_CH7EXT_USER" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Stall Mode Enable" id="LPCB_CH7EXT_STALL" resetval="" >
        </bitfield>
        <bitfield range="" begin="28" width="5" end="24" rwaccess="RW" description="Mailbox Operation Index" id="LPCB_CH7EXT_IDX" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="Mailbox Operation Direction" id="LPCB_CH7EXT_DIR" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="Not Ready Status" id="LPCB_CH7EXT_NR" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_STSADDR" width="32" description="LPCB Status Block Address" id="LPCB_STSADDR" offset="0x000000A0" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Enable Status Block" id="LPCB_STSADDR_ENA" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPCB_STSADDR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Selector" id="LPCB_STSADDR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RTCCTL" width="32" description="LPCB RTC Control" id="LPCB_RTCCTL" offset="0x000000B0" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="RTC TOD/Calendar Enable" id="LPCB_RTCCTL_ENA" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="2" end="1" rwaccess="RW" description="RTC RAM Size" id="LPCB_RTCCTL_RSZ" resetval="" >
            <bitenum id="LPCB_RTCCTL_RSZ_64" value="0x00000000" token="" description="64 bytes (50)"/>
            <bitenum id="LPCB_RTCCTL_RSZ_128" value="0x00000002" token="" description="128 bytes (114)"/>
            <bitenum id="LPCB_RTCCTL_RSZ_256" value="0x00000004" token="" description="256 bytes (242)"/>
            <bitenum id="LPCB_RTCCTL_RSZ_512" value="0x00000006" token="" description="512 bytes (498)"/>
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Century Enable" id="LPCB_RTCCTL_CEN" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="BCD Status" id="LPCB_RTCCTL_BCD" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="TOD/Calendar Write" id="LPCB_RTCCTL_TCW" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Base Memory Write" id="LPCB_RTCCTL_BEW" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Extended Memory Write" id="LPCB_RTCCTL_EEW" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="Load Data" id="LPCB_RTCCTL_LDH" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="IRQ Enable" id="LPCB_RTCCTL_IRQ" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RTCADR" width="32" description="LPCB RTC Address" id="LPCB_RTCADR" offset="0x000000B4" >
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPCB_RTCADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Selector" id="LPCB_RTCADR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RTCCALH" width="32" description="LPCB RTC Calendar High" id="LPCB_RTCCALH" offset="0x000000C0" >
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="CTRLB Value" id="LPCB_RTCCALH_CTRLB" resetval="" >
        </bitfield>
        <bitfield range="" begin="22" width="7" end="16" rwaccess="RW" description="Year Value" id="LPCB_RTCCALH_YEAR" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="1" end="23" rwaccess="RW" description="Century Value" id="LPCB_RTCCALH_C19" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="Month Value" id="LPCB_RTCCALH_MON" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Update in Progress" id="LPCB_RTCCALH_UIP" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RTCCALL" width="32" description="LPCB RTC Calendar Low" id="LPCB_RTCCALL" offset="0x000000C4" >
        <bitfield range="" begin="5" width="6" end="0" rwaccess="RW" description="Seconds Value" id="LPCB_RTCCALL_SEC" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="6" end="6" rwaccess="RW" description="Minute Value" id="LPCB_RTCCALL_MIN" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="3" end="12" rwaccess="RW" description="Day-of-Week Value" id="LPCB_RTCCALL_DWEEK" resetval="" >
        </bitfield>
        <bitfield range="" begin="20" width="5" end="16" rwaccess="RW" description="Hour Value" id="LPCB_RTCCALL_HOUR" resetval="" >
        </bitfield>
        <bitfield range="" begin="25" width="5" end="21" rwaccess="RW" description="Day-of-Month Value" id="LPCB_RTCCALL_DMON" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Update in Progress" id="LPCB_RTCCALL_UIP" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RTCALRM" width="32" description="LPCB RTC Alarm" id="LPCB_RTCALRM" offset="0x000000C8" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Seconds Alarm" id="LPCB_RTCALRM_ALSEC" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="Minute Alarm" id="LPCB_RTCALRM_ALMIN" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Hour Alarm" id="LPCB_RTCALRM_ALHOUR" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="Hour Alarm" id="LPCB_RTCALRM_ALDAY" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RTCMOD0" width="32" description="LPCB RTC Modify 0 Register" id="LPCB_RTCMOD0" offset="0x000000D0" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="RTC Pool Lower Memory Modification Status" id="LPCB_RTCMOD0_MODL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="RTC Pool Upper Modification Status" id="LPCB_RTCMOD0_MODH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RTCMOD1" width="32" description="LPCB RTC Modify 1 Register" id="LPCB_RTCMOD1" offset="0x000000D4" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="RTC Pool Lower Memory Modification Status" id="LPCB_RTCMOD1_MODL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="RTC Pool Upper Modification Status" id="LPCB_RTCMOD1_MODH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RTCMOD2" width="32" description="LPCB RTC Modify 2 Register" id="LPCB_RTCMOD2" offset="0x000000D8" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="RTC Pool Lower Memory Modification Status" id="LPCB_RTCMOD2_MODL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="RTC Pool Upper Modification Status" id="LPCB_RTCMOD2_MODH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RTCMOD3" width="32" description="LPCB RTC Modify 3 Register" id="LPCB_RTCMOD3" offset="0x000000DC" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="RW" description="RTC Pool Lower Memory Modification Status" id="LPCB_RTCMOD3_MODL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="RTC Pool Upper Modification Status" id="LPCB_RTCMOD3_MODH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_IM" width="32" description="LPCB Interrupt Mask" id="LPCB_IM" offset="0x00000100" >
        <bitfield range="" begin="3" width="4" end="0" rwaccess="RW" description="Channel 0 Interrupt Mask" id="LPCB_IM_CH0INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="RW" description="Channel 1 Interrupt Mask" id="LPCB_IM_CH1INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="RW" description="Channel 2 Interrupt Mask" id="LPCB_IM_CH2INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="RW" description="Channel 3 Interrupt Mask" id="LPCB_IM_CH3INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="RW" description="Channel 4 Interrupt Mask" id="LPCB_IM_CH4INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="RW" description="Channel 5 Interrupt Mask" id="LPCB_IM_CH5INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="Channel 6 Interrupt Mask" id="LPCB_IM_CH6INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="Channel 7 Interrupt Mask" id="LPCB_IM_CH7INTS" resetval="" >
            <bitenum id="LPCB_IM_CH7INTS__0" value="0x00000000" token="" description="Stall"/>
            <bitenum id="LPCB_IM_CH7INTS__1" value="0x10000000" token="" description="Stall"/>
            <bitenum id="LPCB_IM_CH7INTS__2" value="0x20000000" token="" description="MB"/>
            <bitenum id="LPCB_IM_CH7INTS__3" value="0x30000000" token="" description="MB"/>
        </bitfield>
    </register>
    <register acronym="LPCB_RIS" width="32" description="LPCB Raw Interrupt Status" id="LPCB_RIS" offset="0x00000104" >
        <bitfield range="" begin="3" width="4" end="0" rwaccess="R" description="Channel 0 Raw Interrupt Status" id="LPCB_RIS_CH0INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="R" description="Channel 1 Raw Interrupt Status" id="LPCB_RIS_CH1INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="R" description="Channel 2 Raw Interrupt Status" id="LPCB_RIS_CH2INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="R" description="Channel 3 Raw Interrupt Status" id="LPCB_RIS_CH3INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="R" description="Channel 4 Raw Interrupt Status" id="LPCB_RIS_CH4INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="R" description="Channel 5 Raw Interrupt Status" id="LPCB_RIS_CH5INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="R" description="Channel 6 Raw Interrupt Status" id="LPCB_RIS_CH6INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="R" description="Channel 7 Raw Interrupt Status" id="LPCB_RIS_CH7INTS" resetval="" >
            <bitenum id="LPCB_RIS_CH7INTS__0" value="0x00000000" token="" description="Stall"/>
            <bitenum id="LPCB_RIS_CH7INTS__1" value="0x10000000" token="" description="Stall"/>
            <bitenum id="LPCB_RIS_CH7INTS__2" value="0x20000000" token="" description="MB"/>
            <bitenum id="LPCB_RIS_CH7INTS__3" value="0x30000000" token="" description="MB"/>
        </bitfield>
    </register>
    <register acronym="LPCB_MIS" width="32" description="LPCB Masked Interrupt Status" id="LPCB_MIS" offset="0x00000108" >
        <bitfield range="" begin="3" width="4" end="0" rwaccess="R" description="Channel 0 Masked Interrupt Status" id="LPCB_MIS_CH0INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="R" description="Channel 1 Masked Interrupt Status" id="LPCB_MIS_CH1INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="R" description="Channel 2 Masked Interrupt Status" id="LPCB_MIS_CH2INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="R" description="Channel 3 Masked Interrupt Status" id="LPCB_MIS_CH3INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="R" description="Channel 4 Masked Interrupt Status" id="LPCB_MIS_CH4INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="R" description="Channel 5 Masked Interrupt Status" id="LPCB_MIS_CH5INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="R" description="Channel 6 Masked Interrupt Status" id="LPCB_MIS_CH6INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="R" description="Channel 7 Masked Interrupt Status" id="LPCB_MIS_CH7INTS" resetval="" >
            <bitenum id="LPCB_MIS_CH7INTS__0" value="0x00000000" token="" description="Stall"/>
            <bitenum id="LPCB_MIS_CH7INTS__1" value="0x10000000" token="" description="Stall"/>
            <bitenum id="LPCB_MIS_CH7INTS__2" value="0x20000000" token="" description="MB"/>
            <bitenum id="LPCB_MIS_CH7INTS__3" value="0x30000000" token="" description="MB"/>
        </bitfield>
    </register>
    <register acronym="LPCB_IC" width="32" description="LPCB Interrupt Clear" id="LPCB_IC" offset="0x0000010C" >
        <bitfield range="" begin="3" width="4" end="0" rwaccess="W" description="Channel 0 Interrupt Clear" id="LPCB_IC_CH0INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="4" end="4" rwaccess="W" description="Channel 1 Interrupt Clear" id="LPCB_IC_CH1INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="4" end="8" rwaccess="W" description="Channel 2 Interrupt Clear" id="LPCB_IC_CH2INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="4" end="12" rwaccess="W" description="Channel 3 Interrupt Clear" id="LPCB_IC_CH3INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="4" end="16" rwaccess="W" description="Channel 4 Interrupt Clear" id="LPCB_IC_CH4INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="4" end="20" rwaccess="W" description="Channel 5 Interrupt Clear" id="LPCB_IC_CH5INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="W" description="Channel 6 Interrupt Clear" id="LPCB_IC_CH6INTS" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="W" description="Channel 7 Interrupt Clear" id="LPCB_IC_CH7INTS" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_IM2" width="32" description="LPCB Interrupt Mask 2" id="LPCB_IM2" offset="0x00000110" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Abort Interrupt Mask" id="LPCB_IM2_ABORT" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SERIRQ Interrupt Mask" id="LPCB_IM2_SIRQ" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="LPC Sleep Interrupt Mask" id="LPCB_IM2_SLEEP" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="LPC Reset Interrupt Mask" id="LPCB_IM2_RST" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="RTC Read Interrupt Mask" id="LPCB_IM2_RRD" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="RTC Write Interrupt Mask" id="LPCB_IM2_RWR" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="RTC Error Interrupt Mask" id="LPCB_IM2_RERR" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="RTC Update Finish Interrupt Mask" id="LPCB_IM2_RUF" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="COMx Interrupt Mask" id="LPCB_IM2_COMX" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="SHA-1 Result Ready Interrupt Mask" id="LPCB_IM2_SHA" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Memory Pool Retention Interrupt Mask" id="LPCB_IM2_MRE" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="DMA Done Channel 0 Interrupt Mask" id="LPCB_IM2_DMA0" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="DMA Done Channel 1 Interrupt Mask" id="LPCB_IM2_DMA1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="DMA Done Channel 2 Interrupt Mask" id="LPCB_IM2_DMA2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="DMA Done Channel 3 Interrupt Mask" id="LPCB_IM2_DMA3" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RIS2" width="32" description="LPCB Raw Interrupt Status 2" id="LPCB_RIS2" offset="0x00000114" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Abort Raw Interrupt Status" id="LPCB_RIS2_ABORT" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SERIRQ Raw Interrupt Status" id="LPCB_RIS2_SIRQ" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="LPC Sleep Raw Interrupt Status" id="LPCB_RIS2_SLEEP" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="LPC Reset Raw Interrupt Status" id="LPCB_RIS2_RST" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="RTC Read Raw Interrupt Status" id="LPCB_RIS2_RRD" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="RTC Write Raw Interrupt Status" id="LPCB_RIS2_RWR" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="RTC Error Raw Interrupt Status" id="LPCB_RIS2_RERR" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="RTC Update Finish Raw Interrupt Status" id="LPCB_RIS2_RUF" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="COMx Raw Interrupt Status" id="LPCB_RIS2_COMX" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="SHA-1 Result Ready Raw Interrupt Status" id="LPCB_RIS2_SHA" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Memory Pool Retention Raw Interrupt Status" id="LPCB_RIS2_MRE" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="DMA Done Channel 0 Raw Interrupt Status" id="LPCB_RIS2_DMA0" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="DMA Done Channel 1 Raw Interrupt Status" id="LPCB_RIS2_DMA1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="DMA Done Channel 2 Raw Interrupt Status" id="LPCB_RIS2_DMA2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="DMA Done Channel 3 Raw Interrupt Status" id="LPCB_RIS2_DMA3" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_MIS2" width="32" description="LPCB Masked Interrupt Status 2" id="LPCB_MIS2" offset="0x00000118" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Abort Masked Interrupt Status" id="LPCB_MIS2_ABORT" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SERIRQ Masked Interrupt Status" id="LPCB_MIS2_SIRQ" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="LPC Sleep Masked Interrupt Status" id="LPCB_MIS2_SLEEP" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="LPC Reset Masked Interrupt Status" id="LPCB_MIS2_RST" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="RTC Read Masked Interrupt Status" id="LPCB_MIS2_RRD" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="RTC Write Masked Interrupt Status" id="LPCB_MIS2_RWR" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="RTC Error Masked Interrupt Status" id="LPCB_MIS2_RERR" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="RTC Update Finish Masked Interrupt Status" id="LPCB_MIS2_RUF" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="COMx Masked Interrupt Status" id="LPCB_MIS2_COMX" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="SHA-1 Result Ready Masked Interrupt Status" id="LPCB_MIS2_SHA" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Memory Pool Retention Masked Interrupt Status" id="LPCB_MIS2_MRE" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="DMA Done Channel 0 Masked Interrupt Status" id="LPCB_MIS2_DMA0" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="DMA Done Channel 1 Masked Interrupt Status" id="LPCB_MIS2_DMA1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="DMA Done Channel 2 Masked Interrupt Status" id="LPCB_MIS2_DMA2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="DMA Done Channel 3 Masked Interrupt Status" id="LPCB_MIS2_DMA3" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_IC2" width="32" description="LPCB Interrupt Clear 2" id="LPCB_IC2" offset="0x0000011C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Abort Interrupt Clear" id="LPCB_IC2_ABORT" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="SERIRQ Interrupt Clear" id="LPCB_IC2_SIRQ" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="LPC Sleep Interrupt Clear" id="LPCB_IC2_SLEEP" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="LPC Reset Interrupt Clear" id="LPCB_IC2_RST" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="RTC Read Interrupt Clear" id="LPCB_IC2_RRD" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="RTC Write Interrupt Clear" id="LPCB_IC2_RWR" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="RTC Error Interrupt Clear" id="LPCB_IC2_RERR" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="RTC Update Finish Interrupt Clear" id="LPCB_IC2_RUF" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="COMx Interrupt Clear" id="LPCB_IC2_COMX" resetval="" >
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="SHA-1 Result Ready Interrupt Clear" id="LPCB_IC2_SHA" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="Memory Pool Retention Interrupt Clear" id="LPCB_IC2_MRE" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Channel 0 DMA Done Interrupt Clear" id="LPCB_IC2_DMA0" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="1" end="17" rwaccess="RW" description="Channel 1 DMA Done Interrupt Clear" id="LPCB_IC2_DMA1" resetval="" >
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="Channel 2 DMA Done Interrupt Clear" id="LPCB_IC2_DMA2" resetval="" >
        </bitfield>
        <bitfield range="" begin="19" width="1" end="19" rwaccess="RW" description="Channel 3 DMA Done Interrupt Clear" id="LPCB_IC2_DMA3" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_DMACX" width="32" description="LPCB DMA and COMx Control" id="LPCB_DMACX" offset="0x00000120" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Channel 0 Read Control" id="LPCB_DMACX_C0R" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Channel 0 Write Control" id="LPCB_DMACX_C0W" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Channel 1 Read Control" id="LPCB_DMACX_C1R" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Channel 1 Write Control" id="LPCB_DMACX_C1W" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Channel 2 Read Control" id="LPCB_DMACX_C2R" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="Channel 2 Write Control" id="LPCB_DMACX_C2W" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Channel 3 Read Control" id="LPCB_DMACX_C3R" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="Channel 3 Write Control" id="LPCB_DMACX_C3W" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="COMx Configuration" id="LPCB_DMACX_COMXACT" resetval="" >
            <bitenum id="LPCB_DMACX_COMXACT_DIS" value="0x00000000" token="" description="Disabled"/>
            <bitenum id="LPCB_DMACX_COMXACT_FLUSH" value="0x00010000" token="" description="Ignore from-host bytes and continue to mark COMx TX status as empty. This tells the host the TX FIFO is not full, but just throws away data bytes from the host"/>
            <bitenum id="LPCB_DMACX_COMXACT_BLOCK" value="0x00020000" token="" description="Blocked status. This marks the COMx TX status as full (FIFO full) holding the host off if it wants to send data bytes"/>
            <bitenum id="LPCB_DMACX_COMXACT_NORM" value="0x00030000" token="" description="COMx model with 16550 UART as described in COMx channel support"/>
        </bitfield>
        <bitfield range="" begin="19" width="2" end="18" rwaccess="RW" description="UART0 Snoop Enable" id="LPCB_DMACX_U0SNOOP" resetval="" >
            <bitenum id="LPCB_DMACX_U0SNOOP_NOSNOOP" value="0x00000000" token="" description="No snoop"/>
            <bitenum id="LPCB_DMACX_U0SNOOP_SNPTX" value="0x00040000" token="" description="Snoop 16550 TX"/>
            <bitenum id="LPCB_DMACX_U0SNOOP_SNPRX" value="0x00080000" token="" description="Snoop 16550 RX"/>
        </bitfield>
        <bitfield range="" begin="22" width="3" end="20" rwaccess="RW" description="COMx Status" id="LPCB_DMACX_COMXSTS" resetval="" >
            <bitenum id="LPCB_DMACX_COMXSTS_TOHOST" value="0x00000000" token="" description="To-host reads have occurred"/>
            <bitenum id="LPCB_DMACX_COMXSTS_FROMHOST" value="0x00100000" token="" description="From-host writes have occurred"/>
            <bitenum id="LPCB_DMACX_COMXSTS_ERROR" value="0x00200000" token="" description="UART errors have occurred"/>
        </bitfield>
        <bitfield range="" begin="27" width="4" end="24" rwaccess="RW" description="COMx IRQ" id="LPCB_DMACX_COMXIRQ" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="4" end="28" rwaccess="RW" description="COMx Baud Rate" id="LPCB_DMACX_COMXBAUD" resetval="" >
            <bitenum id="LPCB_DMACX_COMXBAUD_HOST" value="0x00000000" token="" description="DLAB (host)"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_9600" value="0x10000000" token="" description="9,600"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_19200" value="0x20000000" token="" description="19,200"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_38400" value="0x30000000" token="" description="38,400"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_56000" value="0x40000000" token="" description="56,000"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_115200" value="0x50000000" token="" description="115,200"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_230400" value="0x60000000" token="" description="230,400"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_460800" value="0x70000000" token="" description="460,800"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_921600" value="0x80000000" token="" description="921,600"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_1250000" value="0x90000000" token="" description="1,250,000"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_1500000" value="0xA0000000" token="" description="1,500,000"/>
            <bitenum id="LPCB_DMACX_COMXBAUD_2500000" value="0xB0000000" token="" description="2,500,000"/>
        </bitfield>
    </register>
    <register acronym="LPCB_CXADR" width="32" description="LPCB COMx Address" id="LPCB_CXADR" offset="0x00000124" >
        <bitfield range="" begin="15" width="13" end="3" rwaccess="RW" description="Lower Address Match" id="LPCB_CXADR_ADDRL" resetval="" >
        </bitfield>
        <bitfield range="" begin="16" width="1" end="16" rwaccess="RW" description="Upper Address Selector" id="LPCB_CXADR_SEL" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_BASE" width="32" description="LPCB Base Address" id="LPCB_BASE" offset="0x00000130" >
        <bitfield range="" begin="31" width="16" end="16" rwaccess="RW" description="Upper Address" id="LPCB_BASE_ADDRH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_SHCTL" width="32" description="LPCB SHA Control" id="LPCB_SHCTL" offset="0x00000180" >
        <bitfield range="" begin="1" width="2" end="0" rwaccess="RW" description="SHA Engine Enable" id="LPCB_SHCTL_ENA" resetval="" >
            <bitenum id="LPCB_SHCTL_ENA_DISABLE" value="0x00000000" token="" description="Disabled"/>
            <bitenum id="LPCB_SHCTL_ENA_SHA1" value="0x00000001" token="" description="SHA-1 enabled"/>
            <bitenum id="LPCB_SHCTL_ENA_SHA256" value="0x00000002" token="" description="SHA-256 enabled"/>
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Word Output" id="LPCB_SHCTL_WOUT" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Reset to Ready for New Hash" id="LPCB_SHCTL_RST" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="1" end="4" rwaccess="RW" description="Write Ready" id="LPCB_SHCTL_WR" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="SHA uDMA access" id="LPCB_SHCTL_DMA" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_SHWD" width="32" description="LPCB SHA Write Data" id="LPCB_SHWD" offset="0x00000184" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="W" description="Lower Data Half-word" id="LPCB_SHWD_DATAL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="W" description="Upper Data Half-word" id="LPCB_SHWD_DATAH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_S2RH7" width="32" description="LPCB SHA-256 Read Hash 7" id="LPCB_S2RH7" offset="0x00000188" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="R" description="Lower Data Half-word Hash Component" id="LPCB_S2RH7_HASHL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="R" description="Upper Half-Word Hash Component" id="LPCB_S2RH7_HASHH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_S2RH6" width="32" description="LPCB SHA-256 Read Hash 6" id="LPCB_S2RH6" offset="0x0000018C" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="R" description="Lower Data Half-word Hash Component" id="LPCB_S2RH6_HASHL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="R" description="Upper Half-Word Hash Component" id="LPCB_S2RH6_HASHH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_S2RH5" width="32" description="LPCB SHA-256 Read Hash 5" id="LPCB_S2RH5" offset="0x00000190" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="R" description="Lower Data Half-word Hash Component" id="LPCB_S2RH5_HASHL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="R" description="Upper Half-Word Hash Component" id="LPCB_S2RH5_HASHH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_SHRH4" width="32" description="LPCB SHA Read Hash 4" id="LPCB_SHRH4" offset="0x00000194" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="R" description="Lower Data Half-word Hash Component" id="LPCB_SHRH4_HASHL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="R" description="Upper Half-Word Hash Component" id="LPCB_SHRH4_HASHH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_SHRH3" width="32" description="LPCB SHA Read Hash 3" id="LPCB_SHRH3" offset="0x00000198" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="R" description="Lower Data Half-word Hash Component" id="LPCB_SHRH3_HASHL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="R" description="Upper Half-Word Hash Component" id="LPCB_SHRH3_HASHH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_SHRH2" width="32" description="LPCB SHA Read Hash 2" id="LPCB_SHRH2" offset="0x0000019C" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="R" description="Lower Data Half-word Hash Component" id="LPCB_SHRH2_HASHL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="R" description="Upper Half-Word Hash Component" id="LPCB_SHRH2_HASHH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_SHRH1" width="32" description="LPCB SHA Read Hash 1" id="LPCB_SHRH1" offset="0x000001A0" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="R" description="Lower Data Half-word Hash Component" id="LPCB_SHRH1_HASHL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="R" description="Upper Half-Word Hash Component" id="LPCB_SHRH1_HASHH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_SHRH0" width="32" description="LPCB SHA Read Hash 0" id="LPCB_SHRH0" offset="0x000001A4" >
        <bitfield range="" begin="15" width="16" end="0" rwaccess="R" description="Lower Data Half-word Hash Component" id="LPCB_SHRH0_HASHL" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="16" end="16" rwaccess="R" description="Upper Half-Word Hash Component" id="LPCB_SHRH0_HASHH" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_POOL" width="32" description="LPCB Register Pool" id="LPCB_POOL" offset="0x00000400" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Byte 0" id="LPCB_POOL_BYTE0" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="Byte 1" id="LPCB_POOL_BYTE1" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Byte 2" id="LPCB_POOL_BYTE2" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Byte 3" id="LPCB_POOL_BYTE3" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_RTCDAT" width="32" description="LPCB RTC Data" id="LPCB_RTCDAT" offset="0x00000800" >
        <bitfield range="" begin="7" width="8" end="0" rwaccess="RW" description="Byte 0" id="LPCB_RTCDAT_BYTE0" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="8" end="8" rwaccess="RW" description="Byte 1" id="LPCB_RTCDAT_BYTE1" resetval="" >
        </bitfield>
        <bitfield range="" begin="23" width="8" end="16" rwaccess="RW" description="Byte 2" id="LPCB_RTCDAT_BYTE2" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="8" end="24" rwaccess="RW" description="Byte 3" id="LPCB_RTCDAT_BYTE3" resetval="" >
        </bitfield>
    </register>
    <register acronym="LPCB_PP" width="32" description="LPCB Peripheral Properties" id="LPCB_PP" offset="0x00000FC0" >
        <bitfield range="" begin="3" width="4" end="0" rwaccess="R" description="Number of Channels (Excluding COMx)" id="LPCB_PP_CHANCNT" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="2" end="4" rwaccess="R" description="COMx Support Available" id="LPCB_PP_COMX" resetval="" >
            <bitenum id="LPCB_PP_COMX_NONE" value="0x00000000" token="" description="No COMx"/>
            <bitenum id="LPCB_PP_COMX_LEGACY" value="0x00000010" token="" description="Legacy DMA style"/>
            <bitenum id="LPCB_PP_COMX_16550" value="0x00000020" token="" description="16550 UART support"/>
        </bitfield>
        <bitfield range="" begin="7" width="2" end="6" rwaccess="R" description="RTC Support" id="LPCB_PP_RTC" resetval="" >
            <bitenum id="LPCB_PP_RTC_NONE" value="0x00000000" token="" description="No RTC"/>
            <bitenum id="LPCB_PP_RTC_NOAUTO" value="0x00000040" token="" description="RTC with no auto-load and no auto-store of EEPROM or HIB"/>
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="R" description="Fast GateA20 Support Available" id="LPCB_PP_GA20" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="R" description="KBRST Support" id="LPCB_PP_KBRST" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="2" end="10" rwaccess="R" description="SHA Hashing Support" id="LPCB_PP_SHA" resetval="" >
            <bitenum id="LPCB_PP_SHA_NONE" value="0x00000000" token="" description="No SHA support"/>
            <bitenum id="LPCB_PP_SHA_1" value="0x00000400" token="" description="SHA-1"/>
            <bitenum id="LPCB_PP_SHA_1_256" value="0x00000800" token="" description="SHA-1 and SHA-256"/>
        </bitfield>
        <bitfield range="" begin="14" width="3" end="12" rwaccess="R" description="IO Expander Support" id="LPCB_PP_IOEXP" resetval="" >
            <bitenum id="LPCB_PP_IOEXP_NONE" value="0x00000000" token="" description="No IO Expander"/>
        </bitfield>
    </register>
</module>
