# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 349.5 6.4e-05 1024 0.02 710 32768 75.1003 13.5804 30.5694 418.139 537.634 537.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 349.5 6.4e-05 1024 0.02 710 27648 74.5622 13.2847 30.0035 408.142 526.24 526.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 349.5 6.4e-05 1024 0.02 710 30720 74.527 13.3556 34.6388 412.353 535.131 535.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 349.5 6.4e-05 1024 0.02 710 24576 75.63 13.3403 26.0107 412.647 527.875 528.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 349.5 6.4e-05 1024 0.02 710 25600 75.5554 13.3652 27.4296 412.31 528.901 529.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 349.5 6.4e-05 1024 0.02 710 28672 73.4052 13.2546 31.8044 404.473 523.182 523.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 349.5 6.4e-05 1024 0.02 710 30720 74.6342 13.4923 34.0565 412.666 535.089 535.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 349.5 6.4e-05 1024 0.02 710 32768 75.1212 13.4964 35.0523 417.84 541.751 541.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 349.5 6.4e-05 1024 0.02 710 0 13.175 0.015968 396.234 409.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 349.5 6.4e-05 1024 0.02 710 25600 75.6443 13.3714 29.9925 412.508 531.777 531.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 10 349.5 6.4e-05 1024 0.02 710 0 13.1768 0.014336 395.909 409.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 349.5 6.4e-05 1024 0.02 705 32768 75.14 13.5018 47.6018 417.706 554.199 554.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 349.5 6.4e-05 1024 0.02 705 35840 74.9098 13.5394 33.1223 419.48 541.298 541.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 349.5 6.4e-05 1024 0.02 705 30720 74.494 13.3477 28.2347 412.542 528.869 529.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 349.5 6.4e-05 1024 0.02 705 28672 75.2195 13.3829 27.2618 414.011 530.116 530.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 349.5 6.4e-05 1024 0.02 705 32768 75.1551 13.5025 31.9154 417.739 538.564 538.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 349.5 6.4e-05 1024 0.02 705 27648 74.5305 13.2996 30.9364 408.144 527.154 527.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 349.5 6.4e-05 1024 0.02 705 30720 74.5221 13.4382 33.5947 412.626 534.43 534.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 349.5 6.4e-05 1024 0.02 705 24576 75.6068 13.373 28.9132 412.59 530.725 530.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 349.5 6.4e-05 1024 0.02 705 25600 75.5729 13.3632 29.9709 412.319 531.468 531.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 349.5 6.4e-05 1024 0.02 705 14336 75.8858 13.2568 17.163 404.423 510.975 511.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 349.5 6.4e-05 1024 0.02 705 30720 74.5846 13.3963 35.4521 412.713 536.393 536.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 349.5 6.4e-05 1024 0.02 705 32768 75.1254 13.5361 36.2704 417.831 543.007 543.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 349.5 6.4e-05 1024 0.02 705 0 13.1785 0.014336 396.237 409.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 349.5 6.4e-05 1024 0.02 705 25600 75.6256 13.4022 33.7836 412.45 535.51 535.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 64 15 349.5 6.4e-05 1024 0.02 705 0 13.1648 0.015712 396.344 409.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 349.5 6.4e-05 1024 0.02 720 36864 74.6073 13.5073 52.354 417.693 558.406 558.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 349.5 6.4e-05 1024 0.02 720 35840 74.9162 13.546 35.5674 419.155 543.433 543.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 349.5 6.4e-05 1024 0.02 720 30720 74.4626 13.4636 28.4462 412.618 529.234 529.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 349.5 6.4e-05 1024 0.02 720 35840 73.8648 13.3837 34.2066 413.975 535.677 535.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 349.5 6.4e-05 1024 0.02 720 32768 75.1306 13.5033 31.3537 417.64 537.879 538.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 349.5 6.4e-05 1024 0.02 720 27648 74.4677 13.5475 33.0787 412.057 533.404 533.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 349.5 6.4e-05 1024 0.02 720 18432 73.6825 13.182 16.1141 396.222 499.448 499.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 349.5 6.4e-05 1024 0.02 720 30720 74.4897 13.3468 35.1618 412.292 535.533 535.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 349.5 6.4e-05 1024 0.02 720 20480 76.142 13.3366 17.2321 412.782 519.738 519.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 349.5 6.4e-05 1024 0.02 720 24576 75.5977 13.3361 26.6485 412.649 528.477 528.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 349.5 6.4e-05 1024 0.02 720 0 13.1728 0.014336 395.874 409.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 349.5 6.4e-05 1024 0.02 720 25600 75.5688 13.365 29.1666 412.239 530.582 530.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 349.5 6.4e-05 1024 0.02 720 25600 75.6232 13.3572 21.1362 412.783 523.147 523.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 349.5 6.4e-05 1024 0.02 720 28672 73.4025 13.4972 41.7299 404.086 532.957 533.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 349.5 6.4e-05 1024 0.02 720 0 12.9658 0.016384 385.295 398.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 349.5 6.4e-05 1024 0.02 720 30720 74.5901 13.3577 42.5748 412.385 543.158 543.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 349.5 6.4e-05 1024 0.02 720 30720 74.5232 13.3467 29.4801 412.844 530.443 530.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 349.5 6.4e-05 1024 0.02 720 32768 75.1041 13.5308 43.911 417.891 550.686 550.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 20 349.5 6.4e-05 1024 0.02 720 0 13.1727 0.015872 396.315 409.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 349.5 6.4e-05 1024 0.02 720 0 13.183 0.014688 395.815 409.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 349.5 6.4e-05 1024 0.02 720 0 13.1799 0.01504 396.117 409.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 349.5 6.4e-05 1024 0.02 720 25600 75.6244 13.3632 31.9891 412.734 533.956 534.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 50 20 349.5 6.4e-05 1024 0.02 720 0 13.3489 0.01584 412.685 426.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 349.5 6.4e-05 1024 0.02 720 28672 75.9533 13.5186 39.2766 417.707 546.706 546.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 349.5 6.4e-05 1024 0.02 720 30720 75.9245 13.5475 28.4401 419.163 537.321 537.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 349.5 6.4e-05 1024 0.02 720 24576 75.7113 13.3509 22.813 412.625 524.747 524.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 349.5 6.4e-05 1024 0.02 720 24576 75.6168 13.3304 15.1463 412.645 516.98 517.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 349.5 6.4e-05 1024 0.02 720 21504 76.3946 13.3742 23.363 413.637 527.012 527.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 349.5 6.4e-05 1024 0.02 720 14336 75.9018 13.2589 10.4634 404.076 503.946 504.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 349.5 6.4e-05 1024 0.02 720 24576 76.5239 13.5054 25.7069 417.811 533.786 533.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 349.5 6.4e-05 1024 0.02 720 16384 78.458 13.5574 12.0194 417.777 522.06 522.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 349.5 6.4e-05 1024 0.02 720 18432 75.9855 13.4698 21.2178 408.532 519.448 519.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 349.5 6.4e-05 1024 0.02 720 0 13.7994 0.0144 395.806 409.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 349.5 6.4e-05 1024 0.02 720 20480 76.2407 13.3491 22.4429 412.34 524.619 524.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 349.5 6.4e-05 1024 0.02 720 20480 76.1264 13.7505 16.6617 412.773 519.564 519.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 349.5 6.4e-05 1024 0.02 720 24576 75.6134 13.3348 34.4627 412.685 536.342 536.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 349.5 6.4e-05 1024 0.02 720 0 13.1723 0.014464 396.202 409.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 349.5 6.4e-05 1024 0.02 720 25600 75.5704 13.398 35.218 412.594 537.023 537.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 349.5 6.4e-05 1024 0.02 720 25600 75.606 13.3796 24.5039 412.75 526.483 526.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 349.5 6.4e-05 1024 0.02 720 14336 75.8793 13.2547 19.9086 404.426 513.719 513.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 24 349.5 6.4e-05 1024 0.02 720 0 12.9454 0.015744 385.21 398.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 349.5 6.4e-05 1024 0.02 720 15360 77.6693 13.3544 20.737 412.391 524.401 524.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 349.5 6.4e-05 1024 0.02 720 0 14.3372 0.016384 412.756 427.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 349.5 6.4e-05 1024 0.02 720 16384 78.4326 13.5045 21.2369 417.832 531.248 531.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 24 349.5 6.4e-05 1024 0.02 720 0 13.1765 0.016448 396.332 409.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 349.5 6.4e-05 1024 0.02 725 24576 76.4712 13.8481 38.6594 418.013 547.239 547.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 349.5 6.4e-05 1024 0.02 725 25600 76.6816 13.5395 23.301 419.392 533.162 533.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 349.5 6.4e-05 1024 0.02 725 20480 76.3036 13.3693 26.451 412.629 529.001 529.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 349.5 6.4e-05 1024 0.02 725 18432 76.5726 13.3546 18.0543 412.227 520.453 520.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 349.5 6.4e-05 1024 0.02 725 12288 78.1831 13.335 8.36957 412.304 512.448 512.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 349.5 6.4e-05 1024 0.02 725 21504 76.348 13.3837 22.8147 413.699 526.49 526.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 349.5 6.4e-05 1024 0.02 725 14336 75.8911 13.3082 10.2033 404.42 504.07 504.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 349.5 6.4e-05 1024 0.02 725 24576 76.5311 13.5013 26.8981 418.038 535.208 535.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 349.5 6.4e-05 1024 0.02 725 16384 78.4428 14.6211 12.5479 417.842 523.697 523.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 349.5 6.4e-05 1024 0.02 725 18432 75.9458 13.2937 21.5481 408.149 519.186 519.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 349.5 6.4e-05 1024 0.02 725 0 13.1918 0.015584 395.787 409.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 349.5 6.4e-05 1024 0.02 725 20480 76.2297 13.3453 23.2817 412.583 525.68 525.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 349.5 6.4e-05 1024 0.02 725 20480 76.13 13.6888 16.9408 412.722 519.72 519.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 349.5 6.4e-05 1024 0.02 725 12288 78.1617 13.3332 17.4467 412.354 521.539 521.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 349.5 6.4e-05 1024 0.02 725 0 13.2895 0.014336 396.195 409.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 349.5 6.4e-05 1024 0.02 725 12800 78.2117 13.3673 18.1044 412.69 522.623 522.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 349.5 6.4e-05 1024 0.02 725 0 13.3714 0.014336 412.603 426.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 349.5 6.4e-05 1024 0.02 725 14336 75.904 13.255 19.672 404.425 513.502 513.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 349.5 6.4e-05 1024 0.02 725 0 14.4589 0.016576 384.829 399.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 349.5 6.4e-05 1024 0.02 725 15360 77.6509 13.3571 20.4107 412.227 523.897 524.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 349.5 6.4e-05 1024 0.02 725 0 13.3489 0.015168 412.755 426.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 349.5 6.4e-05 1024 0.02 725 16384 78.4493 13.5004 20.932 417.843 530.974 531.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 25 349.5 6.4e-05 1024 0.02 725 0 13.1688 0.015744 396.236 409.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 349.5 6.4e-05 1024 0.02 704 32768 75.1119 13.5273 42.211 418.059 549.153 549.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 349.5 6.4e-05 1024 0.02 704 32768 75.1917 13.5004 39.4358 417.753 546.125 546.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 349.5 6.4e-05 1024 0.02 704 30720 75.9115 13.5381 27.5856 419.154 536.432 536.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 349.5 6.4e-05 1024 0.02 704 20480 76.2487 13.3456 12.5728 412.281 514.691 514.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 349.5 6.4e-05 1024 0.02 704 24576 75.701 13.3448 24.3286 412.617 526.233 526.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 349.5 6.4e-05 1024 0.02 704 24576 75.6129 13.8356 16.2345 412.298 518.228 518.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 349.5 6.4e-05 1024 0.02 704 28672 75.5732 13.3753 28.0369 414.027 531.261 531.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 349.5 6.4e-05 1024 0.02 704 14336 75.9059 13.2537 9.84176 404.46 503.708 503.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 349.5 6.4e-05 1024 0.02 704 21504 74.7929 13.2657 12.1656 404.54 505.016 505.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 349.5 6.4e-05 1024 0.02 704 32768 75.1158 13.4971 32.3922 417.801 539.054 539.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 349.5 6.4e-05 1024 0.02 704 32768 75.1375 13.5032 22.294 418.151 529.324 529.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 32 349.5 6.4e-05 1024 0.02 704 0 13.1973 0.014336 396.16 409.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 349.5 6.4e-05 1024 0.02 704 18432 75.9765 13.294 26.4686 408.525 524.506 524.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 32 349.5 6.4e-05 1024 0.02 704 0 13.3875 0.014656 396.137 409.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 32 349.5 6.4e-05 1024 0.02 704 0 13.2882 0.017664 408.64 422.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 349.5 6.4e-05 1024 0.02 704 20480 76.2221 13.3509 27.3817 412.667 529.867 530.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 349.5 6.4e-05 1024 0.02 704 20480 76.1596 13.7843 19.1829 412.681 522.051 522.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 349.5 6.4e-05 1024 0.02 704 0 13.3436 0.01488 412.739 426.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 349.5 6.4e-05 1024 0.02 704 24576 75.6266 13.4636 31.1094 412.303 532.746 532.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 32 349.5 6.4e-05 1024 0.02 704 0 13.1764 0.01472 396.24 409.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 32 349.5 6.4e-05 1024 0.02 704 0 13.1877 0.014336 396.382 409.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 349.5 6.4e-05 1024 0.02 704 25600 75.5785 13.3652 32.1015 412.702 533.996 534.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 349.5 6.4e-05 1024 0.02 704 25600 75.6212 13.4393 22.7244 412.476 524.515 524.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 32 349.5 6.4e-05 1024 0.02 704 0 13.3735 0.015488 412.543 426.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 349.5 6.4e-05 1024 0.02 704 14336 75.8826 13.2515 17.9091 404.41 511.695 511.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 32 349.5 6.4e-05 1024 0.02 704 0 13.0458 0.015296 388.674 401.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 28 32 349.5 6.4e-05 1024 0.02 704 0 13.2484 0.015456 404.676 418.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 349.5 6.4e-05 1024 0.02 704 15360 77.6563 13.3576 18.8734 412.674 522.803 522.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 349.5 6.4e-05 1024 0.02 704 0 13.3509 0.016384 412.3 425.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 349.5 6.4e-05 1024 0.02 704 32768 75.1383 13.637 39.0503 418.162 546.232 546.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 32 32 349.5 6.4e-05 1024 0.02 704 0 13.1707 0.016384 396.018 409.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 32 32 349.5 6.4e-05 1024 0.02 704 0 13.1827 0.015648 396.452 409.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 349.5 6.4e-05 1024 0.02 720 20480 77.4034 13.5028 18.7894 418.057 527.995 528.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 349.5 6.4e-05 1024 0.02 720 16384 78.4339 14.2712 20.81 418.004 531.771 531.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 349.5 6.4e-05 1024 0.02 720 20480 77.8315 13.5465 21.3087 419.085 532.017 532.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 349.5 6.4e-05 1024 0.02 720 10240 78.692 13.3506 7.62931 412.581 512.496 512.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 349.5 6.4e-05 1024 0.02 720 15360 77.6466 13.3614 22.1941 412.344 525.792 525.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 349.5 6.4e-05 1024 0.02 720 18432 76.5864 13.3448 17.5732 412.228 519.976 520.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 349.5 6.4e-05 1024 0.02 720 12288 78.1698 13.332 8.51888 412.645 512.91 513.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 40 349.5 6.4e-05 1024 0.02 720 0 13.1809 0.014592 395.809 409.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 349.5 6.4e-05 1024 0.02 720 14336 78.1492 13.3816 20.415 413.606 525.799 525.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 40 349.5 6.4e-05 1024 0.02 720 0 13.4264 0.016384 404.045 417.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 349.5 6.4e-05 1024 0.02 720 0 13.2643 0.01552 404.074 417.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 349.5 6.4e-05 1024 0.02 720 16384 78.408 13.5904 21.74 418.095 532.08 532.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 349.5 6.4e-05 1024 0.02 720 16384 78.4488 13.4988 14.2093 417.789 524.194 524.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 40 349.5 6.4e-05 1024 0.02 720 0 13.1809 0.015648 396.226 409.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 349.5 6.4e-05 1024 0.02 720 9216 78.0824 13.3857 12.8374 408.205 512.761 512.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 40 349.5 6.4e-05 1024 0.02 720 0 13.1862 0.014336 395.87 409.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 40 349.5 6.4e-05 1024 0.02 720 0 13.2813 0.016384 408.253 421.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 40 349.5 6.4e-05 1024 0.02 720 0 13.1735 0.014656 396.33 409.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 349.5 6.4e-05 1024 0.02 720 10240 78.7031 13.3483 13.4604 412.232 517.987 518.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 40 349.5 6.4e-05 1024 0.02 720 0 13.3325 0.014752 412.35 425.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 349.5 6.4e-05 1024 0.02 720 0 13.3489 0.016384 412.76 426.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 349.5 6.4e-05 1024 0.02 720 12288 78.1636 13.3308 15.1444 412.312 519.192 519.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 40 349.5 6.4e-05 1024 0.02 720 0 13.1737 0.014336 395.857 409.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 24 40 349.5 6.4e-05 1024 0.02 720 0 13.173 0.059392 396.046 409.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 24 40 349.5 6.4e-05 1024 0.02 720 0 13.1886 0.014784 396.511 409.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 349.5 6.4e-05 1024 0.02 720 12800 78.2147 13.3652 16.1946 412.686 520.709 520.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 349.5 6.4e-05 1024 0.02 720 0 13.6011 0.016384 412.74 426.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 25 40 349.5 6.4e-05 1024 0.02 720 0 13.4759 0.016128 413.027 426.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 25 40 349.5 6.4e-05 1024 0.02 720 0 13.3579 0.016384 413.011 426.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 349.5 6.4e-05 1024 0.02 720 24576 76.4513 13.5234 24.6491 418.014 532.879 533.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 349.5 6.4e-05 1024 0.02 720 24576 76.5833 13.5017 33.8385 418.135 542.304 542.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 349.5 6.4e-05 1024 0.02 720 12288 78.1932 13.3304 17.1485 412.645 521.555 521.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 349.5 6.4e-05 1024 0.02 720 25600 76.688 13.5438 24.5585 418.97 534.009 534.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 349.5 6.4e-05 1024 0.02 720 20480 76.2568 13.3494 13.7781 412.182 515.816 516.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 349.5 6.4e-05 1024 0.02 720 15360 77.6326 13.4243 9.14934 412.24 512.696 512.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 349.5 6.4e-05 1024 0.02 720 18432 76.577 13.4176 25.4299 412.245 527.916 528.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 349.5 6.4e-05 1024 0.02 720 12288 78.1359 13.3325 11.4956 412.683 515.892 516.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 48 349.5 6.4e-05 1024 0.02 720 0 13.4833 0.014656 396.068 409.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 48 349.5 6.4e-05 1024 0.02 720 0 13.1782 0.01568 396.23 409.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 349.5 6.4e-05 1024 0.02 720 21504 76.3551 13.6892 27.6807 413.924 531.897 532.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 349.5 6.4e-05 1024 0.02 720 14336 75.8706 13.2517 12.584 404.422 506.37 506.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 48 349.5 6.4e-05 1024 0.02 720 0 13.4021 0.017984 403.97 417.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 48 349.5 6.4e-05 1024 0.02 720 0 12.9419 0.014912 384.875 397.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 349.5 6.4e-05 1024 0.02 720 24576 76.5399 13.4961 30.277 417.756 538.314 538.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 349.5 6.4e-05 1024 0.02 720 16384 78.4173 13.5045 14.0491 418.181 524.403 524.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 48 349.5 6.4e-05 1024 0.02 720 0 13.7336 0.014336 395.862 409.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 48 349.5 6.4e-05 1024 0.02 720 0 13.17 0.015968 395.946 409.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 349.5 6.4e-05 1024 0.02 720 18432 76.0122 13.9489 22.7531 408.533 521.498 521.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 48 349.5 6.4e-05 1024 0.02 720 0 13.1848 0.015744 396.138 409.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 48 349.5 6.4e-05 1024 0.02 720 0 13.2833 0.016576 408.554 421.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 48 349.5 6.4e-05 1024 0.02 720 0 13.2501 0.016352 396.277 409.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 349.5 6.4e-05 1024 0.02 720 20480 76.2277 13.3434 24.8991 412.279 526.995 527.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 349.5 6.4e-05 1024 0.02 720 20480 76.168 13.481 18.4713 412.698 521.065 521.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 48 349.5 6.4e-05 1024 0.02 720 0 13.3485 0.016576 412.412 425.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 20 48 349.5 6.4e-05 1024 0.02 720 0 12.9496 0.015584 385.422 398.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 349.5 6.4e-05 1024 0.02 750 20480 77.4036 13.5066 22.1186 417.915 531.184 531.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 349.5 6.4e-05 1024 0.02 750 16384 78.4213 13.7234 24.1136 417.653 534.153 534.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 349.5 6.4e-05 1024 0.02 750 12288 78.1397 13.3385 18.1119 412.597 522.43 522.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 349.5 6.4e-05 1024 0.02 750 20480 77.832 13.5411 20.5316 419.159 531.307 531.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 349.5 6.4e-05 1024 0.02 750 10240 78.6969 13.3474 7.5912 412.628 512.512 512.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 349.5 6.4e-05 1024 0.02 750 15360 77.6393 13.3842 9.40173 412.329 512.998 513.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 8 10 50 349.5 6.4e-05 1024 0.02 750 0 13.3403 0.014336 412.364 425.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 349.5 6.4e-05 1024 0.02 750 12288 78.2096 13.3515 17.5135 412.54 521.865 522.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 349.5 6.4e-05 1024 0.02 750 12288 78.1655 13.3345 11.4336 412.654 515.837 516.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 50 349.5 6.4e-05 1024 0.02 750 0 13.1804 0.014848 395.867 409.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 50 349.5 6.4e-05 1024 0.02 750 0 13.2874 0.015008 396.138 409.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 349.5 6.4e-05 1024 0.02 750 14336 78.1348 13.378 18.9599 413.998 524.721 524.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 50 349.5 6.4e-05 1024 0.02 750 0 13.2485 0.016384 404.058 417.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 50 349.5 6.4e-05 1024 0.02 750 0 13.2839 0.016384 404.47 417.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 349.5 6.4e-05 1024 0.02 750 16384 78.361 13.4984 21.159 417.745 531.007 531.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 349.5 6.4e-05 1024 0.02 750 16384 78.4363 13.5004 14.4176 418.19 524.792 524.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 50 349.5 6.4e-05 1024 0.02 750 0 13.189 0.016 396.045 409.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 50 349.5 6.4e-05 1024 0.02 750 0 13.1709 0.014944 395.953 409.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 349.5 6.4e-05 1024 0.02 750 9216 78.1019 13.3514 12.7607 408.232 512.694 512.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 50 349.5 6.4e-05 1024 0.02 750 0 13.1857 0.015072 396.095 409.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 18 50 349.5 6.4e-05 1024 0.02 750 0 13.3674 0.015872 408.311 421.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 18 50 349.5 6.4e-05 1024 0.02 750 0 13.1727 0.014944 395.896 409.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 349.5 6.4e-05 1024 0.02 750 10240 78.6907 13.3424 13.6016 412.575 518.457 518.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 50 349.5 6.4e-05 1024 0.02 750 0 13.353 0.015648 412.698 426.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 50 349.5 6.4e-05 1024 0.02 750 0 13.3477 0.015328 412.483 425.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 20 50 349.5 6.4e-05 1024 0.02 750 0 13.4227 0.014464 412.553 426.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 349.5 6.4e-05 1024 0.02 720 24576 76.4668 13.5027 23.5691 417.767 531.55 531.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 349.5 6.4e-05 1024 0.02 720 24576 76.5891 14.146 30.8472 418.153 539.979 540.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 349.5 6.4e-05 1024 0.02 720 12288 78.2122 13.3345 15.5768 412.369 519.739 519.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 349.5 6.4e-05 1024 0.02 720 16384 78.4785 13.5004 20.1576 418.225 530.603 530.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 349.5 6.4e-05 1024 0.02 720 25600 76.6744 13.5782 34.3292 419.496 544.32 544.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 349.5 6.4e-05 1024 0.02 720 20480 76.2302 13.3391 17.6316 412.279 519.723 519.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 349.5 6.4e-05 1024 0.02 720 15360 77.6181 13.355 11.2765 412.331 514.828 515.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 349.5 6.4e-05 1024 0.02 720 20480 76.1252 13.3304 12.7447 412.424 514.87 515.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 349.5 6.4e-05 1024 0.02 720 18432 76.5744 13.353 23.1246 412.303 525.598 525.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 349.5 6.4e-05 1024 0.02 720 12288 78.1636 13.3304 10.3121 412.303 514.361 514.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 60 349.5 6.4e-05 1024 0.02 720 0 13.3777 0.014496 396.177 409.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 60 349.5 6.4e-05 1024 0.02 720 0 13.1727 0.014336 396.234 409.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 60 349.5 6.4e-05 1024 0.02 720 0 13.3468 0.014368 412.804 426.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 349.5 6.4e-05 1024 0.02 720 21504 76.3942 13.3786 25.7746 413.614 529.399 529.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 349.5 6.4e-05 1024 0.02 720 14336 75.8878 13.2522 11.6124 404.433 505.436 505.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 60 349.5 6.4e-05 1024 0.02 720 0 13.2772 0.016384 404.365 417.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 60 349.5 6.4e-05 1024 0.02 720 0 13.3627 0.016384 384.983 398.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 60 349.5 6.4e-05 1024 0.02 720 0 12.9638 0.014944 384.954 398.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 349.5 6.4e-05 1024 0.02 720 24576 76.507 13.5291 27.868 418.055 536.204 536.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 349.5 6.4e-05 1024 0.02 720 16384 78.457 13.8255 13.245 417.839 523.608 523.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 60 349.5 6.4e-05 1024 0.02 720 0 13.2506 0.014336 396.197 409.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 60 349.5 6.4e-05 1024 0.02 720 0 13.1713 0.015072 395.95 409.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 349.5 6.4e-05 1024 0.02 720 0 12.9424 0.016064 384.987 398.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 349.5 6.4e-05 1024 0.02 704 24576 76.4502 13.4986 23.3226 418.089 531.605 531.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 349.5 6.4e-05 1024 0.02 704 24576 76.5748 13.4966 29.533 418.109 537.959 538.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 349.5 6.4e-05 1024 0.02 704 12288 78.1939 13.6599 14.9804 412.643 519.723 519.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 349.5 6.4e-05 1024 0.02 704 16384 78.4695 13.5014 19.4224 417.828 529.469 529.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 349.5 6.4e-05 1024 0.02 704 25600 76.668 13.5432 32.9302 419.09 542.478 542.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 349.5 6.4e-05 1024 0.02 704 20480 76.2199 13.3509 16.8685 412.662 519.355 519.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 349.5 6.4e-05 1024 0.02 704 15360 77.6728 13.5248 10.8783 412.304 514.63 514.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 349.5 6.4e-05 1024 0.02 704 20480 76.1311 13.3386 12.4825 412.388 514.586 514.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 10 64 349.5 6.4e-05 1024 0.02 704 0 13.3591 0.01296 412.36 425.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 349.5 6.4e-05 1024 0.02 704 18432 76.5774 13.345 22.43 412.236 524.83 525.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 349.5 6.4e-05 1024 0.02 704 12288 78.1658 13.3404 10.0523 412.379 514.176 514.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 12 64 349.5 6.4e-05 1024 0.02 704 0 13.1871 0.014656 395.807 409.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 12 64 349.5 6.4e-05 1024 0.02 704 0 13.1747 0.014336 395.876 409.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 12 64 349.5 6.4e-05 1024 0.02 704 0 13.3528 0.014336 412.406 425.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 349.5 6.4e-05 1024 0.02 704 21504 76.3832 13.6429 24.6128 414.021 528.901 529.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 349.5 6.4e-05 1024 0.02 704 14336 75.8787 13.2566 11.1371 404.463 504.981 505.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 64 349.5 6.4e-05 1024 0.02 704 0 13.269 0.015936 404.125 417.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 14 64 349.5 6.4e-05 1024 0.02 704 0 12.95 0.015712 385.248 398.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 14 64 349.5 6.4e-05 1024 0.02 704 0 12.9979 0.014336 385.002 398.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 349.5 6.4e-05 1024 0.02 704 24576 76.5077 13.895 27.7204 417.755 536.119 536.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 349.5 6.4e-05 1024 0.02 704 16384 78.4684 13.4993 13.0902 417.832 523.136 523.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 16 64 349.5 6.4e-05 1024 0.02 704 0 13.1756 0.014464 396.244 409.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 8 16 64 349.5 6.4e-05 1024 0.02 704 0 13.1739 0.016384 396.009 409.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 64 349.5 6.4e-05 1024 0.02 704 0 12.9434 0.016384 385.383 398.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 12 16 64 349.5 6.4e-05 1024 0.02 704 0 13.1807 0.014336 396.123 409.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 60 349.5 6.4e-05 1024 0.02 720 0 12.9451 0.014944 385.198 398.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 8 64 349.5 6.4e-05 1024 0.02 704 0 12.9475 0.016384 385.283 398.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 14 10 48 349.5 6.4e-05 1024 0.02 720 0 12.9586 0.014336 385.358 398.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 349.5 6.4e-05 1024 0.02 704 32768 75.195 13.4984 40.5603 418.239 547.739 547.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 20 32 349.5 6.4e-05 1024 0.02 704 0 14.4202 0.015424 412.73 427.258
