Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sat Dec 11 01:00:45 2021
| Host         : archHome running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file rsa_project_wrapper_control_sets_placed.rpt
| Design       : rsa_project_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   196 |
| Unused register locations in slices containing registers |   342 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            4 |
|      6 |            1 |
|      8 |           13 |
|     10 |           10 |
|     12 |            4 |
|     14 |            8 |
|    16+ |          156 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |           17188 |         1832 |
| No           | No                    | Yes                    |              84 |           11 |
| No           | Yes                   | No                     |             628 |          121 |
| Yes          | No                    | No                     |           22038 |         2603 |
| Yes          | No                    | Yes                    |             120 |           13 |
| Yes          | Yes                   | No                     |           23336 |         2665 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                                                                                                                                 Enable Signal                                                                                                                                |                                                                                                                    Set/Reset Signal                                                                                                                   | Slice Load Count | Bel Load Count |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                     |                                                                                                                                                                                                                                                       |                1 |              4 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                          |                                                                                                                                                                                                                                                       |                1 |              4 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                        |                                                                                                                                                                                                                                                       |                1 |              4 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                |                                                                                                                                                                                                                                                       |                1 |              4 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sel                                                                                                                                                           |                                                                                                                                                                                                                                                       |                1 |              6 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                           | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                        |                2 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                   | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                |                2 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                             | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                          |                1 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                         |                                                                                                                                                                                                                                                       |                1 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                           | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                            |                1 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                     |                                                                                                                                                                                                                                                       |                1 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                      |                2 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                      |                3 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_2_n_0                                                                                                                                       | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_0                                                                                                                |                1 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                         | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |                2 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                      | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg       |                2 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                     | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |                2 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                             |                2 |              8 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                     | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |                2 |             10 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg               | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                    |                2 |             10 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                |                                                                                                                                                                                                                                                       |                1 |             10 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                    | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                           |                1 |             10 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                           | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_interr_reg_i_1_n_0                                                                                                       |                2 |             10 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                    |                                                                                                                                                                                                                                                       |                1 |             10 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/param_cnt                                                                                                                                                                                                                                   | rsa_project_i/rsa_wrapper_0/inst/r_state[2]_i_1_n_0                                                                                                                                                                                                   |                2 |             10 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                  | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                2 |             10 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                         | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |                3 |             10 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                         |                3 |             10 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                        |                2 |             12 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | rsa_project_i/Interface_Cell/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                   |                1 |             12 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                           | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                        |                2 |             12 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/cmd_depth_reg[5][0]                                                                                    | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                        |                2 |             12 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                4 |             14 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                            | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                        |                2 |             14 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                                       | rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[4]_i_1_n_0                                                                                                                          |                1 |             14 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[4]_i_2_n_0                                                                                                                                                 | rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_r[4]_i_1_n_0                                                                                                                          |                3 |             14 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s2mm_all_idle                                                                                                               | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                   |                1 |             14 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/p_11_out                                                                                                                    | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                   |                2 |             14 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                           |                4 |             14 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                           |                4 |             14 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[1]                                                                                                                                                                      | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                             |                1 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        |                                                                                                                                                                                                                                                       |                1 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/p_2_out[0]                                                                                                                                                                      | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                             |                1 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24]_0[0]                                                                                                                                                            | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/SS[0]                                                                                                                                                               |                1 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0       | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                4 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                    | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |                3 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                    | rsa_project_i/Interface_Cell/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                              |                3 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0       | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                3 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                   | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0       | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                2 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0       | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                5 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0       | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                3 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/dmacr_i_reg[16][0]                                                                                                                                                  |                2 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0       | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                3 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0        | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                3 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/command_interface_0/inst/command_interface_S00_AXI_inst/p_0_in                                                                                                                                                           |                4 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             |                                                                                                                                                                                                                                                       |                1 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0       | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                2 |             16 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                            | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                           |                3 |             18 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                              | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                        |                3 |             18 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                5 |             18 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]        | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4] |                3 |             20 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                        | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             20 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0] | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             20 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                             | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4] |                2 |             20 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                      | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                          |                2 |             20 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[4][0]      | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                2 |             20 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/shift_counter_reg[0]_0[0]                                                                                                                                                                                                  | rsa_project_i/rsa_wrapper_0/inst/mont_exp/shift_counter[10]_i_1__1_n_0                                                                                                                                                                                |                4 |             22 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                            |                                                                                                                                                                                                                                                       |                2 |             24 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                |                                                                                                                                                                                                                                                       |                2 |             24 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                                       |                6 |             24 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                                       |                2 |             24 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[4] |                3 |             24 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                            |                2 |             24 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                 |                3 |             24 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24][0]                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                             |                4 |             26 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                   |                3 |             26 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                          |                3 |             26 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[24]_0[0]                                                                                                                                                            | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                             |                6 |             26 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_dqual_reg                                      | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg_0    |                3 |             26 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                       |                                                                                                                                                                                                                                                       |                4 |             26 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                          |                                                                                                                                                                                                                                                       |                3 |             28 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                                       |                2 |             28 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                             |                5 |             28 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                        |                9 |             30 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                              |                7 |             30 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                           |                                                                                                                                                                                                                                                       |                3 |             32 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                        |                                                                                                                                                                                                                                                       |                3 |             34 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                                       |                5 |             40 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                           |                                                                                                                                                                                                                                                       |                8 |             40 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/rsa_wrapper_0/inst/r_state[2]_i_1_n_0                                                                                                                                                                                                   |               13 |             42 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                            |                                                                                                                                                                                                                                                       |                6 |             44 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                              | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_AXI_RDATA_I_reg[0]_0                                                           |                7 |             46 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                          |                                                                                                                                                                                                                                                       |                6 |             46 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                            | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |                7 |             48 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/USE_RTL_LENGTH.length_counter_q_reg[0]_0                                       |               11 |             48 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                          |                6 |             50 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                            |                8 |             52 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/p_0_in                                                                                                                                                                                                                     | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_Q[1026]_i_1_n_0                                                                                                                                                                                |               17 |             58 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/p_0_in                                                                                                                                                                                                                     | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/shift_counter_reg[10]_0                                                                                                                                                                             |               19 |             58 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_1_in[31]                                                                                                                                                                  | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/p_0_in[31]                                                                                                                                           |               16 |             62 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[24].acc_data[799]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                5 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[3].acc_data[127]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                       |               11 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[25].acc_data[831]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                7 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[29].acc_data[959]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |               11 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data[63]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                       |               12 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                         | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                    |               11 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                             | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |                9 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[8].acc_data[287]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                       |                4 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                         |                                                                                                                                                                                                                                                       |                8 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[9].acc_data[319]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                       |                4 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[11].acc_data[383]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                6 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[10].acc_data[351]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                4 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[27].acc_data[895]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                6 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[26].acc_data[863]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                8 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[12].acc_data[415]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                4 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[16].acc_data[543]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                5 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[17].acc_data[575]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                5 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data                                                                                                                                                                    |                                                                                                                                                                                                                                                       |                7 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[1023]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                                                                       |                6 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[6].acc_data[223]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                       |                7 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[22].acc_data[735]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                7 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[7].acc_data[255]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                       |                6 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/s_axis_tready                                                                                                                                                               |                                                                                                                                                                                                                                                       |                7 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[19].acc_data[639]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                8 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[30].acc_data[991]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |               12 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/command_interface_0/inst/command_interface_S00_AXI_inst/p_1_in                                                                                                                                                                                  | rsa_project_i/Interface_Cell/command_interface_0/inst/command_interface_S00_AXI_inst/p_0_in                                                                                                                                                           |                5 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/command_interface_0/inst/command_interface_S00_AXI_inst/slv_reg_wren                                                                                                                                                                            | rsa_project_i/Interface_Cell/command_interface_0/inst/command_interface_S00_AXI_inst/p_0_in                                                                                                                                                           |                6 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[4].acc_data[159]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                       |                6 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[18].acc_data[607]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                8 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[5].acc_data[191]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                                                       |                6 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[95]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                                       |                9 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[28].acc_data[927]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                9 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                    | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                             |                5 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[13].acc_data[447]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                5 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[14].acc_data[479]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                6 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                          | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                               |                9 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[15].acc_data[511]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                7 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                     |                                                                                                                                                                                                                                                       |                9 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[23].acc_data[767]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                8 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[21].acc_data[703]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                6 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[20].acc_data[671]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                       |                8 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                            | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                             |                6 |             64 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r1_data                                                                                                                                                                 |                                                                                                                                                                                                                                                       |               12 |             66 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/pushed_commands_reg[0][0]                                                                                      | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                        |                8 |             66 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                   | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                        |                8 |             66 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                          |                                                                                                                                                                                                                                                       |                9 |             68 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |               11 |             68 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                        | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |               13 |             74 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_DATA_CNTL/sig_data_reg_out_en                                                                                                                                           | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                               |               13 |             74 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                       |                8 |             82 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                     |                                                                                                                                                                                                                                                       |                6 |             82 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1_n_0                                                                                              |                                                                                                                                                                                                                                                       |                6 |             82 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1_n_0                                                                                   | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                          |                6 |             82 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1__0_n_0                                                                                | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                   |                6 |             82 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                     | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |                6 |             82 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                     |                                                                                                                                                                                                                                                       |                6 |             82 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                     | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |                6 |             84 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                    | rsa_project_i/Interface_Cell/axi_mem_intercon/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                              |               14 |             84 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                          | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                          |                9 |             88 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                           |                6 |             88 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                          | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                             |                7 |             88 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_load_input_cmd                                                                                                                                                | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_btt_reg0                                                                                                                           |                8 |             90 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                                       |                7 |             94 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                          |                                                                                                                                                                                                                                                       |                9 |             94 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                               |                                                                                                                                                                                                                                                       |               11 |             96 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                               |                                                                                                                                                                                                                                                       |               11 |             96 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                            |                                                                                                                                                                                                                                                       |                9 |             96 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                          |                                                                                                                                                                                                                                                       |               10 |             96 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_RESET/SR[0]                                                                                                                                         |               18 |             98 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              | rsa_project_i/Interface_Cell/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |               17 |            120 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                        |               14 |            126 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                          | rsa_project_i/Interface_Cell/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                        |               19 |            126 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                    |                                                                                                                                                                                                                                                       |               14 |            134 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_axi_rready                                                                           |                                                                                                                                                                                                                                                       |               18 |            134 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/n[1023]_i_1_n_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                       |              201 |           2048 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/exp[1023]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |              233 |           2048 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/r2modn[1023]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                       |              200 |           2048 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/msg[1023]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                       |              208 |           2048 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/rmodn[1023]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                       |              201 |           2048 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regX_Q_reg[0][0]                                                                                                                                                                                                           | rsa_project_i/rsa_wrapper_0/inst/mont_exp/shift_counter[10]_i_1__1_n_0                                                                                                                                                                                |              160 |           2048 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regA_Q_reg[0][0]                                                                                                                                                                                                           | rsa_project_i/rsa_wrapper_0/inst/mont_exp/regA_Q[1023]_i_1_n_0                                                                                                                                                                                        |              297 |           2048 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/Interface_Cell/axis_dwidth_converter_1/inst/gen_downsizer_conversion.axisc_downsizer_0/r0_data                                                                                                                                                                 |                                                                                                                                                                                                                                                       |              251 |           2048 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/in_a_reg_reg[0]_rep__0[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                                       |              295 |           2050 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/E[0]                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                       |              296 |           2050 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_sub[1026]_i_1_n_0                                                                                                                                                                                                     | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_Q[1026]_i_1_n_0                                                                                                                                                                                |              160 |           2054 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/regC_sub[1023]_i_2_n_0                                                                                                                                                                                                     | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/shift_counter_reg[10]_0                                                                                                                                                                             |              158 |           2054 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_M/next_state                                                                                                                                                                                                         | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/SR[0]                                                                                                                                                                                       |              225 |           2056 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_M/next_state                                                                                                                                                                                                         | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/SR[0]                                                                                                                                                                                       |              228 |           2056 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/next_state_0                                                                                                                                                                                                       | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/result[1027]_i_1__1_n_0                                                                                                                                                                     |              224 |           2056 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/next_state_0                                                                                                                                                                                                       | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/result[1027]_i_1_n_0                                                                                                                                                                        |              225 |           2056 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/e_reg_reg[1023]_rep__0[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                                       |              322 |           2072 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/adder_B/E[0]                                                                                                                                                                                                               | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/regC_Q[1026]_i_1_n_0                                                                                                                                                                                |              302 |           2076 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_1/adder_B/E[0]                                                                                                                                                                                                               | rsa_project_i/rsa_wrapper_0/inst/mont_exp/multi_0/shift_counter_reg[10]_0                                                                                                                                                                             |              302 |           2076 |
|  rsa_project_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                       |             1833 |          17190 |
+----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


