Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar  5 18:00:25 2019
| Host         : onyx.soic.indiana.edu running 64-bit Red Hat Enterprise Linux Workstation release 7.6 (Maipo)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |     4 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            2 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------+------------------+------------------+----------------+
|     Clock Signal     |   Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------+------------------+------------------+------------------+----------------+
|  sc0/out[0]          | ECtrl0/catchBtns |                  |                1 |              8 |
|  sc0/out[0]          |                  | btnC_IBUF        |                2 |             16 |
|  ECtrl0/nextState__0 |                  |                  |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                  |                  |                7 |             52 |
+----------------------+------------------+------------------+------------------+----------------+


