// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "pointwise_conv2d_fix_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic pointwise_conv2d_fix_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic pointwise_conv2d_fix_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<6> pointwise_conv2d_fix_2::ap_ST_fsm_state1 = "1";
const sc_lv<6> pointwise_conv2d_fix_2::ap_ST_fsm_state2 = "10";
const sc_lv<6> pointwise_conv2d_fix_2::ap_ST_fsm_state3 = "100";
const sc_lv<6> pointwise_conv2d_fix_2::ap_ST_fsm_state4 = "1000";
const sc_lv<6> pointwise_conv2d_fix_2::ap_ST_fsm_pp1_stage0 = "10000";
const sc_lv<6> pointwise_conv2d_fix_2::ap_ST_fsm_state10 = "100000";
const bool pointwise_conv2d_fix_2::ap_const_boolean_1 = true;
const sc_lv<32> pointwise_conv2d_fix_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> pointwise_conv2d_fix_2::ap_const_lv32_1 = "1";
const sc_lv<1> pointwise_conv2d_fix_2::ap_const_lv1_0 = "0";
const sc_lv<32> pointwise_conv2d_fix_2::ap_const_lv32_2 = "10";
const sc_lv<32> pointwise_conv2d_fix_2::ap_const_lv32_4 = "100";
const bool pointwise_conv2d_fix_2::ap_const_boolean_0 = false;
const sc_lv<1> pointwise_conv2d_fix_2::ap_const_lv1_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_2::ap_const_lv32_3 = "11";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_0 = "0000";
const sc_lv<32> pointwise_conv2d_fix_2::ap_const_lv32_5 = "101";
const sc_lv<9> pointwise_conv2d_fix_2::ap_const_lv9_0 = "000000000";
const sc_lv<3> pointwise_conv2d_fix_2::ap_const_lv3_0 = "000";
const sc_lv<7> pointwise_conv2d_fix_2::ap_const_lv7_0 = "0000000";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_1 = "1";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_2 = "10";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_3 = "11";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_4 = "100";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_5 = "101";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_6 = "110";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_7 = "111";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_9 = "1001";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_A = "1010";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_B = "1011";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_C = "1100";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_D = "1101";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_E = "1110";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_F = "1111";
const sc_lv<4> pointwise_conv2d_fix_2::ap_const_lv4_8 = "1000";
const sc_lv<9> pointwise_conv2d_fix_2::ap_const_lv9_31 = "110001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_13F9 = "1001111111001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_696 = "11010010110";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_824 = "100000100100";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_BFF = "101111111111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_2020 = "10000000100000";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_247 = "1001000111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_1BE5 = "1101111100101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_16EA = "1011011101010";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_85 = "10000101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_2F = "101111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FF16 = "1111111100010110";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_1C2A = "1110000101010";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FF2E = "1111111100101110";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FF1A = "1111111100011010";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_1A = "11010";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_187 = "110000111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_C5 = "11000101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_F446 = "1111010001000110";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_D7A = "110101111010";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FCBD = "1111110010111101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FE78 = "1111111001111000";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_F8BF = "1111100010111111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_137 = "100110111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FA8D = "1111101010001101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_ECAC = "1110110010101100";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_27B = "1001111011";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FC82 = "1111110010000010";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FE27 = "1111111000100111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_289 = "1010001001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_3979 = "11100101111001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_6C6 = "11011000110";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FCFA = "1111110011111010";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_30A = "1100001010";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_32C6 = "11001011000110";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FF14 = "1111111100010100";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FF45 = "1111111101000101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FA01 = "1111101000000001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FF3B = "1111111100111011";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FEED = "1111111011101101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FE14 = "1111111000010100";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_17B0 = "1011110110000";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_5F2 = "10111110010";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_F09C = "1111000010011100";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FFE3 = "1111111111100011";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_EA51 = "1110101001010001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_F693 = "1111011010010011";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_E73D = "1110011100111101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_DEF = "110111101111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FA94 = "1111101010010100";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FF19 = "1111111100011001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_1A9 = "110101001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FF5B = "1111111101011011";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_1CF = "111001111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_E006 = "1110000000000110";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_5F = "1011111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_A1 = "10100001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_2C99 = "10110010011001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FD45 = "1111110101000101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_395 = "1110010101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FF83 = "1111111110000011";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_DBB2 = "1101101110110010";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FFEF = "1111111111101111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_CE33 = "1100111000110011";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_893 = "100010010011";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_F728 = "1111011100101000";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_436 = "10000110110";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FCFD = "1111110011111101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_2F9 = "1011111001";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_54F = "10101001111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FD8D = "1111110110001101";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_354 = "1101010100";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_21EF = "10000111101111";
const sc_lv<9> pointwise_conv2d_fix_2::ap_const_lv9_188 = "110001000";
const sc_lv<9> pointwise_conv2d_fix_2::ap_const_lv9_1 = "1";
const sc_lv<3> pointwise_conv2d_fix_2::ap_const_lv3_1 = "1";
const sc_lv<7> pointwise_conv2d_fix_2::ap_const_lv7_38 = "111000";
const sc_lv<7> pointwise_conv2d_fix_2::ap_const_lv7_1 = "1";
const sc_lv<32> pointwise_conv2d_fix_2::ap_const_lv32_D = "1101";
const sc_lv<32> pointwise_conv2d_fix_2::ap_const_lv32_1F = "11111";
const sc_lv<32> pointwise_conv2d_fix_2::ap_const_lv32_16 = "10110";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_FFFF = "1111111111111111";
const sc_lv<16> pointwise_conv2d_fix_2::ap_const_lv16_0 = "0000000000000000";
const sc_lv<10> pointwise_conv2d_fix_2::ap_const_lv10_31 = "110001";

pointwise_conv2d_fix_2::pointwise_conv2d_fix_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mux_83_16_1_1_x_U83 = new network_mux_83_16_1_1_x<1,1,16,16,16,16,16,16,16,16,3,16>("network_mux_83_16_1_1_x_U83");
    network_mux_83_16_1_1_x_U83->din0(ap_var_for_const0);
    network_mux_83_16_1_1_x_U83->din1(ap_var_for_const1);
    network_mux_83_16_1_1_x_U83->din2(ap_var_for_const2);
    network_mux_83_16_1_1_x_U83->din3(ap_var_for_const3);
    network_mux_83_16_1_1_x_U83->din4(ap_var_for_const4);
    network_mux_83_16_1_1_x_U83->din5(ap_var_for_const5);
    network_mux_83_16_1_1_x_U83->din6(ap_var_for_const6);
    network_mux_83_16_1_1_x_U83->din7(ap_var_for_const7);
    network_mux_83_16_1_1_x_U83->din8(trunc_ln25_fu_456_p1);
    network_mux_83_16_1_1_x_U83->dout(tmp_6_fu_460_p10);
    network_mux_646_16_1_1_U84 = new network_mux_646_16_1_1<1,1,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,16,6,16>("network_mux_646_16_1_1_U84");
    network_mux_646_16_1_1_U84->din0(ap_var_for_const8);
    network_mux_646_16_1_1_U84->din1(ap_var_for_const9);
    network_mux_646_16_1_1_U84->din2(ap_var_for_const10);
    network_mux_646_16_1_1_U84->din3(ap_var_for_const11);
    network_mux_646_16_1_1_U84->din4(ap_var_for_const12);
    network_mux_646_16_1_1_U84->din5(ap_var_for_const13);
    network_mux_646_16_1_1_U84->din6(ap_var_for_const14);
    network_mux_646_16_1_1_U84->din7(ap_var_for_const15);
    network_mux_646_16_1_1_U84->din8(ap_var_for_const16);
    network_mux_646_16_1_1_U84->din9(ap_var_for_const17);
    network_mux_646_16_1_1_U84->din10(ap_var_for_const18);
    network_mux_646_16_1_1_U84->din11(ap_var_for_const19);
    network_mux_646_16_1_1_U84->din12(ap_var_for_const20);
    network_mux_646_16_1_1_U84->din13(ap_var_for_const21);
    network_mux_646_16_1_1_U84->din14(ap_var_for_const22);
    network_mux_646_16_1_1_U84->din15(ap_var_for_const23);
    network_mux_646_16_1_1_U84->din16(ap_var_for_const24);
    network_mux_646_16_1_1_U84->din17(ap_var_for_const25);
    network_mux_646_16_1_1_U84->din18(ap_var_for_const26);
    network_mux_646_16_1_1_U84->din19(ap_var_for_const27);
    network_mux_646_16_1_1_U84->din20(ap_var_for_const28);
    network_mux_646_16_1_1_U84->din21(ap_var_for_const29);
    network_mux_646_16_1_1_U84->din22(ap_var_for_const30);
    network_mux_646_16_1_1_U84->din23(ap_var_for_const31);
    network_mux_646_16_1_1_U84->din24(ap_var_for_const32);
    network_mux_646_16_1_1_U84->din25(ap_var_for_const33);
    network_mux_646_16_1_1_U84->din26(ap_var_for_const34);
    network_mux_646_16_1_1_U84->din27(ap_var_for_const35);
    network_mux_646_16_1_1_U84->din28(ap_var_for_const36);
    network_mux_646_16_1_1_U84->din29(ap_var_for_const37);
    network_mux_646_16_1_1_U84->din30(ap_var_for_const38);
    network_mux_646_16_1_1_U84->din31(ap_var_for_const39);
    network_mux_646_16_1_1_U84->din32(ap_var_for_const40);
    network_mux_646_16_1_1_U84->din33(ap_var_for_const41);
    network_mux_646_16_1_1_U84->din34(ap_var_for_const42);
    network_mux_646_16_1_1_U84->din35(ap_var_for_const43);
    network_mux_646_16_1_1_U84->din36(ap_var_for_const44);
    network_mux_646_16_1_1_U84->din37(ap_var_for_const45);
    network_mux_646_16_1_1_U84->din38(ap_var_for_const46);
    network_mux_646_16_1_1_U84->din39(ap_var_for_const47);
    network_mux_646_16_1_1_U84->din40(ap_var_for_const48);
    network_mux_646_16_1_1_U84->din41(ap_var_for_const49);
    network_mux_646_16_1_1_U84->din42(ap_var_for_const50);
    network_mux_646_16_1_1_U84->din43(ap_var_for_const51);
    network_mux_646_16_1_1_U84->din44(ap_var_for_const52);
    network_mux_646_16_1_1_U84->din45(ap_var_for_const53);
    network_mux_646_16_1_1_U84->din46(ap_var_for_const54);
    network_mux_646_16_1_1_U84->din47(ap_var_for_const55);
    network_mux_646_16_1_1_U84->din48(ap_var_for_const56);
    network_mux_646_16_1_1_U84->din49(ap_var_for_const57);
    network_mux_646_16_1_1_U84->din50(ap_var_for_const58);
    network_mux_646_16_1_1_U84->din51(ap_var_for_const59);
    network_mux_646_16_1_1_U84->din52(ap_var_for_const60);
    network_mux_646_16_1_1_U84->din53(ap_var_for_const61);
    network_mux_646_16_1_1_U84->din54(ap_var_for_const62);
    network_mux_646_16_1_1_U84->din55(ap_var_for_const63);
    network_mux_646_16_1_1_U84->din56(ap_var_for_const64);
    network_mux_646_16_1_1_U84->din57(ap_var_for_const65);
    network_mux_646_16_1_1_U84->din58(ap_var_for_const66);
    network_mux_646_16_1_1_U84->din59(ap_var_for_const67);
    network_mux_646_16_1_1_U84->din60(ap_var_for_const68);
    network_mux_646_16_1_1_U84->din61(ap_var_for_const69);
    network_mux_646_16_1_1_U84->din62(ap_var_for_const70);
    network_mux_646_16_1_1_U84->din63(ap_var_for_const71);
    network_mux_646_16_1_1_U84->din64(merge_i_fu_515_p65);
    network_mux_646_16_1_1_U84->dout(merge_i_fu_515_p66);
    network_mux_164_32_1_1_U85 = new network_mux_164_32_1_1<1,1,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,32,4,32>("network_mux_164_32_1_1_U85");
    network_mux_164_32_1_1_U85->din0(kernel_buffer_15_fu_250);
    network_mux_164_32_1_1_U85->din1(kernel_buffer_15_31_fu_254);
    network_mux_164_32_1_1_U85->din2(kernel_buffer_15_32_fu_258);
    network_mux_164_32_1_1_U85->din3(kernel_buffer_15_33_fu_262);
    network_mux_164_32_1_1_U85->din4(kernel_buffer_15_34_fu_266);
    network_mux_164_32_1_1_U85->din5(kernel_buffer_15_35_fu_270);
    network_mux_164_32_1_1_U85->din6(kernel_buffer_15_36_fu_274);
    network_mux_164_32_1_1_U85->din7(kernel_buffer_15_37_fu_278);
    network_mux_164_32_1_1_U85->din8(ap_var_for_const72);
    network_mux_164_32_1_1_U85->din9(kernel_buffer_15_38_fu_282);
    network_mux_164_32_1_1_U85->din10(kernel_buffer_15_39_fu_286);
    network_mux_164_32_1_1_U85->din11(kernel_buffer_15_40_fu_290);
    network_mux_164_32_1_1_U85->din12(kernel_buffer_15_41_fu_294);
    network_mux_164_32_1_1_U85->din13(kernel_buffer_15_42_fu_298);
    network_mux_164_32_1_1_U85->din14(kernel_buffer_15_43_fu_302);
    network_mux_164_32_1_1_U85->din15(kernel_buffer_15_016_fu_306);
    network_mux_164_32_1_1_U85->din16(select_ln35_7_reg_1287_pp1_iter1_reg);
    network_mux_164_32_1_1_U85->dout(tmp_fu_994_p18);
    network_mac_muladd_4ns_7ns_7s_10_1_1_U86 = new network_mac_muladd_4ns_7ns_7s_10_1_1<1,1,4,7,7,10>("network_mac_muladd_4ns_7ns_7s_10_1_1_U86");
    network_mac_muladd_4ns_7ns_7s_10_1_1_U86->din0(grp_fu_1120_p0);
    network_mac_muladd_4ns_7ns_7s_10_1_1_U86->din1(grp_fu_1120_p1);
    network_mac_muladd_4ns_7ns_7s_10_1_1_U86->din2(select_ln35_9_reg_1299);
    network_mac_muladd_4ns_7ns_7s_10_1_1_U86->dout(grp_fu_1120_p3);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln24_fu_438_p2);
    sensitive << ( phi_mul_reg_347 );

    SC_METHOD(thread_add_ln31_fu_766_p2);
    sensitive << ( indvar_flatten18_reg_369 );

    SC_METHOD(thread_add_ln33_fu_908_p2);
    sensitive << ( indvar_flatten_reg_391 );

    SC_METHOD(thread_add_ln37_6_fu_888_p2);
    sensitive << ( select_ln32_7_fu_814_p3 );
    sensitive << ( zext_ln35_3_fu_876_p1 );

    SC_METHOD(thread_add_ln37_fu_754_p2);
    sensitive << ( sub_ln37_fu_744_p2 );
    sensitive << ( zext_ln35_fu_750_p1 );

    SC_METHOD(thread_add_ln43_1_fu_1106_p2);
    sensitive << ( zext_ln24_reg_1219 );
    sensitive << ( sext_ln43_fu_1103_p1 );

    SC_METHOD(thread_add_ln43_fu_944_p2);
    sensitive << ( select_ln32_7_reg_1272 );
    sensitive << ( zext_ln35_4_fu_922_p1 );

    SC_METHOD(thread_and_ln32_fu_842_p2);
    sensitive << ( icmp_ln35_fu_836_p2 );
    sensitive << ( xor_ln32_fu_830_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp1_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state10);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp1_stage0);

    SC_METHOD(thread_ap_block_pp1_stage0_11001);

    SC_METHOD(thread_ap_block_pp1_stage0_subdone);

    SC_METHOD(thread_ap_block_state5_pp1_stage0_iter0);

    SC_METHOD(thread_ap_block_state6_pp1_stage0_iter1);

    SC_METHOD(thread_ap_block_state7_pp1_stage0_iter2);

    SC_METHOD(thread_ap_block_state8_pp1_stage0_iter3);

    SC_METHOD(thread_ap_block_state9_pp1_stage0_iter4);

    SC_METHOD(thread_ap_condition_pp1_exit_iter0_state5);
    sensitive << ( icmp_ln31_fu_760_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln24_fu_444_p2 );

    SC_METHOD(thread_ap_enable_pp1);
    sensitive << ( ap_idle_pp1 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp1);
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter2 );
    sensitive << ( ap_enable_reg_pp1_iter3 );

    SC_METHOD(thread_ap_phi_mux_i_0_phi_fu_362_p4);
    sensitive << ( i_0_reg_358 );

    SC_METHOD(thread_ap_phi_mux_in_d_0_phi_fu_427_p4);
    sensitive << ( in_d_0_reg_423 );
    sensitive << ( icmp_ln31_reg_1258 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( in_d_reg_1304 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_406_p4);
    sensitive << ( out_w_0_reg_402 );
    sensitive << ( icmp_ln31_reg_1258 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( select_ln35_8_reg_1293 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln24_fu_444_p2 );

    SC_METHOD(thread_buffer_fu_1064_p2);
    sensitive << ( sext_ln37_4_fu_1060_p1 );
    sensitive << ( select_ln35_fu_1045_p3 );

    SC_METHOD(thread_grp_fu_1120_p0);
    sensitive << ( icmp_ln31_reg_1258 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( grp_fu_1120_p00 );

    SC_METHOD(thread_grp_fu_1120_p00);
    sensitive << ( select_ln35_7_reg_1287 );

    SC_METHOD(thread_grp_fu_1120_p1);
    sensitive << ( icmp_ln31_reg_1258 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_i_fu_500_p2);
    sensitive << ( i_0_reg_358 );

    SC_METHOD(thread_icmp_ln24_fu_444_p2);
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( out_d_0_reg_336 );

    SC_METHOD(thread_icmp_ln26_fu_494_p2);
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( i_0_reg_358 );

    SC_METHOD(thread_icmp_ln31_fu_760_p2);
    sensitive << ( indvar_flatten18_reg_369 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln33_fu_778_p2);
    sensitive << ( indvar_flatten_reg_391 );
    sensitive << ( icmp_ln31_fu_760_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );

    SC_METHOD(thread_icmp_ln35_3_fu_939_p2);
    sensitive << ( icmp_ln31_reg_1258 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( in_d_reg_1304 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_icmp_ln35_fu_836_p2);
    sensitive << ( icmp_ln31_fu_760_p2 );
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_phi_mux_in_d_0_phi_fu_427_p4 );

    SC_METHOD(thread_in_d_fu_902_p2);
    sensitive << ( select_ln35_7_fu_868_p3 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln37_5_fu_934_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp1_stage0 );
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter1 );

    SC_METHOD(thread_kernel_buffer_0_fu_649_p1);
    sensitive << ( merge_i_fu_515_p66 );

    SC_METHOD(thread_merge_i_fu_515_p65);
    sensitive << ( shl_ln_reg_1245 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( zext_ln28_fu_506_p1 );

    SC_METHOD(thread_mul_ln37_fu_1034_p1);
    sensitive << ( input_load_reg_1329 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( ap_block_pp1_stage0 );

    SC_METHOD(thread_mul_ln37_fu_1034_p2);
    sensitive << ( tmp_reg_1334 );
    sensitive << ( mul_ln37_fu_1034_p1 );

    SC_METHOD(thread_or_ln35_fu_862_p2);
    sensitive << ( icmp_ln33_fu_778_p2 );
    sensitive << ( and_ln32_fu_842_p2 );

    SC_METHOD(thread_out_d_fu_450_p2);
    sensitive << ( out_d_0_reg_336 );

    SC_METHOD(thread_out_h_fu_772_p2);
    sensitive << ( out_h_0_reg_380 );

    SC_METHOD(thread_out_w_fu_856_p2);
    sensitive << ( select_ln32_fu_784_p3 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( zext_ln43_fu_1115_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0 );
    sensitive << ( select_ln42_fu_1088_p3 );
    sensitive << ( trunc_ln42_fu_1078_p1 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_block_pp1_stage0_11001 );
    sensitive << ( icmp_ln35_3_reg_1320_pp1_iter3_reg );
    sensitive << ( ap_enable_reg_pp1_iter4 );

    SC_METHOD(thread_select_ln31_fu_848_p3);
    sensitive << ( out_h_0_reg_380 );
    sensitive << ( icmp_ln33_fu_778_p2 );
    sensitive << ( out_h_fu_772_p2 );

    SC_METHOD(thread_select_ln32_6_fu_1039_p3);
    sensitive << ( buffer_0_reg_413 );
    sensitive << ( sext_ln34_reg_1238 );
    sensitive << ( icmp_ln33_reg_1267_pp1_iter3_reg );

    SC_METHOD(thread_select_ln32_7_fu_814_p3);
    sensitive << ( icmp_ln33_fu_778_p2 );
    sensitive << ( sub_ln37_fu_744_p2 );
    sensitive << ( sub_ln37_3_fu_808_p2 );

    SC_METHOD(thread_select_ln32_8_fu_822_p3);
    sensitive << ( icmp_ln33_fu_778_p2 );
    sensitive << ( sub_ln37_3_fu_808_p2 );
    sensitive << ( add_ln37_fu_754_p2 );

    SC_METHOD(thread_select_ln32_fu_784_p3);
    sensitive << ( icmp_ln33_fu_778_p2 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_406_p4 );

    SC_METHOD(thread_select_ln33_fu_914_p3);
    sensitive << ( icmp_ln33_fu_778_p2 );
    sensitive << ( add_ln33_fu_908_p2 );

    SC_METHOD(thread_select_ln35_7_fu_868_p3);
    sensitive << ( ap_phi_mux_in_d_0_phi_fu_427_p4 );
    sensitive << ( or_ln35_fu_862_p2 );

    SC_METHOD(thread_select_ln35_8_fu_880_p3);
    sensitive << ( and_ln32_fu_842_p2 );
    sensitive << ( select_ln32_fu_784_p3 );
    sensitive << ( out_w_fu_856_p2 );

    SC_METHOD(thread_select_ln35_9_fu_894_p3);
    sensitive << ( and_ln32_fu_842_p2 );
    sensitive << ( add_ln37_6_fu_888_p2 );
    sensitive << ( select_ln32_8_fu_822_p3 );

    SC_METHOD(thread_select_ln35_fu_1045_p3);
    sensitive << ( sext_ln34_reg_1238 );
    sensitive << ( and_ln32_reg_1277_pp1_iter3_reg );
    sensitive << ( select_ln32_6_fu_1039_p3 );

    SC_METHOD(thread_select_ln42_fu_1088_p3);
    sensitive << ( xor_ln42_fu_1082_p2 );

    SC_METHOD(thread_sext_ln34_fu_482_p1);
    sensitive << ( tmp_6_fu_460_p10 );

    SC_METHOD(thread_sext_ln37_4_fu_1060_p1);
    sensitive << ( trunc_ln5_fu_1051_p4 );

    SC_METHOD(thread_sext_ln37_fu_931_p1);
    sensitive << ( grp_fu_1120_p3 );

    SC_METHOD(thread_sext_ln43_2_fu_1111_p1);
    sensitive << ( add_ln43_1_fu_1106_p2 );

    SC_METHOD(thread_sext_ln43_fu_1103_p1);
    sensitive << ( add_ln43_reg_1324_pp1_iter3_reg );

    SC_METHOD(thread_shl_ln2_fu_732_p3);
    sensitive << ( out_h_0_reg_380 );

    SC_METHOD(thread_shl_ln37_mid1_fu_796_p3);
    sensitive << ( out_h_fu_772_p2 );

    SC_METHOD(thread_shl_ln_fu_486_p3);
    sensitive << ( trunc_ln25_fu_456_p1 );

    SC_METHOD(thread_sub_ln37_3_fu_808_p2);
    sensitive << ( zext_ln37_14_fu_804_p1 );
    sensitive << ( zext_ln37_13_fu_792_p1 );

    SC_METHOD(thread_sub_ln37_fu_744_p2);
    sensitive << ( zext_ln37_11_fu_740_p1 );
    sensitive << ( zext_ln37_fu_728_p1 );

    SC_METHOD(thread_tmp_5_fu_1070_p3);
    sensitive << ( buffer_fu_1064_p2 );

    SC_METHOD(thread_trunc_ln25_fu_456_p1);
    sensitive << ( out_d_0_reg_336 );

    SC_METHOD(thread_trunc_ln42_fu_1078_p1);
    sensitive << ( buffer_fu_1064_p2 );

    SC_METHOD(thread_trunc_ln5_fu_1051_p4);
    sensitive << ( mul_ln37_reg_1339 );

    SC_METHOD(thread_xor_ln32_fu_830_p2);
    sensitive << ( icmp_ln33_fu_778_p2 );

    SC_METHOD(thread_xor_ln42_fu_1082_p2);
    sensitive << ( tmp_5_fu_1070_p3 );

    SC_METHOD(thread_zext_ln24_fu_434_p1);
    sensitive << ( phi_mul_reg_347 );

    SC_METHOD(thread_zext_ln28_fu_506_p1);
    sensitive << ( i_0_reg_358 );

    SC_METHOD(thread_zext_ln35_3_fu_876_p1);
    sensitive << ( out_w_fu_856_p2 );

    SC_METHOD(thread_zext_ln35_4_fu_922_p1);
    sensitive << ( select_ln35_8_reg_1293 );

    SC_METHOD(thread_zext_ln35_fu_750_p1);
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_406_p4 );

    SC_METHOD(thread_zext_ln37_11_fu_740_p1);
    sensitive << ( shl_ln2_fu_732_p3 );

    SC_METHOD(thread_zext_ln37_13_fu_792_p1);
    sensitive << ( out_h_fu_772_p2 );

    SC_METHOD(thread_zext_ln37_14_fu_804_p1);
    sensitive << ( shl_ln37_mid1_fu_796_p3 );

    SC_METHOD(thread_zext_ln37_5_fu_934_p1);
    sensitive << ( sext_ln37_fu_931_p1 );

    SC_METHOD(thread_zext_ln37_fu_728_p1);
    sensitive << ( out_h_0_reg_380 );

    SC_METHOD(thread_zext_ln43_fu_1115_p1);
    sensitive << ( sext_ln43_2_fu_1111_p1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state2 );
    sensitive << ( icmp_ln24_fu_444_p2 );
    sensitive << ( ap_CS_fsm_state3 );
    sensitive << ( icmp_ln31_fu_760_p2 );
    sensitive << ( ap_enable_reg_pp1_iter0 );
    sensitive << ( ap_enable_reg_pp1_iter4 );
    sensitive << ( ap_block_pp1_stage0_subdone );
    sensitive << ( ap_enable_reg_pp1_iter1 );
    sensitive << ( ap_enable_reg_pp1_iter3 );
    sensitive << ( icmp_ln26_fu_494_p2 );

    SC_THREAD(thread_ap_var_for_const72);

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    SC_THREAD(thread_ap_var_for_const20);

    SC_THREAD(thread_ap_var_for_const21);

    SC_THREAD(thread_ap_var_for_const22);

    SC_THREAD(thread_ap_var_for_const23);

    SC_THREAD(thread_ap_var_for_const24);

    SC_THREAD(thread_ap_var_for_const25);

    SC_THREAD(thread_ap_var_for_const26);

    SC_THREAD(thread_ap_var_for_const27);

    SC_THREAD(thread_ap_var_for_const28);

    SC_THREAD(thread_ap_var_for_const29);

    SC_THREAD(thread_ap_var_for_const30);

    SC_THREAD(thread_ap_var_for_const31);

    SC_THREAD(thread_ap_var_for_const32);

    SC_THREAD(thread_ap_var_for_const33);

    SC_THREAD(thread_ap_var_for_const34);

    SC_THREAD(thread_ap_var_for_const35);

    SC_THREAD(thread_ap_var_for_const36);

    SC_THREAD(thread_ap_var_for_const37);

    SC_THREAD(thread_ap_var_for_const38);

    SC_THREAD(thread_ap_var_for_const39);

    SC_THREAD(thread_ap_var_for_const40);

    SC_THREAD(thread_ap_var_for_const41);

    SC_THREAD(thread_ap_var_for_const42);

    SC_THREAD(thread_ap_var_for_const43);

    SC_THREAD(thread_ap_var_for_const44);

    SC_THREAD(thread_ap_var_for_const45);

    SC_THREAD(thread_ap_var_for_const46);

    SC_THREAD(thread_ap_var_for_const47);

    SC_THREAD(thread_ap_var_for_const48);

    SC_THREAD(thread_ap_var_for_const49);

    SC_THREAD(thread_ap_var_for_const50);

    SC_THREAD(thread_ap_var_for_const51);

    SC_THREAD(thread_ap_var_for_const52);

    SC_THREAD(thread_ap_var_for_const53);

    SC_THREAD(thread_ap_var_for_const54);

    SC_THREAD(thread_ap_var_for_const55);

    SC_THREAD(thread_ap_var_for_const56);

    SC_THREAD(thread_ap_var_for_const57);

    SC_THREAD(thread_ap_var_for_const58);

    SC_THREAD(thread_ap_var_for_const59);

    SC_THREAD(thread_ap_var_for_const60);

    SC_THREAD(thread_ap_var_for_const61);

    SC_THREAD(thread_ap_var_for_const62);

    SC_THREAD(thread_ap_var_for_const63);

    SC_THREAD(thread_ap_var_for_const64);

    SC_THREAD(thread_ap_var_for_const65);

    SC_THREAD(thread_ap_var_for_const66);

    SC_THREAD(thread_ap_var_for_const67);

    SC_THREAD(thread_ap_var_for_const68);

    SC_THREAD(thread_ap_var_for_const69);

    SC_THREAD(thread_ap_var_for_const70);

    SC_THREAD(thread_ap_var_for_const71);

    ap_CS_fsm = "000001";
    ap_enable_reg_pp1_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp1_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "pointwise_conv2d_fix_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten18_reg_369, "indvar_flatten18_reg_369");
    sc_trace(mVcdFile, out_h_0_reg_380, "out_h_0_reg_380");
    sc_trace(mVcdFile, indvar_flatten_reg_391, "indvar_flatten_reg_391");
    sc_trace(mVcdFile, out_w_0_reg_402, "out_w_0_reg_402");
    sc_trace(mVcdFile, buffer_0_reg_413, "buffer_0_reg_413");
    sc_trace(mVcdFile, in_d_0_reg_423, "in_d_0_reg_423");
    sc_trace(mVcdFile, zext_ln24_fu_434_p1, "zext_ln24_fu_434_p1");
    sc_trace(mVcdFile, zext_ln24_reg_1219, "zext_ln24_reg_1219");
    sc_trace(mVcdFile, ap_CS_fsm_state2, "ap_CS_fsm_state2");
    sc_trace(mVcdFile, add_ln24_fu_438_p2, "add_ln24_fu_438_p2");
    sc_trace(mVcdFile, add_ln24_reg_1224, "add_ln24_reg_1224");
    sc_trace(mVcdFile, icmp_ln24_fu_444_p2, "icmp_ln24_fu_444_p2");
    sc_trace(mVcdFile, out_d_fu_450_p2, "out_d_fu_450_p2");
    sc_trace(mVcdFile, out_d_reg_1233, "out_d_reg_1233");
    sc_trace(mVcdFile, sext_ln34_fu_482_p1, "sext_ln34_fu_482_p1");
    sc_trace(mVcdFile, sext_ln34_reg_1238, "sext_ln34_reg_1238");
    sc_trace(mVcdFile, shl_ln_fu_486_p3, "shl_ln_fu_486_p3");
    sc_trace(mVcdFile, shl_ln_reg_1245, "shl_ln_reg_1245");
    sc_trace(mVcdFile, i_fu_500_p2, "i_fu_500_p2");
    sc_trace(mVcdFile, ap_CS_fsm_state3, "ap_CS_fsm_state3");
    sc_trace(mVcdFile, icmp_ln31_fu_760_p2, "icmp_ln31_fu_760_p2");
    sc_trace(mVcdFile, icmp_ln31_reg_1258, "icmp_ln31_reg_1258");
    sc_trace(mVcdFile, ap_CS_fsm_pp1_stage0, "ap_CS_fsm_pp1_stage0");
    sc_trace(mVcdFile, ap_block_state5_pp1_stage0_iter0, "ap_block_state5_pp1_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state6_pp1_stage0_iter1, "ap_block_state6_pp1_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state7_pp1_stage0_iter2, "ap_block_state7_pp1_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state8_pp1_stage0_iter3, "ap_block_state8_pp1_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state9_pp1_stage0_iter4, "ap_block_state9_pp1_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_11001, "ap_block_pp1_stage0_11001");
    sc_trace(mVcdFile, icmp_ln31_reg_1258_pp1_iter1_reg, "icmp_ln31_reg_1258_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1258_pp1_iter2_reg, "icmp_ln31_reg_1258_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln31_reg_1258_pp1_iter3_reg, "icmp_ln31_reg_1258_pp1_iter3_reg");
    sc_trace(mVcdFile, add_ln31_fu_766_p2, "add_ln31_fu_766_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter0, "ap_enable_reg_pp1_iter0");
    sc_trace(mVcdFile, icmp_ln33_fu_778_p2, "icmp_ln33_fu_778_p2");
    sc_trace(mVcdFile, icmp_ln33_reg_1267, "icmp_ln33_reg_1267");
    sc_trace(mVcdFile, icmp_ln33_reg_1267_pp1_iter1_reg, "icmp_ln33_reg_1267_pp1_iter1_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1267_pp1_iter2_reg, "icmp_ln33_reg_1267_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln33_reg_1267_pp1_iter3_reg, "icmp_ln33_reg_1267_pp1_iter3_reg");
    sc_trace(mVcdFile, select_ln32_7_fu_814_p3, "select_ln32_7_fu_814_p3");
    sc_trace(mVcdFile, select_ln32_7_reg_1272, "select_ln32_7_reg_1272");
    sc_trace(mVcdFile, and_ln32_fu_842_p2, "and_ln32_fu_842_p2");
    sc_trace(mVcdFile, and_ln32_reg_1277, "and_ln32_reg_1277");
    sc_trace(mVcdFile, and_ln32_reg_1277_pp1_iter1_reg, "and_ln32_reg_1277_pp1_iter1_reg");
    sc_trace(mVcdFile, and_ln32_reg_1277_pp1_iter2_reg, "and_ln32_reg_1277_pp1_iter2_reg");
    sc_trace(mVcdFile, and_ln32_reg_1277_pp1_iter3_reg, "and_ln32_reg_1277_pp1_iter3_reg");
    sc_trace(mVcdFile, select_ln31_fu_848_p3, "select_ln31_fu_848_p3");
    sc_trace(mVcdFile, select_ln35_7_fu_868_p3, "select_ln35_7_fu_868_p3");
    sc_trace(mVcdFile, select_ln35_7_reg_1287, "select_ln35_7_reg_1287");
    sc_trace(mVcdFile, select_ln35_7_reg_1287_pp1_iter1_reg, "select_ln35_7_reg_1287_pp1_iter1_reg");
    sc_trace(mVcdFile, select_ln35_8_fu_880_p3, "select_ln35_8_fu_880_p3");
    sc_trace(mVcdFile, select_ln35_8_reg_1293, "select_ln35_8_reg_1293");
    sc_trace(mVcdFile, select_ln35_9_fu_894_p3, "select_ln35_9_fu_894_p3");
    sc_trace(mVcdFile, select_ln35_9_reg_1299, "select_ln35_9_reg_1299");
    sc_trace(mVcdFile, in_d_fu_902_p2, "in_d_fu_902_p2");
    sc_trace(mVcdFile, in_d_reg_1304, "in_d_reg_1304");
    sc_trace(mVcdFile, select_ln33_fu_914_p3, "select_ln33_fu_914_p3");
    sc_trace(mVcdFile, icmp_ln35_3_fu_939_p2, "icmp_ln35_3_fu_939_p2");
    sc_trace(mVcdFile, icmp_ln35_3_reg_1320, "icmp_ln35_3_reg_1320");
    sc_trace(mVcdFile, icmp_ln35_3_reg_1320_pp1_iter2_reg, "icmp_ln35_3_reg_1320_pp1_iter2_reg");
    sc_trace(mVcdFile, icmp_ln35_3_reg_1320_pp1_iter3_reg, "icmp_ln35_3_reg_1320_pp1_iter3_reg");
    sc_trace(mVcdFile, add_ln43_fu_944_p2, "add_ln43_fu_944_p2");
    sc_trace(mVcdFile, add_ln43_reg_1324, "add_ln43_reg_1324");
    sc_trace(mVcdFile, add_ln43_reg_1324_pp1_iter2_reg, "add_ln43_reg_1324_pp1_iter2_reg");
    sc_trace(mVcdFile, add_ln43_reg_1324_pp1_iter3_reg, "add_ln43_reg_1324_pp1_iter3_reg");
    sc_trace(mVcdFile, input_load_reg_1329, "input_load_reg_1329");
    sc_trace(mVcdFile, tmp_fu_994_p18, "tmp_fu_994_p18");
    sc_trace(mVcdFile, tmp_reg_1334, "tmp_reg_1334");
    sc_trace(mVcdFile, mul_ln37_fu_1034_p2, "mul_ln37_fu_1034_p2");
    sc_trace(mVcdFile, mul_ln37_reg_1339, "mul_ln37_reg_1339");
    sc_trace(mVcdFile, buffer_fu_1064_p2, "buffer_fu_1064_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter4, "ap_enable_reg_pp1_iter4");
    sc_trace(mVcdFile, ap_CS_fsm_state4, "ap_CS_fsm_state4");
    sc_trace(mVcdFile, ap_block_pp1_stage0_subdone, "ap_block_pp1_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp1_exit_iter0_state5, "ap_condition_pp1_exit_iter0_state5");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter1, "ap_enable_reg_pp1_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter2, "ap_enable_reg_pp1_iter2");
    sc_trace(mVcdFile, ap_enable_reg_pp1_iter3, "ap_enable_reg_pp1_iter3");
    sc_trace(mVcdFile, out_d_0_reg_336, "out_d_0_reg_336");
    sc_trace(mVcdFile, ap_CS_fsm_state10, "ap_CS_fsm_state10");
    sc_trace(mVcdFile, phi_mul_reg_347, "phi_mul_reg_347");
    sc_trace(mVcdFile, ap_phi_mux_i_0_phi_fu_362_p4, "ap_phi_mux_i_0_phi_fu_362_p4");
    sc_trace(mVcdFile, i_0_reg_358, "i_0_reg_358");
    sc_trace(mVcdFile, icmp_ln26_fu_494_p2, "icmp_ln26_fu_494_p2");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_406_p4, "ap_phi_mux_out_w_0_phi_fu_406_p4");
    sc_trace(mVcdFile, ap_block_pp1_stage0, "ap_block_pp1_stage0");
    sc_trace(mVcdFile, ap_phi_mux_in_d_0_phi_fu_427_p4, "ap_phi_mux_in_d_0_phi_fu_427_p4");
    sc_trace(mVcdFile, zext_ln37_5_fu_934_p1, "zext_ln37_5_fu_934_p1");
    sc_trace(mVcdFile, zext_ln43_fu_1115_p1, "zext_ln43_fu_1115_p1");
    sc_trace(mVcdFile, kernel_buffer_15_fu_250, "kernel_buffer_15_fu_250");
    sc_trace(mVcdFile, kernel_buffer_0_fu_649_p1, "kernel_buffer_0_fu_649_p1");
    sc_trace(mVcdFile, kernel_buffer_15_31_fu_254, "kernel_buffer_15_31_fu_254");
    sc_trace(mVcdFile, kernel_buffer_15_32_fu_258, "kernel_buffer_15_32_fu_258");
    sc_trace(mVcdFile, kernel_buffer_15_33_fu_262, "kernel_buffer_15_33_fu_262");
    sc_trace(mVcdFile, kernel_buffer_15_34_fu_266, "kernel_buffer_15_34_fu_266");
    sc_trace(mVcdFile, kernel_buffer_15_35_fu_270, "kernel_buffer_15_35_fu_270");
    sc_trace(mVcdFile, kernel_buffer_15_36_fu_274, "kernel_buffer_15_36_fu_274");
    sc_trace(mVcdFile, kernel_buffer_15_37_fu_278, "kernel_buffer_15_37_fu_278");
    sc_trace(mVcdFile, kernel_buffer_15_38_fu_282, "kernel_buffer_15_38_fu_282");
    sc_trace(mVcdFile, kernel_buffer_15_39_fu_286, "kernel_buffer_15_39_fu_286");
    sc_trace(mVcdFile, kernel_buffer_15_40_fu_290, "kernel_buffer_15_40_fu_290");
    sc_trace(mVcdFile, kernel_buffer_15_41_fu_294, "kernel_buffer_15_41_fu_294");
    sc_trace(mVcdFile, kernel_buffer_15_42_fu_298, "kernel_buffer_15_42_fu_298");
    sc_trace(mVcdFile, kernel_buffer_15_43_fu_302, "kernel_buffer_15_43_fu_302");
    sc_trace(mVcdFile, kernel_buffer_15_016_fu_306, "kernel_buffer_15_016_fu_306");
    sc_trace(mVcdFile, trunc_ln25_fu_456_p1, "trunc_ln25_fu_456_p1");
    sc_trace(mVcdFile, tmp_6_fu_460_p10, "tmp_6_fu_460_p10");
    sc_trace(mVcdFile, zext_ln28_fu_506_p1, "zext_ln28_fu_506_p1");
    sc_trace(mVcdFile, merge_i_fu_515_p65, "merge_i_fu_515_p65");
    sc_trace(mVcdFile, merge_i_fu_515_p66, "merge_i_fu_515_p66");
    sc_trace(mVcdFile, shl_ln2_fu_732_p3, "shl_ln2_fu_732_p3");
    sc_trace(mVcdFile, zext_ln37_11_fu_740_p1, "zext_ln37_11_fu_740_p1");
    sc_trace(mVcdFile, zext_ln37_fu_728_p1, "zext_ln37_fu_728_p1");
    sc_trace(mVcdFile, sub_ln37_fu_744_p2, "sub_ln37_fu_744_p2");
    sc_trace(mVcdFile, zext_ln35_fu_750_p1, "zext_ln35_fu_750_p1");
    sc_trace(mVcdFile, out_h_fu_772_p2, "out_h_fu_772_p2");
    sc_trace(mVcdFile, shl_ln37_mid1_fu_796_p3, "shl_ln37_mid1_fu_796_p3");
    sc_trace(mVcdFile, zext_ln37_14_fu_804_p1, "zext_ln37_14_fu_804_p1");
    sc_trace(mVcdFile, zext_ln37_13_fu_792_p1, "zext_ln37_13_fu_792_p1");
    sc_trace(mVcdFile, sub_ln37_3_fu_808_p2, "sub_ln37_3_fu_808_p2");
    sc_trace(mVcdFile, add_ln37_fu_754_p2, "add_ln37_fu_754_p2");
    sc_trace(mVcdFile, icmp_ln35_fu_836_p2, "icmp_ln35_fu_836_p2");
    sc_trace(mVcdFile, xor_ln32_fu_830_p2, "xor_ln32_fu_830_p2");
    sc_trace(mVcdFile, select_ln32_fu_784_p3, "select_ln32_fu_784_p3");
    sc_trace(mVcdFile, or_ln35_fu_862_p2, "or_ln35_fu_862_p2");
    sc_trace(mVcdFile, out_w_fu_856_p2, "out_w_fu_856_p2");
    sc_trace(mVcdFile, zext_ln35_3_fu_876_p1, "zext_ln35_3_fu_876_p1");
    sc_trace(mVcdFile, add_ln37_6_fu_888_p2, "add_ln37_6_fu_888_p2");
    sc_trace(mVcdFile, select_ln32_8_fu_822_p3, "select_ln32_8_fu_822_p3");
    sc_trace(mVcdFile, add_ln33_fu_908_p2, "add_ln33_fu_908_p2");
    sc_trace(mVcdFile, grp_fu_1120_p3, "grp_fu_1120_p3");
    sc_trace(mVcdFile, sext_ln37_fu_931_p1, "sext_ln37_fu_931_p1");
    sc_trace(mVcdFile, zext_ln35_4_fu_922_p1, "zext_ln35_4_fu_922_p1");
    sc_trace(mVcdFile, mul_ln37_fu_1034_p1, "mul_ln37_fu_1034_p1");
    sc_trace(mVcdFile, select_ln32_6_fu_1039_p3, "select_ln32_6_fu_1039_p3");
    sc_trace(mVcdFile, trunc_ln5_fu_1051_p4, "trunc_ln5_fu_1051_p4");
    sc_trace(mVcdFile, sext_ln37_4_fu_1060_p1, "sext_ln37_4_fu_1060_p1");
    sc_trace(mVcdFile, select_ln35_fu_1045_p3, "select_ln35_fu_1045_p3");
    sc_trace(mVcdFile, tmp_5_fu_1070_p3, "tmp_5_fu_1070_p3");
    sc_trace(mVcdFile, xor_ln42_fu_1082_p2, "xor_ln42_fu_1082_p2");
    sc_trace(mVcdFile, select_ln42_fu_1088_p3, "select_ln42_fu_1088_p3");
    sc_trace(mVcdFile, trunc_ln42_fu_1078_p1, "trunc_ln42_fu_1078_p1");
    sc_trace(mVcdFile, sext_ln43_fu_1103_p1, "sext_ln43_fu_1103_p1");
    sc_trace(mVcdFile, add_ln43_1_fu_1106_p2, "add_ln43_1_fu_1106_p2");
    sc_trace(mVcdFile, sext_ln43_2_fu_1111_p1, "sext_ln43_2_fu_1111_p1");
    sc_trace(mVcdFile, grp_fu_1120_p0, "grp_fu_1120_p0");
    sc_trace(mVcdFile, grp_fu_1120_p1, "grp_fu_1120_p1");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp1, "ap_idle_pp1");
    sc_trace(mVcdFile, ap_enable_pp1, "ap_enable_pp1");
    sc_trace(mVcdFile, grp_fu_1120_p00, "grp_fu_1120_p00");
#endif

    }
}

pointwise_conv2d_fix_2::~pointwise_conv2d_fix_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mux_83_16_1_1_x_U83;
    delete network_mux_646_16_1_1_U84;
    delete network_mux_164_32_1_1_U85;
    delete network_mac_muladd_4ns_7ns_7s_10_1_1_U86;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const72() {
    ap_var_for_const72 = ap_const_lv32_0;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv16_13F9;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv16_696;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv16_824;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv16_BFF;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv16_2020;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv16_247;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv16_1BE5;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv16_16EA;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv16_85;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv16_2F;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv16_FF16;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv16_1C2A;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv16_FF2E;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv16_FF1A;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv16_1A;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv16_187;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv16_C5;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv16_F446;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv16_D7A;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv16_FCBD;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const20() {
    ap_var_for_const20 = ap_const_lv16_FE78;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const21() {
    ap_var_for_const21 = ap_const_lv16_F8BF;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const22() {
    ap_var_for_const22 = ap_const_lv16_137;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const23() {
    ap_var_for_const23 = ap_const_lv16_FA8D;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const24() {
    ap_var_for_const24 = ap_const_lv16_ECAC;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const25() {
    ap_var_for_const25 = ap_const_lv16_27B;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const26() {
    ap_var_for_const26 = ap_const_lv16_FC82;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const27() {
    ap_var_for_const27 = ap_const_lv16_FE27;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const28() {
    ap_var_for_const28 = ap_const_lv16_289;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const29() {
    ap_var_for_const29 = ap_const_lv16_3979;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const30() {
    ap_var_for_const30 = ap_const_lv16_6C6;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const31() {
    ap_var_for_const31 = ap_const_lv16_FCFA;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const32() {
    ap_var_for_const32 = ap_const_lv16_30A;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const33() {
    ap_var_for_const33 = ap_const_lv16_32C6;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const34() {
    ap_var_for_const34 = ap_const_lv16_FF14;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const35() {
    ap_var_for_const35 = ap_const_lv16_FF45;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const36() {
    ap_var_for_const36 = ap_const_lv16_FA01;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const37() {
    ap_var_for_const37 = ap_const_lv16_FF3B;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const38() {
    ap_var_for_const38 = ap_const_lv16_FEED;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const39() {
    ap_var_for_const39 = ap_const_lv16_FE14;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const40() {
    ap_var_for_const40 = ap_const_lv16_17B0;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const41() {
    ap_var_for_const41 = ap_const_lv16_5F2;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const42() {
    ap_var_for_const42 = ap_const_lv16_F09C;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const43() {
    ap_var_for_const43 = ap_const_lv16_FFE3;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const44() {
    ap_var_for_const44 = ap_const_lv16_EA51;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const45() {
    ap_var_for_const45 = ap_const_lv16_F693;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const46() {
    ap_var_for_const46 = ap_const_lv16_E73D;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const47() {
    ap_var_for_const47 = ap_const_lv16_DEF;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const48() {
    ap_var_for_const48 = ap_const_lv16_FA94;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const49() {
    ap_var_for_const49 = ap_const_lv16_FF19;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const50() {
    ap_var_for_const50 = ap_const_lv16_1A9;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const51() {
    ap_var_for_const51 = ap_const_lv16_FF5B;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const52() {
    ap_var_for_const52 = ap_const_lv16_1CF;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const53() {
    ap_var_for_const53 = ap_const_lv16_E006;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const54() {
    ap_var_for_const54 = ap_const_lv16_5F;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const55() {
    ap_var_for_const55 = ap_const_lv16_A1;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const56() {
    ap_var_for_const56 = ap_const_lv16_2C99;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const57() {
    ap_var_for_const57 = ap_const_lv16_FD45;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const58() {
    ap_var_for_const58 = ap_const_lv16_395;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const59() {
    ap_var_for_const59 = ap_const_lv16_FF83;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const60() {
    ap_var_for_const60 = ap_const_lv16_DBB2;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const61() {
    ap_var_for_const61 = ap_const_lv16_FFEF;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const62() {
    ap_var_for_const62 = ap_const_lv16_CE33;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const63() {
    ap_var_for_const63 = ap_const_lv16_893;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const64() {
    ap_var_for_const64 = ap_const_lv16_F728;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const65() {
    ap_var_for_const65 = ap_const_lv16_436;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const66() {
    ap_var_for_const66 = ap_const_lv16_FCFD;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const67() {
    ap_var_for_const67 = ap_const_lv16_2F9;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const68() {
    ap_var_for_const68 = ap_const_lv16_54F;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const69() {
    ap_var_for_const69 = ap_const_lv16_FD8D;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const70() {
    ap_var_for_const70 = ap_const_lv16_354;
}

void pointwise_conv2d_fix_2::thread_ap_var_for_const71() {
    ap_var_for_const71 = ap_const_lv16_21EF;
}

void pointwise_conv2d_fix_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state5.read()))) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_enable_reg_pp1_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp1_exit_iter0_state5.read())) {
                ap_enable_reg_pp1_iter1 = (ap_condition_pp1_exit_iter0_state5.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp1_iter1 = ap_enable_reg_pp1_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter2 = ap_enable_reg_pp1_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter3 = ap_enable_reg_pp1_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp1_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp1_iter4 = ap_enable_reg_pp1_iter3.read();
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
            ap_enable_reg_pp1_iter4 = ap_const_logic_0;
        }
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        buffer_0_reg_413 = sext_ln34_reg_1238.read();
    } else if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1258_pp1_iter3_reg.read()))) {
        buffer_0_reg_413 = buffer_fu_1064_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()))) {
        i_0_reg_358 = i_fu_500_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
                esl_seteq<1,1,1>(icmp_ln24_fu_444_p2.read(), ap_const_lv1_0))) {
        i_0_reg_358 = ap_const_lv4_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        in_d_0_reg_423 = ap_const_lv4_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1258.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        in_d_0_reg_423 = in_d_reg_1304.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        indvar_flatten18_reg_369 = ap_const_lv9_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_760_p2.read()))) {
        indvar_flatten18_reg_369 = add_ln31_fu_766_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        indvar_flatten_reg_391 = ap_const_lv7_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_760_p2.read()))) {
        indvar_flatten_reg_391 = select_ln33_fu_914_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        out_d_0_reg_336 = out_d_reg_1233.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_336 = ap_const_lv4_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        out_h_0_reg_380 = ap_const_lv3_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_760_p2.read()))) {
        out_h_0_reg_380 = select_ln31_fu_848_p3.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state4.read())) {
        out_w_0_reg_402 = ap_const_lv3_0;
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
                esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
                esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1258.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        out_w_0_reg_402 = select_ln35_8_reg_1293.read();
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state10.read())) {
        phi_mul_reg_347 = add_ln24_reg_1224.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        phi_mul_reg_347 = ap_const_lv9_0;
    }
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read())) {
        add_ln24_reg_1224 = add_ln24_fu_438_p2.read();
        out_d_reg_1233 = out_d_fu_450_p2.read();
        zext_ln24_reg_1219 = zext_ln24_fu_434_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln35_3_fu_939_p2.read(), ap_const_lv1_1))) {
        add_ln43_reg_1324 = add_ln43_fu_944_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0)) {
        add_ln43_reg_1324_pp1_iter2_reg = add_ln43_reg_1324.read();
        add_ln43_reg_1324_pp1_iter3_reg = add_ln43_reg_1324_pp1_iter2_reg.read();
        and_ln32_reg_1277_pp1_iter2_reg = and_ln32_reg_1277_pp1_iter1_reg.read();
        and_ln32_reg_1277_pp1_iter3_reg = and_ln32_reg_1277_pp1_iter2_reg.read();
        icmp_ln31_reg_1258_pp1_iter2_reg = icmp_ln31_reg_1258_pp1_iter1_reg.read();
        icmp_ln31_reg_1258_pp1_iter3_reg = icmp_ln31_reg_1258_pp1_iter2_reg.read();
        icmp_ln33_reg_1267_pp1_iter2_reg = icmp_ln33_reg_1267_pp1_iter1_reg.read();
        icmp_ln33_reg_1267_pp1_iter3_reg = icmp_ln33_reg_1267_pp1_iter2_reg.read();
        icmp_ln35_3_reg_1320_pp1_iter2_reg = icmp_ln35_3_reg_1320.read();
        icmp_ln35_3_reg_1320_pp1_iter3_reg = icmp_ln35_3_reg_1320_pp1_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_760_p2.read()))) {
        and_ln32_reg_1277 = and_ln32_fu_842_p2.read();
        icmp_ln33_reg_1267 = icmp_ln33_fu_778_p2.read();
        select_ln32_7_reg_1272 = select_ln32_7_fu_814_p3.read();
        select_ln35_7_reg_1287 = select_ln35_7_fu_868_p3.read();
        select_ln35_9_reg_1299 = select_ln35_9_fu_894_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0))) {
        and_ln32_reg_1277_pp1_iter1_reg = and_ln32_reg_1277.read();
        icmp_ln31_reg_1258 = icmp_ln31_fu_760_p2.read();
        icmp_ln31_reg_1258_pp1_iter1_reg = icmp_ln31_reg_1258.read();
        icmp_ln33_reg_1267_pp1_iter1_reg = icmp_ln33_reg_1267.read();
        select_ln35_7_reg_1287_pp1_iter1_reg = select_ln35_7_reg_1287.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1258.read()))) {
        icmp_ln35_3_reg_1320 = icmp_ln35_3_fu_939_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_fu_760_p2.read()))) {
        in_d_reg_1304 = in_d_fu_902_p2.read();
        select_ln35_8_reg_1293 = select_ln35_8_fu_880_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1258_pp1_iter1_reg.read()))) {
        input_load_reg_1329 = input_r_q0.read();
        tmp_reg_1334 = tmp_fu_994_p18.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && 
   esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_F)) || 
  (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && 
   esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_8))))) {
        kernel_buffer_15_016_fu_306 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_1))) {
        kernel_buffer_15_31_fu_254 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_2))) {
        kernel_buffer_15_32_fu_258 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_3))) {
        kernel_buffer_15_33_fu_262 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_4))) {
        kernel_buffer_15_34_fu_266 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_5))) {
        kernel_buffer_15_35_fu_270 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_6))) {
        kernel_buffer_15_36_fu_274 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_7))) {
        kernel_buffer_15_37_fu_278 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_9))) {
        kernel_buffer_15_38_fu_282 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_A))) {
        kernel_buffer_15_39_fu_286 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_B))) {
        kernel_buffer_15_40_fu_290 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_C))) {
        kernel_buffer_15_41_fu_294 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_D))) {
        kernel_buffer_15_42_fu_298 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_phi_mux_i_0_phi_fu_362_p4.read(), ap_const_lv4_E))) {
        kernel_buffer_15_43_fu_302 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()) && esl_seteq<1,4,4>(ap_const_lv4_0, ap_phi_mux_i_0_phi_fu_362_p4.read()))) {
        kernel_buffer_15_fu_250 = kernel_buffer_0_fu_649_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1258_pp1_iter2_reg.read()))) {
        mul_ln37_reg_1339 = mul_ln37_fu_1034_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln24_fu_444_p2.read(), ap_const_lv1_0))) {
        sext_ln34_reg_1238 = sext_ln34_fu_482_p1.read();
        shl_ln_reg_1245 = shl_ln_fu_486_p3.read();
    }
}

void pointwise_conv2d_fix_2::thread_add_ln24_fu_438_p2() {
    add_ln24_fu_438_p2 = (!phi_mul_reg_347.read().is_01() || !ap_const_lv9_31.is_01())? sc_lv<9>(): (sc_biguint<9>(phi_mul_reg_347.read()) + sc_biguint<9>(ap_const_lv9_31));
}

void pointwise_conv2d_fix_2::thread_add_ln31_fu_766_p2() {
    add_ln31_fu_766_p2 = (!indvar_flatten18_reg_369.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(indvar_flatten18_reg_369.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void pointwise_conv2d_fix_2::thread_add_ln33_fu_908_p2() {
    add_ln33_fu_908_p2 = (!indvar_flatten_reg_391.read().is_01() || !ap_const_lv7_1.is_01())? sc_lv<7>(): (sc_biguint<7>(indvar_flatten_reg_391.read()) + sc_biguint<7>(ap_const_lv7_1));
}

void pointwise_conv2d_fix_2::thread_add_ln37_6_fu_888_p2() {
    add_ln37_6_fu_888_p2 = (!select_ln32_7_fu_814_p3.read().is_01() || !zext_ln35_3_fu_876_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(select_ln32_7_fu_814_p3.read()) + sc_biguint<7>(zext_ln35_3_fu_876_p1.read()));
}

void pointwise_conv2d_fix_2::thread_add_ln37_fu_754_p2() {
    add_ln37_fu_754_p2 = (!sub_ln37_fu_744_p2.read().is_01() || !zext_ln35_fu_750_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(sub_ln37_fu_744_p2.read()) + sc_biguint<7>(zext_ln35_fu_750_p1.read()));
}

void pointwise_conv2d_fix_2::thread_add_ln43_1_fu_1106_p2() {
    add_ln43_1_fu_1106_p2 = (!zext_ln24_reg_1219.read().is_01() || !sext_ln43_fu_1103_p1.read().is_01())? sc_lv<10>(): (sc_biguint<10>(zext_ln24_reg_1219.read()) + sc_bigint<10>(sext_ln43_fu_1103_p1.read()));
}

void pointwise_conv2d_fix_2::thread_add_ln43_fu_944_p2() {
    add_ln43_fu_944_p2 = (!zext_ln35_4_fu_922_p1.read().is_01() || !select_ln32_7_reg_1272.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln35_4_fu_922_p1.read()) + sc_biguint<7>(select_ln32_7_reg_1272.read()));
}

void pointwise_conv2d_fix_2::thread_and_ln32_fu_842_p2() {
    and_ln32_fu_842_p2 = (icmp_ln35_fu_836_p2.read() & xor_ln32_fu_830_p2.read());
}

void pointwise_conv2d_fix_2::thread_ap_CS_fsm_pp1_stage0() {
    ap_CS_fsm_pp1_stage0 = ap_CS_fsm.read()[4];
}

void pointwise_conv2d_fix_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void pointwise_conv2d_fix_2::thread_ap_CS_fsm_state10() {
    ap_CS_fsm_state10 = ap_CS_fsm.read()[5];
}

void pointwise_conv2d_fix_2::thread_ap_CS_fsm_state2() {
    ap_CS_fsm_state2 = ap_CS_fsm.read()[1];
}

void pointwise_conv2d_fix_2::thread_ap_CS_fsm_state3() {
    ap_CS_fsm_state3 = ap_CS_fsm.read()[2];
}

void pointwise_conv2d_fix_2::thread_ap_CS_fsm_state4() {
    ap_CS_fsm_state4 = ap_CS_fsm.read()[3];
}

void pointwise_conv2d_fix_2::thread_ap_block_pp1_stage0() {
    ap_block_pp1_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_2::thread_ap_block_pp1_stage0_11001() {
    ap_block_pp1_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_2::thread_ap_block_pp1_stage0_subdone() {
    ap_block_pp1_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_2::thread_ap_block_state5_pp1_stage0_iter0() {
    ap_block_state5_pp1_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_2::thread_ap_block_state6_pp1_stage0_iter1() {
    ap_block_state6_pp1_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_2::thread_ap_block_state7_pp1_stage0_iter2() {
    ap_block_state7_pp1_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_2::thread_ap_block_state8_pp1_stage0_iter3() {
    ap_block_state8_pp1_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_2::thread_ap_block_state9_pp1_stage0_iter4() {
    ap_block_state9_pp1_stage0_iter4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void pointwise_conv2d_fix_2::thread_ap_condition_pp1_exit_iter0_state5() {
    if (esl_seteq<1,1,1>(icmp_ln31_fu_760_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp1_exit_iter0_state5 = ap_const_logic_1;
    } else {
        ap_condition_pp1_exit_iter0_state5 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
          esl_seteq<1,1,1>(icmp_ln24_fu_444_p2.read(), ap_const_lv1_1)))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_2::thread_ap_enable_pp1() {
    ap_enable_pp1 = (ap_idle_pp1.read() ^ ap_const_logic_1);
}

void pointwise_conv2d_fix_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_2::thread_ap_idle_pp1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp1_iter4.read()))) {
        ap_idle_pp1 = ap_const_logic_1;
    } else {
        ap_idle_pp1 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_2::thread_ap_phi_mux_i_0_phi_fu_362_p4() {
    ap_phi_mux_i_0_phi_fu_362_p4 = i_0_reg_358.read();
}

void pointwise_conv2d_fix_2::thread_ap_phi_mux_in_d_0_phi_fu_427_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1258.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_in_d_0_phi_fu_427_p4 = in_d_reg_1304.read();
    } else {
        ap_phi_mux_in_d_0_phi_fu_427_p4 = in_d_0_reg_423.read();
    }
}

void pointwise_conv2d_fix_2::thread_ap_phi_mux_out_w_0_phi_fu_406_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln31_reg_1258.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_406_p4 = select_ln35_8_reg_1293.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_406_p4 = out_w_0_reg_402.read();
    }
}

void pointwise_conv2d_fix_2::thread_ap_ready() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && 
         esl_seteq<1,1,1>(icmp_ln24_fu_444_p2.read(), ap_const_lv1_1))) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_2::thread_buffer_fu_1064_p2() {
    buffer_fu_1064_p2 = (!sext_ln37_4_fu_1060_p1.read().is_01() || !select_ln35_fu_1045_p3.read().is_01())? sc_lv<23>(): (sc_bigint<23>(sext_ln37_4_fu_1060_p1.read()) + sc_biguint<23>(select_ln35_fu_1045_p3.read()));
}

void pointwise_conv2d_fix_2::thread_grp_fu_1120_p0() {
    grp_fu_1120_p0 =  (sc_lv<4>) (grp_fu_1120_p00.read());
}

void pointwise_conv2d_fix_2::thread_grp_fu_1120_p00() {
    grp_fu_1120_p00 = esl_zext<10,4>(select_ln35_7_reg_1287.read());
}

void pointwise_conv2d_fix_2::thread_grp_fu_1120_p1() {
    grp_fu_1120_p1 =  (sc_lv<7>) (ap_const_lv10_31);
}

void pointwise_conv2d_fix_2::thread_i_fu_500_p2() {
    i_fu_500_p2 = (!i_0_reg_358.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(i_0_reg_358.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_2::thread_icmp_ln24_fu_444_p2() {
    icmp_ln24_fu_444_p2 = (!out_d_0_reg_336.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(out_d_0_reg_336.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_2::thread_icmp_ln26_fu_494_p2() {
    icmp_ln26_fu_494_p2 = (!i_0_reg_358.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_358.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_2::thread_icmp_ln31_fu_760_p2() {
    icmp_ln31_fu_760_p2 = (!indvar_flatten18_reg_369.read().is_01() || !ap_const_lv9_188.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten18_reg_369.read() == ap_const_lv9_188);
}

void pointwise_conv2d_fix_2::thread_icmp_ln33_fu_778_p2() {
    icmp_ln33_fu_778_p2 = (!indvar_flatten_reg_391.read().is_01() || !ap_const_lv7_38.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_391.read() == ap_const_lv7_38);
}

void pointwise_conv2d_fix_2::thread_icmp_ln35_3_fu_939_p2() {
    icmp_ln35_3_fu_939_p2 = (!in_d_reg_1304.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(in_d_reg_1304.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_2::thread_icmp_ln35_fu_836_p2() {
    icmp_ln35_fu_836_p2 = (!ap_phi_mux_in_d_0_phi_fu_427_p4.read().is_01() || !ap_const_lv4_8.is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_in_d_0_phi_fu_427_p4.read() == ap_const_lv4_8);
}

void pointwise_conv2d_fix_2::thread_in_d_fu_902_p2() {
    in_d_fu_902_p2 = (!select_ln35_7_fu_868_p3.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(select_ln35_7_fu_868_p3.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_2::thread_input_r_address0() {
    input_r_address0 =  (sc_lv<14>) (zext_ln37_5_fu_934_p1.read());
}

void pointwise_conv2d_fix_2::thread_input_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp1_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter1.read()))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_2::thread_kernel_buffer_0_fu_649_p1() {
    kernel_buffer_0_fu_649_p1 = esl_sext<32,16>(merge_i_fu_515_p66.read());
}

void pointwise_conv2d_fix_2::thread_merge_i_fu_515_p65() {
    merge_i_fu_515_p65 = (!shl_ln_reg_1245.read().is_01() || !zext_ln28_fu_506_p1.read().is_01())? sc_lv<6>(): (sc_biguint<6>(shl_ln_reg_1245.read()) + sc_biguint<6>(zext_ln28_fu_506_p1.read()));
}

void pointwise_conv2d_fix_2::thread_mul_ln37_fu_1034_p1() {
    mul_ln37_fu_1034_p1 = input_load_reg_1329.read();
}

void pointwise_conv2d_fix_2::thread_mul_ln37_fu_1034_p2() {
    mul_ln37_fu_1034_p2 = (!tmp_reg_1334.read().is_01() || !mul_ln37_fu_1034_p1.read().is_01())? sc_lv<32>(): sc_bigint<32>(tmp_reg_1334.read()) * sc_bigint<16>(mul_ln37_fu_1034_p1.read());
}

void pointwise_conv2d_fix_2::thread_or_ln35_fu_862_p2() {
    or_ln35_fu_862_p2 = (and_ln32_fu_842_p2.read() | icmp_ln33_fu_778_p2.read());
}

void pointwise_conv2d_fix_2::thread_out_d_fu_450_p2() {
    out_d_fu_450_p2 = (!out_d_0_reg_336.read().is_01() || !ap_const_lv4_1.is_01())? sc_lv<4>(): (sc_biguint<4>(out_d_0_reg_336.read()) + sc_biguint<4>(ap_const_lv4_1));
}

void pointwise_conv2d_fix_2::thread_out_h_fu_772_p2() {
    out_h_fu_772_p2 = (!out_h_0_reg_380.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(out_h_0_reg_380.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void pointwise_conv2d_fix_2::thread_out_w_fu_856_p2() {
    out_w_fu_856_p2 = (!select_ln32_fu_784_p3.read().is_01() || !ap_const_lv3_1.is_01())? sc_lv<3>(): (sc_biguint<3>(select_ln32_fu_784_p3.read()) + sc_biguint<3>(ap_const_lv3_1));
}

void pointwise_conv2d_fix_2::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln43_fu_1115_p1.read());
}

void pointwise_conv2d_fix_2::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_2::thread_output_r_d0() {
    output_r_d0 = (select_ln42_fu_1088_p3.read() & trunc_ln42_fu_1078_p1.read());
}

void pointwise_conv2d_fix_2::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_block_pp1_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
         esl_seteq<1,1,1>(icmp_ln35_3_reg_1320_pp1_iter3_reg.read(), ap_const_lv1_1))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void pointwise_conv2d_fix_2::thread_select_ln31_fu_848_p3() {
    select_ln31_fu_848_p3 = (!icmp_ln33_fu_778_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln33_fu_778_p2.read()[0].to_bool())? out_h_fu_772_p2.read(): out_h_0_reg_380.read());
}

void pointwise_conv2d_fix_2::thread_select_ln32_6_fu_1039_p3() {
    select_ln32_6_fu_1039_p3 = (!icmp_ln33_reg_1267_pp1_iter3_reg.read()[0].is_01())? sc_lv<23>(): ((icmp_ln33_reg_1267_pp1_iter3_reg.read()[0].to_bool())? sext_ln34_reg_1238.read(): buffer_0_reg_413.read());
}

void pointwise_conv2d_fix_2::thread_select_ln32_7_fu_814_p3() {
    select_ln32_7_fu_814_p3 = (!icmp_ln33_fu_778_p2.read()[0].is_01())? sc_lv<7>(): ((icmp_ln33_fu_778_p2.read()[0].to_bool())? sub_ln37_3_fu_808_p2.read(): sub_ln37_fu_744_p2.read());
}

void pointwise_conv2d_fix_2::thread_select_ln32_8_fu_822_p3() {
    select_ln32_8_fu_822_p3 = (!icmp_ln33_fu_778_p2.read()[0].is_01())? sc_lv<7>(): ((icmp_ln33_fu_778_p2.read()[0].to_bool())? sub_ln37_3_fu_808_p2.read(): add_ln37_fu_754_p2.read());
}

void pointwise_conv2d_fix_2::thread_select_ln32_fu_784_p3() {
    select_ln32_fu_784_p3 = (!icmp_ln33_fu_778_p2.read()[0].is_01())? sc_lv<3>(): ((icmp_ln33_fu_778_p2.read()[0].to_bool())? ap_const_lv3_0: ap_phi_mux_out_w_0_phi_fu_406_p4.read());
}

void pointwise_conv2d_fix_2::thread_select_ln33_fu_914_p3() {
    select_ln33_fu_914_p3 = (!icmp_ln33_fu_778_p2.read()[0].is_01())? sc_lv<7>(): ((icmp_ln33_fu_778_p2.read()[0].to_bool())? ap_const_lv7_1: add_ln33_fu_908_p2.read());
}

void pointwise_conv2d_fix_2::thread_select_ln35_7_fu_868_p3() {
    select_ln35_7_fu_868_p3 = (!or_ln35_fu_862_p2.read()[0].is_01())? sc_lv<4>(): ((or_ln35_fu_862_p2.read()[0].to_bool())? ap_const_lv4_0: ap_phi_mux_in_d_0_phi_fu_427_p4.read());
}

void pointwise_conv2d_fix_2::thread_select_ln35_8_fu_880_p3() {
    select_ln35_8_fu_880_p3 = (!and_ln32_fu_842_p2.read()[0].is_01())? sc_lv<3>(): ((and_ln32_fu_842_p2.read()[0].to_bool())? out_w_fu_856_p2.read(): select_ln32_fu_784_p3.read());
}

void pointwise_conv2d_fix_2::thread_select_ln35_9_fu_894_p3() {
    select_ln35_9_fu_894_p3 = (!and_ln32_fu_842_p2.read()[0].is_01())? sc_lv<7>(): ((and_ln32_fu_842_p2.read()[0].to_bool())? add_ln37_6_fu_888_p2.read(): select_ln32_8_fu_822_p3.read());
}

void pointwise_conv2d_fix_2::thread_select_ln35_fu_1045_p3() {
    select_ln35_fu_1045_p3 = (!and_ln32_reg_1277_pp1_iter3_reg.read()[0].is_01())? sc_lv<23>(): ((and_ln32_reg_1277_pp1_iter3_reg.read()[0].to_bool())? sext_ln34_reg_1238.read(): select_ln32_6_fu_1039_p3.read());
}

void pointwise_conv2d_fix_2::thread_select_ln42_fu_1088_p3() {
    select_ln42_fu_1088_p3 = (!xor_ln42_fu_1082_p2.read()[0].is_01())? sc_lv<16>(): ((xor_ln42_fu_1082_p2.read()[0].to_bool())? ap_const_lv16_FFFF: ap_const_lv16_0);
}

void pointwise_conv2d_fix_2::thread_sext_ln34_fu_482_p1() {
    sext_ln34_fu_482_p1 = esl_sext<23,16>(tmp_6_fu_460_p10.read());
}

void pointwise_conv2d_fix_2::thread_sext_ln37_4_fu_1060_p1() {
    sext_ln37_4_fu_1060_p1 = esl_sext<23,19>(trunc_ln5_fu_1051_p4.read());
}

void pointwise_conv2d_fix_2::thread_sext_ln37_fu_931_p1() {
    sext_ln37_fu_931_p1 = esl_sext<32,10>(grp_fu_1120_p3.read());
}

void pointwise_conv2d_fix_2::thread_sext_ln43_2_fu_1111_p1() {
    sext_ln43_2_fu_1111_p1 = esl_sext<32,10>(add_ln43_1_fu_1106_p2.read());
}

void pointwise_conv2d_fix_2::thread_sext_ln43_fu_1103_p1() {
    sext_ln43_fu_1103_p1 = esl_sext<10,7>(add_ln43_reg_1324_pp1_iter3_reg.read());
}

void pointwise_conv2d_fix_2::thread_shl_ln2_fu_732_p3() {
    shl_ln2_fu_732_p3 = esl_concat<3,3>(out_h_0_reg_380.read(), ap_const_lv3_0);
}

void pointwise_conv2d_fix_2::thread_shl_ln37_mid1_fu_796_p3() {
    shl_ln37_mid1_fu_796_p3 = esl_concat<3,3>(out_h_fu_772_p2.read(), ap_const_lv3_0);
}

void pointwise_conv2d_fix_2::thread_shl_ln_fu_486_p3() {
    shl_ln_fu_486_p3 = esl_concat<3,3>(trunc_ln25_fu_456_p1.read(), ap_const_lv3_0);
}

void pointwise_conv2d_fix_2::thread_sub_ln37_3_fu_808_p2() {
    sub_ln37_3_fu_808_p2 = (!zext_ln37_14_fu_804_p1.read().is_01() || !zext_ln37_13_fu_792_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln37_14_fu_804_p1.read()) - sc_biguint<7>(zext_ln37_13_fu_792_p1.read()));
}

void pointwise_conv2d_fix_2::thread_sub_ln37_fu_744_p2() {
    sub_ln37_fu_744_p2 = (!zext_ln37_11_fu_740_p1.read().is_01() || !zext_ln37_fu_728_p1.read().is_01())? sc_lv<7>(): (sc_biguint<7>(zext_ln37_11_fu_740_p1.read()) - sc_biguint<7>(zext_ln37_fu_728_p1.read()));
}

void pointwise_conv2d_fix_2::thread_tmp_5_fu_1070_p3() {
    tmp_5_fu_1070_p3 = buffer_fu_1064_p2.read().range(22, 22);
}

void pointwise_conv2d_fix_2::thread_trunc_ln25_fu_456_p1() {
    trunc_ln25_fu_456_p1 = out_d_0_reg_336.read().range(3-1, 0);
}

void pointwise_conv2d_fix_2::thread_trunc_ln42_fu_1078_p1() {
    trunc_ln42_fu_1078_p1 = buffer_fu_1064_p2.read().range(16-1, 0);
}

void pointwise_conv2d_fix_2::thread_trunc_ln5_fu_1051_p4() {
    trunc_ln5_fu_1051_p4 = mul_ln37_reg_1339.read().range(31, 13);
}

void pointwise_conv2d_fix_2::thread_xor_ln32_fu_830_p2() {
    xor_ln32_fu_830_p2 = (icmp_ln33_fu_778_p2.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_2::thread_xor_ln42_fu_1082_p2() {
    xor_ln42_fu_1082_p2 = (tmp_5_fu_1070_p3.read() ^ ap_const_lv1_1);
}

void pointwise_conv2d_fix_2::thread_zext_ln24_fu_434_p1() {
    zext_ln24_fu_434_p1 = esl_zext<10,9>(phi_mul_reg_347.read());
}

void pointwise_conv2d_fix_2::thread_zext_ln28_fu_506_p1() {
    zext_ln28_fu_506_p1 = esl_zext<6,4>(i_0_reg_358.read());
}

void pointwise_conv2d_fix_2::thread_zext_ln35_3_fu_876_p1() {
    zext_ln35_3_fu_876_p1 = esl_zext<7,3>(out_w_fu_856_p2.read());
}

void pointwise_conv2d_fix_2::thread_zext_ln35_4_fu_922_p1() {
    zext_ln35_4_fu_922_p1 = esl_zext<7,3>(select_ln35_8_reg_1293.read());
}

void pointwise_conv2d_fix_2::thread_zext_ln35_fu_750_p1() {
    zext_ln35_fu_750_p1 = esl_zext<7,3>(ap_phi_mux_out_w_0_phi_fu_406_p4.read());
}

void pointwise_conv2d_fix_2::thread_zext_ln37_11_fu_740_p1() {
    zext_ln37_11_fu_740_p1 = esl_zext<7,6>(shl_ln2_fu_732_p3.read());
}

void pointwise_conv2d_fix_2::thread_zext_ln37_13_fu_792_p1() {
    zext_ln37_13_fu_792_p1 = esl_zext<7,3>(out_h_fu_772_p2.read());
}

void pointwise_conv2d_fix_2::thread_zext_ln37_14_fu_804_p1() {
    zext_ln37_14_fu_804_p1 = esl_zext<7,6>(shl_ln37_mid1_fu_796_p3.read());
}

void pointwise_conv2d_fix_2::thread_zext_ln37_5_fu_934_p1() {
    zext_ln37_5_fu_934_p1 = esl_zext<64,32>(sext_ln37_fu_931_p1.read());
}

void pointwise_conv2d_fix_2::thread_zext_ln37_fu_728_p1() {
    zext_ln37_fu_728_p1 = esl_zext<7,3>(out_h_0_reg_380.read());
}

void pointwise_conv2d_fix_2::thread_zext_ln43_fu_1115_p1() {
    zext_ln43_fu_1115_p1 = esl_zext<64,32>(sext_ln43_2_fu_1111_p1.read());
}

void pointwise_conv2d_fix_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_state2;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state2.read()) && esl_seteq<1,1,1>(icmp_ln24_fu_444_p2.read(), ap_const_lv1_1))) {
                ap_NS_fsm = ap_ST_fsm_state1;
            } else {
                ap_NS_fsm = ap_ST_fsm_state3;
            }
            break;
        case 4 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state3.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln26_fu_494_p2.read()))) {
                ap_NS_fsm = ap_ST_fsm_state3;
            } else {
                ap_NS_fsm = ap_ST_fsm_state4;
            }
            break;
        case 8 : 
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            break;
        case 16 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln31_fu_760_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter4.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter3.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp1_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp1_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln31_fu_760_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp1_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state10;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            }
            break;
        case 32 : 
            ap_NS_fsm = ap_ST_fsm_state2;
            break;
        default : 
            ap_NS_fsm = "XXXXXX";
            break;
    }
}

}

