0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/Pedro/Documents/UA/CR/Labs/Lab1/tutorial/tutorial.sim/sim_1/impl/timing/xsim/tutorial_tb_time_impl.v,1581548870,verilog,,,,glbl;tutorial,,,,,,,,
C:/Users/Pedro/Documents/UA/CR/Labs/Lab1/tutorial/tutorial.srcs/sim_1/imports/tutorial/tutorial_tb.vhd,1519166771,vhdl,,,,tutorial_tb,,,,,,,,
