
STM32L073_Nucleo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b18c  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000011c8  0800b250  0800b250  0001b250  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c418  0800c418  0001c418  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800c420  0800c420  0001c420  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c424  0800c424  0001c424  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f0  20000000  0800c428  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000004cc  200001f0  0800c618  000201f0  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  200006bc  0800c618  000206bc  2**0
                  ALLOC
  9 .ARM.attributes 00000028  00000000  00000000  000201f0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002e53d  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00004b40  00000000  00000000  0004e755  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00010010  00000000  00000000  00053295  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000014f8  00000000  00000000  000632a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000013e0  00000000  00000000  000647a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0001bd60  00000000  00000000  00065b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00018e6f  00000000  00000000  000818e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00091cbe  00000000  00000000  0009a74f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  0012c40d  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000433c  00000000  00000000  0012c488  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001f0 	.word	0x200001f0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b234 	.word	0x0800b234

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001f4 	.word	0x200001f4
 8000104:	0800b234 	.word	0x0800b234

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			; (mov r8, r8)

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	; 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			; (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	; 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	; 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			; (mov r8, r8)

08000418 <__aeabi_cdrcmple>:
 8000418:	4684      	mov	ip, r0
 800041a:	1c10      	adds	r0, r2, #0
 800041c:	4662      	mov	r2, ip
 800041e:	468c      	mov	ip, r1
 8000420:	1c19      	adds	r1, r3, #0
 8000422:	4663      	mov	r3, ip
 8000424:	e000      	b.n	8000428 <__aeabi_cdcmpeq>
 8000426:	46c0      	nop			; (mov r8, r8)

08000428 <__aeabi_cdcmpeq>:
 8000428:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800042a:	f001 fc53 	bl	8001cd4 <__ledf2>
 800042e:	2800      	cmp	r0, #0
 8000430:	d401      	bmi.n	8000436 <__aeabi_cdcmpeq+0xe>
 8000432:	2100      	movs	r1, #0
 8000434:	42c8      	cmn	r0, r1
 8000436:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000438 <__aeabi_dcmpeq>:
 8000438:	b510      	push	{r4, lr}
 800043a:	f001 fbab 	bl	8001b94 <__eqdf2>
 800043e:	4240      	negs	r0, r0
 8000440:	3001      	adds	r0, #1
 8000442:	bd10      	pop	{r4, pc}

08000444 <__aeabi_dcmplt>:
 8000444:	b510      	push	{r4, lr}
 8000446:	f001 fc45 	bl	8001cd4 <__ledf2>
 800044a:	2800      	cmp	r0, #0
 800044c:	db01      	blt.n	8000452 <__aeabi_dcmplt+0xe>
 800044e:	2000      	movs	r0, #0
 8000450:	bd10      	pop	{r4, pc}
 8000452:	2001      	movs	r0, #1
 8000454:	bd10      	pop	{r4, pc}
 8000456:	46c0      	nop			; (mov r8, r8)

08000458 <__aeabi_dcmple>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fc3b 	bl	8001cd4 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	dd01      	ble.n	8000466 <__aeabi_dcmple+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__aeabi_dcmpgt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fbcd 	bl	8001c0c <__gedf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dc01      	bgt.n	800047a <__aeabi_dcmpgt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			; (mov r8, r8)

08000480 <__aeabi_dcmpge>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 fbc3 	bl	8001c0c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	da01      	bge.n	800048e <__aeabi_dcmpge+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			; (mov r8, r8)

08000494 <__aeabi_uldivmod>:
 8000494:	2b00      	cmp	r3, #0
 8000496:	d111      	bne.n	80004bc <__aeabi_uldivmod+0x28>
 8000498:	2a00      	cmp	r2, #0
 800049a:	d10f      	bne.n	80004bc <__aeabi_uldivmod+0x28>
 800049c:	2900      	cmp	r1, #0
 800049e:	d100      	bne.n	80004a2 <__aeabi_uldivmod+0xe>
 80004a0:	2800      	cmp	r0, #0
 80004a2:	d002      	beq.n	80004aa <__aeabi_uldivmod+0x16>
 80004a4:	2100      	movs	r1, #0
 80004a6:	43c9      	mvns	r1, r1
 80004a8:	1c08      	adds	r0, r1, #0
 80004aa:	b407      	push	{r0, r1, r2}
 80004ac:	4802      	ldr	r0, [pc, #8]	; (80004b8 <__aeabi_uldivmod+0x24>)
 80004ae:	a102      	add	r1, pc, #8	; (adr r1, 80004b8 <__aeabi_uldivmod+0x24>)
 80004b0:	1840      	adds	r0, r0, r1
 80004b2:	9002      	str	r0, [sp, #8]
 80004b4:	bd03      	pop	{r0, r1, pc}
 80004b6:	46c0      	nop			; (mov r8, r8)
 80004b8:	ffffff5d 	.word	0xffffff5d
 80004bc:	b403      	push	{r0, r1}
 80004be:	4668      	mov	r0, sp
 80004c0:	b501      	push	{r0, lr}
 80004c2:	9802      	ldr	r0, [sp, #8]
 80004c4:	f000 f81e 	bl	8000504 <__udivmoddi4>
 80004c8:	9b01      	ldr	r3, [sp, #4]
 80004ca:	469e      	mov	lr, r3
 80004cc:	b002      	add	sp, #8
 80004ce:	bc0c      	pop	{r2, r3}
 80004d0:	4770      	bx	lr
 80004d2:	46c0      	nop			; (mov r8, r8)

080004d4 <__aeabi_f2uiz>:
 80004d4:	219e      	movs	r1, #158	; 0x9e
 80004d6:	b510      	push	{r4, lr}
 80004d8:	05c9      	lsls	r1, r1, #23
 80004da:	1c04      	adds	r4, r0, #0
 80004dc:	f002 fbe0 	bl	8002ca0 <__aeabi_fcmpge>
 80004e0:	2800      	cmp	r0, #0
 80004e2:	d103      	bne.n	80004ec <__aeabi_f2uiz+0x18>
 80004e4:	1c20      	adds	r0, r4, #0
 80004e6:	f000 fcd7 	bl	8000e98 <__aeabi_f2iz>
 80004ea:	bd10      	pop	{r4, pc}
 80004ec:	219e      	movs	r1, #158	; 0x9e
 80004ee:	1c20      	adds	r0, r4, #0
 80004f0:	05c9      	lsls	r1, r1, #23
 80004f2:	f000 fb0d 	bl	8000b10 <__aeabi_fsub>
 80004f6:	f000 fccf 	bl	8000e98 <__aeabi_f2iz>
 80004fa:	2380      	movs	r3, #128	; 0x80
 80004fc:	061b      	lsls	r3, r3, #24
 80004fe:	469c      	mov	ip, r3
 8000500:	4460      	add	r0, ip
 8000502:	e7f2      	b.n	80004ea <__aeabi_f2uiz+0x16>

08000504 <__udivmoddi4>:
 8000504:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000506:	464f      	mov	r7, r9
 8000508:	4646      	mov	r6, r8
 800050a:	46d6      	mov	lr, sl
 800050c:	b5c0      	push	{r6, r7, lr}
 800050e:	0004      	movs	r4, r0
 8000510:	b082      	sub	sp, #8
 8000512:	000d      	movs	r5, r1
 8000514:	4691      	mov	r9, r2
 8000516:	4698      	mov	r8, r3
 8000518:	428b      	cmp	r3, r1
 800051a:	d82f      	bhi.n	800057c <__udivmoddi4+0x78>
 800051c:	d02c      	beq.n	8000578 <__udivmoddi4+0x74>
 800051e:	4641      	mov	r1, r8
 8000520:	4648      	mov	r0, r9
 8000522:	f002 fbe5 	bl	8002cf0 <__clzdi2>
 8000526:	0029      	movs	r1, r5
 8000528:	0006      	movs	r6, r0
 800052a:	0020      	movs	r0, r4
 800052c:	f002 fbe0 	bl	8002cf0 <__clzdi2>
 8000530:	1a33      	subs	r3, r6, r0
 8000532:	469c      	mov	ip, r3
 8000534:	3b20      	subs	r3, #32
 8000536:	469a      	mov	sl, r3
 8000538:	d500      	bpl.n	800053c <__udivmoddi4+0x38>
 800053a:	e076      	b.n	800062a <__udivmoddi4+0x126>
 800053c:	464b      	mov	r3, r9
 800053e:	4652      	mov	r2, sl
 8000540:	4093      	lsls	r3, r2
 8000542:	001f      	movs	r7, r3
 8000544:	464b      	mov	r3, r9
 8000546:	4662      	mov	r2, ip
 8000548:	4093      	lsls	r3, r2
 800054a:	001e      	movs	r6, r3
 800054c:	42af      	cmp	r7, r5
 800054e:	d828      	bhi.n	80005a2 <__udivmoddi4+0x9e>
 8000550:	d025      	beq.n	800059e <__udivmoddi4+0x9a>
 8000552:	4653      	mov	r3, sl
 8000554:	1ba4      	subs	r4, r4, r6
 8000556:	41bd      	sbcs	r5, r7
 8000558:	2b00      	cmp	r3, #0
 800055a:	da00      	bge.n	800055e <__udivmoddi4+0x5a>
 800055c:	e07b      	b.n	8000656 <__udivmoddi4+0x152>
 800055e:	2200      	movs	r2, #0
 8000560:	2300      	movs	r3, #0
 8000562:	9200      	str	r2, [sp, #0]
 8000564:	9301      	str	r3, [sp, #4]
 8000566:	2301      	movs	r3, #1
 8000568:	4652      	mov	r2, sl
 800056a:	4093      	lsls	r3, r2
 800056c:	9301      	str	r3, [sp, #4]
 800056e:	2301      	movs	r3, #1
 8000570:	4662      	mov	r2, ip
 8000572:	4093      	lsls	r3, r2
 8000574:	9300      	str	r3, [sp, #0]
 8000576:	e018      	b.n	80005aa <__udivmoddi4+0xa6>
 8000578:	4282      	cmp	r2, r0
 800057a:	d9d0      	bls.n	800051e <__udivmoddi4+0x1a>
 800057c:	2200      	movs	r2, #0
 800057e:	2300      	movs	r3, #0
 8000580:	9200      	str	r2, [sp, #0]
 8000582:	9301      	str	r3, [sp, #4]
 8000584:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8000586:	2b00      	cmp	r3, #0
 8000588:	d001      	beq.n	800058e <__udivmoddi4+0x8a>
 800058a:	601c      	str	r4, [r3, #0]
 800058c:	605d      	str	r5, [r3, #4]
 800058e:	9800      	ldr	r0, [sp, #0]
 8000590:	9901      	ldr	r1, [sp, #4]
 8000592:	b002      	add	sp, #8
 8000594:	bc1c      	pop	{r2, r3, r4}
 8000596:	4690      	mov	r8, r2
 8000598:	4699      	mov	r9, r3
 800059a:	46a2      	mov	sl, r4
 800059c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800059e:	42a3      	cmp	r3, r4
 80005a0:	d9d7      	bls.n	8000552 <__udivmoddi4+0x4e>
 80005a2:	2200      	movs	r2, #0
 80005a4:	2300      	movs	r3, #0
 80005a6:	9200      	str	r2, [sp, #0]
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	4663      	mov	r3, ip
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d0e9      	beq.n	8000584 <__udivmoddi4+0x80>
 80005b0:	07fb      	lsls	r3, r7, #31
 80005b2:	4698      	mov	r8, r3
 80005b4:	4641      	mov	r1, r8
 80005b6:	0872      	lsrs	r2, r6, #1
 80005b8:	430a      	orrs	r2, r1
 80005ba:	087b      	lsrs	r3, r7, #1
 80005bc:	4666      	mov	r6, ip
 80005be:	e00e      	b.n	80005de <__udivmoddi4+0xda>
 80005c0:	42ab      	cmp	r3, r5
 80005c2:	d101      	bne.n	80005c8 <__udivmoddi4+0xc4>
 80005c4:	42a2      	cmp	r2, r4
 80005c6:	d80c      	bhi.n	80005e2 <__udivmoddi4+0xde>
 80005c8:	1aa4      	subs	r4, r4, r2
 80005ca:	419d      	sbcs	r5, r3
 80005cc:	2001      	movs	r0, #1
 80005ce:	1924      	adds	r4, r4, r4
 80005d0:	416d      	adcs	r5, r5
 80005d2:	2100      	movs	r1, #0
 80005d4:	3e01      	subs	r6, #1
 80005d6:	1824      	adds	r4, r4, r0
 80005d8:	414d      	adcs	r5, r1
 80005da:	2e00      	cmp	r6, #0
 80005dc:	d006      	beq.n	80005ec <__udivmoddi4+0xe8>
 80005de:	42ab      	cmp	r3, r5
 80005e0:	d9ee      	bls.n	80005c0 <__udivmoddi4+0xbc>
 80005e2:	3e01      	subs	r6, #1
 80005e4:	1924      	adds	r4, r4, r4
 80005e6:	416d      	adcs	r5, r5
 80005e8:	2e00      	cmp	r6, #0
 80005ea:	d1f8      	bne.n	80005de <__udivmoddi4+0xda>
 80005ec:	9800      	ldr	r0, [sp, #0]
 80005ee:	9901      	ldr	r1, [sp, #4]
 80005f0:	4653      	mov	r3, sl
 80005f2:	1900      	adds	r0, r0, r4
 80005f4:	4169      	adcs	r1, r5
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	db23      	blt.n	8000642 <__udivmoddi4+0x13e>
 80005fa:	002b      	movs	r3, r5
 80005fc:	4652      	mov	r2, sl
 80005fe:	40d3      	lsrs	r3, r2
 8000600:	002a      	movs	r2, r5
 8000602:	4664      	mov	r4, ip
 8000604:	40e2      	lsrs	r2, r4
 8000606:	001c      	movs	r4, r3
 8000608:	4653      	mov	r3, sl
 800060a:	0015      	movs	r5, r2
 800060c:	2b00      	cmp	r3, #0
 800060e:	db2d      	blt.n	800066c <__udivmoddi4+0x168>
 8000610:	0026      	movs	r6, r4
 8000612:	4657      	mov	r7, sl
 8000614:	40be      	lsls	r6, r7
 8000616:	0033      	movs	r3, r6
 8000618:	0026      	movs	r6, r4
 800061a:	4667      	mov	r7, ip
 800061c:	40be      	lsls	r6, r7
 800061e:	0032      	movs	r2, r6
 8000620:	1a80      	subs	r0, r0, r2
 8000622:	4199      	sbcs	r1, r3
 8000624:	9000      	str	r0, [sp, #0]
 8000626:	9101      	str	r1, [sp, #4]
 8000628:	e7ac      	b.n	8000584 <__udivmoddi4+0x80>
 800062a:	4662      	mov	r2, ip
 800062c:	2320      	movs	r3, #32
 800062e:	1a9b      	subs	r3, r3, r2
 8000630:	464a      	mov	r2, r9
 8000632:	40da      	lsrs	r2, r3
 8000634:	4661      	mov	r1, ip
 8000636:	0013      	movs	r3, r2
 8000638:	4642      	mov	r2, r8
 800063a:	408a      	lsls	r2, r1
 800063c:	0017      	movs	r7, r2
 800063e:	431f      	orrs	r7, r3
 8000640:	e780      	b.n	8000544 <__udivmoddi4+0x40>
 8000642:	4662      	mov	r2, ip
 8000644:	2320      	movs	r3, #32
 8000646:	1a9b      	subs	r3, r3, r2
 8000648:	002a      	movs	r2, r5
 800064a:	4666      	mov	r6, ip
 800064c:	409a      	lsls	r2, r3
 800064e:	0023      	movs	r3, r4
 8000650:	40f3      	lsrs	r3, r6
 8000652:	4313      	orrs	r3, r2
 8000654:	e7d4      	b.n	8000600 <__udivmoddi4+0xfc>
 8000656:	4662      	mov	r2, ip
 8000658:	2320      	movs	r3, #32
 800065a:	2100      	movs	r1, #0
 800065c:	1a9b      	subs	r3, r3, r2
 800065e:	2200      	movs	r2, #0
 8000660:	9100      	str	r1, [sp, #0]
 8000662:	9201      	str	r2, [sp, #4]
 8000664:	2201      	movs	r2, #1
 8000666:	40da      	lsrs	r2, r3
 8000668:	9201      	str	r2, [sp, #4]
 800066a:	e780      	b.n	800056e <__udivmoddi4+0x6a>
 800066c:	2320      	movs	r3, #32
 800066e:	4662      	mov	r2, ip
 8000670:	0026      	movs	r6, r4
 8000672:	1a9b      	subs	r3, r3, r2
 8000674:	40de      	lsrs	r6, r3
 8000676:	002f      	movs	r7, r5
 8000678:	46b0      	mov	r8, r6
 800067a:	4666      	mov	r6, ip
 800067c:	40b7      	lsls	r7, r6
 800067e:	4646      	mov	r6, r8
 8000680:	003b      	movs	r3, r7
 8000682:	4333      	orrs	r3, r6
 8000684:	e7c8      	b.n	8000618 <__udivmoddi4+0x114>
 8000686:	46c0      	nop			; (mov r8, r8)

08000688 <__aeabi_fdiv>:
 8000688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800068a:	4657      	mov	r7, sl
 800068c:	464e      	mov	r6, r9
 800068e:	4645      	mov	r5, r8
 8000690:	46de      	mov	lr, fp
 8000692:	0244      	lsls	r4, r0, #9
 8000694:	b5e0      	push	{r5, r6, r7, lr}
 8000696:	0046      	lsls	r6, r0, #1
 8000698:	4688      	mov	r8, r1
 800069a:	0a64      	lsrs	r4, r4, #9
 800069c:	0e36      	lsrs	r6, r6, #24
 800069e:	0fc7      	lsrs	r7, r0, #31
 80006a0:	2e00      	cmp	r6, #0
 80006a2:	d063      	beq.n	800076c <__aeabi_fdiv+0xe4>
 80006a4:	2eff      	cmp	r6, #255	; 0xff
 80006a6:	d024      	beq.n	80006f2 <__aeabi_fdiv+0x6a>
 80006a8:	2380      	movs	r3, #128	; 0x80
 80006aa:	00e4      	lsls	r4, r4, #3
 80006ac:	04db      	lsls	r3, r3, #19
 80006ae:	431c      	orrs	r4, r3
 80006b0:	2300      	movs	r3, #0
 80006b2:	4699      	mov	r9, r3
 80006b4:	469b      	mov	fp, r3
 80006b6:	3e7f      	subs	r6, #127	; 0x7f
 80006b8:	4643      	mov	r3, r8
 80006ba:	4642      	mov	r2, r8
 80006bc:	025d      	lsls	r5, r3, #9
 80006be:	0fd2      	lsrs	r2, r2, #31
 80006c0:	005b      	lsls	r3, r3, #1
 80006c2:	0a6d      	lsrs	r5, r5, #9
 80006c4:	0e1b      	lsrs	r3, r3, #24
 80006c6:	4690      	mov	r8, r2
 80006c8:	4692      	mov	sl, r2
 80006ca:	d065      	beq.n	8000798 <__aeabi_fdiv+0x110>
 80006cc:	2bff      	cmp	r3, #255	; 0xff
 80006ce:	d055      	beq.n	800077c <__aeabi_fdiv+0xf4>
 80006d0:	2280      	movs	r2, #128	; 0x80
 80006d2:	2100      	movs	r1, #0
 80006d4:	00ed      	lsls	r5, r5, #3
 80006d6:	04d2      	lsls	r2, r2, #19
 80006d8:	3b7f      	subs	r3, #127	; 0x7f
 80006da:	4315      	orrs	r5, r2
 80006dc:	1af6      	subs	r6, r6, r3
 80006de:	4643      	mov	r3, r8
 80006e0:	464a      	mov	r2, r9
 80006e2:	407b      	eors	r3, r7
 80006e4:	2a0f      	cmp	r2, #15
 80006e6:	d900      	bls.n	80006ea <__aeabi_fdiv+0x62>
 80006e8:	e08d      	b.n	8000806 <__aeabi_fdiv+0x17e>
 80006ea:	486d      	ldr	r0, [pc, #436]	; (80008a0 <__aeabi_fdiv+0x218>)
 80006ec:	0092      	lsls	r2, r2, #2
 80006ee:	5882      	ldr	r2, [r0, r2]
 80006f0:	4697      	mov	pc, r2
 80006f2:	2c00      	cmp	r4, #0
 80006f4:	d154      	bne.n	80007a0 <__aeabi_fdiv+0x118>
 80006f6:	2308      	movs	r3, #8
 80006f8:	4699      	mov	r9, r3
 80006fa:	3b06      	subs	r3, #6
 80006fc:	26ff      	movs	r6, #255	; 0xff
 80006fe:	469b      	mov	fp, r3
 8000700:	e7da      	b.n	80006b8 <__aeabi_fdiv+0x30>
 8000702:	2500      	movs	r5, #0
 8000704:	4653      	mov	r3, sl
 8000706:	2902      	cmp	r1, #2
 8000708:	d01b      	beq.n	8000742 <__aeabi_fdiv+0xba>
 800070a:	2903      	cmp	r1, #3
 800070c:	d100      	bne.n	8000710 <__aeabi_fdiv+0x88>
 800070e:	e0bf      	b.n	8000890 <__aeabi_fdiv+0x208>
 8000710:	2901      	cmp	r1, #1
 8000712:	d028      	beq.n	8000766 <__aeabi_fdiv+0xde>
 8000714:	0030      	movs	r0, r6
 8000716:	307f      	adds	r0, #127	; 0x7f
 8000718:	2800      	cmp	r0, #0
 800071a:	dd20      	ble.n	800075e <__aeabi_fdiv+0xd6>
 800071c:	076a      	lsls	r2, r5, #29
 800071e:	d004      	beq.n	800072a <__aeabi_fdiv+0xa2>
 8000720:	220f      	movs	r2, #15
 8000722:	402a      	ands	r2, r5
 8000724:	2a04      	cmp	r2, #4
 8000726:	d000      	beq.n	800072a <__aeabi_fdiv+0xa2>
 8000728:	3504      	adds	r5, #4
 800072a:	012a      	lsls	r2, r5, #4
 800072c:	d503      	bpl.n	8000736 <__aeabi_fdiv+0xae>
 800072e:	0030      	movs	r0, r6
 8000730:	4a5c      	ldr	r2, [pc, #368]	; (80008a4 <__aeabi_fdiv+0x21c>)
 8000732:	3080      	adds	r0, #128	; 0x80
 8000734:	4015      	ands	r5, r2
 8000736:	28fe      	cmp	r0, #254	; 0xfe
 8000738:	dc03      	bgt.n	8000742 <__aeabi_fdiv+0xba>
 800073a:	01ac      	lsls	r4, r5, #6
 800073c:	0a64      	lsrs	r4, r4, #9
 800073e:	b2c2      	uxtb	r2, r0
 8000740:	e001      	b.n	8000746 <__aeabi_fdiv+0xbe>
 8000742:	22ff      	movs	r2, #255	; 0xff
 8000744:	2400      	movs	r4, #0
 8000746:	0264      	lsls	r4, r4, #9
 8000748:	05d2      	lsls	r2, r2, #23
 800074a:	0a60      	lsrs	r0, r4, #9
 800074c:	07db      	lsls	r3, r3, #31
 800074e:	4310      	orrs	r0, r2
 8000750:	4318      	orrs	r0, r3
 8000752:	bc3c      	pop	{r2, r3, r4, r5}
 8000754:	4690      	mov	r8, r2
 8000756:	4699      	mov	r9, r3
 8000758:	46a2      	mov	sl, r4
 800075a:	46ab      	mov	fp, r5
 800075c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800075e:	2201      	movs	r2, #1
 8000760:	1a10      	subs	r0, r2, r0
 8000762:	281b      	cmp	r0, #27
 8000764:	dd7c      	ble.n	8000860 <__aeabi_fdiv+0x1d8>
 8000766:	2200      	movs	r2, #0
 8000768:	2400      	movs	r4, #0
 800076a:	e7ec      	b.n	8000746 <__aeabi_fdiv+0xbe>
 800076c:	2c00      	cmp	r4, #0
 800076e:	d11d      	bne.n	80007ac <__aeabi_fdiv+0x124>
 8000770:	2304      	movs	r3, #4
 8000772:	4699      	mov	r9, r3
 8000774:	3b03      	subs	r3, #3
 8000776:	2600      	movs	r6, #0
 8000778:	469b      	mov	fp, r3
 800077a:	e79d      	b.n	80006b8 <__aeabi_fdiv+0x30>
 800077c:	3eff      	subs	r6, #255	; 0xff
 800077e:	2d00      	cmp	r5, #0
 8000780:	d120      	bne.n	80007c4 <__aeabi_fdiv+0x13c>
 8000782:	2102      	movs	r1, #2
 8000784:	4643      	mov	r3, r8
 8000786:	464a      	mov	r2, r9
 8000788:	407b      	eors	r3, r7
 800078a:	430a      	orrs	r2, r1
 800078c:	2a0f      	cmp	r2, #15
 800078e:	d8d8      	bhi.n	8000742 <__aeabi_fdiv+0xba>
 8000790:	4845      	ldr	r0, [pc, #276]	; (80008a8 <__aeabi_fdiv+0x220>)
 8000792:	0092      	lsls	r2, r2, #2
 8000794:	5882      	ldr	r2, [r0, r2]
 8000796:	4697      	mov	pc, r2
 8000798:	2d00      	cmp	r5, #0
 800079a:	d119      	bne.n	80007d0 <__aeabi_fdiv+0x148>
 800079c:	2101      	movs	r1, #1
 800079e:	e7f1      	b.n	8000784 <__aeabi_fdiv+0xfc>
 80007a0:	230c      	movs	r3, #12
 80007a2:	4699      	mov	r9, r3
 80007a4:	3b09      	subs	r3, #9
 80007a6:	26ff      	movs	r6, #255	; 0xff
 80007a8:	469b      	mov	fp, r3
 80007aa:	e785      	b.n	80006b8 <__aeabi_fdiv+0x30>
 80007ac:	0020      	movs	r0, r4
 80007ae:	f002 fa81 	bl	8002cb4 <__clzsi2>
 80007b2:	2676      	movs	r6, #118	; 0x76
 80007b4:	1f43      	subs	r3, r0, #5
 80007b6:	409c      	lsls	r4, r3
 80007b8:	2300      	movs	r3, #0
 80007ba:	4276      	negs	r6, r6
 80007bc:	1a36      	subs	r6, r6, r0
 80007be:	4699      	mov	r9, r3
 80007c0:	469b      	mov	fp, r3
 80007c2:	e779      	b.n	80006b8 <__aeabi_fdiv+0x30>
 80007c4:	464a      	mov	r2, r9
 80007c6:	2303      	movs	r3, #3
 80007c8:	431a      	orrs	r2, r3
 80007ca:	4691      	mov	r9, r2
 80007cc:	2103      	movs	r1, #3
 80007ce:	e786      	b.n	80006de <__aeabi_fdiv+0x56>
 80007d0:	0028      	movs	r0, r5
 80007d2:	f002 fa6f 	bl	8002cb4 <__clzsi2>
 80007d6:	1f43      	subs	r3, r0, #5
 80007d8:	1836      	adds	r6, r6, r0
 80007da:	409d      	lsls	r5, r3
 80007dc:	3676      	adds	r6, #118	; 0x76
 80007de:	2100      	movs	r1, #0
 80007e0:	e77d      	b.n	80006de <__aeabi_fdiv+0x56>
 80007e2:	2480      	movs	r4, #128	; 0x80
 80007e4:	2300      	movs	r3, #0
 80007e6:	03e4      	lsls	r4, r4, #15
 80007e8:	22ff      	movs	r2, #255	; 0xff
 80007ea:	e7ac      	b.n	8000746 <__aeabi_fdiv+0xbe>
 80007ec:	2500      	movs	r5, #0
 80007ee:	2380      	movs	r3, #128	; 0x80
 80007f0:	03db      	lsls	r3, r3, #15
 80007f2:	421c      	tst	r4, r3
 80007f4:	d028      	beq.n	8000848 <__aeabi_fdiv+0x1c0>
 80007f6:	421d      	tst	r5, r3
 80007f8:	d126      	bne.n	8000848 <__aeabi_fdiv+0x1c0>
 80007fa:	432b      	orrs	r3, r5
 80007fc:	025c      	lsls	r4, r3, #9
 80007fe:	0a64      	lsrs	r4, r4, #9
 8000800:	4643      	mov	r3, r8
 8000802:	22ff      	movs	r2, #255	; 0xff
 8000804:	e79f      	b.n	8000746 <__aeabi_fdiv+0xbe>
 8000806:	0162      	lsls	r2, r4, #5
 8000808:	016c      	lsls	r4, r5, #5
 800080a:	42a2      	cmp	r2, r4
 800080c:	d224      	bcs.n	8000858 <__aeabi_fdiv+0x1d0>
 800080e:	211b      	movs	r1, #27
 8000810:	2500      	movs	r5, #0
 8000812:	3e01      	subs	r6, #1
 8000814:	2701      	movs	r7, #1
 8000816:	0010      	movs	r0, r2
 8000818:	006d      	lsls	r5, r5, #1
 800081a:	0052      	lsls	r2, r2, #1
 800081c:	2800      	cmp	r0, #0
 800081e:	db01      	blt.n	8000824 <__aeabi_fdiv+0x19c>
 8000820:	4294      	cmp	r4, r2
 8000822:	d801      	bhi.n	8000828 <__aeabi_fdiv+0x1a0>
 8000824:	1b12      	subs	r2, r2, r4
 8000826:	433d      	orrs	r5, r7
 8000828:	3901      	subs	r1, #1
 800082a:	2900      	cmp	r1, #0
 800082c:	d1f3      	bne.n	8000816 <__aeabi_fdiv+0x18e>
 800082e:	0014      	movs	r4, r2
 8000830:	1e62      	subs	r2, r4, #1
 8000832:	4194      	sbcs	r4, r2
 8000834:	4325      	orrs	r5, r4
 8000836:	e76d      	b.n	8000714 <__aeabi_fdiv+0x8c>
 8000838:	46ba      	mov	sl, r7
 800083a:	4659      	mov	r1, fp
 800083c:	0025      	movs	r5, r4
 800083e:	4653      	mov	r3, sl
 8000840:	2902      	cmp	r1, #2
 8000842:	d000      	beq.n	8000846 <__aeabi_fdiv+0x1be>
 8000844:	e761      	b.n	800070a <__aeabi_fdiv+0x82>
 8000846:	e77c      	b.n	8000742 <__aeabi_fdiv+0xba>
 8000848:	2380      	movs	r3, #128	; 0x80
 800084a:	03db      	lsls	r3, r3, #15
 800084c:	431c      	orrs	r4, r3
 800084e:	0264      	lsls	r4, r4, #9
 8000850:	0a64      	lsrs	r4, r4, #9
 8000852:	003b      	movs	r3, r7
 8000854:	22ff      	movs	r2, #255	; 0xff
 8000856:	e776      	b.n	8000746 <__aeabi_fdiv+0xbe>
 8000858:	1b12      	subs	r2, r2, r4
 800085a:	211a      	movs	r1, #26
 800085c:	2501      	movs	r5, #1
 800085e:	e7d9      	b.n	8000814 <__aeabi_fdiv+0x18c>
 8000860:	369e      	adds	r6, #158	; 0x9e
 8000862:	002a      	movs	r2, r5
 8000864:	40b5      	lsls	r5, r6
 8000866:	002c      	movs	r4, r5
 8000868:	40c2      	lsrs	r2, r0
 800086a:	1e65      	subs	r5, r4, #1
 800086c:	41ac      	sbcs	r4, r5
 800086e:	4314      	orrs	r4, r2
 8000870:	0762      	lsls	r2, r4, #29
 8000872:	d004      	beq.n	800087e <__aeabi_fdiv+0x1f6>
 8000874:	220f      	movs	r2, #15
 8000876:	4022      	ands	r2, r4
 8000878:	2a04      	cmp	r2, #4
 800087a:	d000      	beq.n	800087e <__aeabi_fdiv+0x1f6>
 800087c:	3404      	adds	r4, #4
 800087e:	0162      	lsls	r2, r4, #5
 8000880:	d403      	bmi.n	800088a <__aeabi_fdiv+0x202>
 8000882:	01a4      	lsls	r4, r4, #6
 8000884:	0a64      	lsrs	r4, r4, #9
 8000886:	2200      	movs	r2, #0
 8000888:	e75d      	b.n	8000746 <__aeabi_fdiv+0xbe>
 800088a:	2201      	movs	r2, #1
 800088c:	2400      	movs	r4, #0
 800088e:	e75a      	b.n	8000746 <__aeabi_fdiv+0xbe>
 8000890:	2480      	movs	r4, #128	; 0x80
 8000892:	03e4      	lsls	r4, r4, #15
 8000894:	432c      	orrs	r4, r5
 8000896:	0264      	lsls	r4, r4, #9
 8000898:	0a64      	lsrs	r4, r4, #9
 800089a:	22ff      	movs	r2, #255	; 0xff
 800089c:	e753      	b.n	8000746 <__aeabi_fdiv+0xbe>
 800089e:	46c0      	nop			; (mov r8, r8)
 80008a0:	0800b378 	.word	0x0800b378
 80008a4:	f7ffffff 	.word	0xf7ffffff
 80008a8:	0800b3b8 	.word	0x0800b3b8

080008ac <__aeabi_fmul>:
 80008ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80008ae:	464e      	mov	r6, r9
 80008b0:	4657      	mov	r7, sl
 80008b2:	4645      	mov	r5, r8
 80008b4:	46de      	mov	lr, fp
 80008b6:	b5e0      	push	{r5, r6, r7, lr}
 80008b8:	0243      	lsls	r3, r0, #9
 80008ba:	0a5b      	lsrs	r3, r3, #9
 80008bc:	0045      	lsls	r5, r0, #1
 80008be:	b083      	sub	sp, #12
 80008c0:	1c0f      	adds	r7, r1, #0
 80008c2:	4699      	mov	r9, r3
 80008c4:	0e2d      	lsrs	r5, r5, #24
 80008c6:	0fc6      	lsrs	r6, r0, #31
 80008c8:	2d00      	cmp	r5, #0
 80008ca:	d057      	beq.n	800097c <__aeabi_fmul+0xd0>
 80008cc:	2dff      	cmp	r5, #255	; 0xff
 80008ce:	d024      	beq.n	800091a <__aeabi_fmul+0x6e>
 80008d0:	2080      	movs	r0, #128	; 0x80
 80008d2:	00db      	lsls	r3, r3, #3
 80008d4:	04c0      	lsls	r0, r0, #19
 80008d6:	4318      	orrs	r0, r3
 80008d8:	2300      	movs	r3, #0
 80008da:	4681      	mov	r9, r0
 80008dc:	469a      	mov	sl, r3
 80008de:	469b      	mov	fp, r3
 80008e0:	3d7f      	subs	r5, #127	; 0x7f
 80008e2:	027c      	lsls	r4, r7, #9
 80008e4:	007a      	lsls	r2, r7, #1
 80008e6:	0ffb      	lsrs	r3, r7, #31
 80008e8:	0a64      	lsrs	r4, r4, #9
 80008ea:	0e12      	lsrs	r2, r2, #24
 80008ec:	4698      	mov	r8, r3
 80008ee:	d023      	beq.n	8000938 <__aeabi_fmul+0x8c>
 80008f0:	2aff      	cmp	r2, #255	; 0xff
 80008f2:	d04b      	beq.n	800098c <__aeabi_fmul+0xe0>
 80008f4:	00e3      	lsls	r3, r4, #3
 80008f6:	2480      	movs	r4, #128	; 0x80
 80008f8:	2000      	movs	r0, #0
 80008fa:	04e4      	lsls	r4, r4, #19
 80008fc:	3a7f      	subs	r2, #127	; 0x7f
 80008fe:	431c      	orrs	r4, r3
 8000900:	18ad      	adds	r5, r5, r2
 8000902:	1c6b      	adds	r3, r5, #1
 8000904:	4647      	mov	r7, r8
 8000906:	9301      	str	r3, [sp, #4]
 8000908:	4653      	mov	r3, sl
 800090a:	4077      	eors	r7, r6
 800090c:	003a      	movs	r2, r7
 800090e:	2b0f      	cmp	r3, #15
 8000910:	d848      	bhi.n	80009a4 <__aeabi_fmul+0xf8>
 8000912:	497d      	ldr	r1, [pc, #500]	; (8000b08 <__aeabi_fmul+0x25c>)
 8000914:	009b      	lsls	r3, r3, #2
 8000916:	58cb      	ldr	r3, [r1, r3]
 8000918:	469f      	mov	pc, r3
 800091a:	2b00      	cmp	r3, #0
 800091c:	d000      	beq.n	8000920 <__aeabi_fmul+0x74>
 800091e:	e085      	b.n	8000a2c <__aeabi_fmul+0x180>
 8000920:	3308      	adds	r3, #8
 8000922:	469a      	mov	sl, r3
 8000924:	3b06      	subs	r3, #6
 8000926:	469b      	mov	fp, r3
 8000928:	027c      	lsls	r4, r7, #9
 800092a:	007a      	lsls	r2, r7, #1
 800092c:	0ffb      	lsrs	r3, r7, #31
 800092e:	25ff      	movs	r5, #255	; 0xff
 8000930:	0a64      	lsrs	r4, r4, #9
 8000932:	0e12      	lsrs	r2, r2, #24
 8000934:	4698      	mov	r8, r3
 8000936:	d1db      	bne.n	80008f0 <__aeabi_fmul+0x44>
 8000938:	2c00      	cmp	r4, #0
 800093a:	d000      	beq.n	800093e <__aeabi_fmul+0x92>
 800093c:	e090      	b.n	8000a60 <__aeabi_fmul+0x1b4>
 800093e:	4652      	mov	r2, sl
 8000940:	2301      	movs	r3, #1
 8000942:	431a      	orrs	r2, r3
 8000944:	4692      	mov	sl, r2
 8000946:	2001      	movs	r0, #1
 8000948:	e7db      	b.n	8000902 <__aeabi_fmul+0x56>
 800094a:	464c      	mov	r4, r9
 800094c:	4658      	mov	r0, fp
 800094e:	0017      	movs	r7, r2
 8000950:	2802      	cmp	r0, #2
 8000952:	d024      	beq.n	800099e <__aeabi_fmul+0xf2>
 8000954:	2803      	cmp	r0, #3
 8000956:	d100      	bne.n	800095a <__aeabi_fmul+0xae>
 8000958:	e0cf      	b.n	8000afa <__aeabi_fmul+0x24e>
 800095a:	2200      	movs	r2, #0
 800095c:	2300      	movs	r3, #0
 800095e:	2801      	cmp	r0, #1
 8000960:	d14d      	bne.n	80009fe <__aeabi_fmul+0x152>
 8000962:	0258      	lsls	r0, r3, #9
 8000964:	05d2      	lsls	r2, r2, #23
 8000966:	0a40      	lsrs	r0, r0, #9
 8000968:	07ff      	lsls	r7, r7, #31
 800096a:	4310      	orrs	r0, r2
 800096c:	4338      	orrs	r0, r7
 800096e:	b003      	add	sp, #12
 8000970:	bc3c      	pop	{r2, r3, r4, r5}
 8000972:	4690      	mov	r8, r2
 8000974:	4699      	mov	r9, r3
 8000976:	46a2      	mov	sl, r4
 8000978:	46ab      	mov	fp, r5
 800097a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800097c:	2b00      	cmp	r3, #0
 800097e:	d15b      	bne.n	8000a38 <__aeabi_fmul+0x18c>
 8000980:	2304      	movs	r3, #4
 8000982:	469a      	mov	sl, r3
 8000984:	3b03      	subs	r3, #3
 8000986:	2500      	movs	r5, #0
 8000988:	469b      	mov	fp, r3
 800098a:	e7aa      	b.n	80008e2 <__aeabi_fmul+0x36>
 800098c:	35ff      	adds	r5, #255	; 0xff
 800098e:	2c00      	cmp	r4, #0
 8000990:	d160      	bne.n	8000a54 <__aeabi_fmul+0x1a8>
 8000992:	4652      	mov	r2, sl
 8000994:	2302      	movs	r3, #2
 8000996:	431a      	orrs	r2, r3
 8000998:	4692      	mov	sl, r2
 800099a:	2002      	movs	r0, #2
 800099c:	e7b1      	b.n	8000902 <__aeabi_fmul+0x56>
 800099e:	22ff      	movs	r2, #255	; 0xff
 80009a0:	2300      	movs	r3, #0
 80009a2:	e7de      	b.n	8000962 <__aeabi_fmul+0xb6>
 80009a4:	464b      	mov	r3, r9
 80009a6:	0c1b      	lsrs	r3, r3, #16
 80009a8:	469c      	mov	ip, r3
 80009aa:	464b      	mov	r3, r9
 80009ac:	0426      	lsls	r6, r4, #16
 80009ae:	0c36      	lsrs	r6, r6, #16
 80009b0:	0418      	lsls	r0, r3, #16
 80009b2:	4661      	mov	r1, ip
 80009b4:	0033      	movs	r3, r6
 80009b6:	0c22      	lsrs	r2, r4, #16
 80009b8:	4664      	mov	r4, ip
 80009ba:	0c00      	lsrs	r0, r0, #16
 80009bc:	4343      	muls	r3, r0
 80009be:	434e      	muls	r6, r1
 80009c0:	4350      	muls	r0, r2
 80009c2:	4354      	muls	r4, r2
 80009c4:	1980      	adds	r0, r0, r6
 80009c6:	0c1a      	lsrs	r2, r3, #16
 80009c8:	1812      	adds	r2, r2, r0
 80009ca:	4296      	cmp	r6, r2
 80009cc:	d903      	bls.n	80009d6 <__aeabi_fmul+0x12a>
 80009ce:	2180      	movs	r1, #128	; 0x80
 80009d0:	0249      	lsls	r1, r1, #9
 80009d2:	468c      	mov	ip, r1
 80009d4:	4464      	add	r4, ip
 80009d6:	041b      	lsls	r3, r3, #16
 80009d8:	0c1b      	lsrs	r3, r3, #16
 80009da:	0410      	lsls	r0, r2, #16
 80009dc:	18c0      	adds	r0, r0, r3
 80009de:	0183      	lsls	r3, r0, #6
 80009e0:	1e5e      	subs	r6, r3, #1
 80009e2:	41b3      	sbcs	r3, r6
 80009e4:	0e80      	lsrs	r0, r0, #26
 80009e6:	4318      	orrs	r0, r3
 80009e8:	0c13      	lsrs	r3, r2, #16
 80009ea:	191b      	adds	r3, r3, r4
 80009ec:	019b      	lsls	r3, r3, #6
 80009ee:	4303      	orrs	r3, r0
 80009f0:	001c      	movs	r4, r3
 80009f2:	0123      	lsls	r3, r4, #4
 80009f4:	d579      	bpl.n	8000aea <__aeabi_fmul+0x23e>
 80009f6:	2301      	movs	r3, #1
 80009f8:	0862      	lsrs	r2, r4, #1
 80009fa:	401c      	ands	r4, r3
 80009fc:	4314      	orrs	r4, r2
 80009fe:	9a01      	ldr	r2, [sp, #4]
 8000a00:	327f      	adds	r2, #127	; 0x7f
 8000a02:	2a00      	cmp	r2, #0
 8000a04:	dd4d      	ble.n	8000aa2 <__aeabi_fmul+0x1f6>
 8000a06:	0763      	lsls	r3, r4, #29
 8000a08:	d004      	beq.n	8000a14 <__aeabi_fmul+0x168>
 8000a0a:	230f      	movs	r3, #15
 8000a0c:	4023      	ands	r3, r4
 8000a0e:	2b04      	cmp	r3, #4
 8000a10:	d000      	beq.n	8000a14 <__aeabi_fmul+0x168>
 8000a12:	3404      	adds	r4, #4
 8000a14:	0123      	lsls	r3, r4, #4
 8000a16:	d503      	bpl.n	8000a20 <__aeabi_fmul+0x174>
 8000a18:	4b3c      	ldr	r3, [pc, #240]	; (8000b0c <__aeabi_fmul+0x260>)
 8000a1a:	9a01      	ldr	r2, [sp, #4]
 8000a1c:	401c      	ands	r4, r3
 8000a1e:	3280      	adds	r2, #128	; 0x80
 8000a20:	2afe      	cmp	r2, #254	; 0xfe
 8000a22:	dcbc      	bgt.n	800099e <__aeabi_fmul+0xf2>
 8000a24:	01a3      	lsls	r3, r4, #6
 8000a26:	0a5b      	lsrs	r3, r3, #9
 8000a28:	b2d2      	uxtb	r2, r2
 8000a2a:	e79a      	b.n	8000962 <__aeabi_fmul+0xb6>
 8000a2c:	230c      	movs	r3, #12
 8000a2e:	469a      	mov	sl, r3
 8000a30:	3b09      	subs	r3, #9
 8000a32:	25ff      	movs	r5, #255	; 0xff
 8000a34:	469b      	mov	fp, r3
 8000a36:	e754      	b.n	80008e2 <__aeabi_fmul+0x36>
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f002 f93b 	bl	8002cb4 <__clzsi2>
 8000a3e:	464a      	mov	r2, r9
 8000a40:	1f43      	subs	r3, r0, #5
 8000a42:	2576      	movs	r5, #118	; 0x76
 8000a44:	409a      	lsls	r2, r3
 8000a46:	2300      	movs	r3, #0
 8000a48:	426d      	negs	r5, r5
 8000a4a:	4691      	mov	r9, r2
 8000a4c:	1a2d      	subs	r5, r5, r0
 8000a4e:	469a      	mov	sl, r3
 8000a50:	469b      	mov	fp, r3
 8000a52:	e746      	b.n	80008e2 <__aeabi_fmul+0x36>
 8000a54:	4652      	mov	r2, sl
 8000a56:	2303      	movs	r3, #3
 8000a58:	431a      	orrs	r2, r3
 8000a5a:	4692      	mov	sl, r2
 8000a5c:	2003      	movs	r0, #3
 8000a5e:	e750      	b.n	8000902 <__aeabi_fmul+0x56>
 8000a60:	0020      	movs	r0, r4
 8000a62:	f002 f927 	bl	8002cb4 <__clzsi2>
 8000a66:	1f43      	subs	r3, r0, #5
 8000a68:	1a2d      	subs	r5, r5, r0
 8000a6a:	409c      	lsls	r4, r3
 8000a6c:	3d76      	subs	r5, #118	; 0x76
 8000a6e:	2000      	movs	r0, #0
 8000a70:	e747      	b.n	8000902 <__aeabi_fmul+0x56>
 8000a72:	2380      	movs	r3, #128	; 0x80
 8000a74:	2700      	movs	r7, #0
 8000a76:	03db      	lsls	r3, r3, #15
 8000a78:	22ff      	movs	r2, #255	; 0xff
 8000a7a:	e772      	b.n	8000962 <__aeabi_fmul+0xb6>
 8000a7c:	4642      	mov	r2, r8
 8000a7e:	e766      	b.n	800094e <__aeabi_fmul+0xa2>
 8000a80:	464c      	mov	r4, r9
 8000a82:	0032      	movs	r2, r6
 8000a84:	4658      	mov	r0, fp
 8000a86:	e762      	b.n	800094e <__aeabi_fmul+0xa2>
 8000a88:	2380      	movs	r3, #128	; 0x80
 8000a8a:	464a      	mov	r2, r9
 8000a8c:	03db      	lsls	r3, r3, #15
 8000a8e:	421a      	tst	r2, r3
 8000a90:	d022      	beq.n	8000ad8 <__aeabi_fmul+0x22c>
 8000a92:	421c      	tst	r4, r3
 8000a94:	d120      	bne.n	8000ad8 <__aeabi_fmul+0x22c>
 8000a96:	4323      	orrs	r3, r4
 8000a98:	025b      	lsls	r3, r3, #9
 8000a9a:	0a5b      	lsrs	r3, r3, #9
 8000a9c:	4647      	mov	r7, r8
 8000a9e:	22ff      	movs	r2, #255	; 0xff
 8000aa0:	e75f      	b.n	8000962 <__aeabi_fmul+0xb6>
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	1a9a      	subs	r2, r3, r2
 8000aa6:	2a1b      	cmp	r2, #27
 8000aa8:	dc21      	bgt.n	8000aee <__aeabi_fmul+0x242>
 8000aaa:	0023      	movs	r3, r4
 8000aac:	9901      	ldr	r1, [sp, #4]
 8000aae:	40d3      	lsrs	r3, r2
 8000ab0:	319e      	adds	r1, #158	; 0x9e
 8000ab2:	408c      	lsls	r4, r1
 8000ab4:	001a      	movs	r2, r3
 8000ab6:	0023      	movs	r3, r4
 8000ab8:	1e5c      	subs	r4, r3, #1
 8000aba:	41a3      	sbcs	r3, r4
 8000abc:	4313      	orrs	r3, r2
 8000abe:	075a      	lsls	r2, r3, #29
 8000ac0:	d004      	beq.n	8000acc <__aeabi_fmul+0x220>
 8000ac2:	220f      	movs	r2, #15
 8000ac4:	401a      	ands	r2, r3
 8000ac6:	2a04      	cmp	r2, #4
 8000ac8:	d000      	beq.n	8000acc <__aeabi_fmul+0x220>
 8000aca:	3304      	adds	r3, #4
 8000acc:	015a      	lsls	r2, r3, #5
 8000ace:	d411      	bmi.n	8000af4 <__aeabi_fmul+0x248>
 8000ad0:	019b      	lsls	r3, r3, #6
 8000ad2:	0a5b      	lsrs	r3, r3, #9
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	e744      	b.n	8000962 <__aeabi_fmul+0xb6>
 8000ad8:	2380      	movs	r3, #128	; 0x80
 8000ada:	464a      	mov	r2, r9
 8000adc:	03db      	lsls	r3, r3, #15
 8000ade:	4313      	orrs	r3, r2
 8000ae0:	025b      	lsls	r3, r3, #9
 8000ae2:	0a5b      	lsrs	r3, r3, #9
 8000ae4:	0037      	movs	r7, r6
 8000ae6:	22ff      	movs	r2, #255	; 0xff
 8000ae8:	e73b      	b.n	8000962 <__aeabi_fmul+0xb6>
 8000aea:	9501      	str	r5, [sp, #4]
 8000aec:	e787      	b.n	80009fe <__aeabi_fmul+0x152>
 8000aee:	2200      	movs	r2, #0
 8000af0:	2300      	movs	r3, #0
 8000af2:	e736      	b.n	8000962 <__aeabi_fmul+0xb6>
 8000af4:	2201      	movs	r2, #1
 8000af6:	2300      	movs	r3, #0
 8000af8:	e733      	b.n	8000962 <__aeabi_fmul+0xb6>
 8000afa:	2380      	movs	r3, #128	; 0x80
 8000afc:	03db      	lsls	r3, r3, #15
 8000afe:	4323      	orrs	r3, r4
 8000b00:	025b      	lsls	r3, r3, #9
 8000b02:	0a5b      	lsrs	r3, r3, #9
 8000b04:	22ff      	movs	r2, #255	; 0xff
 8000b06:	e72c      	b.n	8000962 <__aeabi_fmul+0xb6>
 8000b08:	0800b3f8 	.word	0x0800b3f8
 8000b0c:	f7ffffff 	.word	0xf7ffffff

08000b10 <__aeabi_fsub>:
 8000b10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b12:	4647      	mov	r7, r8
 8000b14:	46ce      	mov	lr, r9
 8000b16:	0044      	lsls	r4, r0, #1
 8000b18:	0fc2      	lsrs	r2, r0, #31
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	0247      	lsls	r7, r0, #9
 8000b1e:	0248      	lsls	r0, r1, #9
 8000b20:	0a40      	lsrs	r0, r0, #9
 8000b22:	4684      	mov	ip, r0
 8000b24:	4666      	mov	r6, ip
 8000b26:	0048      	lsls	r0, r1, #1
 8000b28:	0a7f      	lsrs	r7, r7, #9
 8000b2a:	0e24      	lsrs	r4, r4, #24
 8000b2c:	00f6      	lsls	r6, r6, #3
 8000b2e:	0025      	movs	r5, r4
 8000b30:	4690      	mov	r8, r2
 8000b32:	00fb      	lsls	r3, r7, #3
 8000b34:	0e00      	lsrs	r0, r0, #24
 8000b36:	0fc9      	lsrs	r1, r1, #31
 8000b38:	46b1      	mov	r9, r6
 8000b3a:	28ff      	cmp	r0, #255	; 0xff
 8000b3c:	d100      	bne.n	8000b40 <__aeabi_fsub+0x30>
 8000b3e:	e085      	b.n	8000c4c <__aeabi_fsub+0x13c>
 8000b40:	2601      	movs	r6, #1
 8000b42:	4071      	eors	r1, r6
 8000b44:	1a26      	subs	r6, r4, r0
 8000b46:	4291      	cmp	r1, r2
 8000b48:	d057      	beq.n	8000bfa <__aeabi_fsub+0xea>
 8000b4a:	2e00      	cmp	r6, #0
 8000b4c:	dd43      	ble.n	8000bd6 <__aeabi_fsub+0xc6>
 8000b4e:	2800      	cmp	r0, #0
 8000b50:	d000      	beq.n	8000b54 <__aeabi_fsub+0x44>
 8000b52:	e07f      	b.n	8000c54 <__aeabi_fsub+0x144>
 8000b54:	4649      	mov	r1, r9
 8000b56:	2900      	cmp	r1, #0
 8000b58:	d100      	bne.n	8000b5c <__aeabi_fsub+0x4c>
 8000b5a:	e0aa      	b.n	8000cb2 <__aeabi_fsub+0x1a2>
 8000b5c:	3e01      	subs	r6, #1
 8000b5e:	2e00      	cmp	r6, #0
 8000b60:	d000      	beq.n	8000b64 <__aeabi_fsub+0x54>
 8000b62:	e0f7      	b.n	8000d54 <__aeabi_fsub+0x244>
 8000b64:	1a5b      	subs	r3, r3, r1
 8000b66:	015a      	lsls	r2, r3, #5
 8000b68:	d400      	bmi.n	8000b6c <__aeabi_fsub+0x5c>
 8000b6a:	e08b      	b.n	8000c84 <__aeabi_fsub+0x174>
 8000b6c:	019b      	lsls	r3, r3, #6
 8000b6e:	099c      	lsrs	r4, r3, #6
 8000b70:	0020      	movs	r0, r4
 8000b72:	f002 f89f 	bl	8002cb4 <__clzsi2>
 8000b76:	3805      	subs	r0, #5
 8000b78:	4084      	lsls	r4, r0
 8000b7a:	4285      	cmp	r5, r0
 8000b7c:	dd00      	ble.n	8000b80 <__aeabi_fsub+0x70>
 8000b7e:	e0d3      	b.n	8000d28 <__aeabi_fsub+0x218>
 8000b80:	1b45      	subs	r5, r0, r5
 8000b82:	0023      	movs	r3, r4
 8000b84:	2020      	movs	r0, #32
 8000b86:	3501      	adds	r5, #1
 8000b88:	40eb      	lsrs	r3, r5
 8000b8a:	1b45      	subs	r5, r0, r5
 8000b8c:	40ac      	lsls	r4, r5
 8000b8e:	1e62      	subs	r2, r4, #1
 8000b90:	4194      	sbcs	r4, r2
 8000b92:	4323      	orrs	r3, r4
 8000b94:	2407      	movs	r4, #7
 8000b96:	2500      	movs	r5, #0
 8000b98:	401c      	ands	r4, r3
 8000b9a:	2201      	movs	r2, #1
 8000b9c:	4641      	mov	r1, r8
 8000b9e:	400a      	ands	r2, r1
 8000ba0:	2c00      	cmp	r4, #0
 8000ba2:	d004      	beq.n	8000bae <__aeabi_fsub+0x9e>
 8000ba4:	210f      	movs	r1, #15
 8000ba6:	4019      	ands	r1, r3
 8000ba8:	2904      	cmp	r1, #4
 8000baa:	d000      	beq.n	8000bae <__aeabi_fsub+0x9e>
 8000bac:	3304      	adds	r3, #4
 8000bae:	0159      	lsls	r1, r3, #5
 8000bb0:	d400      	bmi.n	8000bb4 <__aeabi_fsub+0xa4>
 8000bb2:	e080      	b.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000bb4:	3501      	adds	r5, #1
 8000bb6:	b2ec      	uxtb	r4, r5
 8000bb8:	2dff      	cmp	r5, #255	; 0xff
 8000bba:	d000      	beq.n	8000bbe <__aeabi_fsub+0xae>
 8000bbc:	e0a3      	b.n	8000d06 <__aeabi_fsub+0x1f6>
 8000bbe:	24ff      	movs	r4, #255	; 0xff
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	025b      	lsls	r3, r3, #9
 8000bc4:	05e4      	lsls	r4, r4, #23
 8000bc6:	0a58      	lsrs	r0, r3, #9
 8000bc8:	07d2      	lsls	r2, r2, #31
 8000bca:	4320      	orrs	r0, r4
 8000bcc:	4310      	orrs	r0, r2
 8000bce:	bc0c      	pop	{r2, r3}
 8000bd0:	4690      	mov	r8, r2
 8000bd2:	4699      	mov	r9, r3
 8000bd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000bd6:	2e00      	cmp	r6, #0
 8000bd8:	d174      	bne.n	8000cc4 <__aeabi_fsub+0x1b4>
 8000bda:	1c60      	adds	r0, r4, #1
 8000bdc:	b2c0      	uxtb	r0, r0
 8000bde:	2801      	cmp	r0, #1
 8000be0:	dc00      	bgt.n	8000be4 <__aeabi_fsub+0xd4>
 8000be2:	e0a7      	b.n	8000d34 <__aeabi_fsub+0x224>
 8000be4:	464a      	mov	r2, r9
 8000be6:	1a9c      	subs	r4, r3, r2
 8000be8:	0162      	lsls	r2, r4, #5
 8000bea:	d500      	bpl.n	8000bee <__aeabi_fsub+0xde>
 8000bec:	e0b6      	b.n	8000d5c <__aeabi_fsub+0x24c>
 8000bee:	2c00      	cmp	r4, #0
 8000bf0:	d1be      	bne.n	8000b70 <__aeabi_fsub+0x60>
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2400      	movs	r4, #0
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	e7e3      	b.n	8000bc2 <__aeabi_fsub+0xb2>
 8000bfa:	2e00      	cmp	r6, #0
 8000bfc:	dc00      	bgt.n	8000c00 <__aeabi_fsub+0xf0>
 8000bfe:	e085      	b.n	8000d0c <__aeabi_fsub+0x1fc>
 8000c00:	2800      	cmp	r0, #0
 8000c02:	d046      	beq.n	8000c92 <__aeabi_fsub+0x182>
 8000c04:	2cff      	cmp	r4, #255	; 0xff
 8000c06:	d049      	beq.n	8000c9c <__aeabi_fsub+0x18c>
 8000c08:	2280      	movs	r2, #128	; 0x80
 8000c0a:	4648      	mov	r0, r9
 8000c0c:	04d2      	lsls	r2, r2, #19
 8000c0e:	4310      	orrs	r0, r2
 8000c10:	4681      	mov	r9, r0
 8000c12:	2201      	movs	r2, #1
 8000c14:	2e1b      	cmp	r6, #27
 8000c16:	dc09      	bgt.n	8000c2c <__aeabi_fsub+0x11c>
 8000c18:	2020      	movs	r0, #32
 8000c1a:	464c      	mov	r4, r9
 8000c1c:	1b80      	subs	r0, r0, r6
 8000c1e:	4084      	lsls	r4, r0
 8000c20:	464a      	mov	r2, r9
 8000c22:	0020      	movs	r0, r4
 8000c24:	40f2      	lsrs	r2, r6
 8000c26:	1e44      	subs	r4, r0, #1
 8000c28:	41a0      	sbcs	r0, r4
 8000c2a:	4302      	orrs	r2, r0
 8000c2c:	189b      	adds	r3, r3, r2
 8000c2e:	015a      	lsls	r2, r3, #5
 8000c30:	d528      	bpl.n	8000c84 <__aeabi_fsub+0x174>
 8000c32:	3501      	adds	r5, #1
 8000c34:	2dff      	cmp	r5, #255	; 0xff
 8000c36:	d100      	bne.n	8000c3a <__aeabi_fsub+0x12a>
 8000c38:	e0a8      	b.n	8000d8c <__aeabi_fsub+0x27c>
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	2407      	movs	r4, #7
 8000c3e:	4994      	ldr	r1, [pc, #592]	; (8000e90 <__aeabi_fsub+0x380>)
 8000c40:	401a      	ands	r2, r3
 8000c42:	085b      	lsrs	r3, r3, #1
 8000c44:	400b      	ands	r3, r1
 8000c46:	4313      	orrs	r3, r2
 8000c48:	401c      	ands	r4, r3
 8000c4a:	e7a6      	b.n	8000b9a <__aeabi_fsub+0x8a>
 8000c4c:	2e00      	cmp	r6, #0
 8000c4e:	d000      	beq.n	8000c52 <__aeabi_fsub+0x142>
 8000c50:	e778      	b.n	8000b44 <__aeabi_fsub+0x34>
 8000c52:	e775      	b.n	8000b40 <__aeabi_fsub+0x30>
 8000c54:	2cff      	cmp	r4, #255	; 0xff
 8000c56:	d054      	beq.n	8000d02 <__aeabi_fsub+0x1f2>
 8000c58:	2280      	movs	r2, #128	; 0x80
 8000c5a:	4649      	mov	r1, r9
 8000c5c:	04d2      	lsls	r2, r2, #19
 8000c5e:	4311      	orrs	r1, r2
 8000c60:	4689      	mov	r9, r1
 8000c62:	2201      	movs	r2, #1
 8000c64:	2e1b      	cmp	r6, #27
 8000c66:	dc09      	bgt.n	8000c7c <__aeabi_fsub+0x16c>
 8000c68:	2120      	movs	r1, #32
 8000c6a:	4648      	mov	r0, r9
 8000c6c:	1b89      	subs	r1, r1, r6
 8000c6e:	4088      	lsls	r0, r1
 8000c70:	464a      	mov	r2, r9
 8000c72:	0001      	movs	r1, r0
 8000c74:	40f2      	lsrs	r2, r6
 8000c76:	1e48      	subs	r0, r1, #1
 8000c78:	4181      	sbcs	r1, r0
 8000c7a:	430a      	orrs	r2, r1
 8000c7c:	1a9b      	subs	r3, r3, r2
 8000c7e:	015a      	lsls	r2, r3, #5
 8000c80:	d500      	bpl.n	8000c84 <__aeabi_fsub+0x174>
 8000c82:	e773      	b.n	8000b6c <__aeabi_fsub+0x5c>
 8000c84:	2201      	movs	r2, #1
 8000c86:	4641      	mov	r1, r8
 8000c88:	400a      	ands	r2, r1
 8000c8a:	0759      	lsls	r1, r3, #29
 8000c8c:	d000      	beq.n	8000c90 <__aeabi_fsub+0x180>
 8000c8e:	e789      	b.n	8000ba4 <__aeabi_fsub+0x94>
 8000c90:	e011      	b.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000c92:	4648      	mov	r0, r9
 8000c94:	2800      	cmp	r0, #0
 8000c96:	d158      	bne.n	8000d4a <__aeabi_fsub+0x23a>
 8000c98:	2cff      	cmp	r4, #255	; 0xff
 8000c9a:	d10c      	bne.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000c9c:	08db      	lsrs	r3, r3, #3
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d100      	bne.n	8000ca4 <__aeabi_fsub+0x194>
 8000ca2:	e78c      	b.n	8000bbe <__aeabi_fsub+0xae>
 8000ca4:	2080      	movs	r0, #128	; 0x80
 8000ca6:	03c0      	lsls	r0, r0, #15
 8000ca8:	4303      	orrs	r3, r0
 8000caa:	025b      	lsls	r3, r3, #9
 8000cac:	0a5b      	lsrs	r3, r3, #9
 8000cae:	24ff      	movs	r4, #255	; 0xff
 8000cb0:	e787      	b.n	8000bc2 <__aeabi_fsub+0xb2>
 8000cb2:	2cff      	cmp	r4, #255	; 0xff
 8000cb4:	d025      	beq.n	8000d02 <__aeabi_fsub+0x1f2>
 8000cb6:	08db      	lsrs	r3, r3, #3
 8000cb8:	2dff      	cmp	r5, #255	; 0xff
 8000cba:	d0f0      	beq.n	8000c9e <__aeabi_fsub+0x18e>
 8000cbc:	025b      	lsls	r3, r3, #9
 8000cbe:	0a5b      	lsrs	r3, r3, #9
 8000cc0:	b2ec      	uxtb	r4, r5
 8000cc2:	e77e      	b.n	8000bc2 <__aeabi_fsub+0xb2>
 8000cc4:	2c00      	cmp	r4, #0
 8000cc6:	d04d      	beq.n	8000d64 <__aeabi_fsub+0x254>
 8000cc8:	28ff      	cmp	r0, #255	; 0xff
 8000cca:	d018      	beq.n	8000cfe <__aeabi_fsub+0x1ee>
 8000ccc:	2480      	movs	r4, #128	; 0x80
 8000cce:	04e4      	lsls	r4, r4, #19
 8000cd0:	4272      	negs	r2, r6
 8000cd2:	4323      	orrs	r3, r4
 8000cd4:	2a1b      	cmp	r2, #27
 8000cd6:	dd00      	ble.n	8000cda <__aeabi_fsub+0x1ca>
 8000cd8:	e0c4      	b.n	8000e64 <__aeabi_fsub+0x354>
 8000cda:	001c      	movs	r4, r3
 8000cdc:	2520      	movs	r5, #32
 8000cde:	40d4      	lsrs	r4, r2
 8000ce0:	1aaa      	subs	r2, r5, r2
 8000ce2:	4093      	lsls	r3, r2
 8000ce4:	1e5a      	subs	r2, r3, #1
 8000ce6:	4193      	sbcs	r3, r2
 8000ce8:	4323      	orrs	r3, r4
 8000cea:	464a      	mov	r2, r9
 8000cec:	0005      	movs	r5, r0
 8000cee:	1ad3      	subs	r3, r2, r3
 8000cf0:	4688      	mov	r8, r1
 8000cf2:	e738      	b.n	8000b66 <__aeabi_fsub+0x56>
 8000cf4:	1c72      	adds	r2, r6, #1
 8000cf6:	d0f8      	beq.n	8000cea <__aeabi_fsub+0x1da>
 8000cf8:	43f2      	mvns	r2, r6
 8000cfa:	28ff      	cmp	r0, #255	; 0xff
 8000cfc:	d1ea      	bne.n	8000cd4 <__aeabi_fsub+0x1c4>
 8000cfe:	000a      	movs	r2, r1
 8000d00:	464b      	mov	r3, r9
 8000d02:	25ff      	movs	r5, #255	; 0xff
 8000d04:	e7d7      	b.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000d06:	019b      	lsls	r3, r3, #6
 8000d08:	0a5b      	lsrs	r3, r3, #9
 8000d0a:	e75a      	b.n	8000bc2 <__aeabi_fsub+0xb2>
 8000d0c:	2e00      	cmp	r6, #0
 8000d0e:	d141      	bne.n	8000d94 <__aeabi_fsub+0x284>
 8000d10:	1c65      	adds	r5, r4, #1
 8000d12:	b2e9      	uxtb	r1, r5
 8000d14:	2901      	cmp	r1, #1
 8000d16:	dd45      	ble.n	8000da4 <__aeabi_fsub+0x294>
 8000d18:	2dff      	cmp	r5, #255	; 0xff
 8000d1a:	d100      	bne.n	8000d1e <__aeabi_fsub+0x20e>
 8000d1c:	e74f      	b.n	8000bbe <__aeabi_fsub+0xae>
 8000d1e:	2407      	movs	r4, #7
 8000d20:	444b      	add	r3, r9
 8000d22:	085b      	lsrs	r3, r3, #1
 8000d24:	401c      	ands	r4, r3
 8000d26:	e738      	b.n	8000b9a <__aeabi_fsub+0x8a>
 8000d28:	2207      	movs	r2, #7
 8000d2a:	4b5a      	ldr	r3, [pc, #360]	; (8000e94 <__aeabi_fsub+0x384>)
 8000d2c:	1a2d      	subs	r5, r5, r0
 8000d2e:	4023      	ands	r3, r4
 8000d30:	4014      	ands	r4, r2
 8000d32:	e732      	b.n	8000b9a <__aeabi_fsub+0x8a>
 8000d34:	2c00      	cmp	r4, #0
 8000d36:	d11d      	bne.n	8000d74 <__aeabi_fsub+0x264>
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d17a      	bne.n	8000e32 <__aeabi_fsub+0x322>
 8000d3c:	464b      	mov	r3, r9
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d100      	bne.n	8000d44 <__aeabi_fsub+0x234>
 8000d42:	e091      	b.n	8000e68 <__aeabi_fsub+0x358>
 8000d44:	000a      	movs	r2, r1
 8000d46:	2500      	movs	r5, #0
 8000d48:	e7b5      	b.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000d4a:	3e01      	subs	r6, #1
 8000d4c:	2e00      	cmp	r6, #0
 8000d4e:	d119      	bne.n	8000d84 <__aeabi_fsub+0x274>
 8000d50:	444b      	add	r3, r9
 8000d52:	e76c      	b.n	8000c2e <__aeabi_fsub+0x11e>
 8000d54:	2cff      	cmp	r4, #255	; 0xff
 8000d56:	d184      	bne.n	8000c62 <__aeabi_fsub+0x152>
 8000d58:	25ff      	movs	r5, #255	; 0xff
 8000d5a:	e7ac      	b.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000d5c:	464a      	mov	r2, r9
 8000d5e:	4688      	mov	r8, r1
 8000d60:	1ad4      	subs	r4, r2, r3
 8000d62:	e705      	b.n	8000b70 <__aeabi_fsub+0x60>
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d1c5      	bne.n	8000cf4 <__aeabi_fsub+0x1e4>
 8000d68:	000a      	movs	r2, r1
 8000d6a:	28ff      	cmp	r0, #255	; 0xff
 8000d6c:	d0c8      	beq.n	8000d00 <__aeabi_fsub+0x1f0>
 8000d6e:	0005      	movs	r5, r0
 8000d70:	464b      	mov	r3, r9
 8000d72:	e7a0      	b.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	d149      	bne.n	8000e0c <__aeabi_fsub+0x2fc>
 8000d78:	464b      	mov	r3, r9
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d077      	beq.n	8000e6e <__aeabi_fsub+0x35e>
 8000d7e:	000a      	movs	r2, r1
 8000d80:	25ff      	movs	r5, #255	; 0xff
 8000d82:	e798      	b.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000d84:	2cff      	cmp	r4, #255	; 0xff
 8000d86:	d000      	beq.n	8000d8a <__aeabi_fsub+0x27a>
 8000d88:	e743      	b.n	8000c12 <__aeabi_fsub+0x102>
 8000d8a:	e787      	b.n	8000c9c <__aeabi_fsub+0x18c>
 8000d8c:	000a      	movs	r2, r1
 8000d8e:	24ff      	movs	r4, #255	; 0xff
 8000d90:	2300      	movs	r3, #0
 8000d92:	e716      	b.n	8000bc2 <__aeabi_fsub+0xb2>
 8000d94:	2c00      	cmp	r4, #0
 8000d96:	d115      	bne.n	8000dc4 <__aeabi_fsub+0x2b4>
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d157      	bne.n	8000e4c <__aeabi_fsub+0x33c>
 8000d9c:	28ff      	cmp	r0, #255	; 0xff
 8000d9e:	d1e6      	bne.n	8000d6e <__aeabi_fsub+0x25e>
 8000da0:	464b      	mov	r3, r9
 8000da2:	e77b      	b.n	8000c9c <__aeabi_fsub+0x18c>
 8000da4:	2c00      	cmp	r4, #0
 8000da6:	d120      	bne.n	8000dea <__aeabi_fsub+0x2da>
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d057      	beq.n	8000e5c <__aeabi_fsub+0x34c>
 8000dac:	4649      	mov	r1, r9
 8000dae:	2900      	cmp	r1, #0
 8000db0:	d053      	beq.n	8000e5a <__aeabi_fsub+0x34a>
 8000db2:	444b      	add	r3, r9
 8000db4:	015a      	lsls	r2, r3, #5
 8000db6:	d568      	bpl.n	8000e8a <__aeabi_fsub+0x37a>
 8000db8:	2407      	movs	r4, #7
 8000dba:	4a36      	ldr	r2, [pc, #216]	; (8000e94 <__aeabi_fsub+0x384>)
 8000dbc:	401c      	ands	r4, r3
 8000dbe:	2501      	movs	r5, #1
 8000dc0:	4013      	ands	r3, r2
 8000dc2:	e6ea      	b.n	8000b9a <__aeabi_fsub+0x8a>
 8000dc4:	28ff      	cmp	r0, #255	; 0xff
 8000dc6:	d0eb      	beq.n	8000da0 <__aeabi_fsub+0x290>
 8000dc8:	2280      	movs	r2, #128	; 0x80
 8000dca:	04d2      	lsls	r2, r2, #19
 8000dcc:	4276      	negs	r6, r6
 8000dce:	4313      	orrs	r3, r2
 8000dd0:	2e1b      	cmp	r6, #27
 8000dd2:	dc53      	bgt.n	8000e7c <__aeabi_fsub+0x36c>
 8000dd4:	2520      	movs	r5, #32
 8000dd6:	1bad      	subs	r5, r5, r6
 8000dd8:	001a      	movs	r2, r3
 8000dda:	40ab      	lsls	r3, r5
 8000ddc:	40f2      	lsrs	r2, r6
 8000dde:	1e5c      	subs	r4, r3, #1
 8000de0:	41a3      	sbcs	r3, r4
 8000de2:	4313      	orrs	r3, r2
 8000de4:	444b      	add	r3, r9
 8000de6:	0005      	movs	r5, r0
 8000de8:	e721      	b.n	8000c2e <__aeabi_fsub+0x11e>
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d0d8      	beq.n	8000da0 <__aeabi_fsub+0x290>
 8000dee:	4649      	mov	r1, r9
 8000df0:	2900      	cmp	r1, #0
 8000df2:	d100      	bne.n	8000df6 <__aeabi_fsub+0x2e6>
 8000df4:	e752      	b.n	8000c9c <__aeabi_fsub+0x18c>
 8000df6:	2180      	movs	r1, #128	; 0x80
 8000df8:	03c9      	lsls	r1, r1, #15
 8000dfa:	420f      	tst	r7, r1
 8000dfc:	d100      	bne.n	8000e00 <__aeabi_fsub+0x2f0>
 8000dfe:	e74d      	b.n	8000c9c <__aeabi_fsub+0x18c>
 8000e00:	4660      	mov	r0, ip
 8000e02:	4208      	tst	r0, r1
 8000e04:	d000      	beq.n	8000e08 <__aeabi_fsub+0x2f8>
 8000e06:	e749      	b.n	8000c9c <__aeabi_fsub+0x18c>
 8000e08:	464b      	mov	r3, r9
 8000e0a:	e747      	b.n	8000c9c <__aeabi_fsub+0x18c>
 8000e0c:	4648      	mov	r0, r9
 8000e0e:	25ff      	movs	r5, #255	; 0xff
 8000e10:	2800      	cmp	r0, #0
 8000e12:	d100      	bne.n	8000e16 <__aeabi_fsub+0x306>
 8000e14:	e74f      	b.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000e16:	2280      	movs	r2, #128	; 0x80
 8000e18:	03d2      	lsls	r2, r2, #15
 8000e1a:	4217      	tst	r7, r2
 8000e1c:	d004      	beq.n	8000e28 <__aeabi_fsub+0x318>
 8000e1e:	4660      	mov	r0, ip
 8000e20:	4210      	tst	r0, r2
 8000e22:	d101      	bne.n	8000e28 <__aeabi_fsub+0x318>
 8000e24:	464b      	mov	r3, r9
 8000e26:	4688      	mov	r8, r1
 8000e28:	2201      	movs	r2, #1
 8000e2a:	4641      	mov	r1, r8
 8000e2c:	25ff      	movs	r5, #255	; 0xff
 8000e2e:	400a      	ands	r2, r1
 8000e30:	e741      	b.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000e32:	4648      	mov	r0, r9
 8000e34:	2800      	cmp	r0, #0
 8000e36:	d01f      	beq.n	8000e78 <__aeabi_fsub+0x368>
 8000e38:	1a1a      	subs	r2, r3, r0
 8000e3a:	0150      	lsls	r0, r2, #5
 8000e3c:	d520      	bpl.n	8000e80 <__aeabi_fsub+0x370>
 8000e3e:	464a      	mov	r2, r9
 8000e40:	2407      	movs	r4, #7
 8000e42:	1ad3      	subs	r3, r2, r3
 8000e44:	401c      	ands	r4, r3
 8000e46:	4688      	mov	r8, r1
 8000e48:	2500      	movs	r5, #0
 8000e4a:	e6a6      	b.n	8000b9a <__aeabi_fsub+0x8a>
 8000e4c:	1c74      	adds	r4, r6, #1
 8000e4e:	d0c9      	beq.n	8000de4 <__aeabi_fsub+0x2d4>
 8000e50:	43f6      	mvns	r6, r6
 8000e52:	28ff      	cmp	r0, #255	; 0xff
 8000e54:	d1bc      	bne.n	8000dd0 <__aeabi_fsub+0x2c0>
 8000e56:	464b      	mov	r3, r9
 8000e58:	e720      	b.n	8000c9c <__aeabi_fsub+0x18c>
 8000e5a:	4699      	mov	r9, r3
 8000e5c:	464b      	mov	r3, r9
 8000e5e:	2500      	movs	r5, #0
 8000e60:	08db      	lsrs	r3, r3, #3
 8000e62:	e72b      	b.n	8000cbc <__aeabi_fsub+0x1ac>
 8000e64:	2301      	movs	r3, #1
 8000e66:	e740      	b.n	8000cea <__aeabi_fsub+0x1da>
 8000e68:	2200      	movs	r2, #0
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e6a9      	b.n	8000bc2 <__aeabi_fsub+0xb2>
 8000e6e:	2380      	movs	r3, #128	; 0x80
 8000e70:	2200      	movs	r2, #0
 8000e72:	03db      	lsls	r3, r3, #15
 8000e74:	24ff      	movs	r4, #255	; 0xff
 8000e76:	e6a4      	b.n	8000bc2 <__aeabi_fsub+0xb2>
 8000e78:	2500      	movs	r5, #0
 8000e7a:	e71c      	b.n	8000cb6 <__aeabi_fsub+0x1a6>
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	e7b1      	b.n	8000de4 <__aeabi_fsub+0x2d4>
 8000e80:	2a00      	cmp	r2, #0
 8000e82:	d0f1      	beq.n	8000e68 <__aeabi_fsub+0x358>
 8000e84:	0013      	movs	r3, r2
 8000e86:	2500      	movs	r5, #0
 8000e88:	e6fc      	b.n	8000c84 <__aeabi_fsub+0x174>
 8000e8a:	2500      	movs	r5, #0
 8000e8c:	e6fa      	b.n	8000c84 <__aeabi_fsub+0x174>
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	7dffffff 	.word	0x7dffffff
 8000e94:	fbffffff 	.word	0xfbffffff

08000e98 <__aeabi_f2iz>:
 8000e98:	0241      	lsls	r1, r0, #9
 8000e9a:	0042      	lsls	r2, r0, #1
 8000e9c:	0fc3      	lsrs	r3, r0, #31
 8000e9e:	0a49      	lsrs	r1, r1, #9
 8000ea0:	0e12      	lsrs	r2, r2, #24
 8000ea2:	2000      	movs	r0, #0
 8000ea4:	2a7e      	cmp	r2, #126	; 0x7e
 8000ea6:	d90d      	bls.n	8000ec4 <__aeabi_f2iz+0x2c>
 8000ea8:	2a9d      	cmp	r2, #157	; 0x9d
 8000eaa:	d80c      	bhi.n	8000ec6 <__aeabi_f2iz+0x2e>
 8000eac:	2080      	movs	r0, #128	; 0x80
 8000eae:	0400      	lsls	r0, r0, #16
 8000eb0:	4301      	orrs	r1, r0
 8000eb2:	2a95      	cmp	r2, #149	; 0x95
 8000eb4:	dc0a      	bgt.n	8000ecc <__aeabi_f2iz+0x34>
 8000eb6:	2096      	movs	r0, #150	; 0x96
 8000eb8:	1a82      	subs	r2, r0, r2
 8000eba:	40d1      	lsrs	r1, r2
 8000ebc:	4248      	negs	r0, r1
 8000ebe:	2b00      	cmp	r3, #0
 8000ec0:	d100      	bne.n	8000ec4 <__aeabi_f2iz+0x2c>
 8000ec2:	0008      	movs	r0, r1
 8000ec4:	4770      	bx	lr
 8000ec6:	4a03      	ldr	r2, [pc, #12]	; (8000ed4 <__aeabi_f2iz+0x3c>)
 8000ec8:	1898      	adds	r0, r3, r2
 8000eca:	e7fb      	b.n	8000ec4 <__aeabi_f2iz+0x2c>
 8000ecc:	3a96      	subs	r2, #150	; 0x96
 8000ece:	4091      	lsls	r1, r2
 8000ed0:	e7f4      	b.n	8000ebc <__aeabi_f2iz+0x24>
 8000ed2:	46c0      	nop			; (mov r8, r8)
 8000ed4:	7fffffff 	.word	0x7fffffff

08000ed8 <__aeabi_ui2f>:
 8000ed8:	b570      	push	{r4, r5, r6, lr}
 8000eda:	1e04      	subs	r4, r0, #0
 8000edc:	d034      	beq.n	8000f48 <__aeabi_ui2f+0x70>
 8000ede:	f001 fee9 	bl	8002cb4 <__clzsi2>
 8000ee2:	229e      	movs	r2, #158	; 0x9e
 8000ee4:	1a12      	subs	r2, r2, r0
 8000ee6:	2a96      	cmp	r2, #150	; 0x96
 8000ee8:	dc07      	bgt.n	8000efa <__aeabi_ui2f+0x22>
 8000eea:	b2d2      	uxtb	r2, r2
 8000eec:	2808      	cmp	r0, #8
 8000eee:	dd2e      	ble.n	8000f4e <__aeabi_ui2f+0x76>
 8000ef0:	3808      	subs	r0, #8
 8000ef2:	4084      	lsls	r4, r0
 8000ef4:	0260      	lsls	r0, r4, #9
 8000ef6:	0a40      	lsrs	r0, r0, #9
 8000ef8:	e021      	b.n	8000f3e <__aeabi_ui2f+0x66>
 8000efa:	2a99      	cmp	r2, #153	; 0x99
 8000efc:	dd09      	ble.n	8000f12 <__aeabi_ui2f+0x3a>
 8000efe:	0003      	movs	r3, r0
 8000f00:	0021      	movs	r1, r4
 8000f02:	331b      	adds	r3, #27
 8000f04:	4099      	lsls	r1, r3
 8000f06:	1e4b      	subs	r3, r1, #1
 8000f08:	4199      	sbcs	r1, r3
 8000f0a:	2305      	movs	r3, #5
 8000f0c:	1a1b      	subs	r3, r3, r0
 8000f0e:	40dc      	lsrs	r4, r3
 8000f10:	430c      	orrs	r4, r1
 8000f12:	2805      	cmp	r0, #5
 8000f14:	dd01      	ble.n	8000f1a <__aeabi_ui2f+0x42>
 8000f16:	1f43      	subs	r3, r0, #5
 8000f18:	409c      	lsls	r4, r3
 8000f1a:	0023      	movs	r3, r4
 8000f1c:	490d      	ldr	r1, [pc, #52]	; (8000f54 <__aeabi_ui2f+0x7c>)
 8000f1e:	400b      	ands	r3, r1
 8000f20:	0765      	lsls	r5, r4, #29
 8000f22:	d009      	beq.n	8000f38 <__aeabi_ui2f+0x60>
 8000f24:	250f      	movs	r5, #15
 8000f26:	402c      	ands	r4, r5
 8000f28:	2c04      	cmp	r4, #4
 8000f2a:	d005      	beq.n	8000f38 <__aeabi_ui2f+0x60>
 8000f2c:	3304      	adds	r3, #4
 8000f2e:	015c      	lsls	r4, r3, #5
 8000f30:	d502      	bpl.n	8000f38 <__aeabi_ui2f+0x60>
 8000f32:	229f      	movs	r2, #159	; 0x9f
 8000f34:	400b      	ands	r3, r1
 8000f36:	1a12      	subs	r2, r2, r0
 8000f38:	019b      	lsls	r3, r3, #6
 8000f3a:	0a58      	lsrs	r0, r3, #9
 8000f3c:	b2d2      	uxtb	r2, r2
 8000f3e:	0240      	lsls	r0, r0, #9
 8000f40:	05d2      	lsls	r2, r2, #23
 8000f42:	0a40      	lsrs	r0, r0, #9
 8000f44:	4310      	orrs	r0, r2
 8000f46:	bd70      	pop	{r4, r5, r6, pc}
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	e7f7      	b.n	8000f3e <__aeabi_ui2f+0x66>
 8000f4e:	0260      	lsls	r0, r4, #9
 8000f50:	0a40      	lsrs	r0, r0, #9
 8000f52:	e7f4      	b.n	8000f3e <__aeabi_ui2f+0x66>
 8000f54:	fbffffff 	.word	0xfbffffff

08000f58 <__aeabi_dadd>:
 8000f58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f5a:	464f      	mov	r7, r9
 8000f5c:	4646      	mov	r6, r8
 8000f5e:	46d6      	mov	lr, sl
 8000f60:	000c      	movs	r4, r1
 8000f62:	0309      	lsls	r1, r1, #12
 8000f64:	b5c0      	push	{r6, r7, lr}
 8000f66:	0a49      	lsrs	r1, r1, #9
 8000f68:	0f47      	lsrs	r7, r0, #29
 8000f6a:	005e      	lsls	r6, r3, #1
 8000f6c:	4339      	orrs	r1, r7
 8000f6e:	031f      	lsls	r7, r3, #12
 8000f70:	0fdb      	lsrs	r3, r3, #31
 8000f72:	469c      	mov	ip, r3
 8000f74:	0065      	lsls	r5, r4, #1
 8000f76:	0a7b      	lsrs	r3, r7, #9
 8000f78:	0f57      	lsrs	r7, r2, #29
 8000f7a:	431f      	orrs	r7, r3
 8000f7c:	0d6d      	lsrs	r5, r5, #21
 8000f7e:	0fe4      	lsrs	r4, r4, #31
 8000f80:	0d76      	lsrs	r6, r6, #21
 8000f82:	46a1      	mov	r9, r4
 8000f84:	00c0      	lsls	r0, r0, #3
 8000f86:	46b8      	mov	r8, r7
 8000f88:	00d2      	lsls	r2, r2, #3
 8000f8a:	1bab      	subs	r3, r5, r6
 8000f8c:	4564      	cmp	r4, ip
 8000f8e:	d07b      	beq.n	8001088 <__aeabi_dadd+0x130>
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	dd5f      	ble.n	8001054 <__aeabi_dadd+0xfc>
 8000f94:	2e00      	cmp	r6, #0
 8000f96:	d000      	beq.n	8000f9a <__aeabi_dadd+0x42>
 8000f98:	e0a4      	b.n	80010e4 <__aeabi_dadd+0x18c>
 8000f9a:	003e      	movs	r6, r7
 8000f9c:	4316      	orrs	r6, r2
 8000f9e:	d100      	bne.n	8000fa2 <__aeabi_dadd+0x4a>
 8000fa0:	e112      	b.n	80011c8 <__aeabi_dadd+0x270>
 8000fa2:	1e5e      	subs	r6, r3, #1
 8000fa4:	2e00      	cmp	r6, #0
 8000fa6:	d000      	beq.n	8000faa <__aeabi_dadd+0x52>
 8000fa8:	e19e      	b.n	80012e8 <__aeabi_dadd+0x390>
 8000faa:	1a87      	subs	r7, r0, r2
 8000fac:	4643      	mov	r3, r8
 8000fae:	42b8      	cmp	r0, r7
 8000fb0:	4180      	sbcs	r0, r0
 8000fb2:	2501      	movs	r5, #1
 8000fb4:	1ac9      	subs	r1, r1, r3
 8000fb6:	4240      	negs	r0, r0
 8000fb8:	1a09      	subs	r1, r1, r0
 8000fba:	020b      	lsls	r3, r1, #8
 8000fbc:	d400      	bmi.n	8000fc0 <__aeabi_dadd+0x68>
 8000fbe:	e131      	b.n	8001224 <__aeabi_dadd+0x2cc>
 8000fc0:	0249      	lsls	r1, r1, #9
 8000fc2:	0a4e      	lsrs	r6, r1, #9
 8000fc4:	2e00      	cmp	r6, #0
 8000fc6:	d100      	bne.n	8000fca <__aeabi_dadd+0x72>
 8000fc8:	e16e      	b.n	80012a8 <__aeabi_dadd+0x350>
 8000fca:	0030      	movs	r0, r6
 8000fcc:	f001 fe72 	bl	8002cb4 <__clzsi2>
 8000fd0:	0003      	movs	r3, r0
 8000fd2:	3b08      	subs	r3, #8
 8000fd4:	2b1f      	cmp	r3, #31
 8000fd6:	dd00      	ble.n	8000fda <__aeabi_dadd+0x82>
 8000fd8:	e161      	b.n	800129e <__aeabi_dadd+0x346>
 8000fda:	2220      	movs	r2, #32
 8000fdc:	0039      	movs	r1, r7
 8000fde:	1ad2      	subs	r2, r2, r3
 8000fe0:	409e      	lsls	r6, r3
 8000fe2:	40d1      	lsrs	r1, r2
 8000fe4:	409f      	lsls	r7, r3
 8000fe6:	430e      	orrs	r6, r1
 8000fe8:	429d      	cmp	r5, r3
 8000fea:	dd00      	ble.n	8000fee <__aeabi_dadd+0x96>
 8000fec:	e151      	b.n	8001292 <__aeabi_dadd+0x33a>
 8000fee:	1b5d      	subs	r5, r3, r5
 8000ff0:	1c6b      	adds	r3, r5, #1
 8000ff2:	2b1f      	cmp	r3, #31
 8000ff4:	dd00      	ble.n	8000ff8 <__aeabi_dadd+0xa0>
 8000ff6:	e17c      	b.n	80012f2 <__aeabi_dadd+0x39a>
 8000ff8:	2120      	movs	r1, #32
 8000ffa:	1ac9      	subs	r1, r1, r3
 8000ffc:	003d      	movs	r5, r7
 8000ffe:	0030      	movs	r0, r6
 8001000:	408f      	lsls	r7, r1
 8001002:	4088      	lsls	r0, r1
 8001004:	40dd      	lsrs	r5, r3
 8001006:	1e79      	subs	r1, r7, #1
 8001008:	418f      	sbcs	r7, r1
 800100a:	0031      	movs	r1, r6
 800100c:	2207      	movs	r2, #7
 800100e:	4328      	orrs	r0, r5
 8001010:	40d9      	lsrs	r1, r3
 8001012:	2500      	movs	r5, #0
 8001014:	4307      	orrs	r7, r0
 8001016:	403a      	ands	r2, r7
 8001018:	2a00      	cmp	r2, #0
 800101a:	d009      	beq.n	8001030 <__aeabi_dadd+0xd8>
 800101c:	230f      	movs	r3, #15
 800101e:	403b      	ands	r3, r7
 8001020:	2b04      	cmp	r3, #4
 8001022:	d005      	beq.n	8001030 <__aeabi_dadd+0xd8>
 8001024:	1d3b      	adds	r3, r7, #4
 8001026:	42bb      	cmp	r3, r7
 8001028:	41bf      	sbcs	r7, r7
 800102a:	427f      	negs	r7, r7
 800102c:	19c9      	adds	r1, r1, r7
 800102e:	001f      	movs	r7, r3
 8001030:	020b      	lsls	r3, r1, #8
 8001032:	d400      	bmi.n	8001036 <__aeabi_dadd+0xde>
 8001034:	e226      	b.n	8001484 <__aeabi_dadd+0x52c>
 8001036:	1c6a      	adds	r2, r5, #1
 8001038:	4bc6      	ldr	r3, [pc, #792]	; (8001354 <__aeabi_dadd+0x3fc>)
 800103a:	0555      	lsls	r5, r2, #21
 800103c:	0d6d      	lsrs	r5, r5, #21
 800103e:	429a      	cmp	r2, r3
 8001040:	d100      	bne.n	8001044 <__aeabi_dadd+0xec>
 8001042:	e106      	b.n	8001252 <__aeabi_dadd+0x2fa>
 8001044:	4ac4      	ldr	r2, [pc, #784]	; (8001358 <__aeabi_dadd+0x400>)
 8001046:	08ff      	lsrs	r7, r7, #3
 8001048:	400a      	ands	r2, r1
 800104a:	0753      	lsls	r3, r2, #29
 800104c:	0252      	lsls	r2, r2, #9
 800104e:	433b      	orrs	r3, r7
 8001050:	0b12      	lsrs	r2, r2, #12
 8001052:	e08e      	b.n	8001172 <__aeabi_dadd+0x21a>
 8001054:	2b00      	cmp	r3, #0
 8001056:	d000      	beq.n	800105a <__aeabi_dadd+0x102>
 8001058:	e0b8      	b.n	80011cc <__aeabi_dadd+0x274>
 800105a:	1c6b      	adds	r3, r5, #1
 800105c:	055b      	lsls	r3, r3, #21
 800105e:	0d5b      	lsrs	r3, r3, #21
 8001060:	2b01      	cmp	r3, #1
 8001062:	dc00      	bgt.n	8001066 <__aeabi_dadd+0x10e>
 8001064:	e130      	b.n	80012c8 <__aeabi_dadd+0x370>
 8001066:	1a87      	subs	r7, r0, r2
 8001068:	4643      	mov	r3, r8
 800106a:	42b8      	cmp	r0, r7
 800106c:	41b6      	sbcs	r6, r6
 800106e:	1acb      	subs	r3, r1, r3
 8001070:	4276      	negs	r6, r6
 8001072:	1b9e      	subs	r6, r3, r6
 8001074:	0233      	lsls	r3, r6, #8
 8001076:	d500      	bpl.n	800107a <__aeabi_dadd+0x122>
 8001078:	e14c      	b.n	8001314 <__aeabi_dadd+0x3bc>
 800107a:	003b      	movs	r3, r7
 800107c:	4333      	orrs	r3, r6
 800107e:	d1a1      	bne.n	8000fc4 <__aeabi_dadd+0x6c>
 8001080:	2200      	movs	r2, #0
 8001082:	2400      	movs	r4, #0
 8001084:	2500      	movs	r5, #0
 8001086:	e070      	b.n	800116a <__aeabi_dadd+0x212>
 8001088:	2b00      	cmp	r3, #0
 800108a:	dc00      	bgt.n	800108e <__aeabi_dadd+0x136>
 800108c:	e0e5      	b.n	800125a <__aeabi_dadd+0x302>
 800108e:	2e00      	cmp	r6, #0
 8001090:	d100      	bne.n	8001094 <__aeabi_dadd+0x13c>
 8001092:	e083      	b.n	800119c <__aeabi_dadd+0x244>
 8001094:	4eaf      	ldr	r6, [pc, #700]	; (8001354 <__aeabi_dadd+0x3fc>)
 8001096:	42b5      	cmp	r5, r6
 8001098:	d060      	beq.n	800115c <__aeabi_dadd+0x204>
 800109a:	2680      	movs	r6, #128	; 0x80
 800109c:	0436      	lsls	r6, r6, #16
 800109e:	4337      	orrs	r7, r6
 80010a0:	46b8      	mov	r8, r7
 80010a2:	2b38      	cmp	r3, #56	; 0x38
 80010a4:	dc00      	bgt.n	80010a8 <__aeabi_dadd+0x150>
 80010a6:	e13e      	b.n	8001326 <__aeabi_dadd+0x3ce>
 80010a8:	4643      	mov	r3, r8
 80010aa:	4313      	orrs	r3, r2
 80010ac:	001f      	movs	r7, r3
 80010ae:	1e7a      	subs	r2, r7, #1
 80010b0:	4197      	sbcs	r7, r2
 80010b2:	183f      	adds	r7, r7, r0
 80010b4:	4287      	cmp	r7, r0
 80010b6:	4180      	sbcs	r0, r0
 80010b8:	4240      	negs	r0, r0
 80010ba:	1809      	adds	r1, r1, r0
 80010bc:	020b      	lsls	r3, r1, #8
 80010be:	d400      	bmi.n	80010c2 <__aeabi_dadd+0x16a>
 80010c0:	e0b0      	b.n	8001224 <__aeabi_dadd+0x2cc>
 80010c2:	4ba4      	ldr	r3, [pc, #656]	; (8001354 <__aeabi_dadd+0x3fc>)
 80010c4:	3501      	adds	r5, #1
 80010c6:	429d      	cmp	r5, r3
 80010c8:	d100      	bne.n	80010cc <__aeabi_dadd+0x174>
 80010ca:	e0c3      	b.n	8001254 <__aeabi_dadd+0x2fc>
 80010cc:	4aa2      	ldr	r2, [pc, #648]	; (8001358 <__aeabi_dadd+0x400>)
 80010ce:	087b      	lsrs	r3, r7, #1
 80010d0:	400a      	ands	r2, r1
 80010d2:	2101      	movs	r1, #1
 80010d4:	400f      	ands	r7, r1
 80010d6:	431f      	orrs	r7, r3
 80010d8:	0851      	lsrs	r1, r2, #1
 80010da:	07d3      	lsls	r3, r2, #31
 80010dc:	2207      	movs	r2, #7
 80010de:	431f      	orrs	r7, r3
 80010e0:	403a      	ands	r2, r7
 80010e2:	e799      	b.n	8001018 <__aeabi_dadd+0xc0>
 80010e4:	4e9b      	ldr	r6, [pc, #620]	; (8001354 <__aeabi_dadd+0x3fc>)
 80010e6:	42b5      	cmp	r5, r6
 80010e8:	d038      	beq.n	800115c <__aeabi_dadd+0x204>
 80010ea:	2680      	movs	r6, #128	; 0x80
 80010ec:	0436      	lsls	r6, r6, #16
 80010ee:	4337      	orrs	r7, r6
 80010f0:	46b8      	mov	r8, r7
 80010f2:	2b38      	cmp	r3, #56	; 0x38
 80010f4:	dd00      	ble.n	80010f8 <__aeabi_dadd+0x1a0>
 80010f6:	e0dc      	b.n	80012b2 <__aeabi_dadd+0x35a>
 80010f8:	2b1f      	cmp	r3, #31
 80010fa:	dc00      	bgt.n	80010fe <__aeabi_dadd+0x1a6>
 80010fc:	e130      	b.n	8001360 <__aeabi_dadd+0x408>
 80010fe:	001e      	movs	r6, r3
 8001100:	4647      	mov	r7, r8
 8001102:	3e20      	subs	r6, #32
 8001104:	40f7      	lsrs	r7, r6
 8001106:	46bc      	mov	ip, r7
 8001108:	2b20      	cmp	r3, #32
 800110a:	d004      	beq.n	8001116 <__aeabi_dadd+0x1be>
 800110c:	2640      	movs	r6, #64	; 0x40
 800110e:	1af3      	subs	r3, r6, r3
 8001110:	4646      	mov	r6, r8
 8001112:	409e      	lsls	r6, r3
 8001114:	4332      	orrs	r2, r6
 8001116:	0017      	movs	r7, r2
 8001118:	4663      	mov	r3, ip
 800111a:	1e7a      	subs	r2, r7, #1
 800111c:	4197      	sbcs	r7, r2
 800111e:	431f      	orrs	r7, r3
 8001120:	e0cc      	b.n	80012bc <__aeabi_dadd+0x364>
 8001122:	2b00      	cmp	r3, #0
 8001124:	d100      	bne.n	8001128 <__aeabi_dadd+0x1d0>
 8001126:	e204      	b.n	8001532 <__aeabi_dadd+0x5da>
 8001128:	4643      	mov	r3, r8
 800112a:	4313      	orrs	r3, r2
 800112c:	d100      	bne.n	8001130 <__aeabi_dadd+0x1d8>
 800112e:	e159      	b.n	80013e4 <__aeabi_dadd+0x48c>
 8001130:	074b      	lsls	r3, r1, #29
 8001132:	08c0      	lsrs	r0, r0, #3
 8001134:	4318      	orrs	r0, r3
 8001136:	2380      	movs	r3, #128	; 0x80
 8001138:	08c9      	lsrs	r1, r1, #3
 800113a:	031b      	lsls	r3, r3, #12
 800113c:	4219      	tst	r1, r3
 800113e:	d008      	beq.n	8001152 <__aeabi_dadd+0x1fa>
 8001140:	4645      	mov	r5, r8
 8001142:	08ed      	lsrs	r5, r5, #3
 8001144:	421d      	tst	r5, r3
 8001146:	d104      	bne.n	8001152 <__aeabi_dadd+0x1fa>
 8001148:	4643      	mov	r3, r8
 800114a:	08d0      	lsrs	r0, r2, #3
 800114c:	0759      	lsls	r1, r3, #29
 800114e:	4308      	orrs	r0, r1
 8001150:	0029      	movs	r1, r5
 8001152:	0f42      	lsrs	r2, r0, #29
 8001154:	00c9      	lsls	r1, r1, #3
 8001156:	4d7f      	ldr	r5, [pc, #508]	; (8001354 <__aeabi_dadd+0x3fc>)
 8001158:	4311      	orrs	r1, r2
 800115a:	00c0      	lsls	r0, r0, #3
 800115c:	074b      	lsls	r3, r1, #29
 800115e:	08ca      	lsrs	r2, r1, #3
 8001160:	497c      	ldr	r1, [pc, #496]	; (8001354 <__aeabi_dadd+0x3fc>)
 8001162:	08c0      	lsrs	r0, r0, #3
 8001164:	4303      	orrs	r3, r0
 8001166:	428d      	cmp	r5, r1
 8001168:	d068      	beq.n	800123c <__aeabi_dadd+0x2e4>
 800116a:	0312      	lsls	r2, r2, #12
 800116c:	056d      	lsls	r5, r5, #21
 800116e:	0b12      	lsrs	r2, r2, #12
 8001170:	0d6d      	lsrs	r5, r5, #21
 8001172:	2100      	movs	r1, #0
 8001174:	0312      	lsls	r2, r2, #12
 8001176:	0018      	movs	r0, r3
 8001178:	0b13      	lsrs	r3, r2, #12
 800117a:	0d0a      	lsrs	r2, r1, #20
 800117c:	0512      	lsls	r2, r2, #20
 800117e:	431a      	orrs	r2, r3
 8001180:	4b76      	ldr	r3, [pc, #472]	; (800135c <__aeabi_dadd+0x404>)
 8001182:	052d      	lsls	r5, r5, #20
 8001184:	4013      	ands	r3, r2
 8001186:	432b      	orrs	r3, r5
 8001188:	005b      	lsls	r3, r3, #1
 800118a:	07e4      	lsls	r4, r4, #31
 800118c:	085b      	lsrs	r3, r3, #1
 800118e:	4323      	orrs	r3, r4
 8001190:	0019      	movs	r1, r3
 8001192:	bc1c      	pop	{r2, r3, r4}
 8001194:	4690      	mov	r8, r2
 8001196:	4699      	mov	r9, r3
 8001198:	46a2      	mov	sl, r4
 800119a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800119c:	003e      	movs	r6, r7
 800119e:	4316      	orrs	r6, r2
 80011a0:	d012      	beq.n	80011c8 <__aeabi_dadd+0x270>
 80011a2:	1e5e      	subs	r6, r3, #1
 80011a4:	2e00      	cmp	r6, #0
 80011a6:	d000      	beq.n	80011aa <__aeabi_dadd+0x252>
 80011a8:	e100      	b.n	80013ac <__aeabi_dadd+0x454>
 80011aa:	1887      	adds	r7, r0, r2
 80011ac:	4287      	cmp	r7, r0
 80011ae:	4180      	sbcs	r0, r0
 80011b0:	4441      	add	r1, r8
 80011b2:	4240      	negs	r0, r0
 80011b4:	1809      	adds	r1, r1, r0
 80011b6:	2501      	movs	r5, #1
 80011b8:	020b      	lsls	r3, r1, #8
 80011ba:	d533      	bpl.n	8001224 <__aeabi_dadd+0x2cc>
 80011bc:	2502      	movs	r5, #2
 80011be:	e785      	b.n	80010cc <__aeabi_dadd+0x174>
 80011c0:	4664      	mov	r4, ip
 80011c2:	0033      	movs	r3, r6
 80011c4:	4641      	mov	r1, r8
 80011c6:	0010      	movs	r0, r2
 80011c8:	001d      	movs	r5, r3
 80011ca:	e7c7      	b.n	800115c <__aeabi_dadd+0x204>
 80011cc:	2d00      	cmp	r5, #0
 80011ce:	d000      	beq.n	80011d2 <__aeabi_dadd+0x27a>
 80011d0:	e0da      	b.n	8001388 <__aeabi_dadd+0x430>
 80011d2:	000c      	movs	r4, r1
 80011d4:	4304      	orrs	r4, r0
 80011d6:	d0f3      	beq.n	80011c0 <__aeabi_dadd+0x268>
 80011d8:	1c5c      	adds	r4, r3, #1
 80011da:	d100      	bne.n	80011de <__aeabi_dadd+0x286>
 80011dc:	e19f      	b.n	800151e <__aeabi_dadd+0x5c6>
 80011de:	4c5d      	ldr	r4, [pc, #372]	; (8001354 <__aeabi_dadd+0x3fc>)
 80011e0:	42a6      	cmp	r6, r4
 80011e2:	d100      	bne.n	80011e6 <__aeabi_dadd+0x28e>
 80011e4:	e12f      	b.n	8001446 <__aeabi_dadd+0x4ee>
 80011e6:	43db      	mvns	r3, r3
 80011e8:	2b38      	cmp	r3, #56	; 0x38
 80011ea:	dd00      	ble.n	80011ee <__aeabi_dadd+0x296>
 80011ec:	e166      	b.n	80014bc <__aeabi_dadd+0x564>
 80011ee:	2b1f      	cmp	r3, #31
 80011f0:	dd00      	ble.n	80011f4 <__aeabi_dadd+0x29c>
 80011f2:	e183      	b.n	80014fc <__aeabi_dadd+0x5a4>
 80011f4:	2420      	movs	r4, #32
 80011f6:	0005      	movs	r5, r0
 80011f8:	1ae4      	subs	r4, r4, r3
 80011fa:	000f      	movs	r7, r1
 80011fc:	40dd      	lsrs	r5, r3
 80011fe:	40d9      	lsrs	r1, r3
 8001200:	40a0      	lsls	r0, r4
 8001202:	4643      	mov	r3, r8
 8001204:	40a7      	lsls	r7, r4
 8001206:	1a5b      	subs	r3, r3, r1
 8001208:	1e44      	subs	r4, r0, #1
 800120a:	41a0      	sbcs	r0, r4
 800120c:	4698      	mov	r8, r3
 800120e:	432f      	orrs	r7, r5
 8001210:	4338      	orrs	r0, r7
 8001212:	1a17      	subs	r7, r2, r0
 8001214:	42ba      	cmp	r2, r7
 8001216:	4192      	sbcs	r2, r2
 8001218:	4643      	mov	r3, r8
 800121a:	4252      	negs	r2, r2
 800121c:	1a99      	subs	r1, r3, r2
 800121e:	4664      	mov	r4, ip
 8001220:	0035      	movs	r5, r6
 8001222:	e6ca      	b.n	8000fba <__aeabi_dadd+0x62>
 8001224:	2207      	movs	r2, #7
 8001226:	403a      	ands	r2, r7
 8001228:	2a00      	cmp	r2, #0
 800122a:	d000      	beq.n	800122e <__aeabi_dadd+0x2d6>
 800122c:	e6f6      	b.n	800101c <__aeabi_dadd+0xc4>
 800122e:	074b      	lsls	r3, r1, #29
 8001230:	08ca      	lsrs	r2, r1, #3
 8001232:	4948      	ldr	r1, [pc, #288]	; (8001354 <__aeabi_dadd+0x3fc>)
 8001234:	08ff      	lsrs	r7, r7, #3
 8001236:	433b      	orrs	r3, r7
 8001238:	428d      	cmp	r5, r1
 800123a:	d196      	bne.n	800116a <__aeabi_dadd+0x212>
 800123c:	0019      	movs	r1, r3
 800123e:	4311      	orrs	r1, r2
 8001240:	d100      	bne.n	8001244 <__aeabi_dadd+0x2ec>
 8001242:	e19e      	b.n	8001582 <__aeabi_dadd+0x62a>
 8001244:	2180      	movs	r1, #128	; 0x80
 8001246:	0309      	lsls	r1, r1, #12
 8001248:	430a      	orrs	r2, r1
 800124a:	0312      	lsls	r2, r2, #12
 800124c:	0b12      	lsrs	r2, r2, #12
 800124e:	4d41      	ldr	r5, [pc, #260]	; (8001354 <__aeabi_dadd+0x3fc>)
 8001250:	e78f      	b.n	8001172 <__aeabi_dadd+0x21a>
 8001252:	0015      	movs	r5, r2
 8001254:	2200      	movs	r2, #0
 8001256:	2300      	movs	r3, #0
 8001258:	e78b      	b.n	8001172 <__aeabi_dadd+0x21a>
 800125a:	2b00      	cmp	r3, #0
 800125c:	d000      	beq.n	8001260 <__aeabi_dadd+0x308>
 800125e:	e0c7      	b.n	80013f0 <__aeabi_dadd+0x498>
 8001260:	1c6b      	adds	r3, r5, #1
 8001262:	055f      	lsls	r7, r3, #21
 8001264:	0d7f      	lsrs	r7, r7, #21
 8001266:	2f01      	cmp	r7, #1
 8001268:	dc00      	bgt.n	800126c <__aeabi_dadd+0x314>
 800126a:	e0f1      	b.n	8001450 <__aeabi_dadd+0x4f8>
 800126c:	4d39      	ldr	r5, [pc, #228]	; (8001354 <__aeabi_dadd+0x3fc>)
 800126e:	42ab      	cmp	r3, r5
 8001270:	d100      	bne.n	8001274 <__aeabi_dadd+0x31c>
 8001272:	e0b9      	b.n	80013e8 <__aeabi_dadd+0x490>
 8001274:	1885      	adds	r5, r0, r2
 8001276:	000a      	movs	r2, r1
 8001278:	4285      	cmp	r5, r0
 800127a:	4189      	sbcs	r1, r1
 800127c:	4442      	add	r2, r8
 800127e:	4249      	negs	r1, r1
 8001280:	1851      	adds	r1, r2, r1
 8001282:	2207      	movs	r2, #7
 8001284:	07cf      	lsls	r7, r1, #31
 8001286:	086d      	lsrs	r5, r5, #1
 8001288:	432f      	orrs	r7, r5
 800128a:	0849      	lsrs	r1, r1, #1
 800128c:	403a      	ands	r2, r7
 800128e:	001d      	movs	r5, r3
 8001290:	e6c2      	b.n	8001018 <__aeabi_dadd+0xc0>
 8001292:	2207      	movs	r2, #7
 8001294:	4930      	ldr	r1, [pc, #192]	; (8001358 <__aeabi_dadd+0x400>)
 8001296:	1aed      	subs	r5, r5, r3
 8001298:	4031      	ands	r1, r6
 800129a:	403a      	ands	r2, r7
 800129c:	e6bc      	b.n	8001018 <__aeabi_dadd+0xc0>
 800129e:	003e      	movs	r6, r7
 80012a0:	3828      	subs	r0, #40	; 0x28
 80012a2:	4086      	lsls	r6, r0
 80012a4:	2700      	movs	r7, #0
 80012a6:	e69f      	b.n	8000fe8 <__aeabi_dadd+0x90>
 80012a8:	0038      	movs	r0, r7
 80012aa:	f001 fd03 	bl	8002cb4 <__clzsi2>
 80012ae:	3020      	adds	r0, #32
 80012b0:	e68e      	b.n	8000fd0 <__aeabi_dadd+0x78>
 80012b2:	4643      	mov	r3, r8
 80012b4:	4313      	orrs	r3, r2
 80012b6:	001f      	movs	r7, r3
 80012b8:	1e7a      	subs	r2, r7, #1
 80012ba:	4197      	sbcs	r7, r2
 80012bc:	1bc7      	subs	r7, r0, r7
 80012be:	42b8      	cmp	r0, r7
 80012c0:	4180      	sbcs	r0, r0
 80012c2:	4240      	negs	r0, r0
 80012c4:	1a09      	subs	r1, r1, r0
 80012c6:	e678      	b.n	8000fba <__aeabi_dadd+0x62>
 80012c8:	000e      	movs	r6, r1
 80012ca:	003b      	movs	r3, r7
 80012cc:	4306      	orrs	r6, r0
 80012ce:	4313      	orrs	r3, r2
 80012d0:	2d00      	cmp	r5, #0
 80012d2:	d161      	bne.n	8001398 <__aeabi_dadd+0x440>
 80012d4:	2e00      	cmp	r6, #0
 80012d6:	d000      	beq.n	80012da <__aeabi_dadd+0x382>
 80012d8:	e0f4      	b.n	80014c4 <__aeabi_dadd+0x56c>
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d100      	bne.n	80012e0 <__aeabi_dadd+0x388>
 80012de:	e11b      	b.n	8001518 <__aeabi_dadd+0x5c0>
 80012e0:	4664      	mov	r4, ip
 80012e2:	0039      	movs	r1, r7
 80012e4:	0010      	movs	r0, r2
 80012e6:	e739      	b.n	800115c <__aeabi_dadd+0x204>
 80012e8:	4f1a      	ldr	r7, [pc, #104]	; (8001354 <__aeabi_dadd+0x3fc>)
 80012ea:	42bb      	cmp	r3, r7
 80012ec:	d07a      	beq.n	80013e4 <__aeabi_dadd+0x48c>
 80012ee:	0033      	movs	r3, r6
 80012f0:	e6ff      	b.n	80010f2 <__aeabi_dadd+0x19a>
 80012f2:	0030      	movs	r0, r6
 80012f4:	3d1f      	subs	r5, #31
 80012f6:	40e8      	lsrs	r0, r5
 80012f8:	2b20      	cmp	r3, #32
 80012fa:	d003      	beq.n	8001304 <__aeabi_dadd+0x3ac>
 80012fc:	2140      	movs	r1, #64	; 0x40
 80012fe:	1acb      	subs	r3, r1, r3
 8001300:	409e      	lsls	r6, r3
 8001302:	4337      	orrs	r7, r6
 8001304:	1e7b      	subs	r3, r7, #1
 8001306:	419f      	sbcs	r7, r3
 8001308:	2207      	movs	r2, #7
 800130a:	4307      	orrs	r7, r0
 800130c:	403a      	ands	r2, r7
 800130e:	2100      	movs	r1, #0
 8001310:	2500      	movs	r5, #0
 8001312:	e789      	b.n	8001228 <__aeabi_dadd+0x2d0>
 8001314:	1a17      	subs	r7, r2, r0
 8001316:	4643      	mov	r3, r8
 8001318:	42ba      	cmp	r2, r7
 800131a:	41b6      	sbcs	r6, r6
 800131c:	1a59      	subs	r1, r3, r1
 800131e:	4276      	negs	r6, r6
 8001320:	1b8e      	subs	r6, r1, r6
 8001322:	4664      	mov	r4, ip
 8001324:	e64e      	b.n	8000fc4 <__aeabi_dadd+0x6c>
 8001326:	2b1f      	cmp	r3, #31
 8001328:	dd00      	ble.n	800132c <__aeabi_dadd+0x3d4>
 800132a:	e0ad      	b.n	8001488 <__aeabi_dadd+0x530>
 800132c:	2620      	movs	r6, #32
 800132e:	4647      	mov	r7, r8
 8001330:	1af6      	subs	r6, r6, r3
 8001332:	40b7      	lsls	r7, r6
 8001334:	46b9      	mov	r9, r7
 8001336:	0017      	movs	r7, r2
 8001338:	46b2      	mov	sl, r6
 800133a:	40df      	lsrs	r7, r3
 800133c:	464e      	mov	r6, r9
 800133e:	433e      	orrs	r6, r7
 8001340:	0037      	movs	r7, r6
 8001342:	4656      	mov	r6, sl
 8001344:	40b2      	lsls	r2, r6
 8001346:	1e56      	subs	r6, r2, #1
 8001348:	41b2      	sbcs	r2, r6
 800134a:	4317      	orrs	r7, r2
 800134c:	4642      	mov	r2, r8
 800134e:	40da      	lsrs	r2, r3
 8001350:	1889      	adds	r1, r1, r2
 8001352:	e6ae      	b.n	80010b2 <__aeabi_dadd+0x15a>
 8001354:	000007ff 	.word	0x000007ff
 8001358:	ff7fffff 	.word	0xff7fffff
 800135c:	800fffff 	.word	0x800fffff
 8001360:	2620      	movs	r6, #32
 8001362:	4647      	mov	r7, r8
 8001364:	1af6      	subs	r6, r6, r3
 8001366:	40b7      	lsls	r7, r6
 8001368:	46b9      	mov	r9, r7
 800136a:	0017      	movs	r7, r2
 800136c:	46b2      	mov	sl, r6
 800136e:	40df      	lsrs	r7, r3
 8001370:	464e      	mov	r6, r9
 8001372:	433e      	orrs	r6, r7
 8001374:	0037      	movs	r7, r6
 8001376:	4656      	mov	r6, sl
 8001378:	40b2      	lsls	r2, r6
 800137a:	1e56      	subs	r6, r2, #1
 800137c:	41b2      	sbcs	r2, r6
 800137e:	4317      	orrs	r7, r2
 8001380:	4642      	mov	r2, r8
 8001382:	40da      	lsrs	r2, r3
 8001384:	1a89      	subs	r1, r1, r2
 8001386:	e799      	b.n	80012bc <__aeabi_dadd+0x364>
 8001388:	4c7f      	ldr	r4, [pc, #508]	; (8001588 <__aeabi_dadd+0x630>)
 800138a:	42a6      	cmp	r6, r4
 800138c:	d05b      	beq.n	8001446 <__aeabi_dadd+0x4ee>
 800138e:	2480      	movs	r4, #128	; 0x80
 8001390:	0424      	lsls	r4, r4, #16
 8001392:	425b      	negs	r3, r3
 8001394:	4321      	orrs	r1, r4
 8001396:	e727      	b.n	80011e8 <__aeabi_dadd+0x290>
 8001398:	2e00      	cmp	r6, #0
 800139a:	d10c      	bne.n	80013b6 <__aeabi_dadd+0x45e>
 800139c:	2b00      	cmp	r3, #0
 800139e:	d100      	bne.n	80013a2 <__aeabi_dadd+0x44a>
 80013a0:	e0cb      	b.n	800153a <__aeabi_dadd+0x5e2>
 80013a2:	4664      	mov	r4, ip
 80013a4:	0039      	movs	r1, r7
 80013a6:	0010      	movs	r0, r2
 80013a8:	4d77      	ldr	r5, [pc, #476]	; (8001588 <__aeabi_dadd+0x630>)
 80013aa:	e6d7      	b.n	800115c <__aeabi_dadd+0x204>
 80013ac:	4f76      	ldr	r7, [pc, #472]	; (8001588 <__aeabi_dadd+0x630>)
 80013ae:	42bb      	cmp	r3, r7
 80013b0:	d018      	beq.n	80013e4 <__aeabi_dadd+0x48c>
 80013b2:	0033      	movs	r3, r6
 80013b4:	e675      	b.n	80010a2 <__aeabi_dadd+0x14a>
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d014      	beq.n	80013e4 <__aeabi_dadd+0x48c>
 80013ba:	074b      	lsls	r3, r1, #29
 80013bc:	08c0      	lsrs	r0, r0, #3
 80013be:	4318      	orrs	r0, r3
 80013c0:	2380      	movs	r3, #128	; 0x80
 80013c2:	08c9      	lsrs	r1, r1, #3
 80013c4:	031b      	lsls	r3, r3, #12
 80013c6:	4219      	tst	r1, r3
 80013c8:	d007      	beq.n	80013da <__aeabi_dadd+0x482>
 80013ca:	08fc      	lsrs	r4, r7, #3
 80013cc:	421c      	tst	r4, r3
 80013ce:	d104      	bne.n	80013da <__aeabi_dadd+0x482>
 80013d0:	0779      	lsls	r1, r7, #29
 80013d2:	08d0      	lsrs	r0, r2, #3
 80013d4:	4308      	orrs	r0, r1
 80013d6:	46e1      	mov	r9, ip
 80013d8:	0021      	movs	r1, r4
 80013da:	464c      	mov	r4, r9
 80013dc:	0f42      	lsrs	r2, r0, #29
 80013de:	00c9      	lsls	r1, r1, #3
 80013e0:	4311      	orrs	r1, r2
 80013e2:	00c0      	lsls	r0, r0, #3
 80013e4:	4d68      	ldr	r5, [pc, #416]	; (8001588 <__aeabi_dadd+0x630>)
 80013e6:	e6b9      	b.n	800115c <__aeabi_dadd+0x204>
 80013e8:	001d      	movs	r5, r3
 80013ea:	2200      	movs	r2, #0
 80013ec:	2300      	movs	r3, #0
 80013ee:	e6c0      	b.n	8001172 <__aeabi_dadd+0x21a>
 80013f0:	2d00      	cmp	r5, #0
 80013f2:	d15b      	bne.n	80014ac <__aeabi_dadd+0x554>
 80013f4:	000d      	movs	r5, r1
 80013f6:	4305      	orrs	r5, r0
 80013f8:	d100      	bne.n	80013fc <__aeabi_dadd+0x4a4>
 80013fa:	e6e2      	b.n	80011c2 <__aeabi_dadd+0x26a>
 80013fc:	1c5d      	adds	r5, r3, #1
 80013fe:	d100      	bne.n	8001402 <__aeabi_dadd+0x4aa>
 8001400:	e0b0      	b.n	8001564 <__aeabi_dadd+0x60c>
 8001402:	4d61      	ldr	r5, [pc, #388]	; (8001588 <__aeabi_dadd+0x630>)
 8001404:	42ae      	cmp	r6, r5
 8001406:	d01f      	beq.n	8001448 <__aeabi_dadd+0x4f0>
 8001408:	43db      	mvns	r3, r3
 800140a:	2b38      	cmp	r3, #56	; 0x38
 800140c:	dc71      	bgt.n	80014f2 <__aeabi_dadd+0x59a>
 800140e:	2b1f      	cmp	r3, #31
 8001410:	dd00      	ble.n	8001414 <__aeabi_dadd+0x4bc>
 8001412:	e096      	b.n	8001542 <__aeabi_dadd+0x5ea>
 8001414:	2520      	movs	r5, #32
 8001416:	000f      	movs	r7, r1
 8001418:	1aed      	subs	r5, r5, r3
 800141a:	40af      	lsls	r7, r5
 800141c:	46b9      	mov	r9, r7
 800141e:	0007      	movs	r7, r0
 8001420:	46aa      	mov	sl, r5
 8001422:	40df      	lsrs	r7, r3
 8001424:	464d      	mov	r5, r9
 8001426:	433d      	orrs	r5, r7
 8001428:	002f      	movs	r7, r5
 800142a:	4655      	mov	r5, sl
 800142c:	40a8      	lsls	r0, r5
 800142e:	40d9      	lsrs	r1, r3
 8001430:	1e45      	subs	r5, r0, #1
 8001432:	41a8      	sbcs	r0, r5
 8001434:	4488      	add	r8, r1
 8001436:	4307      	orrs	r7, r0
 8001438:	18bf      	adds	r7, r7, r2
 800143a:	4297      	cmp	r7, r2
 800143c:	4192      	sbcs	r2, r2
 800143e:	4251      	negs	r1, r2
 8001440:	4441      	add	r1, r8
 8001442:	0035      	movs	r5, r6
 8001444:	e63a      	b.n	80010bc <__aeabi_dadd+0x164>
 8001446:	4664      	mov	r4, ip
 8001448:	0035      	movs	r5, r6
 800144a:	4641      	mov	r1, r8
 800144c:	0010      	movs	r0, r2
 800144e:	e685      	b.n	800115c <__aeabi_dadd+0x204>
 8001450:	000b      	movs	r3, r1
 8001452:	4303      	orrs	r3, r0
 8001454:	2d00      	cmp	r5, #0
 8001456:	d000      	beq.n	800145a <__aeabi_dadd+0x502>
 8001458:	e663      	b.n	8001122 <__aeabi_dadd+0x1ca>
 800145a:	2b00      	cmp	r3, #0
 800145c:	d0f5      	beq.n	800144a <__aeabi_dadd+0x4f2>
 800145e:	4643      	mov	r3, r8
 8001460:	4313      	orrs	r3, r2
 8001462:	d100      	bne.n	8001466 <__aeabi_dadd+0x50e>
 8001464:	e67a      	b.n	800115c <__aeabi_dadd+0x204>
 8001466:	1887      	adds	r7, r0, r2
 8001468:	4287      	cmp	r7, r0
 800146a:	4180      	sbcs	r0, r0
 800146c:	2207      	movs	r2, #7
 800146e:	4441      	add	r1, r8
 8001470:	4240      	negs	r0, r0
 8001472:	1809      	adds	r1, r1, r0
 8001474:	403a      	ands	r2, r7
 8001476:	020b      	lsls	r3, r1, #8
 8001478:	d400      	bmi.n	800147c <__aeabi_dadd+0x524>
 800147a:	e6d5      	b.n	8001228 <__aeabi_dadd+0x2d0>
 800147c:	4b43      	ldr	r3, [pc, #268]	; (800158c <__aeabi_dadd+0x634>)
 800147e:	3501      	adds	r5, #1
 8001480:	4019      	ands	r1, r3
 8001482:	e5c9      	b.n	8001018 <__aeabi_dadd+0xc0>
 8001484:	0038      	movs	r0, r7
 8001486:	e669      	b.n	800115c <__aeabi_dadd+0x204>
 8001488:	001e      	movs	r6, r3
 800148a:	4647      	mov	r7, r8
 800148c:	3e20      	subs	r6, #32
 800148e:	40f7      	lsrs	r7, r6
 8001490:	46bc      	mov	ip, r7
 8001492:	2b20      	cmp	r3, #32
 8001494:	d004      	beq.n	80014a0 <__aeabi_dadd+0x548>
 8001496:	2640      	movs	r6, #64	; 0x40
 8001498:	1af3      	subs	r3, r6, r3
 800149a:	4646      	mov	r6, r8
 800149c:	409e      	lsls	r6, r3
 800149e:	4332      	orrs	r2, r6
 80014a0:	0017      	movs	r7, r2
 80014a2:	4663      	mov	r3, ip
 80014a4:	1e7a      	subs	r2, r7, #1
 80014a6:	4197      	sbcs	r7, r2
 80014a8:	431f      	orrs	r7, r3
 80014aa:	e602      	b.n	80010b2 <__aeabi_dadd+0x15a>
 80014ac:	4d36      	ldr	r5, [pc, #216]	; (8001588 <__aeabi_dadd+0x630>)
 80014ae:	42ae      	cmp	r6, r5
 80014b0:	d0ca      	beq.n	8001448 <__aeabi_dadd+0x4f0>
 80014b2:	2580      	movs	r5, #128	; 0x80
 80014b4:	042d      	lsls	r5, r5, #16
 80014b6:	425b      	negs	r3, r3
 80014b8:	4329      	orrs	r1, r5
 80014ba:	e7a6      	b.n	800140a <__aeabi_dadd+0x4b2>
 80014bc:	4308      	orrs	r0, r1
 80014be:	1e41      	subs	r1, r0, #1
 80014c0:	4188      	sbcs	r0, r1
 80014c2:	e6a6      	b.n	8001212 <__aeabi_dadd+0x2ba>
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d100      	bne.n	80014ca <__aeabi_dadd+0x572>
 80014c8:	e648      	b.n	800115c <__aeabi_dadd+0x204>
 80014ca:	1a87      	subs	r7, r0, r2
 80014cc:	4643      	mov	r3, r8
 80014ce:	42b8      	cmp	r0, r7
 80014d0:	41b6      	sbcs	r6, r6
 80014d2:	1acb      	subs	r3, r1, r3
 80014d4:	4276      	negs	r6, r6
 80014d6:	1b9e      	subs	r6, r3, r6
 80014d8:	0233      	lsls	r3, r6, #8
 80014da:	d54b      	bpl.n	8001574 <__aeabi_dadd+0x61c>
 80014dc:	1a17      	subs	r7, r2, r0
 80014de:	4643      	mov	r3, r8
 80014e0:	42ba      	cmp	r2, r7
 80014e2:	4192      	sbcs	r2, r2
 80014e4:	1a59      	subs	r1, r3, r1
 80014e6:	4252      	negs	r2, r2
 80014e8:	1a89      	subs	r1, r1, r2
 80014ea:	2207      	movs	r2, #7
 80014ec:	4664      	mov	r4, ip
 80014ee:	403a      	ands	r2, r7
 80014f0:	e592      	b.n	8001018 <__aeabi_dadd+0xc0>
 80014f2:	4301      	orrs	r1, r0
 80014f4:	000f      	movs	r7, r1
 80014f6:	1e79      	subs	r1, r7, #1
 80014f8:	418f      	sbcs	r7, r1
 80014fa:	e79d      	b.n	8001438 <__aeabi_dadd+0x4e0>
 80014fc:	001c      	movs	r4, r3
 80014fe:	000f      	movs	r7, r1
 8001500:	3c20      	subs	r4, #32
 8001502:	40e7      	lsrs	r7, r4
 8001504:	2b20      	cmp	r3, #32
 8001506:	d003      	beq.n	8001510 <__aeabi_dadd+0x5b8>
 8001508:	2440      	movs	r4, #64	; 0x40
 800150a:	1ae3      	subs	r3, r4, r3
 800150c:	4099      	lsls	r1, r3
 800150e:	4308      	orrs	r0, r1
 8001510:	1e41      	subs	r1, r0, #1
 8001512:	4188      	sbcs	r0, r1
 8001514:	4338      	orrs	r0, r7
 8001516:	e67c      	b.n	8001212 <__aeabi_dadd+0x2ba>
 8001518:	2200      	movs	r2, #0
 800151a:	2400      	movs	r4, #0
 800151c:	e625      	b.n	800116a <__aeabi_dadd+0x212>
 800151e:	1a17      	subs	r7, r2, r0
 8001520:	4643      	mov	r3, r8
 8001522:	42ba      	cmp	r2, r7
 8001524:	4192      	sbcs	r2, r2
 8001526:	1a59      	subs	r1, r3, r1
 8001528:	4252      	negs	r2, r2
 800152a:	1a89      	subs	r1, r1, r2
 800152c:	4664      	mov	r4, ip
 800152e:	0035      	movs	r5, r6
 8001530:	e543      	b.n	8000fba <__aeabi_dadd+0x62>
 8001532:	4641      	mov	r1, r8
 8001534:	0010      	movs	r0, r2
 8001536:	4d14      	ldr	r5, [pc, #80]	; (8001588 <__aeabi_dadd+0x630>)
 8001538:	e610      	b.n	800115c <__aeabi_dadd+0x204>
 800153a:	2280      	movs	r2, #128	; 0x80
 800153c:	2400      	movs	r4, #0
 800153e:	0312      	lsls	r2, r2, #12
 8001540:	e680      	b.n	8001244 <__aeabi_dadd+0x2ec>
 8001542:	001d      	movs	r5, r3
 8001544:	000f      	movs	r7, r1
 8001546:	3d20      	subs	r5, #32
 8001548:	40ef      	lsrs	r7, r5
 800154a:	46bc      	mov	ip, r7
 800154c:	2b20      	cmp	r3, #32
 800154e:	d003      	beq.n	8001558 <__aeabi_dadd+0x600>
 8001550:	2540      	movs	r5, #64	; 0x40
 8001552:	1aeb      	subs	r3, r5, r3
 8001554:	4099      	lsls	r1, r3
 8001556:	4308      	orrs	r0, r1
 8001558:	0007      	movs	r7, r0
 800155a:	4663      	mov	r3, ip
 800155c:	1e78      	subs	r0, r7, #1
 800155e:	4187      	sbcs	r7, r0
 8001560:	431f      	orrs	r7, r3
 8001562:	e769      	b.n	8001438 <__aeabi_dadd+0x4e0>
 8001564:	1887      	adds	r7, r0, r2
 8001566:	4297      	cmp	r7, r2
 8001568:	419b      	sbcs	r3, r3
 800156a:	4441      	add	r1, r8
 800156c:	425b      	negs	r3, r3
 800156e:	18c9      	adds	r1, r1, r3
 8001570:	0035      	movs	r5, r6
 8001572:	e5a3      	b.n	80010bc <__aeabi_dadd+0x164>
 8001574:	003b      	movs	r3, r7
 8001576:	4333      	orrs	r3, r6
 8001578:	d0ce      	beq.n	8001518 <__aeabi_dadd+0x5c0>
 800157a:	2207      	movs	r2, #7
 800157c:	0031      	movs	r1, r6
 800157e:	403a      	ands	r2, r7
 8001580:	e652      	b.n	8001228 <__aeabi_dadd+0x2d0>
 8001582:	2300      	movs	r3, #0
 8001584:	001a      	movs	r2, r3
 8001586:	e5f4      	b.n	8001172 <__aeabi_dadd+0x21a>
 8001588:	000007ff 	.word	0x000007ff
 800158c:	ff7fffff 	.word	0xff7fffff

08001590 <__aeabi_ddiv>:
 8001590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001592:	4657      	mov	r7, sl
 8001594:	46de      	mov	lr, fp
 8001596:	464e      	mov	r6, r9
 8001598:	4645      	mov	r5, r8
 800159a:	b5e0      	push	{r5, r6, r7, lr}
 800159c:	4683      	mov	fp, r0
 800159e:	0007      	movs	r7, r0
 80015a0:	030e      	lsls	r6, r1, #12
 80015a2:	0048      	lsls	r0, r1, #1
 80015a4:	b085      	sub	sp, #20
 80015a6:	4692      	mov	sl, r2
 80015a8:	001c      	movs	r4, r3
 80015aa:	0b36      	lsrs	r6, r6, #12
 80015ac:	0d40      	lsrs	r0, r0, #21
 80015ae:	0fcd      	lsrs	r5, r1, #31
 80015b0:	2800      	cmp	r0, #0
 80015b2:	d100      	bne.n	80015b6 <__aeabi_ddiv+0x26>
 80015b4:	e09d      	b.n	80016f2 <__aeabi_ddiv+0x162>
 80015b6:	4b95      	ldr	r3, [pc, #596]	; (800180c <__aeabi_ddiv+0x27c>)
 80015b8:	4298      	cmp	r0, r3
 80015ba:	d039      	beq.n	8001630 <__aeabi_ddiv+0xa0>
 80015bc:	2380      	movs	r3, #128	; 0x80
 80015be:	00f6      	lsls	r6, r6, #3
 80015c0:	041b      	lsls	r3, r3, #16
 80015c2:	431e      	orrs	r6, r3
 80015c4:	4a92      	ldr	r2, [pc, #584]	; (8001810 <__aeabi_ddiv+0x280>)
 80015c6:	0f7b      	lsrs	r3, r7, #29
 80015c8:	4333      	orrs	r3, r6
 80015ca:	4699      	mov	r9, r3
 80015cc:	4694      	mov	ip, r2
 80015ce:	0003      	movs	r3, r0
 80015d0:	4463      	add	r3, ip
 80015d2:	9300      	str	r3, [sp, #0]
 80015d4:	2300      	movs	r3, #0
 80015d6:	2600      	movs	r6, #0
 80015d8:	00ff      	lsls	r7, r7, #3
 80015da:	9302      	str	r3, [sp, #8]
 80015dc:	0323      	lsls	r3, r4, #12
 80015de:	0b1b      	lsrs	r3, r3, #12
 80015e0:	4698      	mov	r8, r3
 80015e2:	0063      	lsls	r3, r4, #1
 80015e4:	0fe4      	lsrs	r4, r4, #31
 80015e6:	4652      	mov	r2, sl
 80015e8:	0d5b      	lsrs	r3, r3, #21
 80015ea:	9401      	str	r4, [sp, #4]
 80015ec:	d100      	bne.n	80015f0 <__aeabi_ddiv+0x60>
 80015ee:	e0b3      	b.n	8001758 <__aeabi_ddiv+0x1c8>
 80015f0:	4986      	ldr	r1, [pc, #536]	; (800180c <__aeabi_ddiv+0x27c>)
 80015f2:	428b      	cmp	r3, r1
 80015f4:	d100      	bne.n	80015f8 <__aeabi_ddiv+0x68>
 80015f6:	e09e      	b.n	8001736 <__aeabi_ddiv+0x1a6>
 80015f8:	4642      	mov	r2, r8
 80015fa:	00d1      	lsls	r1, r2, #3
 80015fc:	2280      	movs	r2, #128	; 0x80
 80015fe:	0412      	lsls	r2, r2, #16
 8001600:	430a      	orrs	r2, r1
 8001602:	4651      	mov	r1, sl
 8001604:	0f49      	lsrs	r1, r1, #29
 8001606:	4311      	orrs	r1, r2
 8001608:	468b      	mov	fp, r1
 800160a:	4981      	ldr	r1, [pc, #516]	; (8001810 <__aeabi_ddiv+0x280>)
 800160c:	4652      	mov	r2, sl
 800160e:	468c      	mov	ip, r1
 8001610:	9900      	ldr	r1, [sp, #0]
 8001612:	4463      	add	r3, ip
 8001614:	1acb      	subs	r3, r1, r3
 8001616:	2100      	movs	r1, #0
 8001618:	00d2      	lsls	r2, r2, #3
 800161a:	9300      	str	r3, [sp, #0]
 800161c:	002b      	movs	r3, r5
 800161e:	4063      	eors	r3, r4
 8001620:	469a      	mov	sl, r3
 8001622:	2e0f      	cmp	r6, #15
 8001624:	d900      	bls.n	8001628 <__aeabi_ddiv+0x98>
 8001626:	e105      	b.n	8001834 <__aeabi_ddiv+0x2a4>
 8001628:	4b7a      	ldr	r3, [pc, #488]	; (8001814 <__aeabi_ddiv+0x284>)
 800162a:	00b6      	lsls	r6, r6, #2
 800162c:	599b      	ldr	r3, [r3, r6]
 800162e:	469f      	mov	pc, r3
 8001630:	465b      	mov	r3, fp
 8001632:	4333      	orrs	r3, r6
 8001634:	4699      	mov	r9, r3
 8001636:	d000      	beq.n	800163a <__aeabi_ddiv+0xaa>
 8001638:	e0b8      	b.n	80017ac <__aeabi_ddiv+0x21c>
 800163a:	2302      	movs	r3, #2
 800163c:	2608      	movs	r6, #8
 800163e:	2700      	movs	r7, #0
 8001640:	9000      	str	r0, [sp, #0]
 8001642:	9302      	str	r3, [sp, #8]
 8001644:	e7ca      	b.n	80015dc <__aeabi_ddiv+0x4c>
 8001646:	46cb      	mov	fp, r9
 8001648:	003a      	movs	r2, r7
 800164a:	9902      	ldr	r1, [sp, #8]
 800164c:	9501      	str	r5, [sp, #4]
 800164e:	9b01      	ldr	r3, [sp, #4]
 8001650:	469a      	mov	sl, r3
 8001652:	2902      	cmp	r1, #2
 8001654:	d027      	beq.n	80016a6 <__aeabi_ddiv+0x116>
 8001656:	2903      	cmp	r1, #3
 8001658:	d100      	bne.n	800165c <__aeabi_ddiv+0xcc>
 800165a:	e280      	b.n	8001b5e <__aeabi_ddiv+0x5ce>
 800165c:	2901      	cmp	r1, #1
 800165e:	d044      	beq.n	80016ea <__aeabi_ddiv+0x15a>
 8001660:	496d      	ldr	r1, [pc, #436]	; (8001818 <__aeabi_ddiv+0x288>)
 8001662:	9b00      	ldr	r3, [sp, #0]
 8001664:	468c      	mov	ip, r1
 8001666:	4463      	add	r3, ip
 8001668:	001c      	movs	r4, r3
 800166a:	2c00      	cmp	r4, #0
 800166c:	dd38      	ble.n	80016e0 <__aeabi_ddiv+0x150>
 800166e:	0753      	lsls	r3, r2, #29
 8001670:	d000      	beq.n	8001674 <__aeabi_ddiv+0xe4>
 8001672:	e213      	b.n	8001a9c <__aeabi_ddiv+0x50c>
 8001674:	08d2      	lsrs	r2, r2, #3
 8001676:	465b      	mov	r3, fp
 8001678:	01db      	lsls	r3, r3, #7
 800167a:	d509      	bpl.n	8001690 <__aeabi_ddiv+0x100>
 800167c:	4659      	mov	r1, fp
 800167e:	4b67      	ldr	r3, [pc, #412]	; (800181c <__aeabi_ddiv+0x28c>)
 8001680:	4019      	ands	r1, r3
 8001682:	468b      	mov	fp, r1
 8001684:	2180      	movs	r1, #128	; 0x80
 8001686:	00c9      	lsls	r1, r1, #3
 8001688:	468c      	mov	ip, r1
 800168a:	9b00      	ldr	r3, [sp, #0]
 800168c:	4463      	add	r3, ip
 800168e:	001c      	movs	r4, r3
 8001690:	4b63      	ldr	r3, [pc, #396]	; (8001820 <__aeabi_ddiv+0x290>)
 8001692:	429c      	cmp	r4, r3
 8001694:	dc07      	bgt.n	80016a6 <__aeabi_ddiv+0x116>
 8001696:	465b      	mov	r3, fp
 8001698:	0564      	lsls	r4, r4, #21
 800169a:	075f      	lsls	r7, r3, #29
 800169c:	025b      	lsls	r3, r3, #9
 800169e:	4317      	orrs	r7, r2
 80016a0:	0b1b      	lsrs	r3, r3, #12
 80016a2:	0d62      	lsrs	r2, r4, #21
 80016a4:	e002      	b.n	80016ac <__aeabi_ddiv+0x11c>
 80016a6:	2300      	movs	r3, #0
 80016a8:	2700      	movs	r7, #0
 80016aa:	4a58      	ldr	r2, [pc, #352]	; (800180c <__aeabi_ddiv+0x27c>)
 80016ac:	2100      	movs	r1, #0
 80016ae:	031b      	lsls	r3, r3, #12
 80016b0:	0b1c      	lsrs	r4, r3, #12
 80016b2:	0d0b      	lsrs	r3, r1, #20
 80016b4:	051b      	lsls	r3, r3, #20
 80016b6:	4323      	orrs	r3, r4
 80016b8:	0514      	lsls	r4, r2, #20
 80016ba:	4a5a      	ldr	r2, [pc, #360]	; (8001824 <__aeabi_ddiv+0x294>)
 80016bc:	0038      	movs	r0, r7
 80016be:	4013      	ands	r3, r2
 80016c0:	431c      	orrs	r4, r3
 80016c2:	4653      	mov	r3, sl
 80016c4:	0064      	lsls	r4, r4, #1
 80016c6:	07db      	lsls	r3, r3, #31
 80016c8:	0864      	lsrs	r4, r4, #1
 80016ca:	431c      	orrs	r4, r3
 80016cc:	0021      	movs	r1, r4
 80016ce:	b005      	add	sp, #20
 80016d0:	bc3c      	pop	{r2, r3, r4, r5}
 80016d2:	4690      	mov	r8, r2
 80016d4:	4699      	mov	r9, r3
 80016d6:	46a2      	mov	sl, r4
 80016d8:	46ab      	mov	fp, r5
 80016da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80016dc:	2201      	movs	r2, #1
 80016de:	4252      	negs	r2, r2
 80016e0:	2301      	movs	r3, #1
 80016e2:	1b1b      	subs	r3, r3, r4
 80016e4:	2b38      	cmp	r3, #56	; 0x38
 80016e6:	dc00      	bgt.n	80016ea <__aeabi_ddiv+0x15a>
 80016e8:	e1ad      	b.n	8001a46 <__aeabi_ddiv+0x4b6>
 80016ea:	2200      	movs	r2, #0
 80016ec:	2300      	movs	r3, #0
 80016ee:	2700      	movs	r7, #0
 80016f0:	e7dc      	b.n	80016ac <__aeabi_ddiv+0x11c>
 80016f2:	465b      	mov	r3, fp
 80016f4:	4333      	orrs	r3, r6
 80016f6:	4699      	mov	r9, r3
 80016f8:	d05e      	beq.n	80017b8 <__aeabi_ddiv+0x228>
 80016fa:	2e00      	cmp	r6, #0
 80016fc:	d100      	bne.n	8001700 <__aeabi_ddiv+0x170>
 80016fe:	e18a      	b.n	8001a16 <__aeabi_ddiv+0x486>
 8001700:	0030      	movs	r0, r6
 8001702:	f001 fad7 	bl	8002cb4 <__clzsi2>
 8001706:	0003      	movs	r3, r0
 8001708:	3b0b      	subs	r3, #11
 800170a:	2b1c      	cmp	r3, #28
 800170c:	dd00      	ble.n	8001710 <__aeabi_ddiv+0x180>
 800170e:	e17b      	b.n	8001a08 <__aeabi_ddiv+0x478>
 8001710:	221d      	movs	r2, #29
 8001712:	1ad3      	subs	r3, r2, r3
 8001714:	465a      	mov	r2, fp
 8001716:	0001      	movs	r1, r0
 8001718:	40da      	lsrs	r2, r3
 800171a:	3908      	subs	r1, #8
 800171c:	408e      	lsls	r6, r1
 800171e:	0013      	movs	r3, r2
 8001720:	465f      	mov	r7, fp
 8001722:	4333      	orrs	r3, r6
 8001724:	4699      	mov	r9, r3
 8001726:	408f      	lsls	r7, r1
 8001728:	4b3f      	ldr	r3, [pc, #252]	; (8001828 <__aeabi_ddiv+0x298>)
 800172a:	2600      	movs	r6, #0
 800172c:	1a1b      	subs	r3, r3, r0
 800172e:	9300      	str	r3, [sp, #0]
 8001730:	2300      	movs	r3, #0
 8001732:	9302      	str	r3, [sp, #8]
 8001734:	e752      	b.n	80015dc <__aeabi_ddiv+0x4c>
 8001736:	4641      	mov	r1, r8
 8001738:	4653      	mov	r3, sl
 800173a:	430b      	orrs	r3, r1
 800173c:	493b      	ldr	r1, [pc, #236]	; (800182c <__aeabi_ddiv+0x29c>)
 800173e:	469b      	mov	fp, r3
 8001740:	468c      	mov	ip, r1
 8001742:	9b00      	ldr	r3, [sp, #0]
 8001744:	4463      	add	r3, ip
 8001746:	9300      	str	r3, [sp, #0]
 8001748:	465b      	mov	r3, fp
 800174a:	2b00      	cmp	r3, #0
 800174c:	d13b      	bne.n	80017c6 <__aeabi_ddiv+0x236>
 800174e:	2302      	movs	r3, #2
 8001750:	2200      	movs	r2, #0
 8001752:	431e      	orrs	r6, r3
 8001754:	2102      	movs	r1, #2
 8001756:	e761      	b.n	800161c <__aeabi_ddiv+0x8c>
 8001758:	4643      	mov	r3, r8
 800175a:	4313      	orrs	r3, r2
 800175c:	469b      	mov	fp, r3
 800175e:	d037      	beq.n	80017d0 <__aeabi_ddiv+0x240>
 8001760:	4643      	mov	r3, r8
 8001762:	2b00      	cmp	r3, #0
 8001764:	d100      	bne.n	8001768 <__aeabi_ddiv+0x1d8>
 8001766:	e162      	b.n	8001a2e <__aeabi_ddiv+0x49e>
 8001768:	4640      	mov	r0, r8
 800176a:	f001 faa3 	bl	8002cb4 <__clzsi2>
 800176e:	0003      	movs	r3, r0
 8001770:	3b0b      	subs	r3, #11
 8001772:	2b1c      	cmp	r3, #28
 8001774:	dd00      	ble.n	8001778 <__aeabi_ddiv+0x1e8>
 8001776:	e153      	b.n	8001a20 <__aeabi_ddiv+0x490>
 8001778:	0002      	movs	r2, r0
 800177a:	4641      	mov	r1, r8
 800177c:	3a08      	subs	r2, #8
 800177e:	4091      	lsls	r1, r2
 8001780:	4688      	mov	r8, r1
 8001782:	211d      	movs	r1, #29
 8001784:	1acb      	subs	r3, r1, r3
 8001786:	4651      	mov	r1, sl
 8001788:	40d9      	lsrs	r1, r3
 800178a:	000b      	movs	r3, r1
 800178c:	4641      	mov	r1, r8
 800178e:	430b      	orrs	r3, r1
 8001790:	469b      	mov	fp, r3
 8001792:	4653      	mov	r3, sl
 8001794:	4093      	lsls	r3, r2
 8001796:	001a      	movs	r2, r3
 8001798:	9b00      	ldr	r3, [sp, #0]
 800179a:	4925      	ldr	r1, [pc, #148]	; (8001830 <__aeabi_ddiv+0x2a0>)
 800179c:	469c      	mov	ip, r3
 800179e:	4460      	add	r0, ip
 80017a0:	0003      	movs	r3, r0
 80017a2:	468c      	mov	ip, r1
 80017a4:	4463      	add	r3, ip
 80017a6:	9300      	str	r3, [sp, #0]
 80017a8:	2100      	movs	r1, #0
 80017aa:	e737      	b.n	800161c <__aeabi_ddiv+0x8c>
 80017ac:	2303      	movs	r3, #3
 80017ae:	46b1      	mov	r9, r6
 80017b0:	9000      	str	r0, [sp, #0]
 80017b2:	260c      	movs	r6, #12
 80017b4:	9302      	str	r3, [sp, #8]
 80017b6:	e711      	b.n	80015dc <__aeabi_ddiv+0x4c>
 80017b8:	2300      	movs	r3, #0
 80017ba:	9300      	str	r3, [sp, #0]
 80017bc:	3301      	adds	r3, #1
 80017be:	2604      	movs	r6, #4
 80017c0:	2700      	movs	r7, #0
 80017c2:	9302      	str	r3, [sp, #8]
 80017c4:	e70a      	b.n	80015dc <__aeabi_ddiv+0x4c>
 80017c6:	2303      	movs	r3, #3
 80017c8:	46c3      	mov	fp, r8
 80017ca:	431e      	orrs	r6, r3
 80017cc:	2103      	movs	r1, #3
 80017ce:	e725      	b.n	800161c <__aeabi_ddiv+0x8c>
 80017d0:	3301      	adds	r3, #1
 80017d2:	431e      	orrs	r6, r3
 80017d4:	2200      	movs	r2, #0
 80017d6:	2101      	movs	r1, #1
 80017d8:	e720      	b.n	800161c <__aeabi_ddiv+0x8c>
 80017da:	2300      	movs	r3, #0
 80017dc:	469a      	mov	sl, r3
 80017de:	2380      	movs	r3, #128	; 0x80
 80017e0:	2700      	movs	r7, #0
 80017e2:	031b      	lsls	r3, r3, #12
 80017e4:	4a09      	ldr	r2, [pc, #36]	; (800180c <__aeabi_ddiv+0x27c>)
 80017e6:	e761      	b.n	80016ac <__aeabi_ddiv+0x11c>
 80017e8:	2380      	movs	r3, #128	; 0x80
 80017ea:	4649      	mov	r1, r9
 80017ec:	031b      	lsls	r3, r3, #12
 80017ee:	4219      	tst	r1, r3
 80017f0:	d100      	bne.n	80017f4 <__aeabi_ddiv+0x264>
 80017f2:	e0e2      	b.n	80019ba <__aeabi_ddiv+0x42a>
 80017f4:	4659      	mov	r1, fp
 80017f6:	4219      	tst	r1, r3
 80017f8:	d000      	beq.n	80017fc <__aeabi_ddiv+0x26c>
 80017fa:	e0de      	b.n	80019ba <__aeabi_ddiv+0x42a>
 80017fc:	430b      	orrs	r3, r1
 80017fe:	031b      	lsls	r3, r3, #12
 8001800:	0017      	movs	r7, r2
 8001802:	0b1b      	lsrs	r3, r3, #12
 8001804:	46a2      	mov	sl, r4
 8001806:	4a01      	ldr	r2, [pc, #4]	; (800180c <__aeabi_ddiv+0x27c>)
 8001808:	e750      	b.n	80016ac <__aeabi_ddiv+0x11c>
 800180a:	46c0      	nop			; (mov r8, r8)
 800180c:	000007ff 	.word	0x000007ff
 8001810:	fffffc01 	.word	0xfffffc01
 8001814:	0800b438 	.word	0x0800b438
 8001818:	000003ff 	.word	0x000003ff
 800181c:	feffffff 	.word	0xfeffffff
 8001820:	000007fe 	.word	0x000007fe
 8001824:	800fffff 	.word	0x800fffff
 8001828:	fffffc0d 	.word	0xfffffc0d
 800182c:	fffff801 	.word	0xfffff801
 8001830:	000003f3 	.word	0x000003f3
 8001834:	45d9      	cmp	r9, fp
 8001836:	d900      	bls.n	800183a <__aeabi_ddiv+0x2aa>
 8001838:	e0cb      	b.n	80019d2 <__aeabi_ddiv+0x442>
 800183a:	d100      	bne.n	800183e <__aeabi_ddiv+0x2ae>
 800183c:	e0c6      	b.n	80019cc <__aeabi_ddiv+0x43c>
 800183e:	003c      	movs	r4, r7
 8001840:	4648      	mov	r0, r9
 8001842:	2700      	movs	r7, #0
 8001844:	9b00      	ldr	r3, [sp, #0]
 8001846:	3b01      	subs	r3, #1
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	465b      	mov	r3, fp
 800184c:	0e16      	lsrs	r6, r2, #24
 800184e:	021b      	lsls	r3, r3, #8
 8001850:	431e      	orrs	r6, r3
 8001852:	0213      	lsls	r3, r2, #8
 8001854:	4698      	mov	r8, r3
 8001856:	0433      	lsls	r3, r6, #16
 8001858:	0c1b      	lsrs	r3, r3, #16
 800185a:	4699      	mov	r9, r3
 800185c:	0c31      	lsrs	r1, r6, #16
 800185e:	9101      	str	r1, [sp, #4]
 8001860:	f7fe fcea 	bl	8000238 <__aeabi_uidivmod>
 8001864:	464a      	mov	r2, r9
 8001866:	4342      	muls	r2, r0
 8001868:	040b      	lsls	r3, r1, #16
 800186a:	0c21      	lsrs	r1, r4, #16
 800186c:	0005      	movs	r5, r0
 800186e:	4319      	orrs	r1, r3
 8001870:	428a      	cmp	r2, r1
 8001872:	d907      	bls.n	8001884 <__aeabi_ddiv+0x2f4>
 8001874:	1989      	adds	r1, r1, r6
 8001876:	3d01      	subs	r5, #1
 8001878:	428e      	cmp	r6, r1
 800187a:	d803      	bhi.n	8001884 <__aeabi_ddiv+0x2f4>
 800187c:	428a      	cmp	r2, r1
 800187e:	d901      	bls.n	8001884 <__aeabi_ddiv+0x2f4>
 8001880:	1e85      	subs	r5, r0, #2
 8001882:	1989      	adds	r1, r1, r6
 8001884:	1a88      	subs	r0, r1, r2
 8001886:	9901      	ldr	r1, [sp, #4]
 8001888:	f7fe fcd6 	bl	8000238 <__aeabi_uidivmod>
 800188c:	0409      	lsls	r1, r1, #16
 800188e:	468c      	mov	ip, r1
 8001890:	464a      	mov	r2, r9
 8001892:	0421      	lsls	r1, r4, #16
 8001894:	4664      	mov	r4, ip
 8001896:	4342      	muls	r2, r0
 8001898:	0c09      	lsrs	r1, r1, #16
 800189a:	0003      	movs	r3, r0
 800189c:	4321      	orrs	r1, r4
 800189e:	428a      	cmp	r2, r1
 80018a0:	d904      	bls.n	80018ac <__aeabi_ddiv+0x31c>
 80018a2:	1989      	adds	r1, r1, r6
 80018a4:	3b01      	subs	r3, #1
 80018a6:	428e      	cmp	r6, r1
 80018a8:	d800      	bhi.n	80018ac <__aeabi_ddiv+0x31c>
 80018aa:	e0f1      	b.n	8001a90 <__aeabi_ddiv+0x500>
 80018ac:	042d      	lsls	r5, r5, #16
 80018ae:	431d      	orrs	r5, r3
 80018b0:	46ab      	mov	fp, r5
 80018b2:	4643      	mov	r3, r8
 80018b4:	1a89      	subs	r1, r1, r2
 80018b6:	4642      	mov	r2, r8
 80018b8:	0c28      	lsrs	r0, r5, #16
 80018ba:	0412      	lsls	r2, r2, #16
 80018bc:	0c1d      	lsrs	r5, r3, #16
 80018be:	465b      	mov	r3, fp
 80018c0:	0c14      	lsrs	r4, r2, #16
 80018c2:	0022      	movs	r2, r4
 80018c4:	041b      	lsls	r3, r3, #16
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	435a      	muls	r2, r3
 80018ca:	9403      	str	r4, [sp, #12]
 80018cc:	436b      	muls	r3, r5
 80018ce:	4344      	muls	r4, r0
 80018d0:	9502      	str	r5, [sp, #8]
 80018d2:	4368      	muls	r0, r5
 80018d4:	191b      	adds	r3, r3, r4
 80018d6:	0c15      	lsrs	r5, r2, #16
 80018d8:	18eb      	adds	r3, r5, r3
 80018da:	429c      	cmp	r4, r3
 80018dc:	d903      	bls.n	80018e6 <__aeabi_ddiv+0x356>
 80018de:	2480      	movs	r4, #128	; 0x80
 80018e0:	0264      	lsls	r4, r4, #9
 80018e2:	46a4      	mov	ip, r4
 80018e4:	4460      	add	r0, ip
 80018e6:	0c1c      	lsrs	r4, r3, #16
 80018e8:	0415      	lsls	r5, r2, #16
 80018ea:	041b      	lsls	r3, r3, #16
 80018ec:	0c2d      	lsrs	r5, r5, #16
 80018ee:	1820      	adds	r0, r4, r0
 80018f0:	195d      	adds	r5, r3, r5
 80018f2:	4281      	cmp	r1, r0
 80018f4:	d377      	bcc.n	80019e6 <__aeabi_ddiv+0x456>
 80018f6:	d073      	beq.n	80019e0 <__aeabi_ddiv+0x450>
 80018f8:	1a0c      	subs	r4, r1, r0
 80018fa:	4aa2      	ldr	r2, [pc, #648]	; (8001b84 <__aeabi_ddiv+0x5f4>)
 80018fc:	1b7d      	subs	r5, r7, r5
 80018fe:	42af      	cmp	r7, r5
 8001900:	41bf      	sbcs	r7, r7
 8001902:	4694      	mov	ip, r2
 8001904:	9b00      	ldr	r3, [sp, #0]
 8001906:	427f      	negs	r7, r7
 8001908:	4463      	add	r3, ip
 800190a:	1be0      	subs	r0, r4, r7
 800190c:	001c      	movs	r4, r3
 800190e:	4286      	cmp	r6, r0
 8001910:	d100      	bne.n	8001914 <__aeabi_ddiv+0x384>
 8001912:	e0db      	b.n	8001acc <__aeabi_ddiv+0x53c>
 8001914:	9901      	ldr	r1, [sp, #4]
 8001916:	f7fe fc8f 	bl	8000238 <__aeabi_uidivmod>
 800191a:	464a      	mov	r2, r9
 800191c:	4342      	muls	r2, r0
 800191e:	040b      	lsls	r3, r1, #16
 8001920:	0c29      	lsrs	r1, r5, #16
 8001922:	0007      	movs	r7, r0
 8001924:	4319      	orrs	r1, r3
 8001926:	428a      	cmp	r2, r1
 8001928:	d907      	bls.n	800193a <__aeabi_ddiv+0x3aa>
 800192a:	1989      	adds	r1, r1, r6
 800192c:	3f01      	subs	r7, #1
 800192e:	428e      	cmp	r6, r1
 8001930:	d803      	bhi.n	800193a <__aeabi_ddiv+0x3aa>
 8001932:	428a      	cmp	r2, r1
 8001934:	d901      	bls.n	800193a <__aeabi_ddiv+0x3aa>
 8001936:	1e87      	subs	r7, r0, #2
 8001938:	1989      	adds	r1, r1, r6
 800193a:	1a88      	subs	r0, r1, r2
 800193c:	9901      	ldr	r1, [sp, #4]
 800193e:	f7fe fc7b 	bl	8000238 <__aeabi_uidivmod>
 8001942:	0409      	lsls	r1, r1, #16
 8001944:	464a      	mov	r2, r9
 8001946:	4689      	mov	r9, r1
 8001948:	0429      	lsls	r1, r5, #16
 800194a:	464d      	mov	r5, r9
 800194c:	4342      	muls	r2, r0
 800194e:	0c09      	lsrs	r1, r1, #16
 8001950:	0003      	movs	r3, r0
 8001952:	4329      	orrs	r1, r5
 8001954:	428a      	cmp	r2, r1
 8001956:	d907      	bls.n	8001968 <__aeabi_ddiv+0x3d8>
 8001958:	1989      	adds	r1, r1, r6
 800195a:	3b01      	subs	r3, #1
 800195c:	428e      	cmp	r6, r1
 800195e:	d803      	bhi.n	8001968 <__aeabi_ddiv+0x3d8>
 8001960:	428a      	cmp	r2, r1
 8001962:	d901      	bls.n	8001968 <__aeabi_ddiv+0x3d8>
 8001964:	1e83      	subs	r3, r0, #2
 8001966:	1989      	adds	r1, r1, r6
 8001968:	043f      	lsls	r7, r7, #16
 800196a:	1a89      	subs	r1, r1, r2
 800196c:	003a      	movs	r2, r7
 800196e:	9f03      	ldr	r7, [sp, #12]
 8001970:	431a      	orrs	r2, r3
 8001972:	0038      	movs	r0, r7
 8001974:	0413      	lsls	r3, r2, #16
 8001976:	0c1b      	lsrs	r3, r3, #16
 8001978:	4358      	muls	r0, r3
 800197a:	4681      	mov	r9, r0
 800197c:	9802      	ldr	r0, [sp, #8]
 800197e:	0c15      	lsrs	r5, r2, #16
 8001980:	436f      	muls	r7, r5
 8001982:	4343      	muls	r3, r0
 8001984:	4345      	muls	r5, r0
 8001986:	4648      	mov	r0, r9
 8001988:	0c00      	lsrs	r0, r0, #16
 800198a:	4684      	mov	ip, r0
 800198c:	19db      	adds	r3, r3, r7
 800198e:	4463      	add	r3, ip
 8001990:	429f      	cmp	r7, r3
 8001992:	d903      	bls.n	800199c <__aeabi_ddiv+0x40c>
 8001994:	2080      	movs	r0, #128	; 0x80
 8001996:	0240      	lsls	r0, r0, #9
 8001998:	4684      	mov	ip, r0
 800199a:	4465      	add	r5, ip
 800199c:	4648      	mov	r0, r9
 800199e:	0c1f      	lsrs	r7, r3, #16
 80019a0:	0400      	lsls	r0, r0, #16
 80019a2:	041b      	lsls	r3, r3, #16
 80019a4:	0c00      	lsrs	r0, r0, #16
 80019a6:	197d      	adds	r5, r7, r5
 80019a8:	1818      	adds	r0, r3, r0
 80019aa:	42a9      	cmp	r1, r5
 80019ac:	d200      	bcs.n	80019b0 <__aeabi_ddiv+0x420>
 80019ae:	e084      	b.n	8001aba <__aeabi_ddiv+0x52a>
 80019b0:	d100      	bne.n	80019b4 <__aeabi_ddiv+0x424>
 80019b2:	e07f      	b.n	8001ab4 <__aeabi_ddiv+0x524>
 80019b4:	2301      	movs	r3, #1
 80019b6:	431a      	orrs	r2, r3
 80019b8:	e657      	b.n	800166a <__aeabi_ddiv+0xda>
 80019ba:	2380      	movs	r3, #128	; 0x80
 80019bc:	464a      	mov	r2, r9
 80019be:	031b      	lsls	r3, r3, #12
 80019c0:	4313      	orrs	r3, r2
 80019c2:	031b      	lsls	r3, r3, #12
 80019c4:	0b1b      	lsrs	r3, r3, #12
 80019c6:	46aa      	mov	sl, r5
 80019c8:	4a6f      	ldr	r2, [pc, #444]	; (8001b88 <__aeabi_ddiv+0x5f8>)
 80019ca:	e66f      	b.n	80016ac <__aeabi_ddiv+0x11c>
 80019cc:	42ba      	cmp	r2, r7
 80019ce:	d900      	bls.n	80019d2 <__aeabi_ddiv+0x442>
 80019d0:	e735      	b.n	800183e <__aeabi_ddiv+0x2ae>
 80019d2:	464b      	mov	r3, r9
 80019d4:	07dc      	lsls	r4, r3, #31
 80019d6:	0858      	lsrs	r0, r3, #1
 80019d8:	087b      	lsrs	r3, r7, #1
 80019da:	431c      	orrs	r4, r3
 80019dc:	07ff      	lsls	r7, r7, #31
 80019de:	e734      	b.n	800184a <__aeabi_ddiv+0x2ba>
 80019e0:	2400      	movs	r4, #0
 80019e2:	42af      	cmp	r7, r5
 80019e4:	d289      	bcs.n	80018fa <__aeabi_ddiv+0x36a>
 80019e6:	4447      	add	r7, r8
 80019e8:	4547      	cmp	r7, r8
 80019ea:	41a4      	sbcs	r4, r4
 80019ec:	465b      	mov	r3, fp
 80019ee:	4264      	negs	r4, r4
 80019f0:	19a4      	adds	r4, r4, r6
 80019f2:	1864      	adds	r4, r4, r1
 80019f4:	3b01      	subs	r3, #1
 80019f6:	42a6      	cmp	r6, r4
 80019f8:	d21e      	bcs.n	8001a38 <__aeabi_ddiv+0x4a8>
 80019fa:	42a0      	cmp	r0, r4
 80019fc:	d86d      	bhi.n	8001ada <__aeabi_ddiv+0x54a>
 80019fe:	d100      	bne.n	8001a02 <__aeabi_ddiv+0x472>
 8001a00:	e0b6      	b.n	8001b70 <__aeabi_ddiv+0x5e0>
 8001a02:	1a24      	subs	r4, r4, r0
 8001a04:	469b      	mov	fp, r3
 8001a06:	e778      	b.n	80018fa <__aeabi_ddiv+0x36a>
 8001a08:	0003      	movs	r3, r0
 8001a0a:	465a      	mov	r2, fp
 8001a0c:	3b28      	subs	r3, #40	; 0x28
 8001a0e:	409a      	lsls	r2, r3
 8001a10:	2700      	movs	r7, #0
 8001a12:	4691      	mov	r9, r2
 8001a14:	e688      	b.n	8001728 <__aeabi_ddiv+0x198>
 8001a16:	4658      	mov	r0, fp
 8001a18:	f001 f94c 	bl	8002cb4 <__clzsi2>
 8001a1c:	3020      	adds	r0, #32
 8001a1e:	e672      	b.n	8001706 <__aeabi_ddiv+0x176>
 8001a20:	0003      	movs	r3, r0
 8001a22:	4652      	mov	r2, sl
 8001a24:	3b28      	subs	r3, #40	; 0x28
 8001a26:	409a      	lsls	r2, r3
 8001a28:	4693      	mov	fp, r2
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	e6b4      	b.n	8001798 <__aeabi_ddiv+0x208>
 8001a2e:	4650      	mov	r0, sl
 8001a30:	f001 f940 	bl	8002cb4 <__clzsi2>
 8001a34:	3020      	adds	r0, #32
 8001a36:	e69a      	b.n	800176e <__aeabi_ddiv+0x1de>
 8001a38:	42a6      	cmp	r6, r4
 8001a3a:	d1e2      	bne.n	8001a02 <__aeabi_ddiv+0x472>
 8001a3c:	45b8      	cmp	r8, r7
 8001a3e:	d9dc      	bls.n	80019fa <__aeabi_ddiv+0x46a>
 8001a40:	1a34      	subs	r4, r6, r0
 8001a42:	469b      	mov	fp, r3
 8001a44:	e759      	b.n	80018fa <__aeabi_ddiv+0x36a>
 8001a46:	2b1f      	cmp	r3, #31
 8001a48:	dc65      	bgt.n	8001b16 <__aeabi_ddiv+0x586>
 8001a4a:	4c50      	ldr	r4, [pc, #320]	; (8001b8c <__aeabi_ddiv+0x5fc>)
 8001a4c:	9900      	ldr	r1, [sp, #0]
 8001a4e:	46a4      	mov	ip, r4
 8001a50:	465c      	mov	r4, fp
 8001a52:	4461      	add	r1, ip
 8001a54:	0008      	movs	r0, r1
 8001a56:	408c      	lsls	r4, r1
 8001a58:	0011      	movs	r1, r2
 8001a5a:	4082      	lsls	r2, r0
 8001a5c:	40d9      	lsrs	r1, r3
 8001a5e:	1e50      	subs	r0, r2, #1
 8001a60:	4182      	sbcs	r2, r0
 8001a62:	430c      	orrs	r4, r1
 8001a64:	4314      	orrs	r4, r2
 8001a66:	465a      	mov	r2, fp
 8001a68:	40da      	lsrs	r2, r3
 8001a6a:	0013      	movs	r3, r2
 8001a6c:	0762      	lsls	r2, r4, #29
 8001a6e:	d009      	beq.n	8001a84 <__aeabi_ddiv+0x4f4>
 8001a70:	220f      	movs	r2, #15
 8001a72:	4022      	ands	r2, r4
 8001a74:	2a04      	cmp	r2, #4
 8001a76:	d005      	beq.n	8001a84 <__aeabi_ddiv+0x4f4>
 8001a78:	0022      	movs	r2, r4
 8001a7a:	1d14      	adds	r4, r2, #4
 8001a7c:	4294      	cmp	r4, r2
 8001a7e:	4189      	sbcs	r1, r1
 8001a80:	4249      	negs	r1, r1
 8001a82:	185b      	adds	r3, r3, r1
 8001a84:	021a      	lsls	r2, r3, #8
 8001a86:	d562      	bpl.n	8001b4e <__aeabi_ddiv+0x5be>
 8001a88:	2201      	movs	r2, #1
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	2700      	movs	r7, #0
 8001a8e:	e60d      	b.n	80016ac <__aeabi_ddiv+0x11c>
 8001a90:	428a      	cmp	r2, r1
 8001a92:	d800      	bhi.n	8001a96 <__aeabi_ddiv+0x506>
 8001a94:	e70a      	b.n	80018ac <__aeabi_ddiv+0x31c>
 8001a96:	1e83      	subs	r3, r0, #2
 8001a98:	1989      	adds	r1, r1, r6
 8001a9a:	e707      	b.n	80018ac <__aeabi_ddiv+0x31c>
 8001a9c:	230f      	movs	r3, #15
 8001a9e:	4013      	ands	r3, r2
 8001aa0:	2b04      	cmp	r3, #4
 8001aa2:	d100      	bne.n	8001aa6 <__aeabi_ddiv+0x516>
 8001aa4:	e5e6      	b.n	8001674 <__aeabi_ddiv+0xe4>
 8001aa6:	1d17      	adds	r7, r2, #4
 8001aa8:	4297      	cmp	r7, r2
 8001aaa:	4192      	sbcs	r2, r2
 8001aac:	4253      	negs	r3, r2
 8001aae:	449b      	add	fp, r3
 8001ab0:	08fa      	lsrs	r2, r7, #3
 8001ab2:	e5e0      	b.n	8001676 <__aeabi_ddiv+0xe6>
 8001ab4:	2800      	cmp	r0, #0
 8001ab6:	d100      	bne.n	8001aba <__aeabi_ddiv+0x52a>
 8001ab8:	e5d7      	b.n	800166a <__aeabi_ddiv+0xda>
 8001aba:	1871      	adds	r1, r6, r1
 8001abc:	1e53      	subs	r3, r2, #1
 8001abe:	42b1      	cmp	r1, r6
 8001ac0:	d327      	bcc.n	8001b12 <__aeabi_ddiv+0x582>
 8001ac2:	42a9      	cmp	r1, r5
 8001ac4:	d315      	bcc.n	8001af2 <__aeabi_ddiv+0x562>
 8001ac6:	d058      	beq.n	8001b7a <__aeabi_ddiv+0x5ea>
 8001ac8:	001a      	movs	r2, r3
 8001aca:	e773      	b.n	80019b4 <__aeabi_ddiv+0x424>
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	dc00      	bgt.n	8001ad2 <__aeabi_ddiv+0x542>
 8001ad0:	e604      	b.n	80016dc <__aeabi_ddiv+0x14c>
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	2200      	movs	r2, #0
 8001ad6:	449b      	add	fp, r3
 8001ad8:	e5cd      	b.n	8001676 <__aeabi_ddiv+0xe6>
 8001ada:	2302      	movs	r3, #2
 8001adc:	4447      	add	r7, r8
 8001ade:	4547      	cmp	r7, r8
 8001ae0:	4189      	sbcs	r1, r1
 8001ae2:	425b      	negs	r3, r3
 8001ae4:	469c      	mov	ip, r3
 8001ae6:	4249      	negs	r1, r1
 8001ae8:	1989      	adds	r1, r1, r6
 8001aea:	190c      	adds	r4, r1, r4
 8001aec:	44e3      	add	fp, ip
 8001aee:	1a24      	subs	r4, r4, r0
 8001af0:	e703      	b.n	80018fa <__aeabi_ddiv+0x36a>
 8001af2:	4643      	mov	r3, r8
 8001af4:	005f      	lsls	r7, r3, #1
 8001af6:	4547      	cmp	r7, r8
 8001af8:	419b      	sbcs	r3, r3
 8001afa:	46b8      	mov	r8, r7
 8001afc:	425b      	negs	r3, r3
 8001afe:	199e      	adds	r6, r3, r6
 8001b00:	3a02      	subs	r2, #2
 8001b02:	1989      	adds	r1, r1, r6
 8001b04:	42a9      	cmp	r1, r5
 8001b06:	d000      	beq.n	8001b0a <__aeabi_ddiv+0x57a>
 8001b08:	e754      	b.n	80019b4 <__aeabi_ddiv+0x424>
 8001b0a:	4540      	cmp	r0, r8
 8001b0c:	d000      	beq.n	8001b10 <__aeabi_ddiv+0x580>
 8001b0e:	e751      	b.n	80019b4 <__aeabi_ddiv+0x424>
 8001b10:	e5ab      	b.n	800166a <__aeabi_ddiv+0xda>
 8001b12:	001a      	movs	r2, r3
 8001b14:	e7f6      	b.n	8001b04 <__aeabi_ddiv+0x574>
 8001b16:	211f      	movs	r1, #31
 8001b18:	465f      	mov	r7, fp
 8001b1a:	4249      	negs	r1, r1
 8001b1c:	1b0c      	subs	r4, r1, r4
 8001b1e:	40e7      	lsrs	r7, r4
 8001b20:	2b20      	cmp	r3, #32
 8001b22:	d007      	beq.n	8001b34 <__aeabi_ddiv+0x5a4>
 8001b24:	491a      	ldr	r1, [pc, #104]	; (8001b90 <__aeabi_ddiv+0x600>)
 8001b26:	9b00      	ldr	r3, [sp, #0]
 8001b28:	468c      	mov	ip, r1
 8001b2a:	4463      	add	r3, ip
 8001b2c:	0018      	movs	r0, r3
 8001b2e:	465b      	mov	r3, fp
 8001b30:	4083      	lsls	r3, r0
 8001b32:	431a      	orrs	r2, r3
 8001b34:	1e50      	subs	r0, r2, #1
 8001b36:	4182      	sbcs	r2, r0
 8001b38:	433a      	orrs	r2, r7
 8001b3a:	2707      	movs	r7, #7
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	4017      	ands	r7, r2
 8001b40:	d009      	beq.n	8001b56 <__aeabi_ddiv+0x5c6>
 8001b42:	210f      	movs	r1, #15
 8001b44:	2300      	movs	r3, #0
 8001b46:	4011      	ands	r1, r2
 8001b48:	0014      	movs	r4, r2
 8001b4a:	2904      	cmp	r1, #4
 8001b4c:	d195      	bne.n	8001a7a <__aeabi_ddiv+0x4ea>
 8001b4e:	0022      	movs	r2, r4
 8001b50:	075f      	lsls	r7, r3, #29
 8001b52:	025b      	lsls	r3, r3, #9
 8001b54:	0b1b      	lsrs	r3, r3, #12
 8001b56:	08d2      	lsrs	r2, r2, #3
 8001b58:	4317      	orrs	r7, r2
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	e5a6      	b.n	80016ac <__aeabi_ddiv+0x11c>
 8001b5e:	2380      	movs	r3, #128	; 0x80
 8001b60:	4659      	mov	r1, fp
 8001b62:	031b      	lsls	r3, r3, #12
 8001b64:	430b      	orrs	r3, r1
 8001b66:	031b      	lsls	r3, r3, #12
 8001b68:	0017      	movs	r7, r2
 8001b6a:	0b1b      	lsrs	r3, r3, #12
 8001b6c:	4a06      	ldr	r2, [pc, #24]	; (8001b88 <__aeabi_ddiv+0x5f8>)
 8001b6e:	e59d      	b.n	80016ac <__aeabi_ddiv+0x11c>
 8001b70:	42bd      	cmp	r5, r7
 8001b72:	d8b2      	bhi.n	8001ada <__aeabi_ddiv+0x54a>
 8001b74:	469b      	mov	fp, r3
 8001b76:	2400      	movs	r4, #0
 8001b78:	e6bf      	b.n	80018fa <__aeabi_ddiv+0x36a>
 8001b7a:	4580      	cmp	r8, r0
 8001b7c:	d3b9      	bcc.n	8001af2 <__aeabi_ddiv+0x562>
 8001b7e:	001a      	movs	r2, r3
 8001b80:	e7c3      	b.n	8001b0a <__aeabi_ddiv+0x57a>
 8001b82:	46c0      	nop			; (mov r8, r8)
 8001b84:	000003ff 	.word	0x000003ff
 8001b88:	000007ff 	.word	0x000007ff
 8001b8c:	0000041e 	.word	0x0000041e
 8001b90:	0000043e 	.word	0x0000043e

08001b94 <__eqdf2>:
 8001b94:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b96:	464f      	mov	r7, r9
 8001b98:	4646      	mov	r6, r8
 8001b9a:	46d6      	mov	lr, sl
 8001b9c:	4684      	mov	ip, r0
 8001b9e:	b5c0      	push	{r6, r7, lr}
 8001ba0:	4680      	mov	r8, r0
 8001ba2:	4e19      	ldr	r6, [pc, #100]	; (8001c08 <__eqdf2+0x74>)
 8001ba4:	0318      	lsls	r0, r3, #12
 8001ba6:	030f      	lsls	r7, r1, #12
 8001ba8:	004d      	lsls	r5, r1, #1
 8001baa:	0b00      	lsrs	r0, r0, #12
 8001bac:	005c      	lsls	r4, r3, #1
 8001bae:	4682      	mov	sl, r0
 8001bb0:	0b3f      	lsrs	r7, r7, #12
 8001bb2:	0d6d      	lsrs	r5, r5, #21
 8001bb4:	0fc9      	lsrs	r1, r1, #31
 8001bb6:	4691      	mov	r9, r2
 8001bb8:	0d64      	lsrs	r4, r4, #21
 8001bba:	0fdb      	lsrs	r3, r3, #31
 8001bbc:	2001      	movs	r0, #1
 8001bbe:	42b5      	cmp	r5, r6
 8001bc0:	d00a      	beq.n	8001bd8 <__eqdf2+0x44>
 8001bc2:	42b4      	cmp	r4, r6
 8001bc4:	d003      	beq.n	8001bce <__eqdf2+0x3a>
 8001bc6:	42a5      	cmp	r5, r4
 8001bc8:	d101      	bne.n	8001bce <__eqdf2+0x3a>
 8001bca:	4557      	cmp	r7, sl
 8001bcc:	d00c      	beq.n	8001be8 <__eqdf2+0x54>
 8001bce:	bc1c      	pop	{r2, r3, r4}
 8001bd0:	4690      	mov	r8, r2
 8001bd2:	4699      	mov	r9, r3
 8001bd4:	46a2      	mov	sl, r4
 8001bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001bd8:	4666      	mov	r6, ip
 8001bda:	433e      	orrs	r6, r7
 8001bdc:	d1f7      	bne.n	8001bce <__eqdf2+0x3a>
 8001bde:	42ac      	cmp	r4, r5
 8001be0:	d1f5      	bne.n	8001bce <__eqdf2+0x3a>
 8001be2:	4654      	mov	r4, sl
 8001be4:	4314      	orrs	r4, r2
 8001be6:	d1f2      	bne.n	8001bce <__eqdf2+0x3a>
 8001be8:	2001      	movs	r0, #1
 8001bea:	45c8      	cmp	r8, r9
 8001bec:	d1ef      	bne.n	8001bce <__eqdf2+0x3a>
 8001bee:	4299      	cmp	r1, r3
 8001bf0:	d007      	beq.n	8001c02 <__eqdf2+0x6e>
 8001bf2:	2d00      	cmp	r5, #0
 8001bf4:	d1eb      	bne.n	8001bce <__eqdf2+0x3a>
 8001bf6:	4663      	mov	r3, ip
 8001bf8:	431f      	orrs	r7, r3
 8001bfa:	0038      	movs	r0, r7
 8001bfc:	1e47      	subs	r7, r0, #1
 8001bfe:	41b8      	sbcs	r0, r7
 8001c00:	e7e5      	b.n	8001bce <__eqdf2+0x3a>
 8001c02:	2000      	movs	r0, #0
 8001c04:	e7e3      	b.n	8001bce <__eqdf2+0x3a>
 8001c06:	46c0      	nop			; (mov r8, r8)
 8001c08:	000007ff 	.word	0x000007ff

08001c0c <__gedf2>:
 8001c0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001c0e:	464f      	mov	r7, r9
 8001c10:	4646      	mov	r6, r8
 8001c12:	46d6      	mov	lr, sl
 8001c14:	004d      	lsls	r5, r1, #1
 8001c16:	b5c0      	push	{r6, r7, lr}
 8001c18:	030e      	lsls	r6, r1, #12
 8001c1a:	0fc9      	lsrs	r1, r1, #31
 8001c1c:	468a      	mov	sl, r1
 8001c1e:	492c      	ldr	r1, [pc, #176]	; (8001cd0 <__gedf2+0xc4>)
 8001c20:	031f      	lsls	r7, r3, #12
 8001c22:	005c      	lsls	r4, r3, #1
 8001c24:	4680      	mov	r8, r0
 8001c26:	0b36      	lsrs	r6, r6, #12
 8001c28:	0d6d      	lsrs	r5, r5, #21
 8001c2a:	4691      	mov	r9, r2
 8001c2c:	0b3f      	lsrs	r7, r7, #12
 8001c2e:	0d64      	lsrs	r4, r4, #21
 8001c30:	0fdb      	lsrs	r3, r3, #31
 8001c32:	428d      	cmp	r5, r1
 8001c34:	d01e      	beq.n	8001c74 <__gedf2+0x68>
 8001c36:	428c      	cmp	r4, r1
 8001c38:	d016      	beq.n	8001c68 <__gedf2+0x5c>
 8001c3a:	2d00      	cmp	r5, #0
 8001c3c:	d11e      	bne.n	8001c7c <__gedf2+0x70>
 8001c3e:	4330      	orrs	r0, r6
 8001c40:	4684      	mov	ip, r0
 8001c42:	2c00      	cmp	r4, #0
 8001c44:	d101      	bne.n	8001c4a <__gedf2+0x3e>
 8001c46:	433a      	orrs	r2, r7
 8001c48:	d023      	beq.n	8001c92 <__gedf2+0x86>
 8001c4a:	4662      	mov	r2, ip
 8001c4c:	2a00      	cmp	r2, #0
 8001c4e:	d01a      	beq.n	8001c86 <__gedf2+0x7a>
 8001c50:	459a      	cmp	sl, r3
 8001c52:	d029      	beq.n	8001ca8 <__gedf2+0x9c>
 8001c54:	4651      	mov	r1, sl
 8001c56:	2002      	movs	r0, #2
 8001c58:	3901      	subs	r1, #1
 8001c5a:	4008      	ands	r0, r1
 8001c5c:	3801      	subs	r0, #1
 8001c5e:	bc1c      	pop	{r2, r3, r4}
 8001c60:	4690      	mov	r8, r2
 8001c62:	4699      	mov	r9, r3
 8001c64:	46a2      	mov	sl, r4
 8001c66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c68:	0039      	movs	r1, r7
 8001c6a:	4311      	orrs	r1, r2
 8001c6c:	d0e5      	beq.n	8001c3a <__gedf2+0x2e>
 8001c6e:	2002      	movs	r0, #2
 8001c70:	4240      	negs	r0, r0
 8001c72:	e7f4      	b.n	8001c5e <__gedf2+0x52>
 8001c74:	4330      	orrs	r0, r6
 8001c76:	d1fa      	bne.n	8001c6e <__gedf2+0x62>
 8001c78:	42ac      	cmp	r4, r5
 8001c7a:	d00f      	beq.n	8001c9c <__gedf2+0x90>
 8001c7c:	2c00      	cmp	r4, #0
 8001c7e:	d10f      	bne.n	8001ca0 <__gedf2+0x94>
 8001c80:	433a      	orrs	r2, r7
 8001c82:	d0e7      	beq.n	8001c54 <__gedf2+0x48>
 8001c84:	e00c      	b.n	8001ca0 <__gedf2+0x94>
 8001c86:	2201      	movs	r2, #1
 8001c88:	3b01      	subs	r3, #1
 8001c8a:	4393      	bics	r3, r2
 8001c8c:	0018      	movs	r0, r3
 8001c8e:	3001      	adds	r0, #1
 8001c90:	e7e5      	b.n	8001c5e <__gedf2+0x52>
 8001c92:	4663      	mov	r3, ip
 8001c94:	2000      	movs	r0, #0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d0e1      	beq.n	8001c5e <__gedf2+0x52>
 8001c9a:	e7db      	b.n	8001c54 <__gedf2+0x48>
 8001c9c:	433a      	orrs	r2, r7
 8001c9e:	d1e6      	bne.n	8001c6e <__gedf2+0x62>
 8001ca0:	459a      	cmp	sl, r3
 8001ca2:	d1d7      	bne.n	8001c54 <__gedf2+0x48>
 8001ca4:	42a5      	cmp	r5, r4
 8001ca6:	dcd5      	bgt.n	8001c54 <__gedf2+0x48>
 8001ca8:	42a5      	cmp	r5, r4
 8001caa:	db05      	blt.n	8001cb8 <__gedf2+0xac>
 8001cac:	42be      	cmp	r6, r7
 8001cae:	d8d1      	bhi.n	8001c54 <__gedf2+0x48>
 8001cb0:	d008      	beq.n	8001cc4 <__gedf2+0xb8>
 8001cb2:	2000      	movs	r0, #0
 8001cb4:	42be      	cmp	r6, r7
 8001cb6:	d2d2      	bcs.n	8001c5e <__gedf2+0x52>
 8001cb8:	4650      	mov	r0, sl
 8001cba:	2301      	movs	r3, #1
 8001cbc:	3801      	subs	r0, #1
 8001cbe:	4398      	bics	r0, r3
 8001cc0:	3001      	adds	r0, #1
 8001cc2:	e7cc      	b.n	8001c5e <__gedf2+0x52>
 8001cc4:	45c8      	cmp	r8, r9
 8001cc6:	d8c5      	bhi.n	8001c54 <__gedf2+0x48>
 8001cc8:	2000      	movs	r0, #0
 8001cca:	45c8      	cmp	r8, r9
 8001ccc:	d3f4      	bcc.n	8001cb8 <__gedf2+0xac>
 8001cce:	e7c6      	b.n	8001c5e <__gedf2+0x52>
 8001cd0:	000007ff 	.word	0x000007ff

08001cd4 <__ledf2>:
 8001cd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cd6:	464f      	mov	r7, r9
 8001cd8:	4646      	mov	r6, r8
 8001cda:	46d6      	mov	lr, sl
 8001cdc:	004d      	lsls	r5, r1, #1
 8001cde:	b5c0      	push	{r6, r7, lr}
 8001ce0:	030e      	lsls	r6, r1, #12
 8001ce2:	0fc9      	lsrs	r1, r1, #31
 8001ce4:	468a      	mov	sl, r1
 8001ce6:	492e      	ldr	r1, [pc, #184]	; (8001da0 <__ledf2+0xcc>)
 8001ce8:	031f      	lsls	r7, r3, #12
 8001cea:	005c      	lsls	r4, r3, #1
 8001cec:	4680      	mov	r8, r0
 8001cee:	0b36      	lsrs	r6, r6, #12
 8001cf0:	0d6d      	lsrs	r5, r5, #21
 8001cf2:	4691      	mov	r9, r2
 8001cf4:	0b3f      	lsrs	r7, r7, #12
 8001cf6:	0d64      	lsrs	r4, r4, #21
 8001cf8:	0fdb      	lsrs	r3, r3, #31
 8001cfa:	428d      	cmp	r5, r1
 8001cfc:	d018      	beq.n	8001d30 <__ledf2+0x5c>
 8001cfe:	428c      	cmp	r4, r1
 8001d00:	d011      	beq.n	8001d26 <__ledf2+0x52>
 8001d02:	2d00      	cmp	r5, #0
 8001d04:	d118      	bne.n	8001d38 <__ledf2+0x64>
 8001d06:	4330      	orrs	r0, r6
 8001d08:	4684      	mov	ip, r0
 8001d0a:	2c00      	cmp	r4, #0
 8001d0c:	d11e      	bne.n	8001d4c <__ledf2+0x78>
 8001d0e:	433a      	orrs	r2, r7
 8001d10:	d11c      	bne.n	8001d4c <__ledf2+0x78>
 8001d12:	4663      	mov	r3, ip
 8001d14:	2000      	movs	r0, #0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d030      	beq.n	8001d7c <__ledf2+0xa8>
 8001d1a:	4651      	mov	r1, sl
 8001d1c:	2002      	movs	r0, #2
 8001d1e:	3901      	subs	r1, #1
 8001d20:	4008      	ands	r0, r1
 8001d22:	3801      	subs	r0, #1
 8001d24:	e02a      	b.n	8001d7c <__ledf2+0xa8>
 8001d26:	0039      	movs	r1, r7
 8001d28:	4311      	orrs	r1, r2
 8001d2a:	d0ea      	beq.n	8001d02 <__ledf2+0x2e>
 8001d2c:	2002      	movs	r0, #2
 8001d2e:	e025      	b.n	8001d7c <__ledf2+0xa8>
 8001d30:	4330      	orrs	r0, r6
 8001d32:	d1fb      	bne.n	8001d2c <__ledf2+0x58>
 8001d34:	42ac      	cmp	r4, r5
 8001d36:	d026      	beq.n	8001d86 <__ledf2+0xb2>
 8001d38:	2c00      	cmp	r4, #0
 8001d3a:	d126      	bne.n	8001d8a <__ledf2+0xb6>
 8001d3c:	433a      	orrs	r2, r7
 8001d3e:	d124      	bne.n	8001d8a <__ledf2+0xb6>
 8001d40:	4651      	mov	r1, sl
 8001d42:	2002      	movs	r0, #2
 8001d44:	3901      	subs	r1, #1
 8001d46:	4008      	ands	r0, r1
 8001d48:	3801      	subs	r0, #1
 8001d4a:	e017      	b.n	8001d7c <__ledf2+0xa8>
 8001d4c:	4662      	mov	r2, ip
 8001d4e:	2a00      	cmp	r2, #0
 8001d50:	d00f      	beq.n	8001d72 <__ledf2+0x9e>
 8001d52:	459a      	cmp	sl, r3
 8001d54:	d1e1      	bne.n	8001d1a <__ledf2+0x46>
 8001d56:	42a5      	cmp	r5, r4
 8001d58:	db05      	blt.n	8001d66 <__ledf2+0x92>
 8001d5a:	42be      	cmp	r6, r7
 8001d5c:	d8dd      	bhi.n	8001d1a <__ledf2+0x46>
 8001d5e:	d019      	beq.n	8001d94 <__ledf2+0xc0>
 8001d60:	2000      	movs	r0, #0
 8001d62:	42be      	cmp	r6, r7
 8001d64:	d20a      	bcs.n	8001d7c <__ledf2+0xa8>
 8001d66:	4650      	mov	r0, sl
 8001d68:	2301      	movs	r3, #1
 8001d6a:	3801      	subs	r0, #1
 8001d6c:	4398      	bics	r0, r3
 8001d6e:	3001      	adds	r0, #1
 8001d70:	e004      	b.n	8001d7c <__ledf2+0xa8>
 8001d72:	2201      	movs	r2, #1
 8001d74:	3b01      	subs	r3, #1
 8001d76:	4393      	bics	r3, r2
 8001d78:	0018      	movs	r0, r3
 8001d7a:	3001      	adds	r0, #1
 8001d7c:	bc1c      	pop	{r2, r3, r4}
 8001d7e:	4690      	mov	r8, r2
 8001d80:	4699      	mov	r9, r3
 8001d82:	46a2      	mov	sl, r4
 8001d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d86:	433a      	orrs	r2, r7
 8001d88:	d1d0      	bne.n	8001d2c <__ledf2+0x58>
 8001d8a:	459a      	cmp	sl, r3
 8001d8c:	d1c5      	bne.n	8001d1a <__ledf2+0x46>
 8001d8e:	42a5      	cmp	r5, r4
 8001d90:	dcc3      	bgt.n	8001d1a <__ledf2+0x46>
 8001d92:	e7e0      	b.n	8001d56 <__ledf2+0x82>
 8001d94:	45c8      	cmp	r8, r9
 8001d96:	d8c0      	bhi.n	8001d1a <__ledf2+0x46>
 8001d98:	2000      	movs	r0, #0
 8001d9a:	45c8      	cmp	r8, r9
 8001d9c:	d3e3      	bcc.n	8001d66 <__ledf2+0x92>
 8001d9e:	e7ed      	b.n	8001d7c <__ledf2+0xa8>
 8001da0:	000007ff 	.word	0x000007ff

08001da4 <__aeabi_dmul>:
 8001da4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001da6:	4657      	mov	r7, sl
 8001da8:	46de      	mov	lr, fp
 8001daa:	464e      	mov	r6, r9
 8001dac:	4645      	mov	r5, r8
 8001dae:	b5e0      	push	{r5, r6, r7, lr}
 8001db0:	4683      	mov	fp, r0
 8001db2:	0006      	movs	r6, r0
 8001db4:	030f      	lsls	r7, r1, #12
 8001db6:	0048      	lsls	r0, r1, #1
 8001db8:	b087      	sub	sp, #28
 8001dba:	4692      	mov	sl, r2
 8001dbc:	001d      	movs	r5, r3
 8001dbe:	0b3f      	lsrs	r7, r7, #12
 8001dc0:	0d40      	lsrs	r0, r0, #21
 8001dc2:	0fcc      	lsrs	r4, r1, #31
 8001dc4:	2800      	cmp	r0, #0
 8001dc6:	d100      	bne.n	8001dca <__aeabi_dmul+0x26>
 8001dc8:	e06f      	b.n	8001eaa <__aeabi_dmul+0x106>
 8001dca:	4bde      	ldr	r3, [pc, #888]	; (8002144 <__aeabi_dmul+0x3a0>)
 8001dcc:	4298      	cmp	r0, r3
 8001dce:	d038      	beq.n	8001e42 <__aeabi_dmul+0x9e>
 8001dd0:	2380      	movs	r3, #128	; 0x80
 8001dd2:	00ff      	lsls	r7, r7, #3
 8001dd4:	041b      	lsls	r3, r3, #16
 8001dd6:	431f      	orrs	r7, r3
 8001dd8:	0f73      	lsrs	r3, r6, #29
 8001dda:	433b      	orrs	r3, r7
 8001ddc:	9301      	str	r3, [sp, #4]
 8001dde:	4bda      	ldr	r3, [pc, #872]	; (8002148 <__aeabi_dmul+0x3a4>)
 8001de0:	2700      	movs	r7, #0
 8001de2:	4699      	mov	r9, r3
 8001de4:	2300      	movs	r3, #0
 8001de6:	469b      	mov	fp, r3
 8001de8:	00f6      	lsls	r6, r6, #3
 8001dea:	4481      	add	r9, r0
 8001dec:	032b      	lsls	r3, r5, #12
 8001dee:	0069      	lsls	r1, r5, #1
 8001df0:	0b1b      	lsrs	r3, r3, #12
 8001df2:	4652      	mov	r2, sl
 8001df4:	4698      	mov	r8, r3
 8001df6:	0d49      	lsrs	r1, r1, #21
 8001df8:	0fed      	lsrs	r5, r5, #31
 8001dfa:	2900      	cmp	r1, #0
 8001dfc:	d100      	bne.n	8001e00 <__aeabi_dmul+0x5c>
 8001dfe:	e085      	b.n	8001f0c <__aeabi_dmul+0x168>
 8001e00:	4bd0      	ldr	r3, [pc, #832]	; (8002144 <__aeabi_dmul+0x3a0>)
 8001e02:	4299      	cmp	r1, r3
 8001e04:	d100      	bne.n	8001e08 <__aeabi_dmul+0x64>
 8001e06:	e073      	b.n	8001ef0 <__aeabi_dmul+0x14c>
 8001e08:	4643      	mov	r3, r8
 8001e0a:	00da      	lsls	r2, r3, #3
 8001e0c:	2380      	movs	r3, #128	; 0x80
 8001e0e:	041b      	lsls	r3, r3, #16
 8001e10:	4313      	orrs	r3, r2
 8001e12:	4652      	mov	r2, sl
 8001e14:	48cc      	ldr	r0, [pc, #816]	; (8002148 <__aeabi_dmul+0x3a4>)
 8001e16:	0f52      	lsrs	r2, r2, #29
 8001e18:	4684      	mov	ip, r0
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	4652      	mov	r2, sl
 8001e1e:	2000      	movs	r0, #0
 8001e20:	4461      	add	r1, ip
 8001e22:	00d2      	lsls	r2, r2, #3
 8001e24:	4489      	add	r9, r1
 8001e26:	0021      	movs	r1, r4
 8001e28:	4069      	eors	r1, r5
 8001e2a:	9100      	str	r1, [sp, #0]
 8001e2c:	468c      	mov	ip, r1
 8001e2e:	2101      	movs	r1, #1
 8001e30:	4449      	add	r1, r9
 8001e32:	468a      	mov	sl, r1
 8001e34:	2f0f      	cmp	r7, #15
 8001e36:	d900      	bls.n	8001e3a <__aeabi_dmul+0x96>
 8001e38:	e090      	b.n	8001f5c <__aeabi_dmul+0x1b8>
 8001e3a:	49c4      	ldr	r1, [pc, #784]	; (800214c <__aeabi_dmul+0x3a8>)
 8001e3c:	00bf      	lsls	r7, r7, #2
 8001e3e:	59cf      	ldr	r7, [r1, r7]
 8001e40:	46bf      	mov	pc, r7
 8001e42:	465b      	mov	r3, fp
 8001e44:	433b      	orrs	r3, r7
 8001e46:	9301      	str	r3, [sp, #4]
 8001e48:	d000      	beq.n	8001e4c <__aeabi_dmul+0xa8>
 8001e4a:	e16a      	b.n	8002122 <__aeabi_dmul+0x37e>
 8001e4c:	2302      	movs	r3, #2
 8001e4e:	2708      	movs	r7, #8
 8001e50:	2600      	movs	r6, #0
 8001e52:	4681      	mov	r9, r0
 8001e54:	469b      	mov	fp, r3
 8001e56:	e7c9      	b.n	8001dec <__aeabi_dmul+0x48>
 8001e58:	0032      	movs	r2, r6
 8001e5a:	4658      	mov	r0, fp
 8001e5c:	9b01      	ldr	r3, [sp, #4]
 8001e5e:	4661      	mov	r1, ip
 8001e60:	9100      	str	r1, [sp, #0]
 8001e62:	2802      	cmp	r0, #2
 8001e64:	d100      	bne.n	8001e68 <__aeabi_dmul+0xc4>
 8001e66:	e075      	b.n	8001f54 <__aeabi_dmul+0x1b0>
 8001e68:	2803      	cmp	r0, #3
 8001e6a:	d100      	bne.n	8001e6e <__aeabi_dmul+0xca>
 8001e6c:	e1fe      	b.n	800226c <__aeabi_dmul+0x4c8>
 8001e6e:	2801      	cmp	r0, #1
 8001e70:	d000      	beq.n	8001e74 <__aeabi_dmul+0xd0>
 8001e72:	e12c      	b.n	80020ce <__aeabi_dmul+0x32a>
 8001e74:	2300      	movs	r3, #0
 8001e76:	2700      	movs	r7, #0
 8001e78:	2600      	movs	r6, #0
 8001e7a:	2500      	movs	r5, #0
 8001e7c:	033f      	lsls	r7, r7, #12
 8001e7e:	0d2a      	lsrs	r2, r5, #20
 8001e80:	0b3f      	lsrs	r7, r7, #12
 8001e82:	48b3      	ldr	r0, [pc, #716]	; (8002150 <__aeabi_dmul+0x3ac>)
 8001e84:	0512      	lsls	r2, r2, #20
 8001e86:	433a      	orrs	r2, r7
 8001e88:	4002      	ands	r2, r0
 8001e8a:	051b      	lsls	r3, r3, #20
 8001e8c:	4313      	orrs	r3, r2
 8001e8e:	9a00      	ldr	r2, [sp, #0]
 8001e90:	005b      	lsls	r3, r3, #1
 8001e92:	07d1      	lsls	r1, r2, #31
 8001e94:	085b      	lsrs	r3, r3, #1
 8001e96:	430b      	orrs	r3, r1
 8001e98:	0030      	movs	r0, r6
 8001e9a:	0019      	movs	r1, r3
 8001e9c:	b007      	add	sp, #28
 8001e9e:	bc3c      	pop	{r2, r3, r4, r5}
 8001ea0:	4690      	mov	r8, r2
 8001ea2:	4699      	mov	r9, r3
 8001ea4:	46a2      	mov	sl, r4
 8001ea6:	46ab      	mov	fp, r5
 8001ea8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001eaa:	465b      	mov	r3, fp
 8001eac:	433b      	orrs	r3, r7
 8001eae:	9301      	str	r3, [sp, #4]
 8001eb0:	d100      	bne.n	8001eb4 <__aeabi_dmul+0x110>
 8001eb2:	e12f      	b.n	8002114 <__aeabi_dmul+0x370>
 8001eb4:	2f00      	cmp	r7, #0
 8001eb6:	d100      	bne.n	8001eba <__aeabi_dmul+0x116>
 8001eb8:	e1a5      	b.n	8002206 <__aeabi_dmul+0x462>
 8001eba:	0038      	movs	r0, r7
 8001ebc:	f000 fefa 	bl	8002cb4 <__clzsi2>
 8001ec0:	0003      	movs	r3, r0
 8001ec2:	3b0b      	subs	r3, #11
 8001ec4:	2b1c      	cmp	r3, #28
 8001ec6:	dd00      	ble.n	8001eca <__aeabi_dmul+0x126>
 8001ec8:	e196      	b.n	80021f8 <__aeabi_dmul+0x454>
 8001eca:	221d      	movs	r2, #29
 8001ecc:	1ad3      	subs	r3, r2, r3
 8001ece:	465a      	mov	r2, fp
 8001ed0:	0001      	movs	r1, r0
 8001ed2:	40da      	lsrs	r2, r3
 8001ed4:	465e      	mov	r6, fp
 8001ed6:	3908      	subs	r1, #8
 8001ed8:	408f      	lsls	r7, r1
 8001eda:	0013      	movs	r3, r2
 8001edc:	408e      	lsls	r6, r1
 8001ede:	433b      	orrs	r3, r7
 8001ee0:	9301      	str	r3, [sp, #4]
 8001ee2:	4b9c      	ldr	r3, [pc, #624]	; (8002154 <__aeabi_dmul+0x3b0>)
 8001ee4:	2700      	movs	r7, #0
 8001ee6:	1a1b      	subs	r3, r3, r0
 8001ee8:	4699      	mov	r9, r3
 8001eea:	2300      	movs	r3, #0
 8001eec:	469b      	mov	fp, r3
 8001eee:	e77d      	b.n	8001dec <__aeabi_dmul+0x48>
 8001ef0:	4641      	mov	r1, r8
 8001ef2:	4653      	mov	r3, sl
 8001ef4:	430b      	orrs	r3, r1
 8001ef6:	4993      	ldr	r1, [pc, #588]	; (8002144 <__aeabi_dmul+0x3a0>)
 8001ef8:	468c      	mov	ip, r1
 8001efa:	44e1      	add	r9, ip
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d000      	beq.n	8001f02 <__aeabi_dmul+0x15e>
 8001f00:	e11a      	b.n	8002138 <__aeabi_dmul+0x394>
 8001f02:	2202      	movs	r2, #2
 8001f04:	2002      	movs	r0, #2
 8001f06:	4317      	orrs	r7, r2
 8001f08:	2200      	movs	r2, #0
 8001f0a:	e78c      	b.n	8001e26 <__aeabi_dmul+0x82>
 8001f0c:	4313      	orrs	r3, r2
 8001f0e:	d100      	bne.n	8001f12 <__aeabi_dmul+0x16e>
 8001f10:	e10d      	b.n	800212e <__aeabi_dmul+0x38a>
 8001f12:	4643      	mov	r3, r8
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d100      	bne.n	8001f1a <__aeabi_dmul+0x176>
 8001f18:	e181      	b.n	800221e <__aeabi_dmul+0x47a>
 8001f1a:	4640      	mov	r0, r8
 8001f1c:	f000 feca 	bl	8002cb4 <__clzsi2>
 8001f20:	0002      	movs	r2, r0
 8001f22:	3a0b      	subs	r2, #11
 8001f24:	2a1c      	cmp	r2, #28
 8001f26:	dd00      	ble.n	8001f2a <__aeabi_dmul+0x186>
 8001f28:	e172      	b.n	8002210 <__aeabi_dmul+0x46c>
 8001f2a:	0001      	movs	r1, r0
 8001f2c:	4643      	mov	r3, r8
 8001f2e:	3908      	subs	r1, #8
 8001f30:	408b      	lsls	r3, r1
 8001f32:	4698      	mov	r8, r3
 8001f34:	231d      	movs	r3, #29
 8001f36:	1a9a      	subs	r2, r3, r2
 8001f38:	4653      	mov	r3, sl
 8001f3a:	40d3      	lsrs	r3, r2
 8001f3c:	001a      	movs	r2, r3
 8001f3e:	4643      	mov	r3, r8
 8001f40:	4313      	orrs	r3, r2
 8001f42:	4652      	mov	r2, sl
 8001f44:	408a      	lsls	r2, r1
 8001f46:	4649      	mov	r1, r9
 8001f48:	1a08      	subs	r0, r1, r0
 8001f4a:	4982      	ldr	r1, [pc, #520]	; (8002154 <__aeabi_dmul+0x3b0>)
 8001f4c:	4689      	mov	r9, r1
 8001f4e:	4481      	add	r9, r0
 8001f50:	2000      	movs	r0, #0
 8001f52:	e768      	b.n	8001e26 <__aeabi_dmul+0x82>
 8001f54:	4b7b      	ldr	r3, [pc, #492]	; (8002144 <__aeabi_dmul+0x3a0>)
 8001f56:	2700      	movs	r7, #0
 8001f58:	2600      	movs	r6, #0
 8001f5a:	e78e      	b.n	8001e7a <__aeabi_dmul+0xd6>
 8001f5c:	0c14      	lsrs	r4, r2, #16
 8001f5e:	0412      	lsls	r2, r2, #16
 8001f60:	0c12      	lsrs	r2, r2, #16
 8001f62:	0011      	movs	r1, r2
 8001f64:	0c37      	lsrs	r7, r6, #16
 8001f66:	0436      	lsls	r6, r6, #16
 8001f68:	0c35      	lsrs	r5, r6, #16
 8001f6a:	4379      	muls	r1, r7
 8001f6c:	0028      	movs	r0, r5
 8001f6e:	468c      	mov	ip, r1
 8001f70:	002e      	movs	r6, r5
 8001f72:	4360      	muls	r0, r4
 8001f74:	4460      	add	r0, ip
 8001f76:	4683      	mov	fp, r0
 8001f78:	4356      	muls	r6, r2
 8001f7a:	0021      	movs	r1, r4
 8001f7c:	0c30      	lsrs	r0, r6, #16
 8001f7e:	4680      	mov	r8, r0
 8001f80:	4658      	mov	r0, fp
 8001f82:	4379      	muls	r1, r7
 8001f84:	4440      	add	r0, r8
 8001f86:	9102      	str	r1, [sp, #8]
 8001f88:	4584      	cmp	ip, r0
 8001f8a:	d906      	bls.n	8001f9a <__aeabi_dmul+0x1f6>
 8001f8c:	4688      	mov	r8, r1
 8001f8e:	2180      	movs	r1, #128	; 0x80
 8001f90:	0249      	lsls	r1, r1, #9
 8001f92:	468c      	mov	ip, r1
 8001f94:	44e0      	add	r8, ip
 8001f96:	4641      	mov	r1, r8
 8001f98:	9102      	str	r1, [sp, #8]
 8001f9a:	0436      	lsls	r6, r6, #16
 8001f9c:	0c01      	lsrs	r1, r0, #16
 8001f9e:	0c36      	lsrs	r6, r6, #16
 8001fa0:	0400      	lsls	r0, r0, #16
 8001fa2:	468b      	mov	fp, r1
 8001fa4:	1981      	adds	r1, r0, r6
 8001fa6:	0c1e      	lsrs	r6, r3, #16
 8001fa8:	041b      	lsls	r3, r3, #16
 8001faa:	0c1b      	lsrs	r3, r3, #16
 8001fac:	9103      	str	r1, [sp, #12]
 8001fae:	0019      	movs	r1, r3
 8001fb0:	4379      	muls	r1, r7
 8001fb2:	468c      	mov	ip, r1
 8001fb4:	0028      	movs	r0, r5
 8001fb6:	4375      	muls	r5, r6
 8001fb8:	4465      	add	r5, ip
 8001fba:	46a8      	mov	r8, r5
 8001fbc:	4358      	muls	r0, r3
 8001fbe:	0c05      	lsrs	r5, r0, #16
 8001fc0:	4445      	add	r5, r8
 8001fc2:	4377      	muls	r7, r6
 8001fc4:	42a9      	cmp	r1, r5
 8001fc6:	d903      	bls.n	8001fd0 <__aeabi_dmul+0x22c>
 8001fc8:	2180      	movs	r1, #128	; 0x80
 8001fca:	0249      	lsls	r1, r1, #9
 8001fcc:	468c      	mov	ip, r1
 8001fce:	4467      	add	r7, ip
 8001fd0:	0c29      	lsrs	r1, r5, #16
 8001fd2:	468c      	mov	ip, r1
 8001fd4:	0039      	movs	r1, r7
 8001fd6:	0400      	lsls	r0, r0, #16
 8001fd8:	0c00      	lsrs	r0, r0, #16
 8001fda:	042d      	lsls	r5, r5, #16
 8001fdc:	182d      	adds	r5, r5, r0
 8001fde:	4461      	add	r1, ip
 8001fe0:	44ab      	add	fp, r5
 8001fe2:	9105      	str	r1, [sp, #20]
 8001fe4:	4659      	mov	r1, fp
 8001fe6:	9104      	str	r1, [sp, #16]
 8001fe8:	9901      	ldr	r1, [sp, #4]
 8001fea:	040f      	lsls	r7, r1, #16
 8001fec:	0c3f      	lsrs	r7, r7, #16
 8001fee:	0c08      	lsrs	r0, r1, #16
 8001ff0:	0039      	movs	r1, r7
 8001ff2:	4351      	muls	r1, r2
 8001ff4:	4342      	muls	r2, r0
 8001ff6:	4690      	mov	r8, r2
 8001ff8:	0002      	movs	r2, r0
 8001ffa:	468c      	mov	ip, r1
 8001ffc:	0c09      	lsrs	r1, r1, #16
 8001ffe:	468b      	mov	fp, r1
 8002000:	4362      	muls	r2, r4
 8002002:	437c      	muls	r4, r7
 8002004:	4444      	add	r4, r8
 8002006:	445c      	add	r4, fp
 8002008:	45a0      	cmp	r8, r4
 800200a:	d903      	bls.n	8002014 <__aeabi_dmul+0x270>
 800200c:	2180      	movs	r1, #128	; 0x80
 800200e:	0249      	lsls	r1, r1, #9
 8002010:	4688      	mov	r8, r1
 8002012:	4442      	add	r2, r8
 8002014:	0c21      	lsrs	r1, r4, #16
 8002016:	4688      	mov	r8, r1
 8002018:	4661      	mov	r1, ip
 800201a:	0409      	lsls	r1, r1, #16
 800201c:	0c09      	lsrs	r1, r1, #16
 800201e:	468c      	mov	ip, r1
 8002020:	0039      	movs	r1, r7
 8002022:	4359      	muls	r1, r3
 8002024:	4343      	muls	r3, r0
 8002026:	4370      	muls	r0, r6
 8002028:	437e      	muls	r6, r7
 800202a:	0c0f      	lsrs	r7, r1, #16
 800202c:	18f6      	adds	r6, r6, r3
 800202e:	0424      	lsls	r4, r4, #16
 8002030:	19be      	adds	r6, r7, r6
 8002032:	4464      	add	r4, ip
 8002034:	4442      	add	r2, r8
 8002036:	468c      	mov	ip, r1
 8002038:	42b3      	cmp	r3, r6
 800203a:	d903      	bls.n	8002044 <__aeabi_dmul+0x2a0>
 800203c:	2380      	movs	r3, #128	; 0x80
 800203e:	025b      	lsls	r3, r3, #9
 8002040:	4698      	mov	r8, r3
 8002042:	4440      	add	r0, r8
 8002044:	9b02      	ldr	r3, [sp, #8]
 8002046:	4661      	mov	r1, ip
 8002048:	4698      	mov	r8, r3
 800204a:	9b04      	ldr	r3, [sp, #16]
 800204c:	0437      	lsls	r7, r6, #16
 800204e:	4443      	add	r3, r8
 8002050:	469b      	mov	fp, r3
 8002052:	45ab      	cmp	fp, r5
 8002054:	41ad      	sbcs	r5, r5
 8002056:	426b      	negs	r3, r5
 8002058:	040d      	lsls	r5, r1, #16
 800205a:	9905      	ldr	r1, [sp, #20]
 800205c:	0c2d      	lsrs	r5, r5, #16
 800205e:	468c      	mov	ip, r1
 8002060:	197f      	adds	r7, r7, r5
 8002062:	4467      	add	r7, ip
 8002064:	18fd      	adds	r5, r7, r3
 8002066:	46a8      	mov	r8, r5
 8002068:	465d      	mov	r5, fp
 800206a:	192d      	adds	r5, r5, r4
 800206c:	42a5      	cmp	r5, r4
 800206e:	41a4      	sbcs	r4, r4
 8002070:	4693      	mov	fp, r2
 8002072:	4264      	negs	r4, r4
 8002074:	46a4      	mov	ip, r4
 8002076:	44c3      	add	fp, r8
 8002078:	44dc      	add	ip, fp
 800207a:	428f      	cmp	r7, r1
 800207c:	41bf      	sbcs	r7, r7
 800207e:	4598      	cmp	r8, r3
 8002080:	419b      	sbcs	r3, r3
 8002082:	4593      	cmp	fp, r2
 8002084:	4192      	sbcs	r2, r2
 8002086:	45a4      	cmp	ip, r4
 8002088:	41a4      	sbcs	r4, r4
 800208a:	425b      	negs	r3, r3
 800208c:	427f      	negs	r7, r7
 800208e:	431f      	orrs	r7, r3
 8002090:	0c36      	lsrs	r6, r6, #16
 8002092:	4252      	negs	r2, r2
 8002094:	4264      	negs	r4, r4
 8002096:	19bf      	adds	r7, r7, r6
 8002098:	4322      	orrs	r2, r4
 800209a:	18bf      	adds	r7, r7, r2
 800209c:	4662      	mov	r2, ip
 800209e:	1838      	adds	r0, r7, r0
 80020a0:	0243      	lsls	r3, r0, #9
 80020a2:	0dd2      	lsrs	r2, r2, #23
 80020a4:	9903      	ldr	r1, [sp, #12]
 80020a6:	4313      	orrs	r3, r2
 80020a8:	026a      	lsls	r2, r5, #9
 80020aa:	430a      	orrs	r2, r1
 80020ac:	1e50      	subs	r0, r2, #1
 80020ae:	4182      	sbcs	r2, r0
 80020b0:	4661      	mov	r1, ip
 80020b2:	0ded      	lsrs	r5, r5, #23
 80020b4:	432a      	orrs	r2, r5
 80020b6:	024e      	lsls	r6, r1, #9
 80020b8:	4332      	orrs	r2, r6
 80020ba:	01d9      	lsls	r1, r3, #7
 80020bc:	d400      	bmi.n	80020c0 <__aeabi_dmul+0x31c>
 80020be:	e0b3      	b.n	8002228 <__aeabi_dmul+0x484>
 80020c0:	2601      	movs	r6, #1
 80020c2:	0850      	lsrs	r0, r2, #1
 80020c4:	4032      	ands	r2, r6
 80020c6:	4302      	orrs	r2, r0
 80020c8:	07de      	lsls	r6, r3, #31
 80020ca:	4332      	orrs	r2, r6
 80020cc:	085b      	lsrs	r3, r3, #1
 80020ce:	4c22      	ldr	r4, [pc, #136]	; (8002158 <__aeabi_dmul+0x3b4>)
 80020d0:	4454      	add	r4, sl
 80020d2:	2c00      	cmp	r4, #0
 80020d4:	dd62      	ble.n	800219c <__aeabi_dmul+0x3f8>
 80020d6:	0751      	lsls	r1, r2, #29
 80020d8:	d009      	beq.n	80020ee <__aeabi_dmul+0x34a>
 80020da:	200f      	movs	r0, #15
 80020dc:	4010      	ands	r0, r2
 80020de:	2804      	cmp	r0, #4
 80020e0:	d005      	beq.n	80020ee <__aeabi_dmul+0x34a>
 80020e2:	1d10      	adds	r0, r2, #4
 80020e4:	4290      	cmp	r0, r2
 80020e6:	4192      	sbcs	r2, r2
 80020e8:	4252      	negs	r2, r2
 80020ea:	189b      	adds	r3, r3, r2
 80020ec:	0002      	movs	r2, r0
 80020ee:	01d9      	lsls	r1, r3, #7
 80020f0:	d504      	bpl.n	80020fc <__aeabi_dmul+0x358>
 80020f2:	2480      	movs	r4, #128	; 0x80
 80020f4:	4819      	ldr	r0, [pc, #100]	; (800215c <__aeabi_dmul+0x3b8>)
 80020f6:	00e4      	lsls	r4, r4, #3
 80020f8:	4003      	ands	r3, r0
 80020fa:	4454      	add	r4, sl
 80020fc:	4818      	ldr	r0, [pc, #96]	; (8002160 <__aeabi_dmul+0x3bc>)
 80020fe:	4284      	cmp	r4, r0
 8002100:	dd00      	ble.n	8002104 <__aeabi_dmul+0x360>
 8002102:	e727      	b.n	8001f54 <__aeabi_dmul+0x1b0>
 8002104:	075e      	lsls	r6, r3, #29
 8002106:	025b      	lsls	r3, r3, #9
 8002108:	08d2      	lsrs	r2, r2, #3
 800210a:	0b1f      	lsrs	r7, r3, #12
 800210c:	0563      	lsls	r3, r4, #21
 800210e:	4316      	orrs	r6, r2
 8002110:	0d5b      	lsrs	r3, r3, #21
 8002112:	e6b2      	b.n	8001e7a <__aeabi_dmul+0xd6>
 8002114:	2300      	movs	r3, #0
 8002116:	4699      	mov	r9, r3
 8002118:	3301      	adds	r3, #1
 800211a:	2704      	movs	r7, #4
 800211c:	2600      	movs	r6, #0
 800211e:	469b      	mov	fp, r3
 8002120:	e664      	b.n	8001dec <__aeabi_dmul+0x48>
 8002122:	2303      	movs	r3, #3
 8002124:	9701      	str	r7, [sp, #4]
 8002126:	4681      	mov	r9, r0
 8002128:	270c      	movs	r7, #12
 800212a:	469b      	mov	fp, r3
 800212c:	e65e      	b.n	8001dec <__aeabi_dmul+0x48>
 800212e:	2201      	movs	r2, #1
 8002130:	2001      	movs	r0, #1
 8002132:	4317      	orrs	r7, r2
 8002134:	2200      	movs	r2, #0
 8002136:	e676      	b.n	8001e26 <__aeabi_dmul+0x82>
 8002138:	2303      	movs	r3, #3
 800213a:	2003      	movs	r0, #3
 800213c:	431f      	orrs	r7, r3
 800213e:	4643      	mov	r3, r8
 8002140:	e671      	b.n	8001e26 <__aeabi_dmul+0x82>
 8002142:	46c0      	nop			; (mov r8, r8)
 8002144:	000007ff 	.word	0x000007ff
 8002148:	fffffc01 	.word	0xfffffc01
 800214c:	0800b478 	.word	0x0800b478
 8002150:	800fffff 	.word	0x800fffff
 8002154:	fffffc0d 	.word	0xfffffc0d
 8002158:	000003ff 	.word	0x000003ff
 800215c:	feffffff 	.word	0xfeffffff
 8002160:	000007fe 	.word	0x000007fe
 8002164:	2300      	movs	r3, #0
 8002166:	2780      	movs	r7, #128	; 0x80
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	033f      	lsls	r7, r7, #12
 800216c:	2600      	movs	r6, #0
 800216e:	4b43      	ldr	r3, [pc, #268]	; (800227c <__aeabi_dmul+0x4d8>)
 8002170:	e683      	b.n	8001e7a <__aeabi_dmul+0xd6>
 8002172:	9b01      	ldr	r3, [sp, #4]
 8002174:	0032      	movs	r2, r6
 8002176:	46a4      	mov	ip, r4
 8002178:	4658      	mov	r0, fp
 800217a:	e670      	b.n	8001e5e <__aeabi_dmul+0xba>
 800217c:	46ac      	mov	ip, r5
 800217e:	e66e      	b.n	8001e5e <__aeabi_dmul+0xba>
 8002180:	2780      	movs	r7, #128	; 0x80
 8002182:	9901      	ldr	r1, [sp, #4]
 8002184:	033f      	lsls	r7, r7, #12
 8002186:	4239      	tst	r1, r7
 8002188:	d02d      	beq.n	80021e6 <__aeabi_dmul+0x442>
 800218a:	423b      	tst	r3, r7
 800218c:	d12b      	bne.n	80021e6 <__aeabi_dmul+0x442>
 800218e:	431f      	orrs	r7, r3
 8002190:	033f      	lsls	r7, r7, #12
 8002192:	0b3f      	lsrs	r7, r7, #12
 8002194:	9500      	str	r5, [sp, #0]
 8002196:	0016      	movs	r6, r2
 8002198:	4b38      	ldr	r3, [pc, #224]	; (800227c <__aeabi_dmul+0x4d8>)
 800219a:	e66e      	b.n	8001e7a <__aeabi_dmul+0xd6>
 800219c:	2501      	movs	r5, #1
 800219e:	1b2d      	subs	r5, r5, r4
 80021a0:	2d38      	cmp	r5, #56	; 0x38
 80021a2:	dd00      	ble.n	80021a6 <__aeabi_dmul+0x402>
 80021a4:	e666      	b.n	8001e74 <__aeabi_dmul+0xd0>
 80021a6:	2d1f      	cmp	r5, #31
 80021a8:	dc40      	bgt.n	800222c <__aeabi_dmul+0x488>
 80021aa:	4835      	ldr	r0, [pc, #212]	; (8002280 <__aeabi_dmul+0x4dc>)
 80021ac:	001c      	movs	r4, r3
 80021ae:	4450      	add	r0, sl
 80021b0:	0016      	movs	r6, r2
 80021b2:	4082      	lsls	r2, r0
 80021b4:	4084      	lsls	r4, r0
 80021b6:	40ee      	lsrs	r6, r5
 80021b8:	1e50      	subs	r0, r2, #1
 80021ba:	4182      	sbcs	r2, r0
 80021bc:	4334      	orrs	r4, r6
 80021be:	4314      	orrs	r4, r2
 80021c0:	40eb      	lsrs	r3, r5
 80021c2:	0762      	lsls	r2, r4, #29
 80021c4:	d009      	beq.n	80021da <__aeabi_dmul+0x436>
 80021c6:	220f      	movs	r2, #15
 80021c8:	4022      	ands	r2, r4
 80021ca:	2a04      	cmp	r2, #4
 80021cc:	d005      	beq.n	80021da <__aeabi_dmul+0x436>
 80021ce:	0022      	movs	r2, r4
 80021d0:	1d14      	adds	r4, r2, #4
 80021d2:	4294      	cmp	r4, r2
 80021d4:	4180      	sbcs	r0, r0
 80021d6:	4240      	negs	r0, r0
 80021d8:	181b      	adds	r3, r3, r0
 80021da:	021a      	lsls	r2, r3, #8
 80021dc:	d53e      	bpl.n	800225c <__aeabi_dmul+0x4b8>
 80021de:	2301      	movs	r3, #1
 80021e0:	2700      	movs	r7, #0
 80021e2:	2600      	movs	r6, #0
 80021e4:	e649      	b.n	8001e7a <__aeabi_dmul+0xd6>
 80021e6:	2780      	movs	r7, #128	; 0x80
 80021e8:	9b01      	ldr	r3, [sp, #4]
 80021ea:	033f      	lsls	r7, r7, #12
 80021ec:	431f      	orrs	r7, r3
 80021ee:	033f      	lsls	r7, r7, #12
 80021f0:	0b3f      	lsrs	r7, r7, #12
 80021f2:	9400      	str	r4, [sp, #0]
 80021f4:	4b21      	ldr	r3, [pc, #132]	; (800227c <__aeabi_dmul+0x4d8>)
 80021f6:	e640      	b.n	8001e7a <__aeabi_dmul+0xd6>
 80021f8:	0003      	movs	r3, r0
 80021fa:	465a      	mov	r2, fp
 80021fc:	3b28      	subs	r3, #40	; 0x28
 80021fe:	409a      	lsls	r2, r3
 8002200:	2600      	movs	r6, #0
 8002202:	9201      	str	r2, [sp, #4]
 8002204:	e66d      	b.n	8001ee2 <__aeabi_dmul+0x13e>
 8002206:	4658      	mov	r0, fp
 8002208:	f000 fd54 	bl	8002cb4 <__clzsi2>
 800220c:	3020      	adds	r0, #32
 800220e:	e657      	b.n	8001ec0 <__aeabi_dmul+0x11c>
 8002210:	0003      	movs	r3, r0
 8002212:	4652      	mov	r2, sl
 8002214:	3b28      	subs	r3, #40	; 0x28
 8002216:	409a      	lsls	r2, r3
 8002218:	0013      	movs	r3, r2
 800221a:	2200      	movs	r2, #0
 800221c:	e693      	b.n	8001f46 <__aeabi_dmul+0x1a2>
 800221e:	4650      	mov	r0, sl
 8002220:	f000 fd48 	bl	8002cb4 <__clzsi2>
 8002224:	3020      	adds	r0, #32
 8002226:	e67b      	b.n	8001f20 <__aeabi_dmul+0x17c>
 8002228:	46ca      	mov	sl, r9
 800222a:	e750      	b.n	80020ce <__aeabi_dmul+0x32a>
 800222c:	201f      	movs	r0, #31
 800222e:	001e      	movs	r6, r3
 8002230:	4240      	negs	r0, r0
 8002232:	1b04      	subs	r4, r0, r4
 8002234:	40e6      	lsrs	r6, r4
 8002236:	2d20      	cmp	r5, #32
 8002238:	d003      	beq.n	8002242 <__aeabi_dmul+0x49e>
 800223a:	4c12      	ldr	r4, [pc, #72]	; (8002284 <__aeabi_dmul+0x4e0>)
 800223c:	4454      	add	r4, sl
 800223e:	40a3      	lsls	r3, r4
 8002240:	431a      	orrs	r2, r3
 8002242:	1e50      	subs	r0, r2, #1
 8002244:	4182      	sbcs	r2, r0
 8002246:	4332      	orrs	r2, r6
 8002248:	2607      	movs	r6, #7
 800224a:	2700      	movs	r7, #0
 800224c:	4016      	ands	r6, r2
 800224e:	d009      	beq.n	8002264 <__aeabi_dmul+0x4c0>
 8002250:	200f      	movs	r0, #15
 8002252:	2300      	movs	r3, #0
 8002254:	4010      	ands	r0, r2
 8002256:	0014      	movs	r4, r2
 8002258:	2804      	cmp	r0, #4
 800225a:	d1b9      	bne.n	80021d0 <__aeabi_dmul+0x42c>
 800225c:	0022      	movs	r2, r4
 800225e:	075e      	lsls	r6, r3, #29
 8002260:	025b      	lsls	r3, r3, #9
 8002262:	0b1f      	lsrs	r7, r3, #12
 8002264:	08d2      	lsrs	r2, r2, #3
 8002266:	4316      	orrs	r6, r2
 8002268:	2300      	movs	r3, #0
 800226a:	e606      	b.n	8001e7a <__aeabi_dmul+0xd6>
 800226c:	2780      	movs	r7, #128	; 0x80
 800226e:	033f      	lsls	r7, r7, #12
 8002270:	431f      	orrs	r7, r3
 8002272:	033f      	lsls	r7, r7, #12
 8002274:	0b3f      	lsrs	r7, r7, #12
 8002276:	0016      	movs	r6, r2
 8002278:	4b00      	ldr	r3, [pc, #0]	; (800227c <__aeabi_dmul+0x4d8>)
 800227a:	e5fe      	b.n	8001e7a <__aeabi_dmul+0xd6>
 800227c:	000007ff 	.word	0x000007ff
 8002280:	0000041e 	.word	0x0000041e
 8002284:	0000043e 	.word	0x0000043e

08002288 <__aeabi_dsub>:
 8002288:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800228a:	4657      	mov	r7, sl
 800228c:	464e      	mov	r6, r9
 800228e:	4645      	mov	r5, r8
 8002290:	46de      	mov	lr, fp
 8002292:	000c      	movs	r4, r1
 8002294:	0309      	lsls	r1, r1, #12
 8002296:	b5e0      	push	{r5, r6, r7, lr}
 8002298:	0a49      	lsrs	r1, r1, #9
 800229a:	0f46      	lsrs	r6, r0, #29
 800229c:	005f      	lsls	r7, r3, #1
 800229e:	4331      	orrs	r1, r6
 80022a0:	031e      	lsls	r6, r3, #12
 80022a2:	0fdb      	lsrs	r3, r3, #31
 80022a4:	0a76      	lsrs	r6, r6, #9
 80022a6:	469b      	mov	fp, r3
 80022a8:	0f53      	lsrs	r3, r2, #29
 80022aa:	4333      	orrs	r3, r6
 80022ac:	4ec8      	ldr	r6, [pc, #800]	; (80025d0 <__aeabi_dsub+0x348>)
 80022ae:	0065      	lsls	r5, r4, #1
 80022b0:	00c0      	lsls	r0, r0, #3
 80022b2:	0fe4      	lsrs	r4, r4, #31
 80022b4:	00d2      	lsls	r2, r2, #3
 80022b6:	0d6d      	lsrs	r5, r5, #21
 80022b8:	46a2      	mov	sl, r4
 80022ba:	4681      	mov	r9, r0
 80022bc:	0d7f      	lsrs	r7, r7, #21
 80022be:	469c      	mov	ip, r3
 80022c0:	4690      	mov	r8, r2
 80022c2:	42b7      	cmp	r7, r6
 80022c4:	d100      	bne.n	80022c8 <__aeabi_dsub+0x40>
 80022c6:	e0b9      	b.n	800243c <__aeabi_dsub+0x1b4>
 80022c8:	465b      	mov	r3, fp
 80022ca:	2601      	movs	r6, #1
 80022cc:	4073      	eors	r3, r6
 80022ce:	469b      	mov	fp, r3
 80022d0:	1bee      	subs	r6, r5, r7
 80022d2:	45a3      	cmp	fp, r4
 80022d4:	d100      	bne.n	80022d8 <__aeabi_dsub+0x50>
 80022d6:	e083      	b.n	80023e0 <__aeabi_dsub+0x158>
 80022d8:	2e00      	cmp	r6, #0
 80022da:	dd63      	ble.n	80023a4 <__aeabi_dsub+0x11c>
 80022dc:	2f00      	cmp	r7, #0
 80022de:	d000      	beq.n	80022e2 <__aeabi_dsub+0x5a>
 80022e0:	e0b1      	b.n	8002446 <__aeabi_dsub+0x1be>
 80022e2:	4663      	mov	r3, ip
 80022e4:	4313      	orrs	r3, r2
 80022e6:	d100      	bne.n	80022ea <__aeabi_dsub+0x62>
 80022e8:	e123      	b.n	8002532 <__aeabi_dsub+0x2aa>
 80022ea:	1e73      	subs	r3, r6, #1
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d000      	beq.n	80022f2 <__aeabi_dsub+0x6a>
 80022f0:	e1ba      	b.n	8002668 <__aeabi_dsub+0x3e0>
 80022f2:	1a86      	subs	r6, r0, r2
 80022f4:	4663      	mov	r3, ip
 80022f6:	42b0      	cmp	r0, r6
 80022f8:	4180      	sbcs	r0, r0
 80022fa:	2501      	movs	r5, #1
 80022fc:	1ac9      	subs	r1, r1, r3
 80022fe:	4240      	negs	r0, r0
 8002300:	1a09      	subs	r1, r1, r0
 8002302:	020b      	lsls	r3, r1, #8
 8002304:	d400      	bmi.n	8002308 <__aeabi_dsub+0x80>
 8002306:	e147      	b.n	8002598 <__aeabi_dsub+0x310>
 8002308:	0249      	lsls	r1, r1, #9
 800230a:	0a4b      	lsrs	r3, r1, #9
 800230c:	4698      	mov	r8, r3
 800230e:	4643      	mov	r3, r8
 8002310:	2b00      	cmp	r3, #0
 8002312:	d100      	bne.n	8002316 <__aeabi_dsub+0x8e>
 8002314:	e189      	b.n	800262a <__aeabi_dsub+0x3a2>
 8002316:	4640      	mov	r0, r8
 8002318:	f000 fccc 	bl	8002cb4 <__clzsi2>
 800231c:	0003      	movs	r3, r0
 800231e:	3b08      	subs	r3, #8
 8002320:	2b1f      	cmp	r3, #31
 8002322:	dd00      	ble.n	8002326 <__aeabi_dsub+0x9e>
 8002324:	e17c      	b.n	8002620 <__aeabi_dsub+0x398>
 8002326:	2220      	movs	r2, #32
 8002328:	0030      	movs	r0, r6
 800232a:	1ad2      	subs	r2, r2, r3
 800232c:	4641      	mov	r1, r8
 800232e:	40d0      	lsrs	r0, r2
 8002330:	4099      	lsls	r1, r3
 8002332:	0002      	movs	r2, r0
 8002334:	409e      	lsls	r6, r3
 8002336:	430a      	orrs	r2, r1
 8002338:	429d      	cmp	r5, r3
 800233a:	dd00      	ble.n	800233e <__aeabi_dsub+0xb6>
 800233c:	e16a      	b.n	8002614 <__aeabi_dsub+0x38c>
 800233e:	1b5d      	subs	r5, r3, r5
 8002340:	1c6b      	adds	r3, r5, #1
 8002342:	2b1f      	cmp	r3, #31
 8002344:	dd00      	ble.n	8002348 <__aeabi_dsub+0xc0>
 8002346:	e194      	b.n	8002672 <__aeabi_dsub+0x3ea>
 8002348:	2120      	movs	r1, #32
 800234a:	0010      	movs	r0, r2
 800234c:	0035      	movs	r5, r6
 800234e:	1ac9      	subs	r1, r1, r3
 8002350:	408e      	lsls	r6, r1
 8002352:	40da      	lsrs	r2, r3
 8002354:	4088      	lsls	r0, r1
 8002356:	40dd      	lsrs	r5, r3
 8002358:	1e71      	subs	r1, r6, #1
 800235a:	418e      	sbcs	r6, r1
 800235c:	0011      	movs	r1, r2
 800235e:	2207      	movs	r2, #7
 8002360:	4328      	orrs	r0, r5
 8002362:	2500      	movs	r5, #0
 8002364:	4306      	orrs	r6, r0
 8002366:	4032      	ands	r2, r6
 8002368:	2a00      	cmp	r2, #0
 800236a:	d009      	beq.n	8002380 <__aeabi_dsub+0xf8>
 800236c:	230f      	movs	r3, #15
 800236e:	4033      	ands	r3, r6
 8002370:	2b04      	cmp	r3, #4
 8002372:	d005      	beq.n	8002380 <__aeabi_dsub+0xf8>
 8002374:	1d33      	adds	r3, r6, #4
 8002376:	42b3      	cmp	r3, r6
 8002378:	41b6      	sbcs	r6, r6
 800237a:	4276      	negs	r6, r6
 800237c:	1989      	adds	r1, r1, r6
 800237e:	001e      	movs	r6, r3
 8002380:	020b      	lsls	r3, r1, #8
 8002382:	d400      	bmi.n	8002386 <__aeabi_dsub+0xfe>
 8002384:	e23d      	b.n	8002802 <__aeabi_dsub+0x57a>
 8002386:	1c6a      	adds	r2, r5, #1
 8002388:	4b91      	ldr	r3, [pc, #580]	; (80025d0 <__aeabi_dsub+0x348>)
 800238a:	0555      	lsls	r5, r2, #21
 800238c:	0d6d      	lsrs	r5, r5, #21
 800238e:	429a      	cmp	r2, r3
 8002390:	d100      	bne.n	8002394 <__aeabi_dsub+0x10c>
 8002392:	e119      	b.n	80025c8 <__aeabi_dsub+0x340>
 8002394:	4a8f      	ldr	r2, [pc, #572]	; (80025d4 <__aeabi_dsub+0x34c>)
 8002396:	08f6      	lsrs	r6, r6, #3
 8002398:	400a      	ands	r2, r1
 800239a:	0757      	lsls	r7, r2, #29
 800239c:	0252      	lsls	r2, r2, #9
 800239e:	4337      	orrs	r7, r6
 80023a0:	0b12      	lsrs	r2, r2, #12
 80023a2:	e09b      	b.n	80024dc <__aeabi_dsub+0x254>
 80023a4:	2e00      	cmp	r6, #0
 80023a6:	d000      	beq.n	80023aa <__aeabi_dsub+0x122>
 80023a8:	e0c5      	b.n	8002536 <__aeabi_dsub+0x2ae>
 80023aa:	1c6e      	adds	r6, r5, #1
 80023ac:	0576      	lsls	r6, r6, #21
 80023ae:	0d76      	lsrs	r6, r6, #21
 80023b0:	2e01      	cmp	r6, #1
 80023b2:	dc00      	bgt.n	80023b6 <__aeabi_dsub+0x12e>
 80023b4:	e148      	b.n	8002648 <__aeabi_dsub+0x3c0>
 80023b6:	4667      	mov	r7, ip
 80023b8:	1a86      	subs	r6, r0, r2
 80023ba:	1bcb      	subs	r3, r1, r7
 80023bc:	42b0      	cmp	r0, r6
 80023be:	41bf      	sbcs	r7, r7
 80023c0:	427f      	negs	r7, r7
 80023c2:	46b8      	mov	r8, r7
 80023c4:	001f      	movs	r7, r3
 80023c6:	4643      	mov	r3, r8
 80023c8:	1aff      	subs	r7, r7, r3
 80023ca:	003b      	movs	r3, r7
 80023cc:	46b8      	mov	r8, r7
 80023ce:	021b      	lsls	r3, r3, #8
 80023d0:	d500      	bpl.n	80023d4 <__aeabi_dsub+0x14c>
 80023d2:	e15f      	b.n	8002694 <__aeabi_dsub+0x40c>
 80023d4:	4337      	orrs	r7, r6
 80023d6:	d19a      	bne.n	800230e <__aeabi_dsub+0x86>
 80023d8:	2200      	movs	r2, #0
 80023da:	2400      	movs	r4, #0
 80023dc:	2500      	movs	r5, #0
 80023de:	e079      	b.n	80024d4 <__aeabi_dsub+0x24c>
 80023e0:	2e00      	cmp	r6, #0
 80023e2:	dc00      	bgt.n	80023e6 <__aeabi_dsub+0x15e>
 80023e4:	e0fa      	b.n	80025dc <__aeabi_dsub+0x354>
 80023e6:	2f00      	cmp	r7, #0
 80023e8:	d100      	bne.n	80023ec <__aeabi_dsub+0x164>
 80023ea:	e08d      	b.n	8002508 <__aeabi_dsub+0x280>
 80023ec:	4b78      	ldr	r3, [pc, #480]	; (80025d0 <__aeabi_dsub+0x348>)
 80023ee:	429d      	cmp	r5, r3
 80023f0:	d067      	beq.n	80024c2 <__aeabi_dsub+0x23a>
 80023f2:	2380      	movs	r3, #128	; 0x80
 80023f4:	4667      	mov	r7, ip
 80023f6:	041b      	lsls	r3, r3, #16
 80023f8:	431f      	orrs	r7, r3
 80023fa:	46bc      	mov	ip, r7
 80023fc:	2e38      	cmp	r6, #56	; 0x38
 80023fe:	dc00      	bgt.n	8002402 <__aeabi_dsub+0x17a>
 8002400:	e152      	b.n	80026a8 <__aeabi_dsub+0x420>
 8002402:	4663      	mov	r3, ip
 8002404:	4313      	orrs	r3, r2
 8002406:	1e5a      	subs	r2, r3, #1
 8002408:	4193      	sbcs	r3, r2
 800240a:	181e      	adds	r6, r3, r0
 800240c:	4286      	cmp	r6, r0
 800240e:	4180      	sbcs	r0, r0
 8002410:	4240      	negs	r0, r0
 8002412:	1809      	adds	r1, r1, r0
 8002414:	020b      	lsls	r3, r1, #8
 8002416:	d400      	bmi.n	800241a <__aeabi_dsub+0x192>
 8002418:	e0be      	b.n	8002598 <__aeabi_dsub+0x310>
 800241a:	4b6d      	ldr	r3, [pc, #436]	; (80025d0 <__aeabi_dsub+0x348>)
 800241c:	3501      	adds	r5, #1
 800241e:	429d      	cmp	r5, r3
 8002420:	d100      	bne.n	8002424 <__aeabi_dsub+0x19c>
 8002422:	e0d2      	b.n	80025ca <__aeabi_dsub+0x342>
 8002424:	4a6b      	ldr	r2, [pc, #428]	; (80025d4 <__aeabi_dsub+0x34c>)
 8002426:	0873      	lsrs	r3, r6, #1
 8002428:	400a      	ands	r2, r1
 800242a:	2101      	movs	r1, #1
 800242c:	400e      	ands	r6, r1
 800242e:	431e      	orrs	r6, r3
 8002430:	0851      	lsrs	r1, r2, #1
 8002432:	07d3      	lsls	r3, r2, #31
 8002434:	2207      	movs	r2, #7
 8002436:	431e      	orrs	r6, r3
 8002438:	4032      	ands	r2, r6
 800243a:	e795      	b.n	8002368 <__aeabi_dsub+0xe0>
 800243c:	001e      	movs	r6, r3
 800243e:	4316      	orrs	r6, r2
 8002440:	d000      	beq.n	8002444 <__aeabi_dsub+0x1bc>
 8002442:	e745      	b.n	80022d0 <__aeabi_dsub+0x48>
 8002444:	e740      	b.n	80022c8 <__aeabi_dsub+0x40>
 8002446:	4b62      	ldr	r3, [pc, #392]	; (80025d0 <__aeabi_dsub+0x348>)
 8002448:	429d      	cmp	r5, r3
 800244a:	d03a      	beq.n	80024c2 <__aeabi_dsub+0x23a>
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	4667      	mov	r7, ip
 8002450:	041b      	lsls	r3, r3, #16
 8002452:	431f      	orrs	r7, r3
 8002454:	46bc      	mov	ip, r7
 8002456:	2e38      	cmp	r6, #56	; 0x38
 8002458:	dd00      	ble.n	800245c <__aeabi_dsub+0x1d4>
 800245a:	e0eb      	b.n	8002634 <__aeabi_dsub+0x3ac>
 800245c:	2e1f      	cmp	r6, #31
 800245e:	dc00      	bgt.n	8002462 <__aeabi_dsub+0x1da>
 8002460:	e13a      	b.n	80026d8 <__aeabi_dsub+0x450>
 8002462:	0033      	movs	r3, r6
 8002464:	4667      	mov	r7, ip
 8002466:	3b20      	subs	r3, #32
 8002468:	40df      	lsrs	r7, r3
 800246a:	003b      	movs	r3, r7
 800246c:	2e20      	cmp	r6, #32
 800246e:	d005      	beq.n	800247c <__aeabi_dsub+0x1f4>
 8002470:	2740      	movs	r7, #64	; 0x40
 8002472:	1bbf      	subs	r7, r7, r6
 8002474:	4666      	mov	r6, ip
 8002476:	40be      	lsls	r6, r7
 8002478:	4332      	orrs	r2, r6
 800247a:	4690      	mov	r8, r2
 800247c:	4646      	mov	r6, r8
 800247e:	1e72      	subs	r2, r6, #1
 8002480:	4196      	sbcs	r6, r2
 8002482:	4333      	orrs	r3, r6
 8002484:	e0da      	b.n	800263c <__aeabi_dsub+0x3b4>
 8002486:	2b00      	cmp	r3, #0
 8002488:	d100      	bne.n	800248c <__aeabi_dsub+0x204>
 800248a:	e214      	b.n	80028b6 <__aeabi_dsub+0x62e>
 800248c:	4663      	mov	r3, ip
 800248e:	4313      	orrs	r3, r2
 8002490:	d100      	bne.n	8002494 <__aeabi_dsub+0x20c>
 8002492:	e168      	b.n	8002766 <__aeabi_dsub+0x4de>
 8002494:	2380      	movs	r3, #128	; 0x80
 8002496:	074e      	lsls	r6, r1, #29
 8002498:	08c0      	lsrs	r0, r0, #3
 800249a:	08c9      	lsrs	r1, r1, #3
 800249c:	031b      	lsls	r3, r3, #12
 800249e:	4306      	orrs	r6, r0
 80024a0:	4219      	tst	r1, r3
 80024a2:	d008      	beq.n	80024b6 <__aeabi_dsub+0x22e>
 80024a4:	4660      	mov	r0, ip
 80024a6:	08c0      	lsrs	r0, r0, #3
 80024a8:	4218      	tst	r0, r3
 80024aa:	d104      	bne.n	80024b6 <__aeabi_dsub+0x22e>
 80024ac:	4663      	mov	r3, ip
 80024ae:	0001      	movs	r1, r0
 80024b0:	08d2      	lsrs	r2, r2, #3
 80024b2:	075e      	lsls	r6, r3, #29
 80024b4:	4316      	orrs	r6, r2
 80024b6:	00f3      	lsls	r3, r6, #3
 80024b8:	4699      	mov	r9, r3
 80024ba:	00c9      	lsls	r1, r1, #3
 80024bc:	0f72      	lsrs	r2, r6, #29
 80024be:	4d44      	ldr	r5, [pc, #272]	; (80025d0 <__aeabi_dsub+0x348>)
 80024c0:	4311      	orrs	r1, r2
 80024c2:	464b      	mov	r3, r9
 80024c4:	08de      	lsrs	r6, r3, #3
 80024c6:	4b42      	ldr	r3, [pc, #264]	; (80025d0 <__aeabi_dsub+0x348>)
 80024c8:	074f      	lsls	r7, r1, #29
 80024ca:	4337      	orrs	r7, r6
 80024cc:	08ca      	lsrs	r2, r1, #3
 80024ce:	429d      	cmp	r5, r3
 80024d0:	d100      	bne.n	80024d4 <__aeabi_dsub+0x24c>
 80024d2:	e06e      	b.n	80025b2 <__aeabi_dsub+0x32a>
 80024d4:	0312      	lsls	r2, r2, #12
 80024d6:	056d      	lsls	r5, r5, #21
 80024d8:	0b12      	lsrs	r2, r2, #12
 80024da:	0d6d      	lsrs	r5, r5, #21
 80024dc:	2100      	movs	r1, #0
 80024de:	0312      	lsls	r2, r2, #12
 80024e0:	0b13      	lsrs	r3, r2, #12
 80024e2:	0d0a      	lsrs	r2, r1, #20
 80024e4:	0512      	lsls	r2, r2, #20
 80024e6:	431a      	orrs	r2, r3
 80024e8:	4b3b      	ldr	r3, [pc, #236]	; (80025d8 <__aeabi_dsub+0x350>)
 80024ea:	052d      	lsls	r5, r5, #20
 80024ec:	4013      	ands	r3, r2
 80024ee:	432b      	orrs	r3, r5
 80024f0:	005b      	lsls	r3, r3, #1
 80024f2:	07e4      	lsls	r4, r4, #31
 80024f4:	085b      	lsrs	r3, r3, #1
 80024f6:	4323      	orrs	r3, r4
 80024f8:	0038      	movs	r0, r7
 80024fa:	0019      	movs	r1, r3
 80024fc:	bc3c      	pop	{r2, r3, r4, r5}
 80024fe:	4690      	mov	r8, r2
 8002500:	4699      	mov	r9, r3
 8002502:	46a2      	mov	sl, r4
 8002504:	46ab      	mov	fp, r5
 8002506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002508:	4663      	mov	r3, ip
 800250a:	4313      	orrs	r3, r2
 800250c:	d011      	beq.n	8002532 <__aeabi_dsub+0x2aa>
 800250e:	1e73      	subs	r3, r6, #1
 8002510:	2b00      	cmp	r3, #0
 8002512:	d000      	beq.n	8002516 <__aeabi_dsub+0x28e>
 8002514:	e107      	b.n	8002726 <__aeabi_dsub+0x49e>
 8002516:	1886      	adds	r6, r0, r2
 8002518:	4286      	cmp	r6, r0
 800251a:	4180      	sbcs	r0, r0
 800251c:	4461      	add	r1, ip
 800251e:	4240      	negs	r0, r0
 8002520:	1809      	adds	r1, r1, r0
 8002522:	2501      	movs	r5, #1
 8002524:	020b      	lsls	r3, r1, #8
 8002526:	d537      	bpl.n	8002598 <__aeabi_dsub+0x310>
 8002528:	2502      	movs	r5, #2
 800252a:	e77b      	b.n	8002424 <__aeabi_dsub+0x19c>
 800252c:	003e      	movs	r6, r7
 800252e:	4661      	mov	r1, ip
 8002530:	4691      	mov	r9, r2
 8002532:	0035      	movs	r5, r6
 8002534:	e7c5      	b.n	80024c2 <__aeabi_dsub+0x23a>
 8002536:	465c      	mov	r4, fp
 8002538:	2d00      	cmp	r5, #0
 800253a:	d000      	beq.n	800253e <__aeabi_dsub+0x2b6>
 800253c:	e0e1      	b.n	8002702 <__aeabi_dsub+0x47a>
 800253e:	000b      	movs	r3, r1
 8002540:	4303      	orrs	r3, r0
 8002542:	d0f3      	beq.n	800252c <__aeabi_dsub+0x2a4>
 8002544:	1c73      	adds	r3, r6, #1
 8002546:	d100      	bne.n	800254a <__aeabi_dsub+0x2c2>
 8002548:	e1ac      	b.n	80028a4 <__aeabi_dsub+0x61c>
 800254a:	4b21      	ldr	r3, [pc, #132]	; (80025d0 <__aeabi_dsub+0x348>)
 800254c:	429f      	cmp	r7, r3
 800254e:	d100      	bne.n	8002552 <__aeabi_dsub+0x2ca>
 8002550:	e13a      	b.n	80027c8 <__aeabi_dsub+0x540>
 8002552:	43f3      	mvns	r3, r6
 8002554:	2b38      	cmp	r3, #56	; 0x38
 8002556:	dd00      	ble.n	800255a <__aeabi_dsub+0x2d2>
 8002558:	e16f      	b.n	800283a <__aeabi_dsub+0x5b2>
 800255a:	2b1f      	cmp	r3, #31
 800255c:	dd00      	ble.n	8002560 <__aeabi_dsub+0x2d8>
 800255e:	e18c      	b.n	800287a <__aeabi_dsub+0x5f2>
 8002560:	2520      	movs	r5, #32
 8002562:	000e      	movs	r6, r1
 8002564:	1aed      	subs	r5, r5, r3
 8002566:	40ae      	lsls	r6, r5
 8002568:	46b0      	mov	r8, r6
 800256a:	0006      	movs	r6, r0
 800256c:	46aa      	mov	sl, r5
 800256e:	40de      	lsrs	r6, r3
 8002570:	4645      	mov	r5, r8
 8002572:	4335      	orrs	r5, r6
 8002574:	002e      	movs	r6, r5
 8002576:	4655      	mov	r5, sl
 8002578:	40d9      	lsrs	r1, r3
 800257a:	40a8      	lsls	r0, r5
 800257c:	4663      	mov	r3, ip
 800257e:	1e45      	subs	r5, r0, #1
 8002580:	41a8      	sbcs	r0, r5
 8002582:	1a5b      	subs	r3, r3, r1
 8002584:	469c      	mov	ip, r3
 8002586:	4330      	orrs	r0, r6
 8002588:	1a16      	subs	r6, r2, r0
 800258a:	42b2      	cmp	r2, r6
 800258c:	4192      	sbcs	r2, r2
 800258e:	4663      	mov	r3, ip
 8002590:	4252      	negs	r2, r2
 8002592:	1a99      	subs	r1, r3, r2
 8002594:	003d      	movs	r5, r7
 8002596:	e6b4      	b.n	8002302 <__aeabi_dsub+0x7a>
 8002598:	2207      	movs	r2, #7
 800259a:	4032      	ands	r2, r6
 800259c:	2a00      	cmp	r2, #0
 800259e:	d000      	beq.n	80025a2 <__aeabi_dsub+0x31a>
 80025a0:	e6e4      	b.n	800236c <__aeabi_dsub+0xe4>
 80025a2:	4b0b      	ldr	r3, [pc, #44]	; (80025d0 <__aeabi_dsub+0x348>)
 80025a4:	08f6      	lsrs	r6, r6, #3
 80025a6:	074f      	lsls	r7, r1, #29
 80025a8:	4337      	orrs	r7, r6
 80025aa:	08ca      	lsrs	r2, r1, #3
 80025ac:	429d      	cmp	r5, r3
 80025ae:	d000      	beq.n	80025b2 <__aeabi_dsub+0x32a>
 80025b0:	e790      	b.n	80024d4 <__aeabi_dsub+0x24c>
 80025b2:	003b      	movs	r3, r7
 80025b4:	4313      	orrs	r3, r2
 80025b6:	d100      	bne.n	80025ba <__aeabi_dsub+0x332>
 80025b8:	e1a6      	b.n	8002908 <__aeabi_dsub+0x680>
 80025ba:	2380      	movs	r3, #128	; 0x80
 80025bc:	031b      	lsls	r3, r3, #12
 80025be:	431a      	orrs	r2, r3
 80025c0:	0312      	lsls	r2, r2, #12
 80025c2:	0b12      	lsrs	r2, r2, #12
 80025c4:	4d02      	ldr	r5, [pc, #8]	; (80025d0 <__aeabi_dsub+0x348>)
 80025c6:	e789      	b.n	80024dc <__aeabi_dsub+0x254>
 80025c8:	0015      	movs	r5, r2
 80025ca:	2200      	movs	r2, #0
 80025cc:	2700      	movs	r7, #0
 80025ce:	e785      	b.n	80024dc <__aeabi_dsub+0x254>
 80025d0:	000007ff 	.word	0x000007ff
 80025d4:	ff7fffff 	.word	0xff7fffff
 80025d8:	800fffff 	.word	0x800fffff
 80025dc:	2e00      	cmp	r6, #0
 80025de:	d000      	beq.n	80025e2 <__aeabi_dsub+0x35a>
 80025e0:	e0c7      	b.n	8002772 <__aeabi_dsub+0x4ea>
 80025e2:	1c6b      	adds	r3, r5, #1
 80025e4:	055e      	lsls	r6, r3, #21
 80025e6:	0d76      	lsrs	r6, r6, #21
 80025e8:	2e01      	cmp	r6, #1
 80025ea:	dc00      	bgt.n	80025ee <__aeabi_dsub+0x366>
 80025ec:	e0f0      	b.n	80027d0 <__aeabi_dsub+0x548>
 80025ee:	4dc8      	ldr	r5, [pc, #800]	; (8002910 <__aeabi_dsub+0x688>)
 80025f0:	42ab      	cmp	r3, r5
 80025f2:	d100      	bne.n	80025f6 <__aeabi_dsub+0x36e>
 80025f4:	e0b9      	b.n	800276a <__aeabi_dsub+0x4e2>
 80025f6:	1885      	adds	r5, r0, r2
 80025f8:	000a      	movs	r2, r1
 80025fa:	4285      	cmp	r5, r0
 80025fc:	4189      	sbcs	r1, r1
 80025fe:	4462      	add	r2, ip
 8002600:	4249      	negs	r1, r1
 8002602:	1851      	adds	r1, r2, r1
 8002604:	2207      	movs	r2, #7
 8002606:	07ce      	lsls	r6, r1, #31
 8002608:	086d      	lsrs	r5, r5, #1
 800260a:	432e      	orrs	r6, r5
 800260c:	0849      	lsrs	r1, r1, #1
 800260e:	4032      	ands	r2, r6
 8002610:	001d      	movs	r5, r3
 8002612:	e6a9      	b.n	8002368 <__aeabi_dsub+0xe0>
 8002614:	49bf      	ldr	r1, [pc, #764]	; (8002914 <__aeabi_dsub+0x68c>)
 8002616:	1aed      	subs	r5, r5, r3
 8002618:	4011      	ands	r1, r2
 800261a:	2207      	movs	r2, #7
 800261c:	4032      	ands	r2, r6
 800261e:	e6a3      	b.n	8002368 <__aeabi_dsub+0xe0>
 8002620:	0032      	movs	r2, r6
 8002622:	3828      	subs	r0, #40	; 0x28
 8002624:	4082      	lsls	r2, r0
 8002626:	2600      	movs	r6, #0
 8002628:	e686      	b.n	8002338 <__aeabi_dsub+0xb0>
 800262a:	0030      	movs	r0, r6
 800262c:	f000 fb42 	bl	8002cb4 <__clzsi2>
 8002630:	3020      	adds	r0, #32
 8002632:	e673      	b.n	800231c <__aeabi_dsub+0x94>
 8002634:	4663      	mov	r3, ip
 8002636:	4313      	orrs	r3, r2
 8002638:	1e5a      	subs	r2, r3, #1
 800263a:	4193      	sbcs	r3, r2
 800263c:	1ac6      	subs	r6, r0, r3
 800263e:	42b0      	cmp	r0, r6
 8002640:	4180      	sbcs	r0, r0
 8002642:	4240      	negs	r0, r0
 8002644:	1a09      	subs	r1, r1, r0
 8002646:	e65c      	b.n	8002302 <__aeabi_dsub+0x7a>
 8002648:	000e      	movs	r6, r1
 800264a:	4667      	mov	r7, ip
 800264c:	4306      	orrs	r6, r0
 800264e:	4317      	orrs	r7, r2
 8002650:	2d00      	cmp	r5, #0
 8002652:	d15e      	bne.n	8002712 <__aeabi_dsub+0x48a>
 8002654:	2e00      	cmp	r6, #0
 8002656:	d000      	beq.n	800265a <__aeabi_dsub+0x3d2>
 8002658:	e0f3      	b.n	8002842 <__aeabi_dsub+0x5ba>
 800265a:	2f00      	cmp	r7, #0
 800265c:	d100      	bne.n	8002660 <__aeabi_dsub+0x3d8>
 800265e:	e11e      	b.n	800289e <__aeabi_dsub+0x616>
 8002660:	465c      	mov	r4, fp
 8002662:	4661      	mov	r1, ip
 8002664:	4691      	mov	r9, r2
 8002666:	e72c      	b.n	80024c2 <__aeabi_dsub+0x23a>
 8002668:	4fa9      	ldr	r7, [pc, #676]	; (8002910 <__aeabi_dsub+0x688>)
 800266a:	42be      	cmp	r6, r7
 800266c:	d07b      	beq.n	8002766 <__aeabi_dsub+0x4de>
 800266e:	001e      	movs	r6, r3
 8002670:	e6f1      	b.n	8002456 <__aeabi_dsub+0x1ce>
 8002672:	0010      	movs	r0, r2
 8002674:	3d1f      	subs	r5, #31
 8002676:	40e8      	lsrs	r0, r5
 8002678:	2b20      	cmp	r3, #32
 800267a:	d003      	beq.n	8002684 <__aeabi_dsub+0x3fc>
 800267c:	2140      	movs	r1, #64	; 0x40
 800267e:	1acb      	subs	r3, r1, r3
 8002680:	409a      	lsls	r2, r3
 8002682:	4316      	orrs	r6, r2
 8002684:	1e73      	subs	r3, r6, #1
 8002686:	419e      	sbcs	r6, r3
 8002688:	2207      	movs	r2, #7
 800268a:	4306      	orrs	r6, r0
 800268c:	4032      	ands	r2, r6
 800268e:	2100      	movs	r1, #0
 8002690:	2500      	movs	r5, #0
 8002692:	e783      	b.n	800259c <__aeabi_dsub+0x314>
 8002694:	1a16      	subs	r6, r2, r0
 8002696:	4663      	mov	r3, ip
 8002698:	42b2      	cmp	r2, r6
 800269a:	4180      	sbcs	r0, r0
 800269c:	1a59      	subs	r1, r3, r1
 800269e:	4240      	negs	r0, r0
 80026a0:	1a0b      	subs	r3, r1, r0
 80026a2:	4698      	mov	r8, r3
 80026a4:	465c      	mov	r4, fp
 80026a6:	e632      	b.n	800230e <__aeabi_dsub+0x86>
 80026a8:	2e1f      	cmp	r6, #31
 80026aa:	dd00      	ble.n	80026ae <__aeabi_dsub+0x426>
 80026ac:	e0ab      	b.n	8002806 <__aeabi_dsub+0x57e>
 80026ae:	2720      	movs	r7, #32
 80026b0:	1bbb      	subs	r3, r7, r6
 80026b2:	469a      	mov	sl, r3
 80026b4:	4663      	mov	r3, ip
 80026b6:	4657      	mov	r7, sl
 80026b8:	40bb      	lsls	r3, r7
 80026ba:	4699      	mov	r9, r3
 80026bc:	0013      	movs	r3, r2
 80026be:	464f      	mov	r7, r9
 80026c0:	40f3      	lsrs	r3, r6
 80026c2:	431f      	orrs	r7, r3
 80026c4:	003b      	movs	r3, r7
 80026c6:	4657      	mov	r7, sl
 80026c8:	40ba      	lsls	r2, r7
 80026ca:	1e57      	subs	r7, r2, #1
 80026cc:	41ba      	sbcs	r2, r7
 80026ce:	4313      	orrs	r3, r2
 80026d0:	4662      	mov	r2, ip
 80026d2:	40f2      	lsrs	r2, r6
 80026d4:	1889      	adds	r1, r1, r2
 80026d6:	e698      	b.n	800240a <__aeabi_dsub+0x182>
 80026d8:	2720      	movs	r7, #32
 80026da:	1bbb      	subs	r3, r7, r6
 80026dc:	469a      	mov	sl, r3
 80026de:	4663      	mov	r3, ip
 80026e0:	4657      	mov	r7, sl
 80026e2:	40bb      	lsls	r3, r7
 80026e4:	4699      	mov	r9, r3
 80026e6:	0013      	movs	r3, r2
 80026e8:	464f      	mov	r7, r9
 80026ea:	40f3      	lsrs	r3, r6
 80026ec:	431f      	orrs	r7, r3
 80026ee:	003b      	movs	r3, r7
 80026f0:	4657      	mov	r7, sl
 80026f2:	40ba      	lsls	r2, r7
 80026f4:	1e57      	subs	r7, r2, #1
 80026f6:	41ba      	sbcs	r2, r7
 80026f8:	4313      	orrs	r3, r2
 80026fa:	4662      	mov	r2, ip
 80026fc:	40f2      	lsrs	r2, r6
 80026fe:	1a89      	subs	r1, r1, r2
 8002700:	e79c      	b.n	800263c <__aeabi_dsub+0x3b4>
 8002702:	4b83      	ldr	r3, [pc, #524]	; (8002910 <__aeabi_dsub+0x688>)
 8002704:	429f      	cmp	r7, r3
 8002706:	d05f      	beq.n	80027c8 <__aeabi_dsub+0x540>
 8002708:	2580      	movs	r5, #128	; 0x80
 800270a:	042d      	lsls	r5, r5, #16
 800270c:	4273      	negs	r3, r6
 800270e:	4329      	orrs	r1, r5
 8002710:	e720      	b.n	8002554 <__aeabi_dsub+0x2cc>
 8002712:	2e00      	cmp	r6, #0
 8002714:	d10c      	bne.n	8002730 <__aeabi_dsub+0x4a8>
 8002716:	2f00      	cmp	r7, #0
 8002718:	d100      	bne.n	800271c <__aeabi_dsub+0x494>
 800271a:	e0d0      	b.n	80028be <__aeabi_dsub+0x636>
 800271c:	465c      	mov	r4, fp
 800271e:	4661      	mov	r1, ip
 8002720:	4691      	mov	r9, r2
 8002722:	4d7b      	ldr	r5, [pc, #492]	; (8002910 <__aeabi_dsub+0x688>)
 8002724:	e6cd      	b.n	80024c2 <__aeabi_dsub+0x23a>
 8002726:	4f7a      	ldr	r7, [pc, #488]	; (8002910 <__aeabi_dsub+0x688>)
 8002728:	42be      	cmp	r6, r7
 800272a:	d01c      	beq.n	8002766 <__aeabi_dsub+0x4de>
 800272c:	001e      	movs	r6, r3
 800272e:	e665      	b.n	80023fc <__aeabi_dsub+0x174>
 8002730:	2f00      	cmp	r7, #0
 8002732:	d018      	beq.n	8002766 <__aeabi_dsub+0x4de>
 8002734:	08c0      	lsrs	r0, r0, #3
 8002736:	074e      	lsls	r6, r1, #29
 8002738:	4306      	orrs	r6, r0
 800273a:	2080      	movs	r0, #128	; 0x80
 800273c:	08c9      	lsrs	r1, r1, #3
 800273e:	0300      	lsls	r0, r0, #12
 8002740:	4201      	tst	r1, r0
 8002742:	d008      	beq.n	8002756 <__aeabi_dsub+0x4ce>
 8002744:	4663      	mov	r3, ip
 8002746:	08dc      	lsrs	r4, r3, #3
 8002748:	4204      	tst	r4, r0
 800274a:	d104      	bne.n	8002756 <__aeabi_dsub+0x4ce>
 800274c:	0021      	movs	r1, r4
 800274e:	46da      	mov	sl, fp
 8002750:	08d2      	lsrs	r2, r2, #3
 8002752:	075e      	lsls	r6, r3, #29
 8002754:	4316      	orrs	r6, r2
 8002756:	00f3      	lsls	r3, r6, #3
 8002758:	4699      	mov	r9, r3
 800275a:	2401      	movs	r4, #1
 800275c:	4653      	mov	r3, sl
 800275e:	00c9      	lsls	r1, r1, #3
 8002760:	0f72      	lsrs	r2, r6, #29
 8002762:	4311      	orrs	r1, r2
 8002764:	401c      	ands	r4, r3
 8002766:	4d6a      	ldr	r5, [pc, #424]	; (8002910 <__aeabi_dsub+0x688>)
 8002768:	e6ab      	b.n	80024c2 <__aeabi_dsub+0x23a>
 800276a:	001d      	movs	r5, r3
 800276c:	2200      	movs	r2, #0
 800276e:	2700      	movs	r7, #0
 8002770:	e6b4      	b.n	80024dc <__aeabi_dsub+0x254>
 8002772:	2d00      	cmp	r5, #0
 8002774:	d159      	bne.n	800282a <__aeabi_dsub+0x5a2>
 8002776:	000b      	movs	r3, r1
 8002778:	4303      	orrs	r3, r0
 800277a:	d100      	bne.n	800277e <__aeabi_dsub+0x4f6>
 800277c:	e6d6      	b.n	800252c <__aeabi_dsub+0x2a4>
 800277e:	1c73      	adds	r3, r6, #1
 8002780:	d100      	bne.n	8002784 <__aeabi_dsub+0x4fc>
 8002782:	e0b2      	b.n	80028ea <__aeabi_dsub+0x662>
 8002784:	4b62      	ldr	r3, [pc, #392]	; (8002910 <__aeabi_dsub+0x688>)
 8002786:	429f      	cmp	r7, r3
 8002788:	d01e      	beq.n	80027c8 <__aeabi_dsub+0x540>
 800278a:	43f3      	mvns	r3, r6
 800278c:	2b38      	cmp	r3, #56	; 0x38
 800278e:	dc6f      	bgt.n	8002870 <__aeabi_dsub+0x5e8>
 8002790:	2b1f      	cmp	r3, #31
 8002792:	dd00      	ble.n	8002796 <__aeabi_dsub+0x50e>
 8002794:	e097      	b.n	80028c6 <__aeabi_dsub+0x63e>
 8002796:	2520      	movs	r5, #32
 8002798:	000e      	movs	r6, r1
 800279a:	1aed      	subs	r5, r5, r3
 800279c:	40ae      	lsls	r6, r5
 800279e:	46b0      	mov	r8, r6
 80027a0:	0006      	movs	r6, r0
 80027a2:	46aa      	mov	sl, r5
 80027a4:	40de      	lsrs	r6, r3
 80027a6:	4645      	mov	r5, r8
 80027a8:	4335      	orrs	r5, r6
 80027aa:	002e      	movs	r6, r5
 80027ac:	4655      	mov	r5, sl
 80027ae:	40a8      	lsls	r0, r5
 80027b0:	40d9      	lsrs	r1, r3
 80027b2:	1e45      	subs	r5, r0, #1
 80027b4:	41a8      	sbcs	r0, r5
 80027b6:	448c      	add	ip, r1
 80027b8:	4306      	orrs	r6, r0
 80027ba:	18b6      	adds	r6, r6, r2
 80027bc:	4296      	cmp	r6, r2
 80027be:	4192      	sbcs	r2, r2
 80027c0:	4251      	negs	r1, r2
 80027c2:	4461      	add	r1, ip
 80027c4:	003d      	movs	r5, r7
 80027c6:	e625      	b.n	8002414 <__aeabi_dsub+0x18c>
 80027c8:	003d      	movs	r5, r7
 80027ca:	4661      	mov	r1, ip
 80027cc:	4691      	mov	r9, r2
 80027ce:	e678      	b.n	80024c2 <__aeabi_dsub+0x23a>
 80027d0:	000b      	movs	r3, r1
 80027d2:	4303      	orrs	r3, r0
 80027d4:	2d00      	cmp	r5, #0
 80027d6:	d000      	beq.n	80027da <__aeabi_dsub+0x552>
 80027d8:	e655      	b.n	8002486 <__aeabi_dsub+0x1fe>
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d0f5      	beq.n	80027ca <__aeabi_dsub+0x542>
 80027de:	4663      	mov	r3, ip
 80027e0:	4313      	orrs	r3, r2
 80027e2:	d100      	bne.n	80027e6 <__aeabi_dsub+0x55e>
 80027e4:	e66d      	b.n	80024c2 <__aeabi_dsub+0x23a>
 80027e6:	1886      	adds	r6, r0, r2
 80027e8:	4286      	cmp	r6, r0
 80027ea:	4180      	sbcs	r0, r0
 80027ec:	4461      	add	r1, ip
 80027ee:	4240      	negs	r0, r0
 80027f0:	1809      	adds	r1, r1, r0
 80027f2:	2200      	movs	r2, #0
 80027f4:	020b      	lsls	r3, r1, #8
 80027f6:	d400      	bmi.n	80027fa <__aeabi_dsub+0x572>
 80027f8:	e6d0      	b.n	800259c <__aeabi_dsub+0x314>
 80027fa:	4b46      	ldr	r3, [pc, #280]	; (8002914 <__aeabi_dsub+0x68c>)
 80027fc:	3501      	adds	r5, #1
 80027fe:	4019      	ands	r1, r3
 8002800:	e5b2      	b.n	8002368 <__aeabi_dsub+0xe0>
 8002802:	46b1      	mov	r9, r6
 8002804:	e65d      	b.n	80024c2 <__aeabi_dsub+0x23a>
 8002806:	0033      	movs	r3, r6
 8002808:	4667      	mov	r7, ip
 800280a:	3b20      	subs	r3, #32
 800280c:	40df      	lsrs	r7, r3
 800280e:	003b      	movs	r3, r7
 8002810:	2e20      	cmp	r6, #32
 8002812:	d005      	beq.n	8002820 <__aeabi_dsub+0x598>
 8002814:	2740      	movs	r7, #64	; 0x40
 8002816:	1bbf      	subs	r7, r7, r6
 8002818:	4666      	mov	r6, ip
 800281a:	40be      	lsls	r6, r7
 800281c:	4332      	orrs	r2, r6
 800281e:	4690      	mov	r8, r2
 8002820:	4646      	mov	r6, r8
 8002822:	1e72      	subs	r2, r6, #1
 8002824:	4196      	sbcs	r6, r2
 8002826:	4333      	orrs	r3, r6
 8002828:	e5ef      	b.n	800240a <__aeabi_dsub+0x182>
 800282a:	4b39      	ldr	r3, [pc, #228]	; (8002910 <__aeabi_dsub+0x688>)
 800282c:	429f      	cmp	r7, r3
 800282e:	d0cb      	beq.n	80027c8 <__aeabi_dsub+0x540>
 8002830:	2580      	movs	r5, #128	; 0x80
 8002832:	042d      	lsls	r5, r5, #16
 8002834:	4273      	negs	r3, r6
 8002836:	4329      	orrs	r1, r5
 8002838:	e7a8      	b.n	800278c <__aeabi_dsub+0x504>
 800283a:	4308      	orrs	r0, r1
 800283c:	1e41      	subs	r1, r0, #1
 800283e:	4188      	sbcs	r0, r1
 8002840:	e6a2      	b.n	8002588 <__aeabi_dsub+0x300>
 8002842:	2f00      	cmp	r7, #0
 8002844:	d100      	bne.n	8002848 <__aeabi_dsub+0x5c0>
 8002846:	e63c      	b.n	80024c2 <__aeabi_dsub+0x23a>
 8002848:	4663      	mov	r3, ip
 800284a:	1a86      	subs	r6, r0, r2
 800284c:	1acf      	subs	r7, r1, r3
 800284e:	42b0      	cmp	r0, r6
 8002850:	419b      	sbcs	r3, r3
 8002852:	425b      	negs	r3, r3
 8002854:	1afb      	subs	r3, r7, r3
 8002856:	4698      	mov	r8, r3
 8002858:	021b      	lsls	r3, r3, #8
 800285a:	d54e      	bpl.n	80028fa <__aeabi_dsub+0x672>
 800285c:	1a16      	subs	r6, r2, r0
 800285e:	4663      	mov	r3, ip
 8002860:	42b2      	cmp	r2, r6
 8002862:	4192      	sbcs	r2, r2
 8002864:	1a59      	subs	r1, r3, r1
 8002866:	4252      	negs	r2, r2
 8002868:	1a89      	subs	r1, r1, r2
 800286a:	465c      	mov	r4, fp
 800286c:	2200      	movs	r2, #0
 800286e:	e57b      	b.n	8002368 <__aeabi_dsub+0xe0>
 8002870:	4301      	orrs	r1, r0
 8002872:	000e      	movs	r6, r1
 8002874:	1e71      	subs	r1, r6, #1
 8002876:	418e      	sbcs	r6, r1
 8002878:	e79f      	b.n	80027ba <__aeabi_dsub+0x532>
 800287a:	001d      	movs	r5, r3
 800287c:	000e      	movs	r6, r1
 800287e:	3d20      	subs	r5, #32
 8002880:	40ee      	lsrs	r6, r5
 8002882:	46b0      	mov	r8, r6
 8002884:	2b20      	cmp	r3, #32
 8002886:	d004      	beq.n	8002892 <__aeabi_dsub+0x60a>
 8002888:	2540      	movs	r5, #64	; 0x40
 800288a:	1aeb      	subs	r3, r5, r3
 800288c:	4099      	lsls	r1, r3
 800288e:	4308      	orrs	r0, r1
 8002890:	4681      	mov	r9, r0
 8002892:	4648      	mov	r0, r9
 8002894:	4643      	mov	r3, r8
 8002896:	1e41      	subs	r1, r0, #1
 8002898:	4188      	sbcs	r0, r1
 800289a:	4318      	orrs	r0, r3
 800289c:	e674      	b.n	8002588 <__aeabi_dsub+0x300>
 800289e:	2200      	movs	r2, #0
 80028a0:	2400      	movs	r4, #0
 80028a2:	e617      	b.n	80024d4 <__aeabi_dsub+0x24c>
 80028a4:	1a16      	subs	r6, r2, r0
 80028a6:	4663      	mov	r3, ip
 80028a8:	42b2      	cmp	r2, r6
 80028aa:	4192      	sbcs	r2, r2
 80028ac:	1a59      	subs	r1, r3, r1
 80028ae:	4252      	negs	r2, r2
 80028b0:	1a89      	subs	r1, r1, r2
 80028b2:	003d      	movs	r5, r7
 80028b4:	e525      	b.n	8002302 <__aeabi_dsub+0x7a>
 80028b6:	4661      	mov	r1, ip
 80028b8:	4691      	mov	r9, r2
 80028ba:	4d15      	ldr	r5, [pc, #84]	; (8002910 <__aeabi_dsub+0x688>)
 80028bc:	e601      	b.n	80024c2 <__aeabi_dsub+0x23a>
 80028be:	2280      	movs	r2, #128	; 0x80
 80028c0:	2400      	movs	r4, #0
 80028c2:	0312      	lsls	r2, r2, #12
 80028c4:	e679      	b.n	80025ba <__aeabi_dsub+0x332>
 80028c6:	001d      	movs	r5, r3
 80028c8:	000e      	movs	r6, r1
 80028ca:	3d20      	subs	r5, #32
 80028cc:	40ee      	lsrs	r6, r5
 80028ce:	46b0      	mov	r8, r6
 80028d0:	2b20      	cmp	r3, #32
 80028d2:	d004      	beq.n	80028de <__aeabi_dsub+0x656>
 80028d4:	2540      	movs	r5, #64	; 0x40
 80028d6:	1aeb      	subs	r3, r5, r3
 80028d8:	4099      	lsls	r1, r3
 80028da:	4308      	orrs	r0, r1
 80028dc:	4681      	mov	r9, r0
 80028de:	464e      	mov	r6, r9
 80028e0:	4643      	mov	r3, r8
 80028e2:	1e71      	subs	r1, r6, #1
 80028e4:	418e      	sbcs	r6, r1
 80028e6:	431e      	orrs	r6, r3
 80028e8:	e767      	b.n	80027ba <__aeabi_dsub+0x532>
 80028ea:	1886      	adds	r6, r0, r2
 80028ec:	4296      	cmp	r6, r2
 80028ee:	419b      	sbcs	r3, r3
 80028f0:	4461      	add	r1, ip
 80028f2:	425b      	negs	r3, r3
 80028f4:	18c9      	adds	r1, r1, r3
 80028f6:	003d      	movs	r5, r7
 80028f8:	e58c      	b.n	8002414 <__aeabi_dsub+0x18c>
 80028fa:	4647      	mov	r7, r8
 80028fc:	4337      	orrs	r7, r6
 80028fe:	d0ce      	beq.n	800289e <__aeabi_dsub+0x616>
 8002900:	2207      	movs	r2, #7
 8002902:	4641      	mov	r1, r8
 8002904:	4032      	ands	r2, r6
 8002906:	e649      	b.n	800259c <__aeabi_dsub+0x314>
 8002908:	2700      	movs	r7, #0
 800290a:	003a      	movs	r2, r7
 800290c:	e5e6      	b.n	80024dc <__aeabi_dsub+0x254>
 800290e:	46c0      	nop			; (mov r8, r8)
 8002910:	000007ff 	.word	0x000007ff
 8002914:	ff7fffff 	.word	0xff7fffff

08002918 <__aeabi_dcmpun>:
 8002918:	b570      	push	{r4, r5, r6, lr}
 800291a:	4e0c      	ldr	r6, [pc, #48]	; (800294c <__aeabi_dcmpun+0x34>)
 800291c:	030d      	lsls	r5, r1, #12
 800291e:	031c      	lsls	r4, r3, #12
 8002920:	0049      	lsls	r1, r1, #1
 8002922:	005b      	lsls	r3, r3, #1
 8002924:	0b2d      	lsrs	r5, r5, #12
 8002926:	0d49      	lsrs	r1, r1, #21
 8002928:	0b24      	lsrs	r4, r4, #12
 800292a:	0d5b      	lsrs	r3, r3, #21
 800292c:	42b1      	cmp	r1, r6
 800292e:	d008      	beq.n	8002942 <__aeabi_dcmpun+0x2a>
 8002930:	4906      	ldr	r1, [pc, #24]	; (800294c <__aeabi_dcmpun+0x34>)
 8002932:	2000      	movs	r0, #0
 8002934:	428b      	cmp	r3, r1
 8002936:	d103      	bne.n	8002940 <__aeabi_dcmpun+0x28>
 8002938:	4314      	orrs	r4, r2
 800293a:	0020      	movs	r0, r4
 800293c:	1e44      	subs	r4, r0, #1
 800293e:	41a0      	sbcs	r0, r4
 8002940:	bd70      	pop	{r4, r5, r6, pc}
 8002942:	4305      	orrs	r5, r0
 8002944:	2001      	movs	r0, #1
 8002946:	2d00      	cmp	r5, #0
 8002948:	d1fa      	bne.n	8002940 <__aeabi_dcmpun+0x28>
 800294a:	e7f1      	b.n	8002930 <__aeabi_dcmpun+0x18>
 800294c:	000007ff 	.word	0x000007ff

08002950 <__aeabi_d2iz>:
 8002950:	b530      	push	{r4, r5, lr}
 8002952:	4d14      	ldr	r5, [pc, #80]	; (80029a4 <__aeabi_d2iz+0x54>)
 8002954:	030a      	lsls	r2, r1, #12
 8002956:	004b      	lsls	r3, r1, #1
 8002958:	0b12      	lsrs	r2, r2, #12
 800295a:	0d5b      	lsrs	r3, r3, #21
 800295c:	0fc9      	lsrs	r1, r1, #31
 800295e:	2400      	movs	r4, #0
 8002960:	42ab      	cmp	r3, r5
 8002962:	dd11      	ble.n	8002988 <__aeabi_d2iz+0x38>
 8002964:	4c10      	ldr	r4, [pc, #64]	; (80029a8 <__aeabi_d2iz+0x58>)
 8002966:	42a3      	cmp	r3, r4
 8002968:	dc10      	bgt.n	800298c <__aeabi_d2iz+0x3c>
 800296a:	2480      	movs	r4, #128	; 0x80
 800296c:	0364      	lsls	r4, r4, #13
 800296e:	4322      	orrs	r2, r4
 8002970:	4c0e      	ldr	r4, [pc, #56]	; (80029ac <__aeabi_d2iz+0x5c>)
 8002972:	1ae4      	subs	r4, r4, r3
 8002974:	2c1f      	cmp	r4, #31
 8002976:	dd0c      	ble.n	8002992 <__aeabi_d2iz+0x42>
 8002978:	480d      	ldr	r0, [pc, #52]	; (80029b0 <__aeabi_d2iz+0x60>)
 800297a:	1ac3      	subs	r3, r0, r3
 800297c:	40da      	lsrs	r2, r3
 800297e:	0013      	movs	r3, r2
 8002980:	425c      	negs	r4, r3
 8002982:	2900      	cmp	r1, #0
 8002984:	d100      	bne.n	8002988 <__aeabi_d2iz+0x38>
 8002986:	001c      	movs	r4, r3
 8002988:	0020      	movs	r0, r4
 800298a:	bd30      	pop	{r4, r5, pc}
 800298c:	4b09      	ldr	r3, [pc, #36]	; (80029b4 <__aeabi_d2iz+0x64>)
 800298e:	18cc      	adds	r4, r1, r3
 8002990:	e7fa      	b.n	8002988 <__aeabi_d2iz+0x38>
 8002992:	4d09      	ldr	r5, [pc, #36]	; (80029b8 <__aeabi_d2iz+0x68>)
 8002994:	40e0      	lsrs	r0, r4
 8002996:	46ac      	mov	ip, r5
 8002998:	4463      	add	r3, ip
 800299a:	409a      	lsls	r2, r3
 800299c:	0013      	movs	r3, r2
 800299e:	4303      	orrs	r3, r0
 80029a0:	e7ee      	b.n	8002980 <__aeabi_d2iz+0x30>
 80029a2:	46c0      	nop			; (mov r8, r8)
 80029a4:	000003fe 	.word	0x000003fe
 80029a8:	0000041d 	.word	0x0000041d
 80029ac:	00000433 	.word	0x00000433
 80029b0:	00000413 	.word	0x00000413
 80029b4:	7fffffff 	.word	0x7fffffff
 80029b8:	fffffbed 	.word	0xfffffbed

080029bc <__aeabi_i2d>:
 80029bc:	b570      	push	{r4, r5, r6, lr}
 80029be:	2800      	cmp	r0, #0
 80029c0:	d02d      	beq.n	8002a1e <__aeabi_i2d+0x62>
 80029c2:	17c3      	asrs	r3, r0, #31
 80029c4:	18c5      	adds	r5, r0, r3
 80029c6:	405d      	eors	r5, r3
 80029c8:	0fc4      	lsrs	r4, r0, #31
 80029ca:	0028      	movs	r0, r5
 80029cc:	f000 f972 	bl	8002cb4 <__clzsi2>
 80029d0:	4b15      	ldr	r3, [pc, #84]	; (8002a28 <__aeabi_i2d+0x6c>)
 80029d2:	1a1b      	subs	r3, r3, r0
 80029d4:	055b      	lsls	r3, r3, #21
 80029d6:	0d5b      	lsrs	r3, r3, #21
 80029d8:	280a      	cmp	r0, #10
 80029da:	dd15      	ble.n	8002a08 <__aeabi_i2d+0x4c>
 80029dc:	380b      	subs	r0, #11
 80029de:	4085      	lsls	r5, r0
 80029e0:	2200      	movs	r2, #0
 80029e2:	032d      	lsls	r5, r5, #12
 80029e4:	0b2d      	lsrs	r5, r5, #12
 80029e6:	2100      	movs	r1, #0
 80029e8:	0010      	movs	r0, r2
 80029ea:	032d      	lsls	r5, r5, #12
 80029ec:	0d0a      	lsrs	r2, r1, #20
 80029ee:	0b2d      	lsrs	r5, r5, #12
 80029f0:	0512      	lsls	r2, r2, #20
 80029f2:	432a      	orrs	r2, r5
 80029f4:	4d0d      	ldr	r5, [pc, #52]	; (8002a2c <__aeabi_i2d+0x70>)
 80029f6:	051b      	lsls	r3, r3, #20
 80029f8:	402a      	ands	r2, r5
 80029fa:	4313      	orrs	r3, r2
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	07e4      	lsls	r4, r4, #31
 8002a00:	085b      	lsrs	r3, r3, #1
 8002a02:	4323      	orrs	r3, r4
 8002a04:	0019      	movs	r1, r3
 8002a06:	bd70      	pop	{r4, r5, r6, pc}
 8002a08:	0002      	movs	r2, r0
 8002a0a:	0029      	movs	r1, r5
 8002a0c:	3215      	adds	r2, #21
 8002a0e:	4091      	lsls	r1, r2
 8002a10:	000a      	movs	r2, r1
 8002a12:	210b      	movs	r1, #11
 8002a14:	1a08      	subs	r0, r1, r0
 8002a16:	40c5      	lsrs	r5, r0
 8002a18:	032d      	lsls	r5, r5, #12
 8002a1a:	0b2d      	lsrs	r5, r5, #12
 8002a1c:	e7e3      	b.n	80029e6 <__aeabi_i2d+0x2a>
 8002a1e:	2400      	movs	r4, #0
 8002a20:	2300      	movs	r3, #0
 8002a22:	2500      	movs	r5, #0
 8002a24:	2200      	movs	r2, #0
 8002a26:	e7de      	b.n	80029e6 <__aeabi_i2d+0x2a>
 8002a28:	0000041e 	.word	0x0000041e
 8002a2c:	800fffff 	.word	0x800fffff

08002a30 <__aeabi_ui2d>:
 8002a30:	b510      	push	{r4, lr}
 8002a32:	1e04      	subs	r4, r0, #0
 8002a34:	d025      	beq.n	8002a82 <__aeabi_ui2d+0x52>
 8002a36:	f000 f93d 	bl	8002cb4 <__clzsi2>
 8002a3a:	4b14      	ldr	r3, [pc, #80]	; (8002a8c <__aeabi_ui2d+0x5c>)
 8002a3c:	1a1b      	subs	r3, r3, r0
 8002a3e:	055b      	lsls	r3, r3, #21
 8002a40:	0d5b      	lsrs	r3, r3, #21
 8002a42:	280a      	cmp	r0, #10
 8002a44:	dd12      	ble.n	8002a6c <__aeabi_ui2d+0x3c>
 8002a46:	380b      	subs	r0, #11
 8002a48:	4084      	lsls	r4, r0
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	0324      	lsls	r4, r4, #12
 8002a4e:	0b24      	lsrs	r4, r4, #12
 8002a50:	2100      	movs	r1, #0
 8002a52:	0010      	movs	r0, r2
 8002a54:	0324      	lsls	r4, r4, #12
 8002a56:	0d0a      	lsrs	r2, r1, #20
 8002a58:	0b24      	lsrs	r4, r4, #12
 8002a5a:	0512      	lsls	r2, r2, #20
 8002a5c:	4322      	orrs	r2, r4
 8002a5e:	4c0c      	ldr	r4, [pc, #48]	; (8002a90 <__aeabi_ui2d+0x60>)
 8002a60:	051b      	lsls	r3, r3, #20
 8002a62:	4022      	ands	r2, r4
 8002a64:	4313      	orrs	r3, r2
 8002a66:	005b      	lsls	r3, r3, #1
 8002a68:	0859      	lsrs	r1, r3, #1
 8002a6a:	bd10      	pop	{r4, pc}
 8002a6c:	0002      	movs	r2, r0
 8002a6e:	0021      	movs	r1, r4
 8002a70:	3215      	adds	r2, #21
 8002a72:	4091      	lsls	r1, r2
 8002a74:	000a      	movs	r2, r1
 8002a76:	210b      	movs	r1, #11
 8002a78:	1a08      	subs	r0, r1, r0
 8002a7a:	40c4      	lsrs	r4, r0
 8002a7c:	0324      	lsls	r4, r4, #12
 8002a7e:	0b24      	lsrs	r4, r4, #12
 8002a80:	e7e6      	b.n	8002a50 <__aeabi_ui2d+0x20>
 8002a82:	2300      	movs	r3, #0
 8002a84:	2400      	movs	r4, #0
 8002a86:	2200      	movs	r2, #0
 8002a88:	e7e2      	b.n	8002a50 <__aeabi_ui2d+0x20>
 8002a8a:	46c0      	nop			; (mov r8, r8)
 8002a8c:	0000041e 	.word	0x0000041e
 8002a90:	800fffff 	.word	0x800fffff

08002a94 <__aeabi_f2d>:
 8002a94:	0041      	lsls	r1, r0, #1
 8002a96:	0e09      	lsrs	r1, r1, #24
 8002a98:	1c4b      	adds	r3, r1, #1
 8002a9a:	b570      	push	{r4, r5, r6, lr}
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	0246      	lsls	r6, r0, #9
 8002aa0:	0a75      	lsrs	r5, r6, #9
 8002aa2:	0fc4      	lsrs	r4, r0, #31
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	dd14      	ble.n	8002ad2 <__aeabi_f2d+0x3e>
 8002aa8:	23e0      	movs	r3, #224	; 0xe0
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	076d      	lsls	r5, r5, #29
 8002aae:	0b36      	lsrs	r6, r6, #12
 8002ab0:	18cb      	adds	r3, r1, r3
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	0d0a      	lsrs	r2, r1, #20
 8002ab6:	0028      	movs	r0, r5
 8002ab8:	0512      	lsls	r2, r2, #20
 8002aba:	4d1c      	ldr	r5, [pc, #112]	; (8002b2c <__aeabi_f2d+0x98>)
 8002abc:	4332      	orrs	r2, r6
 8002abe:	055b      	lsls	r3, r3, #21
 8002ac0:	402a      	ands	r2, r5
 8002ac2:	085b      	lsrs	r3, r3, #1
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	005b      	lsls	r3, r3, #1
 8002ac8:	07e4      	lsls	r4, r4, #31
 8002aca:	085b      	lsrs	r3, r3, #1
 8002acc:	4323      	orrs	r3, r4
 8002ace:	0019      	movs	r1, r3
 8002ad0:	bd70      	pop	{r4, r5, r6, pc}
 8002ad2:	2900      	cmp	r1, #0
 8002ad4:	d114      	bne.n	8002b00 <__aeabi_f2d+0x6c>
 8002ad6:	2d00      	cmp	r5, #0
 8002ad8:	d01e      	beq.n	8002b18 <__aeabi_f2d+0x84>
 8002ada:	0028      	movs	r0, r5
 8002adc:	f000 f8ea 	bl	8002cb4 <__clzsi2>
 8002ae0:	280a      	cmp	r0, #10
 8002ae2:	dc1c      	bgt.n	8002b1e <__aeabi_f2d+0x8a>
 8002ae4:	230b      	movs	r3, #11
 8002ae6:	002a      	movs	r2, r5
 8002ae8:	1a1b      	subs	r3, r3, r0
 8002aea:	40da      	lsrs	r2, r3
 8002aec:	0003      	movs	r3, r0
 8002aee:	3315      	adds	r3, #21
 8002af0:	409d      	lsls	r5, r3
 8002af2:	4b0f      	ldr	r3, [pc, #60]	; (8002b30 <__aeabi_f2d+0x9c>)
 8002af4:	0312      	lsls	r2, r2, #12
 8002af6:	1a1b      	subs	r3, r3, r0
 8002af8:	055b      	lsls	r3, r3, #21
 8002afa:	0b16      	lsrs	r6, r2, #12
 8002afc:	0d5b      	lsrs	r3, r3, #21
 8002afe:	e7d8      	b.n	8002ab2 <__aeabi_f2d+0x1e>
 8002b00:	2d00      	cmp	r5, #0
 8002b02:	d006      	beq.n	8002b12 <__aeabi_f2d+0x7e>
 8002b04:	0b32      	lsrs	r2, r6, #12
 8002b06:	2680      	movs	r6, #128	; 0x80
 8002b08:	0336      	lsls	r6, r6, #12
 8002b0a:	076d      	lsls	r5, r5, #29
 8002b0c:	4316      	orrs	r6, r2
 8002b0e:	4b09      	ldr	r3, [pc, #36]	; (8002b34 <__aeabi_f2d+0xa0>)
 8002b10:	e7cf      	b.n	8002ab2 <__aeabi_f2d+0x1e>
 8002b12:	4b08      	ldr	r3, [pc, #32]	; (8002b34 <__aeabi_f2d+0xa0>)
 8002b14:	2600      	movs	r6, #0
 8002b16:	e7cc      	b.n	8002ab2 <__aeabi_f2d+0x1e>
 8002b18:	2300      	movs	r3, #0
 8002b1a:	2600      	movs	r6, #0
 8002b1c:	e7c9      	b.n	8002ab2 <__aeabi_f2d+0x1e>
 8002b1e:	0003      	movs	r3, r0
 8002b20:	002a      	movs	r2, r5
 8002b22:	3b0b      	subs	r3, #11
 8002b24:	409a      	lsls	r2, r3
 8002b26:	2500      	movs	r5, #0
 8002b28:	e7e3      	b.n	8002af2 <__aeabi_f2d+0x5e>
 8002b2a:	46c0      	nop			; (mov r8, r8)
 8002b2c:	800fffff 	.word	0x800fffff
 8002b30:	00000389 	.word	0x00000389
 8002b34:	000007ff 	.word	0x000007ff

08002b38 <__aeabi_d2f>:
 8002b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b3a:	004c      	lsls	r4, r1, #1
 8002b3c:	0d64      	lsrs	r4, r4, #21
 8002b3e:	030b      	lsls	r3, r1, #12
 8002b40:	1c62      	adds	r2, r4, #1
 8002b42:	0a5b      	lsrs	r3, r3, #9
 8002b44:	0f46      	lsrs	r6, r0, #29
 8002b46:	0552      	lsls	r2, r2, #21
 8002b48:	0fc9      	lsrs	r1, r1, #31
 8002b4a:	431e      	orrs	r6, r3
 8002b4c:	00c5      	lsls	r5, r0, #3
 8002b4e:	0d52      	lsrs	r2, r2, #21
 8002b50:	2a01      	cmp	r2, #1
 8002b52:	dd29      	ble.n	8002ba8 <__aeabi_d2f+0x70>
 8002b54:	4b37      	ldr	r3, [pc, #220]	; (8002c34 <__aeabi_d2f+0xfc>)
 8002b56:	18e7      	adds	r7, r4, r3
 8002b58:	2ffe      	cmp	r7, #254	; 0xfe
 8002b5a:	dc1c      	bgt.n	8002b96 <__aeabi_d2f+0x5e>
 8002b5c:	2f00      	cmp	r7, #0
 8002b5e:	dd3b      	ble.n	8002bd8 <__aeabi_d2f+0xa0>
 8002b60:	0180      	lsls	r0, r0, #6
 8002b62:	1e43      	subs	r3, r0, #1
 8002b64:	4198      	sbcs	r0, r3
 8002b66:	2207      	movs	r2, #7
 8002b68:	00f3      	lsls	r3, r6, #3
 8002b6a:	0f6d      	lsrs	r5, r5, #29
 8002b6c:	4303      	orrs	r3, r0
 8002b6e:	432b      	orrs	r3, r5
 8002b70:	401a      	ands	r2, r3
 8002b72:	2a00      	cmp	r2, #0
 8002b74:	d004      	beq.n	8002b80 <__aeabi_d2f+0x48>
 8002b76:	220f      	movs	r2, #15
 8002b78:	401a      	ands	r2, r3
 8002b7a:	2a04      	cmp	r2, #4
 8002b7c:	d000      	beq.n	8002b80 <__aeabi_d2f+0x48>
 8002b7e:	3304      	adds	r3, #4
 8002b80:	2280      	movs	r2, #128	; 0x80
 8002b82:	04d2      	lsls	r2, r2, #19
 8002b84:	401a      	ands	r2, r3
 8002b86:	d024      	beq.n	8002bd2 <__aeabi_d2f+0x9a>
 8002b88:	3701      	adds	r7, #1
 8002b8a:	b2fa      	uxtb	r2, r7
 8002b8c:	2fff      	cmp	r7, #255	; 0xff
 8002b8e:	d002      	beq.n	8002b96 <__aeabi_d2f+0x5e>
 8002b90:	019b      	lsls	r3, r3, #6
 8002b92:	0a58      	lsrs	r0, r3, #9
 8002b94:	e001      	b.n	8002b9a <__aeabi_d2f+0x62>
 8002b96:	22ff      	movs	r2, #255	; 0xff
 8002b98:	2000      	movs	r0, #0
 8002b9a:	0240      	lsls	r0, r0, #9
 8002b9c:	05d2      	lsls	r2, r2, #23
 8002b9e:	0a40      	lsrs	r0, r0, #9
 8002ba0:	07c9      	lsls	r1, r1, #31
 8002ba2:	4310      	orrs	r0, r2
 8002ba4:	4308      	orrs	r0, r1
 8002ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ba8:	4335      	orrs	r5, r6
 8002baa:	2c00      	cmp	r4, #0
 8002bac:	d104      	bne.n	8002bb8 <__aeabi_d2f+0x80>
 8002bae:	2d00      	cmp	r5, #0
 8002bb0:	d10a      	bne.n	8002bc8 <__aeabi_d2f+0x90>
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	2000      	movs	r0, #0
 8002bb6:	e7f0      	b.n	8002b9a <__aeabi_d2f+0x62>
 8002bb8:	2d00      	cmp	r5, #0
 8002bba:	d0ec      	beq.n	8002b96 <__aeabi_d2f+0x5e>
 8002bbc:	2080      	movs	r0, #128	; 0x80
 8002bbe:	03c0      	lsls	r0, r0, #15
 8002bc0:	4330      	orrs	r0, r6
 8002bc2:	22ff      	movs	r2, #255	; 0xff
 8002bc4:	e7e9      	b.n	8002b9a <__aeabi_d2f+0x62>
 8002bc6:	2400      	movs	r4, #0
 8002bc8:	2300      	movs	r3, #0
 8002bca:	025b      	lsls	r3, r3, #9
 8002bcc:	0a58      	lsrs	r0, r3, #9
 8002bce:	b2e2      	uxtb	r2, r4
 8002bd0:	e7e3      	b.n	8002b9a <__aeabi_d2f+0x62>
 8002bd2:	08db      	lsrs	r3, r3, #3
 8002bd4:	003c      	movs	r4, r7
 8002bd6:	e7f8      	b.n	8002bca <__aeabi_d2f+0x92>
 8002bd8:	003b      	movs	r3, r7
 8002bda:	3317      	adds	r3, #23
 8002bdc:	dbf3      	blt.n	8002bc6 <__aeabi_d2f+0x8e>
 8002bde:	2380      	movs	r3, #128	; 0x80
 8002be0:	041b      	lsls	r3, r3, #16
 8002be2:	4333      	orrs	r3, r6
 8002be4:	261e      	movs	r6, #30
 8002be6:	1bf6      	subs	r6, r6, r7
 8002be8:	2e1f      	cmp	r6, #31
 8002bea:	dd14      	ble.n	8002c16 <__aeabi_d2f+0xde>
 8002bec:	2202      	movs	r2, #2
 8002bee:	4252      	negs	r2, r2
 8002bf0:	1bd7      	subs	r7, r2, r7
 8002bf2:	001a      	movs	r2, r3
 8002bf4:	40fa      	lsrs	r2, r7
 8002bf6:	0017      	movs	r7, r2
 8002bf8:	2e20      	cmp	r6, #32
 8002bfa:	d004      	beq.n	8002c06 <__aeabi_d2f+0xce>
 8002bfc:	4a0e      	ldr	r2, [pc, #56]	; (8002c38 <__aeabi_d2f+0x100>)
 8002bfe:	4694      	mov	ip, r2
 8002c00:	4464      	add	r4, ip
 8002c02:	40a3      	lsls	r3, r4
 8002c04:	431d      	orrs	r5, r3
 8002c06:	002b      	movs	r3, r5
 8002c08:	1e5d      	subs	r5, r3, #1
 8002c0a:	41ab      	sbcs	r3, r5
 8002c0c:	2207      	movs	r2, #7
 8002c0e:	433b      	orrs	r3, r7
 8002c10:	401a      	ands	r2, r3
 8002c12:	2700      	movs	r7, #0
 8002c14:	e7ad      	b.n	8002b72 <__aeabi_d2f+0x3a>
 8002c16:	4a09      	ldr	r2, [pc, #36]	; (8002c3c <__aeabi_d2f+0x104>)
 8002c18:	0028      	movs	r0, r5
 8002c1a:	18a2      	adds	r2, r4, r2
 8002c1c:	4095      	lsls	r5, r2
 8002c1e:	4093      	lsls	r3, r2
 8002c20:	1e6c      	subs	r4, r5, #1
 8002c22:	41a5      	sbcs	r5, r4
 8002c24:	40f0      	lsrs	r0, r6
 8002c26:	2207      	movs	r2, #7
 8002c28:	432b      	orrs	r3, r5
 8002c2a:	4303      	orrs	r3, r0
 8002c2c:	401a      	ands	r2, r3
 8002c2e:	2700      	movs	r7, #0
 8002c30:	e79f      	b.n	8002b72 <__aeabi_d2f+0x3a>
 8002c32:	46c0      	nop			; (mov r8, r8)
 8002c34:	fffffc80 	.word	0xfffffc80
 8002c38:	fffffca2 	.word	0xfffffca2
 8002c3c:	fffffc82 	.word	0xfffffc82

08002c40 <__aeabi_cfrcmple>:
 8002c40:	4684      	mov	ip, r0
 8002c42:	1c08      	adds	r0, r1, #0
 8002c44:	4661      	mov	r1, ip
 8002c46:	e7ff      	b.n	8002c48 <__aeabi_cfcmpeq>

08002c48 <__aeabi_cfcmpeq>:
 8002c48:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002c4a:	f000 f8d3 	bl	8002df4 <__lesf2>
 8002c4e:	2800      	cmp	r0, #0
 8002c50:	d401      	bmi.n	8002c56 <__aeabi_cfcmpeq+0xe>
 8002c52:	2100      	movs	r1, #0
 8002c54:	42c8      	cmn	r0, r1
 8002c56:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002c58 <__aeabi_fcmpeq>:
 8002c58:	b510      	push	{r4, lr}
 8002c5a:	f000 f855 	bl	8002d08 <__eqsf2>
 8002c5e:	4240      	negs	r0, r0
 8002c60:	3001      	adds	r0, #1
 8002c62:	bd10      	pop	{r4, pc}

08002c64 <__aeabi_fcmplt>:
 8002c64:	b510      	push	{r4, lr}
 8002c66:	f000 f8c5 	bl	8002df4 <__lesf2>
 8002c6a:	2800      	cmp	r0, #0
 8002c6c:	db01      	blt.n	8002c72 <__aeabi_fcmplt+0xe>
 8002c6e:	2000      	movs	r0, #0
 8002c70:	bd10      	pop	{r4, pc}
 8002c72:	2001      	movs	r0, #1
 8002c74:	bd10      	pop	{r4, pc}
 8002c76:	46c0      	nop			; (mov r8, r8)

08002c78 <__aeabi_fcmple>:
 8002c78:	b510      	push	{r4, lr}
 8002c7a:	f000 f8bb 	bl	8002df4 <__lesf2>
 8002c7e:	2800      	cmp	r0, #0
 8002c80:	dd01      	ble.n	8002c86 <__aeabi_fcmple+0xe>
 8002c82:	2000      	movs	r0, #0
 8002c84:	bd10      	pop	{r4, pc}
 8002c86:	2001      	movs	r0, #1
 8002c88:	bd10      	pop	{r4, pc}
 8002c8a:	46c0      	nop			; (mov r8, r8)

08002c8c <__aeabi_fcmpgt>:
 8002c8c:	b510      	push	{r4, lr}
 8002c8e:	f000 f863 	bl	8002d58 <__gesf2>
 8002c92:	2800      	cmp	r0, #0
 8002c94:	dc01      	bgt.n	8002c9a <__aeabi_fcmpgt+0xe>
 8002c96:	2000      	movs	r0, #0
 8002c98:	bd10      	pop	{r4, pc}
 8002c9a:	2001      	movs	r0, #1
 8002c9c:	bd10      	pop	{r4, pc}
 8002c9e:	46c0      	nop			; (mov r8, r8)

08002ca0 <__aeabi_fcmpge>:
 8002ca0:	b510      	push	{r4, lr}
 8002ca2:	f000 f859 	bl	8002d58 <__gesf2>
 8002ca6:	2800      	cmp	r0, #0
 8002ca8:	da01      	bge.n	8002cae <__aeabi_fcmpge+0xe>
 8002caa:	2000      	movs	r0, #0
 8002cac:	bd10      	pop	{r4, pc}
 8002cae:	2001      	movs	r0, #1
 8002cb0:	bd10      	pop	{r4, pc}
 8002cb2:	46c0      	nop			; (mov r8, r8)

08002cb4 <__clzsi2>:
 8002cb4:	211c      	movs	r1, #28
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	041b      	lsls	r3, r3, #16
 8002cba:	4298      	cmp	r0, r3
 8002cbc:	d301      	bcc.n	8002cc2 <__clzsi2+0xe>
 8002cbe:	0c00      	lsrs	r0, r0, #16
 8002cc0:	3910      	subs	r1, #16
 8002cc2:	0a1b      	lsrs	r3, r3, #8
 8002cc4:	4298      	cmp	r0, r3
 8002cc6:	d301      	bcc.n	8002ccc <__clzsi2+0x18>
 8002cc8:	0a00      	lsrs	r0, r0, #8
 8002cca:	3908      	subs	r1, #8
 8002ccc:	091b      	lsrs	r3, r3, #4
 8002cce:	4298      	cmp	r0, r3
 8002cd0:	d301      	bcc.n	8002cd6 <__clzsi2+0x22>
 8002cd2:	0900      	lsrs	r0, r0, #4
 8002cd4:	3904      	subs	r1, #4
 8002cd6:	a202      	add	r2, pc, #8	; (adr r2, 8002ce0 <__clzsi2+0x2c>)
 8002cd8:	5c10      	ldrb	r0, [r2, r0]
 8002cda:	1840      	adds	r0, r0, r1
 8002cdc:	4770      	bx	lr
 8002cde:	46c0      	nop			; (mov r8, r8)
 8002ce0:	02020304 	.word	0x02020304
 8002ce4:	01010101 	.word	0x01010101
	...

08002cf0 <__clzdi2>:
 8002cf0:	b510      	push	{r4, lr}
 8002cf2:	2900      	cmp	r1, #0
 8002cf4:	d103      	bne.n	8002cfe <__clzdi2+0xe>
 8002cf6:	f7ff ffdd 	bl	8002cb4 <__clzsi2>
 8002cfa:	3020      	adds	r0, #32
 8002cfc:	e002      	b.n	8002d04 <__clzdi2+0x14>
 8002cfe:	1c08      	adds	r0, r1, #0
 8002d00:	f7ff ffd8 	bl	8002cb4 <__clzsi2>
 8002d04:	bd10      	pop	{r4, pc}
 8002d06:	46c0      	nop			; (mov r8, r8)

08002d08 <__eqsf2>:
 8002d08:	b570      	push	{r4, r5, r6, lr}
 8002d0a:	0042      	lsls	r2, r0, #1
 8002d0c:	024e      	lsls	r6, r1, #9
 8002d0e:	004c      	lsls	r4, r1, #1
 8002d10:	0245      	lsls	r5, r0, #9
 8002d12:	0a6d      	lsrs	r5, r5, #9
 8002d14:	0e12      	lsrs	r2, r2, #24
 8002d16:	0fc3      	lsrs	r3, r0, #31
 8002d18:	0a76      	lsrs	r6, r6, #9
 8002d1a:	0e24      	lsrs	r4, r4, #24
 8002d1c:	0fc9      	lsrs	r1, r1, #31
 8002d1e:	2aff      	cmp	r2, #255	; 0xff
 8002d20:	d00f      	beq.n	8002d42 <__eqsf2+0x3a>
 8002d22:	2cff      	cmp	r4, #255	; 0xff
 8002d24:	d011      	beq.n	8002d4a <__eqsf2+0x42>
 8002d26:	2001      	movs	r0, #1
 8002d28:	42a2      	cmp	r2, r4
 8002d2a:	d000      	beq.n	8002d2e <__eqsf2+0x26>
 8002d2c:	bd70      	pop	{r4, r5, r6, pc}
 8002d2e:	42b5      	cmp	r5, r6
 8002d30:	d1fc      	bne.n	8002d2c <__eqsf2+0x24>
 8002d32:	428b      	cmp	r3, r1
 8002d34:	d00d      	beq.n	8002d52 <__eqsf2+0x4a>
 8002d36:	2a00      	cmp	r2, #0
 8002d38:	d1f8      	bne.n	8002d2c <__eqsf2+0x24>
 8002d3a:	0028      	movs	r0, r5
 8002d3c:	1e45      	subs	r5, r0, #1
 8002d3e:	41a8      	sbcs	r0, r5
 8002d40:	e7f4      	b.n	8002d2c <__eqsf2+0x24>
 8002d42:	2001      	movs	r0, #1
 8002d44:	2d00      	cmp	r5, #0
 8002d46:	d1f1      	bne.n	8002d2c <__eqsf2+0x24>
 8002d48:	e7eb      	b.n	8002d22 <__eqsf2+0x1a>
 8002d4a:	2001      	movs	r0, #1
 8002d4c:	2e00      	cmp	r6, #0
 8002d4e:	d1ed      	bne.n	8002d2c <__eqsf2+0x24>
 8002d50:	e7e9      	b.n	8002d26 <__eqsf2+0x1e>
 8002d52:	2000      	movs	r0, #0
 8002d54:	e7ea      	b.n	8002d2c <__eqsf2+0x24>
 8002d56:	46c0      	nop			; (mov r8, r8)

08002d58 <__gesf2>:
 8002d58:	b570      	push	{r4, r5, r6, lr}
 8002d5a:	004a      	lsls	r2, r1, #1
 8002d5c:	024e      	lsls	r6, r1, #9
 8002d5e:	0245      	lsls	r5, r0, #9
 8002d60:	0044      	lsls	r4, r0, #1
 8002d62:	0a6d      	lsrs	r5, r5, #9
 8002d64:	0e24      	lsrs	r4, r4, #24
 8002d66:	0fc3      	lsrs	r3, r0, #31
 8002d68:	0a76      	lsrs	r6, r6, #9
 8002d6a:	0e12      	lsrs	r2, r2, #24
 8002d6c:	0fc9      	lsrs	r1, r1, #31
 8002d6e:	2cff      	cmp	r4, #255	; 0xff
 8002d70:	d015      	beq.n	8002d9e <__gesf2+0x46>
 8002d72:	2aff      	cmp	r2, #255	; 0xff
 8002d74:	d00e      	beq.n	8002d94 <__gesf2+0x3c>
 8002d76:	2c00      	cmp	r4, #0
 8002d78:	d115      	bne.n	8002da6 <__gesf2+0x4e>
 8002d7a:	2a00      	cmp	r2, #0
 8002d7c:	d101      	bne.n	8002d82 <__gesf2+0x2a>
 8002d7e:	2e00      	cmp	r6, #0
 8002d80:	d01c      	beq.n	8002dbc <__gesf2+0x64>
 8002d82:	2d00      	cmp	r5, #0
 8002d84:	d014      	beq.n	8002db0 <__gesf2+0x58>
 8002d86:	428b      	cmp	r3, r1
 8002d88:	d027      	beq.n	8002dda <__gesf2+0x82>
 8002d8a:	2002      	movs	r0, #2
 8002d8c:	3b01      	subs	r3, #1
 8002d8e:	4018      	ands	r0, r3
 8002d90:	3801      	subs	r0, #1
 8002d92:	bd70      	pop	{r4, r5, r6, pc}
 8002d94:	2e00      	cmp	r6, #0
 8002d96:	d0ee      	beq.n	8002d76 <__gesf2+0x1e>
 8002d98:	2002      	movs	r0, #2
 8002d9a:	4240      	negs	r0, r0
 8002d9c:	e7f9      	b.n	8002d92 <__gesf2+0x3a>
 8002d9e:	2d00      	cmp	r5, #0
 8002da0:	d1fa      	bne.n	8002d98 <__gesf2+0x40>
 8002da2:	2aff      	cmp	r2, #255	; 0xff
 8002da4:	d00e      	beq.n	8002dc4 <__gesf2+0x6c>
 8002da6:	2a00      	cmp	r2, #0
 8002da8:	d10e      	bne.n	8002dc8 <__gesf2+0x70>
 8002daa:	2e00      	cmp	r6, #0
 8002dac:	d0ed      	beq.n	8002d8a <__gesf2+0x32>
 8002dae:	e00b      	b.n	8002dc8 <__gesf2+0x70>
 8002db0:	2301      	movs	r3, #1
 8002db2:	3901      	subs	r1, #1
 8002db4:	4399      	bics	r1, r3
 8002db6:	0008      	movs	r0, r1
 8002db8:	3001      	adds	r0, #1
 8002dba:	e7ea      	b.n	8002d92 <__gesf2+0x3a>
 8002dbc:	2000      	movs	r0, #0
 8002dbe:	2d00      	cmp	r5, #0
 8002dc0:	d0e7      	beq.n	8002d92 <__gesf2+0x3a>
 8002dc2:	e7e2      	b.n	8002d8a <__gesf2+0x32>
 8002dc4:	2e00      	cmp	r6, #0
 8002dc6:	d1e7      	bne.n	8002d98 <__gesf2+0x40>
 8002dc8:	428b      	cmp	r3, r1
 8002dca:	d1de      	bne.n	8002d8a <__gesf2+0x32>
 8002dcc:	4294      	cmp	r4, r2
 8002dce:	dd05      	ble.n	8002ddc <__gesf2+0x84>
 8002dd0:	2102      	movs	r1, #2
 8002dd2:	1e58      	subs	r0, r3, #1
 8002dd4:	4008      	ands	r0, r1
 8002dd6:	3801      	subs	r0, #1
 8002dd8:	e7db      	b.n	8002d92 <__gesf2+0x3a>
 8002dda:	2400      	movs	r4, #0
 8002ddc:	42a2      	cmp	r2, r4
 8002dde:	dc04      	bgt.n	8002dea <__gesf2+0x92>
 8002de0:	42b5      	cmp	r5, r6
 8002de2:	d8d2      	bhi.n	8002d8a <__gesf2+0x32>
 8002de4:	2000      	movs	r0, #0
 8002de6:	42b5      	cmp	r5, r6
 8002de8:	d2d3      	bcs.n	8002d92 <__gesf2+0x3a>
 8002dea:	1e58      	subs	r0, r3, #1
 8002dec:	2301      	movs	r3, #1
 8002dee:	4398      	bics	r0, r3
 8002df0:	3001      	adds	r0, #1
 8002df2:	e7ce      	b.n	8002d92 <__gesf2+0x3a>

08002df4 <__lesf2>:
 8002df4:	b530      	push	{r4, r5, lr}
 8002df6:	0042      	lsls	r2, r0, #1
 8002df8:	0244      	lsls	r4, r0, #9
 8002dfa:	024d      	lsls	r5, r1, #9
 8002dfc:	0fc3      	lsrs	r3, r0, #31
 8002dfe:	0048      	lsls	r0, r1, #1
 8002e00:	0a64      	lsrs	r4, r4, #9
 8002e02:	0e12      	lsrs	r2, r2, #24
 8002e04:	0a6d      	lsrs	r5, r5, #9
 8002e06:	0e00      	lsrs	r0, r0, #24
 8002e08:	0fc9      	lsrs	r1, r1, #31
 8002e0a:	2aff      	cmp	r2, #255	; 0xff
 8002e0c:	d012      	beq.n	8002e34 <__lesf2+0x40>
 8002e0e:	28ff      	cmp	r0, #255	; 0xff
 8002e10:	d00c      	beq.n	8002e2c <__lesf2+0x38>
 8002e12:	2a00      	cmp	r2, #0
 8002e14:	d112      	bne.n	8002e3c <__lesf2+0x48>
 8002e16:	2800      	cmp	r0, #0
 8002e18:	d119      	bne.n	8002e4e <__lesf2+0x5a>
 8002e1a:	2d00      	cmp	r5, #0
 8002e1c:	d117      	bne.n	8002e4e <__lesf2+0x5a>
 8002e1e:	2c00      	cmp	r4, #0
 8002e20:	d02b      	beq.n	8002e7a <__lesf2+0x86>
 8002e22:	2002      	movs	r0, #2
 8002e24:	3b01      	subs	r3, #1
 8002e26:	4018      	ands	r0, r3
 8002e28:	3801      	subs	r0, #1
 8002e2a:	e026      	b.n	8002e7a <__lesf2+0x86>
 8002e2c:	2d00      	cmp	r5, #0
 8002e2e:	d0f0      	beq.n	8002e12 <__lesf2+0x1e>
 8002e30:	2002      	movs	r0, #2
 8002e32:	e022      	b.n	8002e7a <__lesf2+0x86>
 8002e34:	2c00      	cmp	r4, #0
 8002e36:	d1fb      	bne.n	8002e30 <__lesf2+0x3c>
 8002e38:	28ff      	cmp	r0, #255	; 0xff
 8002e3a:	d01f      	beq.n	8002e7c <__lesf2+0x88>
 8002e3c:	2800      	cmp	r0, #0
 8002e3e:	d11f      	bne.n	8002e80 <__lesf2+0x8c>
 8002e40:	2d00      	cmp	r5, #0
 8002e42:	d11d      	bne.n	8002e80 <__lesf2+0x8c>
 8002e44:	2002      	movs	r0, #2
 8002e46:	3b01      	subs	r3, #1
 8002e48:	4018      	ands	r0, r3
 8002e4a:	3801      	subs	r0, #1
 8002e4c:	e015      	b.n	8002e7a <__lesf2+0x86>
 8002e4e:	2c00      	cmp	r4, #0
 8002e50:	d00e      	beq.n	8002e70 <__lesf2+0x7c>
 8002e52:	428b      	cmp	r3, r1
 8002e54:	d1e5      	bne.n	8002e22 <__lesf2+0x2e>
 8002e56:	2200      	movs	r2, #0
 8002e58:	4290      	cmp	r0, r2
 8002e5a:	dc04      	bgt.n	8002e66 <__lesf2+0x72>
 8002e5c:	42ac      	cmp	r4, r5
 8002e5e:	d8e0      	bhi.n	8002e22 <__lesf2+0x2e>
 8002e60:	2000      	movs	r0, #0
 8002e62:	42ac      	cmp	r4, r5
 8002e64:	d209      	bcs.n	8002e7a <__lesf2+0x86>
 8002e66:	1e58      	subs	r0, r3, #1
 8002e68:	2301      	movs	r3, #1
 8002e6a:	4398      	bics	r0, r3
 8002e6c:	3001      	adds	r0, #1
 8002e6e:	e004      	b.n	8002e7a <__lesf2+0x86>
 8002e70:	2301      	movs	r3, #1
 8002e72:	3901      	subs	r1, #1
 8002e74:	4399      	bics	r1, r3
 8002e76:	0008      	movs	r0, r1
 8002e78:	3001      	adds	r0, #1
 8002e7a:	bd30      	pop	{r4, r5, pc}
 8002e7c:	2d00      	cmp	r5, #0
 8002e7e:	d1d7      	bne.n	8002e30 <__lesf2+0x3c>
 8002e80:	428b      	cmp	r3, r1
 8002e82:	d1ce      	bne.n	8002e22 <__lesf2+0x2e>
 8002e84:	4282      	cmp	r2, r0
 8002e86:	dde7      	ble.n	8002e58 <__lesf2+0x64>
 8002e88:	2102      	movs	r1, #2
 8002e8a:	1e58      	subs	r0, r3, #1
 8002e8c:	4008      	ands	r0, r1
 8002e8e:	3801      	subs	r0, #1
 8002e90:	e7f3      	b.n	8002e7a <__lesf2+0x86>
 8002e92:	46c0      	nop			; (mov r8, r8)

08002e94 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e94:	b510      	push	{r4, lr}
 8002e96:	0004      	movs	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8002e98:	4b07      	ldr	r3, [pc, #28]	; (8002eb8 <HAL_InitTick+0x24>)
 8002e9a:	6818      	ldr	r0, [r3, #0]
 8002e9c:	21fa      	movs	r1, #250	; 0xfa
 8002e9e:	0089      	lsls	r1, r1, #2
 8002ea0:	f7fd f944 	bl	800012c <__udivsi3>
 8002ea4:	f000 fba6 	bl	80035f4 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8002ea8:	2001      	movs	r0, #1
 8002eaa:	2200      	movs	r2, #0
 8002eac:	0021      	movs	r1, r4
 8002eae:	4240      	negs	r0, r0
 8002eb0:	f000 fb5c 	bl	800356c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8002eb4:	2000      	movs	r0, #0
 8002eb6:	bd10      	pop	{r4, pc}
 8002eb8:	2000001c 	.word	0x2000001c

08002ebc <HAL_Init>:
{
 8002ebc:	b510      	push	{r4, lr}
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8002ebe:	4a06      	ldr	r2, [pc, #24]	; (8002ed8 <HAL_Init+0x1c>)
 8002ec0:	6813      	ldr	r3, [r2, #0]
 8002ec2:	2140      	movs	r1, #64	; 0x40
 8002ec4:	430b      	orrs	r3, r1
 8002ec6:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ec8:	2000      	movs	r0, #0
 8002eca:	f7ff ffe3 	bl	8002e94 <HAL_InitTick>
  HAL_MspInit();
 8002ece:	f005 fb5b 	bl	8008588 <HAL_MspInit>
}
 8002ed2:	2000      	movs	r0, #0
 8002ed4:	bd10      	pop	{r4, pc}
 8002ed6:	46c0      	nop			; (mov r8, r8)
 8002ed8:	40022000 	.word	0x40022000

08002edc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8002edc:	4a02      	ldr	r2, [pc, #8]	; (8002ee8 <HAL_IncTick+0xc>)
 8002ede:	6813      	ldr	r3, [r2, #0]
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	6013      	str	r3, [r2, #0]
}
 8002ee4:	4770      	bx	lr
 8002ee6:	46c0      	nop			; (mov r8, r8)
 8002ee8:	20000308 	.word	0x20000308

08002eec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002eec:	4b01      	ldr	r3, [pc, #4]	; (8002ef4 <HAL_GetTick+0x8>)
 8002eee:	6818      	ldr	r0, [r3, #0]
}
 8002ef0:	4770      	bx	lr
 8002ef2:	46c0      	nop			; (mov r8, r8)
 8002ef4:	20000308 	.word	0x20000308

08002ef8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8002ef8:	b510      	push	{r4, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0U;
  tickstart = HAL_GetTick();
 8002efe:	f7ff fff5 	bl	8002eec <HAL_GetTick>
 8002f02:	0004      	movs	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 8002f04:	f7ff fff2 	bl	8002eec <HAL_GetTick>
 8002f08:	1b00      	subs	r0, r0, r4
 8002f0a:	9b01      	ldr	r3, [sp, #4]
 8002f0c:	4298      	cmp	r0, r3
 8002f0e:	d3f9      	bcc.n	8002f04 <HAL_Delay+0xc>
  {
  }
}
 8002f10:	b002      	add	sp, #8
 8002f12:	bd10      	pop	{r4, pc}

08002f14 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond : delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8002f14:	b510      	push	{r4, lr}
 8002f16:	b082      	sub	sp, #8
 8002f18:	0004      	movs	r4, r0
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8002f1a:	4b08      	ldr	r3, [pc, #32]	; (8002f3c <ADC_DelayMicroSecond+0x28>)
 8002f1c:	6818      	ldr	r0, [r3, #0]
 8002f1e:	4908      	ldr	r1, [pc, #32]	; (8002f40 <ADC_DelayMicroSecond+0x2c>)
 8002f20:	f7fd f904 	bl	800012c <__udivsi3>
 8002f24:	4344      	muls	r4, r0
 8002f26:	9401      	str	r4, [sp, #4]

  while(waitLoopIndex != 0U)
 8002f28:	e002      	b.n	8002f30 <ADC_DelayMicroSecond+0x1c>
  {
    waitLoopIndex--;
 8002f2a:	9b01      	ldr	r3, [sp, #4]
 8002f2c:	3b01      	subs	r3, #1
 8002f2e:	9301      	str	r3, [sp, #4]
  while(waitLoopIndex != 0U)
 8002f30:	9b01      	ldr	r3, [sp, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d1f9      	bne.n	8002f2a <ADC_DelayMicroSecond+0x16>
  } 
}
 8002f36:	b002      	add	sp, #8
 8002f38:	bd10      	pop	{r4, pc}
 8002f3a:	46c0      	nop			; (mov r8, r8)
 8002f3c:	2000001c 	.word	0x2000001c
 8002f40:	000f4240 	.word	0x000f4240

08002f44 <ADC_ConversionStop>:
{
 8002f44:	b570      	push	{r4, r5, r6, lr}
 8002f46:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc))
 8002f48:	6803      	ldr	r3, [r0, #0]
 8002f4a:	689a      	ldr	r2, [r3, #8]
 8002f4c:	0752      	lsls	r2, r2, #29
 8002f4e:	d521      	bpl.n	8002f94 <ADC_ConversionStop+0x50>
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002f50:	689a      	ldr	r2, [r3, #8]
 8002f52:	0752      	lsls	r2, r2, #29
 8002f54:	d506      	bpl.n	8002f64 <ADC_ConversionStop+0x20>
        HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADDIS)                  )
 8002f56:	689a      	ldr	r2, [r3, #8]
    if (HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADSTART) && 
 8002f58:	0792      	lsls	r2, r2, #30
 8002f5a:	d403      	bmi.n	8002f64 <ADC_ConversionStop+0x20>
      hadc->Instance->CR |= ADC_CR_ADSTP;
 8002f5c:	689a      	ldr	r2, [r3, #8]
 8002f5e:	2110      	movs	r1, #16
 8002f60:	430a      	orrs	r2, r1
 8002f62:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 8002f64:	f7ff ffc2 	bl	8002eec <HAL_GetTick>
 8002f68:	0005      	movs	r5, r0
    while((hadc->Instance->CR & ADC_CR_ADSTART) != RESET)
 8002f6a:	6823      	ldr	r3, [r4, #0]
 8002f6c:	689b      	ldr	r3, [r3, #8]
 8002f6e:	075b      	lsls	r3, r3, #29
 8002f70:	d50e      	bpl.n	8002f90 <ADC_ConversionStop+0x4c>
      if((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002f72:	f7ff ffbb 	bl	8002eec <HAL_GetTick>
 8002f76:	1b40      	subs	r0, r0, r5
 8002f78:	280a      	cmp	r0, #10
 8002f7a:	d9f6      	bls.n	8002f6a <ADC_ConversionStop+0x26>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f7c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002f7e:	2210      	movs	r2, #16
 8002f80:	4313      	orrs	r3, r2
 8002f82:	65a3      	str	r3, [r4, #88]	; 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002f84:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8002f86:	3a0f      	subs	r2, #15
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	65e3      	str	r3, [r4, #92]	; 0x5c
        return HAL_ERROR;
 8002f8c:	2001      	movs	r0, #1
 8002f8e:	e002      	b.n	8002f96 <ADC_ConversionStop+0x52>
  return HAL_OK;
 8002f90:	2000      	movs	r0, #0
 8002f92:	e000      	b.n	8002f96 <ADC_ConversionStop+0x52>
 8002f94:	2000      	movs	r0, #0
}
 8002f96:	bd70      	pop	{r4, r5, r6, pc}

08002f98 <ADC_Disable>:
{
 8002f98:	b570      	push	{r4, r5, r6, lr}
 8002f9a:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002f9c:	6802      	ldr	r2, [r0, #0]
 8002f9e:	6891      	ldr	r1, [r2, #8]
 8002fa0:	2303      	movs	r3, #3
 8002fa2:	400b      	ands	r3, r1
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d001      	beq.n	8002fac <ADC_Disable+0x14>
  return HAL_OK;
 8002fa8:	2000      	movs	r0, #0
}
 8002faa:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002fac:	6813      	ldr	r3, [r2, #0]
 8002fae:	07db      	lsls	r3, r3, #31
 8002fb0:	d52d      	bpl.n	800300e <ADC_Disable+0x76>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8002fb2:	6891      	ldr	r1, [r2, #8]
 8002fb4:	2305      	movs	r3, #5
 8002fb6:	400b      	ands	r3, r1
 8002fb8:	2b01      	cmp	r3, #1
 8002fba:	d009      	beq.n	8002fd0 <ADC_Disable+0x38>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002fbc:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002fbe:	2210      	movs	r2, #16
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	6583      	str	r3, [r0, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fc4:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8002fc6:	3a0f      	subs	r2, #15
 8002fc8:	4313      	orrs	r3, r2
 8002fca:	65c3      	str	r3, [r0, #92]	; 0x5c
      return HAL_ERROR;
 8002fcc:	2001      	movs	r0, #1
 8002fce:	e7ec      	b.n	8002faa <ADC_Disable+0x12>
      __HAL_ADC_DISABLE(hadc);
 8002fd0:	6893      	ldr	r3, [r2, #8]
 8002fd2:	2102      	movs	r1, #2
 8002fd4:	430b      	orrs	r3, r1
 8002fd6:	6093      	str	r3, [r2, #8]
 8002fd8:	6803      	ldr	r3, [r0, #0]
 8002fda:	2203      	movs	r2, #3
 8002fdc:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8002fde:	f7ff ff85 	bl	8002eec <HAL_GetTick>
 8002fe2:	0005      	movs	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002fe4:	6823      	ldr	r3, [r4, #0]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	07db      	lsls	r3, r3, #31
 8002fea:	d50e      	bpl.n	800300a <ADC_Disable+0x72>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002fec:	f7ff ff7e 	bl	8002eec <HAL_GetTick>
 8002ff0:	1b40      	subs	r0, r0, r5
 8002ff2:	280a      	cmp	r0, #10
 8002ff4:	d9f6      	bls.n	8002fe4 <ADC_Disable+0x4c>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ff6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002ff8:	2210      	movs	r2, #16
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	65a3      	str	r3, [r4, #88]	; 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ffe:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003000:	3a0f      	subs	r2, #15
 8003002:	4313      	orrs	r3, r2
 8003004:	65e3      	str	r3, [r4, #92]	; 0x5c
        return HAL_ERROR;
 8003006:	2001      	movs	r0, #1
 8003008:	e7cf      	b.n	8002faa <ADC_Disable+0x12>
  return HAL_OK;
 800300a:	2000      	movs	r0, #0
 800300c:	e7cd      	b.n	8002faa <ADC_Disable+0x12>
 800300e:	2000      	movs	r0, #0
 8003010:	e7cb      	b.n	8002faa <ADC_Disable+0x12>
	...

08003014 <ADC_Enable>:
{
 8003014:	b570      	push	{r4, r5, r6, lr}
 8003016:	0004      	movs	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003018:	6802      	ldr	r2, [r0, #0]
 800301a:	6891      	ldr	r1, [r2, #8]
 800301c:	2303      	movs	r3, #3
 800301e:	400b      	ands	r3, r1
 8003020:	2b01      	cmp	r3, #1
 8003022:	d00d      	beq.n	8003040 <ADC_Enable+0x2c>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003024:	6891      	ldr	r1, [r2, #8]
 8003026:	4b18      	ldr	r3, [pc, #96]	; (8003088 <ADC_Enable+0x74>)
 8003028:	4219      	tst	r1, r3
 800302a:	d00e      	beq.n	800304a <ADC_Enable+0x36>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800302c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800302e:	2210      	movs	r2, #16
 8003030:	4313      	orrs	r3, r2
 8003032:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003034:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8003036:	3a0f      	subs	r2, #15
 8003038:	4313      	orrs	r3, r2
 800303a:	65e3      	str	r3, [r4, #92]	; 0x5c
      return HAL_ERROR;
 800303c:	2001      	movs	r0, #1
}
 800303e:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003040:	6813      	ldr	r3, [r2, #0]
 8003042:	07db      	lsls	r3, r3, #31
 8003044:	d5ee      	bpl.n	8003024 <ADC_Enable+0x10>
  return HAL_OK;
 8003046:	2000      	movs	r0, #0
 8003048:	e7f9      	b.n	800303e <ADC_Enable+0x2a>
    __HAL_ADC_ENABLE(hadc);
 800304a:	6893      	ldr	r3, [r2, #8]
 800304c:	2101      	movs	r1, #1
 800304e:	430b      	orrs	r3, r1
 8003050:	6093      	str	r3, [r2, #8]
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8003052:	2001      	movs	r0, #1
 8003054:	f7ff ff5e 	bl	8002f14 <ADC_DelayMicroSecond>
    tickstart = HAL_GetTick();
 8003058:	f7ff ff48 	bl	8002eec <HAL_GetTick>
 800305c:	0005      	movs	r5, r0
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800305e:	6823      	ldr	r3, [r4, #0]
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	07db      	lsls	r3, r3, #31
 8003064:	d40e      	bmi.n	8003084 <ADC_Enable+0x70>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003066:	f7ff ff41 	bl	8002eec <HAL_GetTick>
 800306a:	1b40      	subs	r0, r0, r5
 800306c:	280a      	cmp	r0, #10
 800306e:	d9f6      	bls.n	800305e <ADC_Enable+0x4a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003070:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003072:	2210      	movs	r2, #16
 8003074:	4313      	orrs	r3, r2
 8003076:	65a3      	str	r3, [r4, #88]	; 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003078:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800307a:	3a0f      	subs	r2, #15
 800307c:	4313      	orrs	r3, r2
 800307e:	65e3      	str	r3, [r4, #92]	; 0x5c
        return HAL_ERROR;
 8003080:	2001      	movs	r0, #1
 8003082:	e7dc      	b.n	800303e <ADC_Enable+0x2a>
  return HAL_OK;
 8003084:	2000      	movs	r0, #0
 8003086:	e7da      	b.n	800303e <ADC_Enable+0x2a>
 8003088:	80000017 	.word	0x80000017

0800308c <HAL_ADC_Init>:
{
 800308c:	b570      	push	{r4, r5, r6, lr}
 800308e:	1e04      	subs	r4, r0, #0
  if(hadc == NULL)
 8003090:	d100      	bne.n	8003094 <HAL_ADC_Init+0x8>
 8003092:	e0dc      	b.n	800324e <HAL_ADC_Init+0x1c2>
  if(hadc->State == HAL_ADC_STATE_RESET)
 8003094:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8003096:	2b00      	cmp	r3, #0
 8003098:	d02e      	beq.n	80030f8 <HAL_ADC_Init+0x6c>
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 800309a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800309c:	06db      	lsls	r3, r3, #27
 800309e:	d431      	bmi.n	8003104 <HAL_ADC_Init+0x78>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 80030a0:	6821      	ldr	r1, [r4, #0]
 80030a2:	688b      	ldr	r3, [r1, #8]
 80030a4:	2204      	movs	r2, #4
 80030a6:	401a      	ands	r2, r3
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80030a8:	d12c      	bne.n	8003104 <HAL_ADC_Init+0x78>
  ADC_STATE_CLR_SET(hadc->State,
 80030aa:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80030ac:	4869      	ldr	r0, [pc, #420]	; (8003254 <HAL_ADC_Init+0x1c8>)
 80030ae:	4003      	ands	r3, r0
 80030b0:	3006      	adds	r0, #6
 80030b2:	30ff      	adds	r0, #255	; 0xff
 80030b4:	4303      	orrs	r3, r0
 80030b6:	65a3      	str	r3, [r4, #88]	; 0x58
  if (ADC_IS_ENABLE(hadc) == RESET)
 80030b8:	6888      	ldr	r0, [r1, #8]
 80030ba:	2303      	movs	r3, #3
 80030bc:	4003      	ands	r3, r0
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d029      	beq.n	8003116 <HAL_ADC_Init+0x8a>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 80030c2:	6863      	ldr	r3, [r4, #4]
 80030c4:	20c0      	movs	r0, #192	; 0xc0
 80030c6:	0600      	lsls	r0, r0, #24
 80030c8:	4283      	cmp	r3, r0
 80030ca:	d028      	beq.n	800311e <HAL_ADC_Init+0x92>
 80030cc:	2080      	movs	r0, #128	; 0x80
 80030ce:	05c0      	lsls	r0, r0, #23
 80030d0:	4283      	cmp	r3, r0
 80030d2:	d024      	beq.n	800311e <HAL_ADC_Init+0x92>
 80030d4:	2080      	movs	r0, #128	; 0x80
 80030d6:	0600      	lsls	r0, r0, #24
 80030d8:	4283      	cmp	r3, r0
 80030da:	d020      	beq.n	800311e <HAL_ADC_Init+0x92>
 80030dc:	690b      	ldr	r3, [r1, #16]
 80030de:	009b      	lsls	r3, r3, #2
 80030e0:	089b      	lsrs	r3, r3, #2
 80030e2:	610b      	str	r3, [r1, #16]
 80030e4:	4b5c      	ldr	r3, [pc, #368]	; (8003258 <HAL_ADC_Init+0x1cc>)
 80030e6:	6819      	ldr	r1, [r3, #0]
 80030e8:	485c      	ldr	r0, [pc, #368]	; (800325c <HAL_ADC_Init+0x1d0>)
 80030ea:	4001      	ands	r1, r0
 80030ec:	6019      	str	r1, [r3, #0]
 80030ee:	6819      	ldr	r1, [r3, #0]
 80030f0:	6860      	ldr	r0, [r4, #4]
 80030f2:	4301      	orrs	r1, r0
 80030f4:	6019      	str	r1, [r3, #0]
 80030f6:	e01b      	b.n	8003130 <HAL_ADC_Init+0xa4>
    ADC_CLEAR_ERRORCODE(hadc);
 80030f8:	65c3      	str	r3, [r0, #92]	; 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80030fa:	2254      	movs	r2, #84	; 0x54
 80030fc:	5483      	strb	r3, [r0, r2]
    HAL_ADC_MspInit(hadc);
 80030fe:	f005 fa63 	bl	80085c8 <HAL_ADC_MspInit>
 8003102:	e7ca      	b.n	800309a <HAL_ADC_Init+0xe>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003104:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003106:	2210      	movs	r2, #16
 8003108:	4313      	orrs	r3, r2
 800310a:	65a3      	str	r3, [r4, #88]	; 0x58
    __HAL_UNLOCK(hadc);
 800310c:	2354      	movs	r3, #84	; 0x54
 800310e:	2200      	movs	r2, #0
 8003110:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8003112:	2001      	movs	r0, #1
}
 8003114:	bd70      	pop	{r4, r5, r6, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003116:	680b      	ldr	r3, [r1, #0]
 8003118:	07db      	lsls	r3, r3, #31
 800311a:	d413      	bmi.n	8003144 <HAL_ADC_Init+0xb8>
 800311c:	e7d1      	b.n	80030c2 <HAL_ADC_Init+0x36>
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 800311e:	690b      	ldr	r3, [r1, #16]
 8003120:	009b      	lsls	r3, r3, #2
 8003122:	089b      	lsrs	r3, r3, #2
 8003124:	610b      	str	r3, [r1, #16]
 8003126:	6821      	ldr	r1, [r4, #0]
 8003128:	690b      	ldr	r3, [r1, #16]
 800312a:	6860      	ldr	r0, [r4, #4]
 800312c:	4303      	orrs	r3, r0
 800312e:	610b      	str	r3, [r1, #16]
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8003130:	6821      	ldr	r1, [r4, #0]
 8003132:	68cb      	ldr	r3, [r1, #12]
 8003134:	2018      	movs	r0, #24
 8003136:	4383      	bics	r3, r0
 8003138:	60cb      	str	r3, [r1, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 800313a:	6821      	ldr	r1, [r4, #0]
 800313c:	68cb      	ldr	r3, [r1, #12]
 800313e:	68a0      	ldr	r0, [r4, #8]
 8003140:	4303      	orrs	r3, r0
 8003142:	60cb      	str	r3, [r1, #12]
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8003144:	4b44      	ldr	r3, [pc, #272]	; (8003258 <HAL_ADC_Init+0x1cc>)
 8003146:	6819      	ldr	r1, [r3, #0]
 8003148:	4845      	ldr	r0, [pc, #276]	; (8003260 <HAL_ADC_Init+0x1d4>)
 800314a:	4001      	ands	r1, r0
 800314c:	6019      	str	r1, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 800314e:	6819      	ldr	r1, [r3, #0]
 8003150:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003152:	0640      	lsls	r0, r0, #25
 8003154:	4301      	orrs	r1, r0
 8003156:	6019      	str	r1, [r3, #0]
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8003158:	6823      	ldr	r3, [r4, #0]
 800315a:	6899      	ldr	r1, [r3, #8]
 800315c:	00c9      	lsls	r1, r1, #3
 800315e:	d404      	bmi.n	800316a <HAL_ADC_Init+0xde>
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8003160:	6898      	ldr	r0, [r3, #8]
 8003162:	2180      	movs	r1, #128	; 0x80
 8003164:	0549      	lsls	r1, r1, #21
 8003166:	4301      	orrs	r1, r0
 8003168:	6099      	str	r1, [r3, #8]
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 800316a:	6821      	ldr	r1, [r4, #0]
 800316c:	68cb      	ldr	r3, [r1, #12]
 800316e:	483d      	ldr	r0, [pc, #244]	; (8003264 <HAL_ADC_Init+0x1d8>)
 8003170:	4003      	ands	r3, r0
 8003172:	60cb      	str	r3, [r1, #12]
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003174:	6820      	ldr	r0, [r4, #0]
 8003176:	68c1      	ldr	r1, [r0, #12]
 8003178:	68e3      	ldr	r3, [r4, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 800317a:	6925      	ldr	r5, [r4, #16]
 800317c:	2d02      	cmp	r5, #2
 800317e:	d02a      	beq.n	80031d6 <HAL_ADC_Init+0x14a>
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8003180:	4313      	orrs	r3, r2
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8003182:	6a22      	ldr	r2, [r4, #32]
 8003184:	0352      	lsls	r2, r2, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8003186:	4313      	orrs	r3, r2
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 8003188:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800318a:	0052      	lsls	r2, r2, #1
                            ADC_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 800318c:	4313      	orrs	r3, r2
                            ADC_DMACONTREQ(hadc->Init.DMAContinuousRequests) |
 800318e:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8003190:	4313      	orrs	r3, r2
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8003192:	69a2      	ldr	r2, [r4, #24]
 8003194:	0392      	lsls	r2, r2, #14
                            hadc->Init.Overrun                               |
 8003196:	4313      	orrs	r3, r2
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8003198:	69e2      	ldr	r2, [r4, #28]
 800319a:	03d2      	lsls	r2, r2, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 800319c:	4313      	orrs	r3, r2
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800319e:	430b      	orrs	r3, r1
 80031a0:	60c3      	str	r3, [r0, #12]
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80031a4:	22c2      	movs	r2, #194	; 0xc2
 80031a6:	32ff      	adds	r2, #255	; 0xff
 80031a8:	4293      	cmp	r3, r2
 80031aa:	d005      	beq.n	80031b8 <HAL_ADC_Init+0x12c>
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 80031ac:	6821      	ldr	r1, [r4, #0]
 80031ae:	68ca      	ldr	r2, [r1, #12]
 80031b0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80031b2:	4303      	orrs	r3, r0
 80031b4:	4313      	orrs	r3, r2
 80031b6:	60cb      	str	r3, [r1, #12]
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80031b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80031ba:	2b01      	cmp	r3, #1
 80031bc:	d00d      	beq.n	80031da <HAL_ADC_Init+0x14e>
  if (hadc->Init.OversamplingMode == ENABLE)
 80031be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80031c0:	2b01      	cmp	r3, #1
 80031c2:	d01d      	beq.n	8003200 <HAL_ADC_Init+0x174>
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80031c4:	6823      	ldr	r3, [r4, #0]
 80031c6:	691a      	ldr	r2, [r3, #16]
 80031c8:	07d2      	lsls	r2, r2, #31
 80031ca:	d52c      	bpl.n	8003226 <HAL_ADC_Init+0x19a>
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80031cc:	691a      	ldr	r2, [r3, #16]
 80031ce:	2101      	movs	r1, #1
 80031d0:	438a      	bics	r2, r1
 80031d2:	611a      	str	r2, [r3, #16]
 80031d4:	e027      	b.n	8003226 <HAL_ADC_Init+0x19a>
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80031d6:	2204      	movs	r2, #4
 80031d8:	e7d2      	b.n	8003180 <HAL_ADC_Init+0xf4>
    if (hadc->Init.ContinuousConvMode == DISABLE)
 80031da:	6a23      	ldr	r3, [r4, #32]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d106      	bne.n	80031ee <HAL_ADC_Init+0x162>
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 80031e0:	6822      	ldr	r2, [r4, #0]
 80031e2:	68d1      	ldr	r1, [r2, #12]
 80031e4:	2380      	movs	r3, #128	; 0x80
 80031e6:	025b      	lsls	r3, r3, #9
 80031e8:	430b      	orrs	r3, r1
 80031ea:	60d3      	str	r3, [r2, #12]
 80031ec:	e7e7      	b.n	80031be <HAL_ADC_Init+0x132>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031ee:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80031f0:	2220      	movs	r2, #32
 80031f2:	4313      	orrs	r3, r2
 80031f4:	65a3      	str	r3, [r4, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031f6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80031f8:	3a1f      	subs	r2, #31
 80031fa:	4313      	orrs	r3, r2
 80031fc:	65e3      	str	r3, [r4, #92]	; 0x5c
 80031fe:	e7de      	b.n	80031be <HAL_ADC_Init+0x132>
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8003200:	6822      	ldr	r2, [r4, #0]
 8003202:	6913      	ldr	r3, [r2, #16]
 8003204:	4918      	ldr	r1, [pc, #96]	; (8003268 <HAL_ADC_Init+0x1dc>)
 8003206:	400b      	ands	r3, r1
 8003208:	6113      	str	r3, [r2, #16]
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 800320a:	6821      	ldr	r1, [r4, #0]
 800320c:	690a      	ldr	r2, [r1, #16]
 800320e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003210:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8003212:	4303      	orrs	r3, r0
                               hadc->Init.Oversample.RightBitShift             |
 8003214:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8003216:	4303      	orrs	r3, r0
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8003218:	4313      	orrs	r3, r2
 800321a:	610b      	str	r3, [r1, #16]
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 800321c:	6822      	ldr	r2, [r4, #0]
 800321e:	6913      	ldr	r3, [r2, #16]
 8003220:	2101      	movs	r1, #1
 8003222:	430b      	orrs	r3, r1
 8003224:	6113      	str	r3, [r2, #16]
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8003226:	6822      	ldr	r2, [r4, #0]
 8003228:	6953      	ldr	r3, [r2, #20]
 800322a:	2107      	movs	r1, #7
 800322c:	438b      	bics	r3, r1
 800322e:	6153      	str	r3, [r2, #20]
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8003230:	6822      	ldr	r2, [r4, #0]
 8003232:	6953      	ldr	r3, [r2, #20]
 8003234:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003236:	430b      	orrs	r3, r1
 8003238:	6153      	str	r3, [r2, #20]
  ADC_CLEAR_ERRORCODE(hadc);
 800323a:	2300      	movs	r3, #0
 800323c:	65e3      	str	r3, [r4, #92]	; 0x5c
  ADC_STATE_CLR_SET(hadc->State,
 800323e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003240:	2203      	movs	r2, #3
 8003242:	4393      	bics	r3, r2
 8003244:	3a02      	subs	r2, #2
 8003246:	4313      	orrs	r3, r2
 8003248:	65a3      	str	r3, [r4, #88]	; 0x58
  return HAL_OK;
 800324a:	2000      	movs	r0, #0
 800324c:	e762      	b.n	8003114 <HAL_ADC_Init+0x88>
    return HAL_ERROR;
 800324e:	2001      	movs	r0, #1
 8003250:	e760      	b.n	8003114 <HAL_ADC_Init+0x88>
 8003252:	46c0      	nop			; (mov r8, r8)
 8003254:	fffffefd 	.word	0xfffffefd
 8003258:	40012708 	.word	0x40012708
 800325c:	ffc3ffff 	.word	0xffc3ffff
 8003260:	fdffffff 	.word	0xfdffffff
 8003264:	fffe0219 	.word	0xfffe0219
 8003268:	fffffc03 	.word	0xfffffc03

0800326c <HAL_ADC_Start>:
{
 800326c:	b510      	push	{r4, lr}
 800326e:	0004      	movs	r4, r0
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003270:	6803      	ldr	r3, [r0, #0]
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	075b      	lsls	r3, r3, #29
 8003276:	d423      	bmi.n	80032c0 <HAL_ADC_Start+0x54>
    __HAL_LOCK(hadc);
 8003278:	2354      	movs	r3, #84	; 0x54
 800327a:	5cc3      	ldrb	r3, [r0, r3]
 800327c:	2b01      	cmp	r3, #1
 800327e:	d021      	beq.n	80032c4 <HAL_ADC_Start+0x58>
 8003280:	2354      	movs	r3, #84	; 0x54
 8003282:	2201      	movs	r2, #1
 8003284:	54c2      	strb	r2, [r0, r3]
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003286:	69c3      	ldr	r3, [r0, #28]
 8003288:	2b01      	cmp	r3, #1
 800328a:	d114      	bne.n	80032b6 <HAL_ADC_Start+0x4a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800328c:	2000      	movs	r0, #0
      ADC_STATE_CLR_SET(hadc->State,
 800328e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003290:	4a0d      	ldr	r2, [pc, #52]	; (80032c8 <HAL_ADC_Start+0x5c>)
 8003292:	401a      	ands	r2, r3
 8003294:	2380      	movs	r3, #128	; 0x80
 8003296:	005b      	lsls	r3, r3, #1
 8003298:	4313      	orrs	r3, r2
 800329a:	65a3      	str	r3, [r4, #88]	; 0x58
      ADC_CLEAR_ERRORCODE(hadc);
 800329c:	2300      	movs	r3, #0
 800329e:	65e3      	str	r3, [r4, #92]	; 0x5c
      __HAL_UNLOCK(hadc);
 80032a0:	2254      	movs	r2, #84	; 0x54
 80032a2:	54a3      	strb	r3, [r4, r2]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80032a4:	6823      	ldr	r3, [r4, #0]
 80032a6:	3a38      	subs	r2, #56	; 0x38
 80032a8:	601a      	str	r2, [r3, #0]
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80032aa:	6822      	ldr	r2, [r4, #0]
 80032ac:	6893      	ldr	r3, [r2, #8]
 80032ae:	2104      	movs	r1, #4
 80032b0:	430b      	orrs	r3, r1
 80032b2:	6093      	str	r3, [r2, #8]
}
 80032b4:	bd10      	pop	{r4, pc}
      tmp_hal_status = ADC_Enable(hadc);
 80032b6:	f7ff fead 	bl	8003014 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80032ba:	2800      	cmp	r0, #0
 80032bc:	d0e7      	beq.n	800328e <HAL_ADC_Start+0x22>
 80032be:	e7f9      	b.n	80032b4 <HAL_ADC_Start+0x48>
    tmp_hal_status = HAL_BUSY;
 80032c0:	2002      	movs	r0, #2
 80032c2:	e7f7      	b.n	80032b4 <HAL_ADC_Start+0x48>
    __HAL_LOCK(hadc);
 80032c4:	2002      	movs	r0, #2
 80032c6:	e7f5      	b.n	80032b4 <HAL_ADC_Start+0x48>
 80032c8:	fffff0fe 	.word	0xfffff0fe

080032cc <HAL_ADC_Stop>:
{
 80032cc:	b510      	push	{r4, lr}
 80032ce:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80032d0:	2354      	movs	r3, #84	; 0x54
 80032d2:	5cc3      	ldrb	r3, [r0, r3]
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d017      	beq.n	8003308 <HAL_ADC_Stop+0x3c>
 80032d8:	2354      	movs	r3, #84	; 0x54
 80032da:	2201      	movs	r2, #1
 80032dc:	54c2      	strb	r2, [r0, r3]
  tmp_hal_status = ADC_ConversionStop(hadc);
 80032de:	f7ff fe31 	bl	8002f44 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80032e2:	2800      	cmp	r0, #0
 80032e4:	d003      	beq.n	80032ee <HAL_ADC_Stop+0x22>
  __HAL_UNLOCK(hadc);
 80032e6:	2354      	movs	r3, #84	; 0x54
 80032e8:	2200      	movs	r2, #0
 80032ea:	54e2      	strb	r2, [r4, r3]
}
 80032ec:	bd10      	pop	{r4, pc}
    tmp_hal_status = ADC_Disable(hadc);
 80032ee:	0020      	movs	r0, r4
 80032f0:	f7ff fe52 	bl	8002f98 <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 80032f4:	2800      	cmp	r0, #0
 80032f6:	d1f6      	bne.n	80032e6 <HAL_ADC_Stop+0x1a>
      ADC_STATE_CLR_SET(hadc->State,
 80032f8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80032fa:	4a04      	ldr	r2, [pc, #16]	; (800330c <HAL_ADC_Stop+0x40>)
 80032fc:	4013      	ands	r3, r2
 80032fe:	3204      	adds	r2, #4
 8003300:	32ff      	adds	r2, #255	; 0xff
 8003302:	4313      	orrs	r3, r2
 8003304:	65a3      	str	r3, [r4, #88]	; 0x58
 8003306:	e7ee      	b.n	80032e6 <HAL_ADC_Stop+0x1a>
  __HAL_LOCK(hadc);
 8003308:	2002      	movs	r0, #2
 800330a:	e7ef      	b.n	80032ec <HAL_ADC_Stop+0x20>
 800330c:	fffffefe 	.word	0xfffffefe

08003310 <HAL_ADC_PollForConversion>:
{
 8003310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003312:	0004      	movs	r4, r0
 8003314:	000e      	movs	r6, r1
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003316:	6945      	ldr	r5, [r0, #20]
 8003318:	2d08      	cmp	r5, #8
 800331a:	d004      	beq.n	8003326 <HAL_ADC_PollForConversion+0x16>
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 800331c:	6803      	ldr	r3, [r0, #0]
 800331e:	68db      	ldr	r3, [r3, #12]
 8003320:	07db      	lsls	r3, r3, #31
 8003322:	d419      	bmi.n	8003358 <HAL_ADC_PollForConversion+0x48>
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8003324:	250c      	movs	r5, #12
  tickstart = HAL_GetTick();
 8003326:	f7ff fde1 	bl	8002eec <HAL_GetTick>
 800332a:	0007      	movs	r7, r0
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800332c:	6823      	ldr	r3, [r4, #0]
 800332e:	681a      	ldr	r2, [r3, #0]
 8003330:	4215      	tst	r5, r2
 8003332:	d11a      	bne.n	800336a <HAL_ADC_PollForConversion+0x5a>
    if(Timeout != HAL_MAX_DELAY)
 8003334:	1c73      	adds	r3, r6, #1
 8003336:	d0f9      	beq.n	800332c <HAL_ADC_PollForConversion+0x1c>
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8003338:	2e00      	cmp	r6, #0
 800333a:	d004      	beq.n	8003346 <HAL_ADC_PollForConversion+0x36>
 800333c:	f7ff fdd6 	bl	8002eec <HAL_GetTick>
 8003340:	1bc0      	subs	r0, r0, r7
 8003342:	42b0      	cmp	r0, r6
 8003344:	d9f2      	bls.n	800332c <HAL_ADC_PollForConversion+0x1c>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003346:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003348:	2204      	movs	r2, #4
 800334a:	4313      	orrs	r3, r2
 800334c:	65a3      	str	r3, [r4, #88]	; 0x58
        __HAL_UNLOCK(hadc);
 800334e:	2354      	movs	r3, #84	; 0x54
 8003350:	2200      	movs	r2, #0
 8003352:	54e2      	strb	r2, [r4, r3]
        return HAL_TIMEOUT;
 8003354:	2003      	movs	r0, #3
 8003356:	e007      	b.n	8003368 <HAL_ADC_PollForConversion+0x58>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003358:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800335a:	2220      	movs	r2, #32
 800335c:	4313      	orrs	r3, r2
 800335e:	6583      	str	r3, [r0, #88]	; 0x58
      __HAL_UNLOCK(hadc);
 8003360:	2354      	movs	r3, #84	; 0x54
 8003362:	2200      	movs	r2, #0
 8003364:	54c2      	strb	r2, [r0, r3]
      return HAL_ERROR;
 8003366:	2001      	movs	r0, #1
}
 8003368:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800336a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800336c:	2280      	movs	r2, #128	; 0x80
 800336e:	0092      	lsls	r2, r2, #2
 8003370:	430a      	orrs	r2, r1
 8003372:	65a2      	str	r2, [r4, #88]	; 0x58
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003374:	68d9      	ldr	r1, [r3, #12]
 8003376:	22c0      	movs	r2, #192	; 0xc0
 8003378:	0112      	lsls	r2, r2, #4
 800337a:	4211      	tst	r1, r2
 800337c:	d113      	bne.n	80033a6 <HAL_ADC_PollForConversion+0x96>
 800337e:	6a22      	ldr	r2, [r4, #32]
 8003380:	2a00      	cmp	r2, #0
 8003382:	d110      	bne.n	80033a6 <HAL_ADC_PollForConversion+0x96>
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	0712      	lsls	r2, r2, #28
 8003388:	d50d      	bpl.n	80033a6 <HAL_ADC_PollForConversion+0x96>
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800338a:	689a      	ldr	r2, [r3, #8]
 800338c:	0752      	lsls	r2, r2, #29
 800338e:	d412      	bmi.n	80033b6 <HAL_ADC_PollForConversion+0xa6>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003390:	685a      	ldr	r2, [r3, #4]
 8003392:	210c      	movs	r1, #12
 8003394:	438a      	bics	r2, r1
 8003396:	605a      	str	r2, [r3, #4]
        ADC_STATE_CLR_SET(hadc->State,
 8003398:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800339a:	4a0c      	ldr	r2, [pc, #48]	; (80033cc <HAL_ADC_PollForConversion+0xbc>)
 800339c:	4013      	ands	r3, r2
 800339e:	3204      	adds	r2, #4
 80033a0:	32ff      	adds	r2, #255	; 0xff
 80033a2:	4313      	orrs	r3, r2
 80033a4:	65a3      	str	r3, [r4, #88]	; 0x58
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80033a6:	69a3      	ldr	r3, [r4, #24]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10d      	bne.n	80033c8 <HAL_ADC_PollForConversion+0xb8>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80033ac:	6823      	ldr	r3, [r4, #0]
 80033ae:	220c      	movs	r2, #12
 80033b0:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80033b2:	2000      	movs	r0, #0
 80033b4:	e7d8      	b.n	8003368 <HAL_ADC_PollForConversion+0x58>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80033b6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80033b8:	2220      	movs	r2, #32
 80033ba:	4313      	orrs	r3, r2
 80033bc:	65a3      	str	r3, [r4, #88]	; 0x58
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80033be:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80033c0:	3a1f      	subs	r2, #31
 80033c2:	4313      	orrs	r3, r2
 80033c4:	65e3      	str	r3, [r4, #92]	; 0x5c
 80033c6:	e7ee      	b.n	80033a6 <HAL_ADC_PollForConversion+0x96>
  return HAL_OK;
 80033c8:	2000      	movs	r0, #0
 80033ca:	e7cd      	b.n	8003368 <HAL_ADC_PollForConversion+0x58>
 80033cc:	fffffefe 	.word	0xfffffefe

080033d0 <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 80033d0:	6803      	ldr	r3, [r0, #0]
 80033d2:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 80033d4:	4770      	bx	lr
	...

080033d8 <HAL_ADC_ConfigChannel>:
{
 80033d8:	b570      	push	{r4, r5, r6, lr}
 80033da:	0004      	movs	r4, r0
 80033dc:	000d      	movs	r5, r1
  __HAL_LOCK(hadc);
 80033de:	2354      	movs	r3, #84	; 0x54
 80033e0:	5cc3      	ldrb	r3, [r0, r3]
 80033e2:	2b01      	cmp	r3, #1
 80033e4:	d05c      	beq.n	80034a0 <HAL_ADC_ConfigChannel+0xc8>
 80033e6:	2354      	movs	r3, #84	; 0x54
 80033e8:	2201      	movs	r2, #1
 80033ea:	54c2      	strb	r2, [r0, r3]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 80033ec:	6803      	ldr	r3, [r0, #0]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	0752      	lsls	r2, r2, #29
 80033f2:	d423      	bmi.n	800343c <HAL_ADC_ConfigChannel+0x64>
  if (sConfig->Rank != ADC_RANK_NONE)
 80033f4:	4a2b      	ldr	r2, [pc, #172]	; (80034a4 <HAL_ADC_ConfigChannel+0xcc>)
 80033f6:	6849      	ldr	r1, [r1, #4]
 80033f8:	4291      	cmp	r1, r2
 80033fa:	d032      	beq.n	8003462 <HAL_ADC_ConfigChannel+0x8a>
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80033fc:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80033fe:	682a      	ldr	r2, [r5, #0]
 8003400:	0352      	lsls	r2, r2, #13
 8003402:	0b52      	lsrs	r2, r2, #13
 8003404:	430a      	orrs	r2, r1
 8003406:	629a      	str	r2, [r3, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 8003408:	682b      	ldr	r3, [r5, #0]
 800340a:	035b      	lsls	r3, r3, #13
 800340c:	d41f      	bmi.n	800344e <HAL_ADC_ConfigChannel+0x76>
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800340e:	682b      	ldr	r3, [r5, #0]
 8003410:	039b      	lsls	r3, r3, #14
 8003412:	d505      	bpl.n	8003420 <HAL_ADC_ConfigChannel+0x48>
      ADC->CCR |= ADC_CCR_VREFEN;   
 8003414:	4a24      	ldr	r2, [pc, #144]	; (80034a8 <HAL_ADC_ConfigChannel+0xd0>)
 8003416:	6811      	ldr	r1, [r2, #0]
 8003418:	2380      	movs	r3, #128	; 0x80
 800341a:	03db      	lsls	r3, r3, #15
 800341c:	430b      	orrs	r3, r1
 800341e:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 8003420:	682b      	ldr	r3, [r5, #0]
 8003422:	03db      	lsls	r3, r3, #15
 8003424:	d505      	bpl.n	8003432 <HAL_ADC_ConfigChannel+0x5a>
      ADC->CCR |= ADC_CCR_VLCDEN;   
 8003426:	4a20      	ldr	r2, [pc, #128]	; (80034a8 <HAL_ADC_ConfigChannel+0xd0>)
 8003428:	6811      	ldr	r1, [r2, #0]
 800342a:	2380      	movs	r3, #128	; 0x80
 800342c:	045b      	lsls	r3, r3, #17
 800342e:	430b      	orrs	r3, r1
 8003430:	6013      	str	r3, [r2, #0]
  __HAL_UNLOCK(hadc);
 8003432:	2354      	movs	r3, #84	; 0x54
 8003434:	2200      	movs	r2, #0
 8003436:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8003438:	2000      	movs	r0, #0
}
 800343a:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800343c:	6d83      	ldr	r3, [r0, #88]	; 0x58
 800343e:	2220      	movs	r2, #32
 8003440:	4313      	orrs	r3, r2
 8003442:	6583      	str	r3, [r0, #88]	; 0x58
    __HAL_UNLOCK(hadc);
 8003444:	2354      	movs	r3, #84	; 0x54
 8003446:	2200      	movs	r2, #0
 8003448:	54c2      	strb	r2, [r0, r3]
    return HAL_ERROR;
 800344a:	2001      	movs	r0, #1
 800344c:	e7f5      	b.n	800343a <HAL_ADC_ConfigChannel+0x62>
      ADC->CCR |= ADC_CCR_TSEN;   
 800344e:	4a16      	ldr	r2, [pc, #88]	; (80034a8 <HAL_ADC_ConfigChannel+0xd0>)
 8003450:	6811      	ldr	r1, [r2, #0]
 8003452:	2380      	movs	r3, #128	; 0x80
 8003454:	041b      	lsls	r3, r3, #16
 8003456:	430b      	orrs	r3, r1
 8003458:	6013      	str	r3, [r2, #0]
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 800345a:	200a      	movs	r0, #10
 800345c:	f7ff fd5a 	bl	8002f14 <ADC_DelayMicroSecond>
 8003460:	e7d5      	b.n	800340e <HAL_ADC_ConfigChannel+0x36>
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8003462:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8003464:	682a      	ldr	r2, [r5, #0]
 8003466:	0352      	lsls	r2, r2, #13
 8003468:	0b52      	lsrs	r2, r2, #13
 800346a:	4391      	bics	r1, r2
 800346c:	6299      	str	r1, [r3, #40]	; 0x28
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR ) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800346e:	682b      	ldr	r3, [r5, #0]
 8003470:	035b      	lsls	r3, r3, #13
 8003472:	d504      	bpl.n	800347e <HAL_ADC_ConfigChannel+0xa6>
      ADC->CCR &= ~ADC_CCR_TSEN;   
 8003474:	4a0c      	ldr	r2, [pc, #48]	; (80034a8 <HAL_ADC_ConfigChannel+0xd0>)
 8003476:	6813      	ldr	r3, [r2, #0]
 8003478:	490c      	ldr	r1, [pc, #48]	; (80034ac <HAL_ADC_ConfigChannel+0xd4>)
 800347a:	400b      	ands	r3, r1
 800347c:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 800347e:	682b      	ldr	r3, [r5, #0]
 8003480:	039b      	lsls	r3, r3, #14
 8003482:	d504      	bpl.n	800348e <HAL_ADC_ConfigChannel+0xb6>
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 8003484:	4a08      	ldr	r2, [pc, #32]	; (80034a8 <HAL_ADC_ConfigChannel+0xd0>)
 8003486:	6813      	ldr	r3, [r2, #0]
 8003488:	4909      	ldr	r1, [pc, #36]	; (80034b0 <HAL_ADC_ConfigChannel+0xd8>)
 800348a:	400b      	ands	r3, r1
 800348c:	6013      	str	r3, [r2, #0]
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VLCD) == (ADC_CHANNEL_VLCD & ADC_CHANNEL_MASK))
 800348e:	682b      	ldr	r3, [r5, #0]
 8003490:	03db      	lsls	r3, r3, #15
 8003492:	d5ce      	bpl.n	8003432 <HAL_ADC_ConfigChannel+0x5a>
      ADC->CCR &= ~ADC_CCR_VLCDEN;   
 8003494:	4a04      	ldr	r2, [pc, #16]	; (80034a8 <HAL_ADC_ConfigChannel+0xd0>)
 8003496:	6813      	ldr	r3, [r2, #0]
 8003498:	4906      	ldr	r1, [pc, #24]	; (80034b4 <HAL_ADC_ConfigChannel+0xdc>)
 800349a:	400b      	ands	r3, r1
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	e7c8      	b.n	8003432 <HAL_ADC_ConfigChannel+0x5a>
  __HAL_LOCK(hadc);
 80034a0:	2002      	movs	r0, #2
 80034a2:	e7ca      	b.n	800343a <HAL_ADC_ConfigChannel+0x62>
 80034a4:	00001001 	.word	0x00001001
 80034a8:	40012708 	.word	0x40012708
 80034ac:	ff7fffff 	.word	0xff7fffff
 80034b0:	ffbfffff 	.word	0xffbfffff
 80034b4:	feffffff 	.word	0xfeffffff

080034b8 <HAL_ADCEx_Calibration_Start>:
  *          This parameter can be only of the following values:
  *            @arg ADC_SINGLE_ENDED: Channel in mode input single ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc, uint32_t SingleDiff)
{
 80034b8:	b570      	push	{r4, r5, r6, lr}
 80034ba:	0004      	movs	r4, r0
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80034bc:	2354      	movs	r3, #84	; 0x54
 80034be:	5cc3      	ldrb	r3, [r0, r3]
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d049      	beq.n	8003558 <HAL_ADCEx_Calibration_Start+0xa0>
 80034c4:	2354      	movs	r3, #84	; 0x54
 80034c6:	2201      	movs	r2, #1
 80034c8:	54c2      	strb	r2, [r0, r3]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80034ca:	6803      	ldr	r3, [r0, #0]
 80034cc:	6899      	ldr	r1, [r3, #8]
 80034ce:	3202      	adds	r2, #2
 80034d0:	400a      	ands	r2, r1
 80034d2:	2a01      	cmp	r2, #1
 80034d4:	d108      	bne.n	80034e8 <HAL_ADCEx_Calibration_Start+0x30>
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	07d2      	lsls	r2, r2, #31
 80034da:	d505      	bpl.n	80034e8 <HAL_ADCEx_Calibration_Start+0x30>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034dc:	6d83      	ldr	r3, [r0, #88]	; 0x58
 80034de:	2220      	movs	r2, #32
 80034e0:	4313      	orrs	r3, r2
 80034e2:	6583      	str	r3, [r0, #88]	; 0x58
    
    tmp_hal_status = HAL_ERROR;
 80034e4:	2001      	movs	r0, #1
 80034e6:	e033      	b.n	8003550 <HAL_ADCEx_Calibration_Start+0x98>
    ADC_STATE_CLR_SET(hadc->State, 
 80034e8:	6da2      	ldr	r2, [r4, #88]	; 0x58
 80034ea:	491c      	ldr	r1, [pc, #112]	; (800355c <HAL_ADCEx_Calibration_Start+0xa4>)
 80034ec:	400a      	ands	r2, r1
 80034ee:	3106      	adds	r1, #6
 80034f0:	31ff      	adds	r1, #255	; 0xff
 80034f2:	430a      	orrs	r2, r1
 80034f4:	65a2      	str	r2, [r4, #88]	; 0x58
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80034f6:	68de      	ldr	r6, [r3, #12]
 80034f8:	3101      	adds	r1, #1
 80034fa:	400e      	ands	r6, r1
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 80034fc:	68da      	ldr	r2, [r3, #12]
 80034fe:	438a      	bics	r2, r1
 8003500:	60da      	str	r2, [r3, #12]
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003502:	6822      	ldr	r2, [r4, #0]
 8003504:	6891      	ldr	r1, [r2, #8]
 8003506:	2380      	movs	r3, #128	; 0x80
 8003508:	061b      	lsls	r3, r3, #24
 800350a:	430b      	orrs	r3, r1
 800350c:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();  
 800350e:	f7ff fced 	bl	8002eec <HAL_GetTick>
 8003512:	0005      	movs	r5, r0
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003514:	6823      	ldr	r3, [r4, #0]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	2a00      	cmp	r2, #0
 800351a:	da0f      	bge.n	800353c <HAL_ADCEx_Calibration_Start+0x84>
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800351c:	f7ff fce6 	bl	8002eec <HAL_GetTick>
 8003520:	1b40      	subs	r0, r0, r5
 8003522:	280a      	cmp	r0, #10
 8003524:	d9f6      	bls.n	8003514 <HAL_ADCEx_Calibration_Start+0x5c>
        ADC_STATE_CLR_SET(hadc->State,
 8003526:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003528:	2212      	movs	r2, #18
 800352a:	4393      	bics	r3, r2
 800352c:	3a02      	subs	r2, #2
 800352e:	4313      	orrs	r3, r2
 8003530:	65a3      	str	r3, [r4, #88]	; 0x58
        __HAL_UNLOCK(hadc);
 8003532:	2354      	movs	r3, #84	; 0x54
 8003534:	2200      	movs	r2, #0
 8003536:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 8003538:	2001      	movs	r0, #1
 800353a:	e00c      	b.n	8003556 <HAL_ADCEx_Calibration_Start+0x9e>
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 800353c:	68da      	ldr	r2, [r3, #12]
 800353e:	4316      	orrs	r6, r2
 8003540:	60de      	str	r6, [r3, #12]
    ADC_STATE_CLR_SET(hadc->State,
 8003542:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003544:	2203      	movs	r2, #3
 8003546:	4393      	bics	r3, r2
 8003548:	3a02      	subs	r2, #2
 800354a:	4313      	orrs	r3, r2
 800354c:	65a3      	str	r3, [r4, #88]	; 0x58
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800354e:	2000      	movs	r0, #0
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003550:	2354      	movs	r3, #84	; 0x54
 8003552:	2200      	movs	r2, #0
 8003554:	54e2      	strb	r2, [r4, r3]
  
  /* Return function status */
  return tmp_hal_status;
}
 8003556:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hadc);
 8003558:	2002      	movs	r0, #2
 800355a:	e7fc      	b.n	8003556 <HAL_ADCEx_Calibration_Start+0x9e>
 800355c:	fffffefd 	.word	0xfffffefd

08003560 <HAL_ADCEx_Calibration_GetValue>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff)); 
  
  /* Return the ADC calibration value */ 
  return ((hadc->Instance->CALFACT) & 0x0000007FU);
 8003560:	6802      	ldr	r2, [r0, #0]
 8003562:	23b4      	movs	r3, #180	; 0xb4
 8003564:	58d3      	ldr	r3, [r2, r3]
 8003566:	207f      	movs	r0, #127	; 0x7f
 8003568:	4018      	ands	r0, r3
}
 800356a:	4770      	bx	lr

0800356c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800356c:	b570      	push	{r4, r5, r6, lr}
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 800356e:	2800      	cmp	r0, #0
 8003570:	db11      	blt.n	8003596 <HAL_NVIC_SetPriority+0x2a>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003572:	0884      	lsrs	r4, r0, #2
 8003574:	4d13      	ldr	r5, [pc, #76]	; (80035c4 <HAL_NVIC_SetPriority+0x58>)
 8003576:	34c0      	adds	r4, #192	; 0xc0
 8003578:	00a4      	lsls	r4, r4, #2
 800357a:	5962      	ldr	r2, [r4, r5]
 800357c:	2303      	movs	r3, #3
 800357e:	4018      	ands	r0, r3
 8003580:	00c0      	lsls	r0, r0, #3
 8003582:	33fc      	adds	r3, #252	; 0xfc
 8003584:	001e      	movs	r6, r3
 8003586:	4086      	lsls	r6, r0
 8003588:	43b2      	bics	r2, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800358a:	0189      	lsls	r1, r1, #6
 800358c:	400b      	ands	r3, r1
 800358e:	4083      	lsls	r3, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003590:	4313      	orrs	r3, r2
 8003592:	5163      	str	r3, [r4, r5]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8003594:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003596:	b2c0      	uxtb	r0, r0
 8003598:	220f      	movs	r2, #15
 800359a:	4002      	ands	r2, r0
 800359c:	3a08      	subs	r2, #8
 800359e:	0892      	lsrs	r2, r2, #2
 80035a0:	3206      	adds	r2, #6
 80035a2:	0092      	lsls	r2, r2, #2
 80035a4:	4b08      	ldr	r3, [pc, #32]	; (80035c8 <HAL_NVIC_SetPriority+0x5c>)
 80035a6:	18d3      	adds	r3, r2, r3
 80035a8:	685d      	ldr	r5, [r3, #4]
 80035aa:	2403      	movs	r4, #3
 80035ac:	4020      	ands	r0, r4
 80035ae:	00c0      	lsls	r0, r0, #3
 80035b0:	22ff      	movs	r2, #255	; 0xff
 80035b2:	0014      	movs	r4, r2
 80035b4:	4084      	lsls	r4, r0
 80035b6:	43a5      	bics	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80035b8:	0189      	lsls	r1, r1, #6
 80035ba:	400a      	ands	r2, r1
 80035bc:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80035be:	432a      	orrs	r2, r5
 80035c0:	605a      	str	r2, [r3, #4]
 80035c2:	e7e7      	b.n	8003594 <HAL_NVIC_SetPriority+0x28>
 80035c4:	e000e100 	.word	0xe000e100
 80035c8:	e000ed00 	.word	0xe000ed00

080035cc <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80035cc:	231f      	movs	r3, #31
 80035ce:	4018      	ands	r0, r3
 80035d0:	3b1e      	subs	r3, #30
 80035d2:	4083      	lsls	r3, r0
 80035d4:	4a01      	ldr	r2, [pc, #4]	; (80035dc <HAL_NVIC_EnableIRQ+0x10>)
 80035d6:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 80035d8:	4770      	bx	lr
 80035da:	46c0      	nop			; (mov r8, r8)
 80035dc:	e000e100 	.word	0xe000e100

080035e0 <HAL_NVIC_DisableIRQ>:
  NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80035e0:	231f      	movs	r3, #31
 80035e2:	4018      	ands	r0, r3
 80035e4:	3b1e      	subs	r3, #30
 80035e6:	4083      	lsls	r3, r0
 80035e8:	4901      	ldr	r1, [pc, #4]	; (80035f0 <HAL_NVIC_DisableIRQ+0x10>)
 80035ea:	2280      	movs	r2, #128	; 0x80
 80035ec:	508b      	str	r3, [r1, r2]
    /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 80035ee:	4770      	bx	lr
 80035f0:	e000e100 	.word	0xe000e100

080035f4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035f4:	3801      	subs	r0, #1
 80035f6:	4b0a      	ldr	r3, [pc, #40]	; (8003620 <HAL_SYSTICK_Config+0x2c>)
 80035f8:	4298      	cmp	r0, r3
 80035fa:	d80f      	bhi.n	800361c <HAL_SYSTICK_Config+0x28>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035fc:	4a09      	ldr	r2, [pc, #36]	; (8003624 <HAL_SYSTICK_Config+0x30>)
 80035fe:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003600:	4809      	ldr	r0, [pc, #36]	; (8003628 <HAL_SYSTICK_Config+0x34>)
 8003602:	6a03      	ldr	r3, [r0, #32]
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	0a1b      	lsrs	r3, r3, #8
 8003608:	21c0      	movs	r1, #192	; 0xc0
 800360a:	0609      	lsls	r1, r1, #24
 800360c:	430b      	orrs	r3, r1
 800360e:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003610:	2300      	movs	r3, #0
 8003612:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003614:	3307      	adds	r3, #7
 8003616:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003618:	2000      	movs	r0, #0
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800361a:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800361c:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 800361e:	e7fc      	b.n	800361a <HAL_SYSTICK_Config+0x26>
 8003620:	00ffffff 	.word	0x00ffffff
 8003624:	e000e010 	.word	0xe000e010
 8003628:	e000ed00 	.word	0xe000ed00

0800362c <HAL_SYSTICK_CLKSourceConfig>:
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800362c:	2804      	cmp	r0, #4
 800362e:	d005      	beq.n	800363c <HAL_SYSTICK_CLKSourceConfig+0x10>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8003630:	4a05      	ldr	r2, [pc, #20]	; (8003648 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 8003632:	6813      	ldr	r3, [r2, #0]
 8003634:	2104      	movs	r1, #4
 8003636:	438b      	bics	r3, r1
 8003638:	6013      	str	r3, [r2, #0]
  }
}
 800363a:	4770      	bx	lr
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800363c:	4a02      	ldr	r2, [pc, #8]	; (8003648 <HAL_SYSTICK_CLKSourceConfig+0x1c>)
 800363e:	6813      	ldr	r3, [r2, #0]
 8003640:	2104      	movs	r1, #4
 8003642:	430b      	orrs	r3, r1
 8003644:	6013      	str	r3, [r2, #0]
 8003646:	e7f8      	b.n	800363a <HAL_SYSTICK_CLKSourceConfig+0xe>
 8003648:	e000e010 	.word	0xe000e010

0800364c <HAL_SYSTICK_Callback>:
__weak void HAL_SYSTICK_Callback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800364c:	4770      	bx	lr

0800364e <HAL_SYSTICK_IRQHandler>:
{
 800364e:	b510      	push	{r4, lr}
  HAL_SYSTICK_Callback();
 8003650:	f7ff fffc 	bl	800364c <HAL_SYSTICK_Callback>
}
 8003654:	bd10      	pop	{r4, pc}

08003656 <HAL_DAC_Init>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 8003656:	b510      	push	{r4, lr}
 8003658:	1e04      	subs	r4, r0, #0
  /* Check DAC handle */
  if(hdac == NULL)
 800365a:	d00e      	beq.n	800367a <HAL_DAC_Init+0x24>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 800365c:	7903      	ldrb	r3, [r0, #4]
 800365e:	2b00      	cmp	r3, #0
 8003660:	d007      	beq.n	8003672 <HAL_DAC_Init+0x1c>
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003662:	2302      	movs	r3, #2
 8003664:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8003666:	2300      	movs	r3, #0
 8003668:	6123      	str	r3, [r4, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800366a:	3301      	adds	r3, #1
 800366c:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
 800366e:	2000      	movs	r0, #0
}
 8003670:	bd10      	pop	{r4, pc}
    hdac->Lock = HAL_UNLOCKED;
 8003672:	7143      	strb	r3, [r0, #5]
    HAL_DAC_MspInit(hdac);
 8003674:	f004 ffc6 	bl	8008604 <HAL_DAC_MspInit>
 8003678:	e7f3      	b.n	8003662 <HAL_DAC_Init+0xc>
     return HAL_ERROR;
 800367a:	2001      	movs	r0, #1
 800367c:	e7f8      	b.n	8003670 <HAL_DAC_Init+0x1a>

0800367e <HAL_DAC_DMAUnderrunCallbackCh1>:
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800367e:	4770      	bx	lr

08003680 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (STM32L07x/STM32L08x only)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8003680:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003682:	7943      	ldrb	r3, [r0, #5]
 8003684:	2b01      	cmp	r3, #1
 8003686:	d01a      	beq.n	80036be <HAL_DAC_ConfigChannel+0x3e>
 8003688:	2501      	movs	r5, #1
 800368a:	7145      	strb	r5, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800368c:	2302      	movs	r3, #2
 800368e:	7103      	strb	r3, [r0, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8003690:	6806      	ldr	r6, [r0, #0]
 8003692:	6833      	ldr	r3, [r6, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8003694:	4c0b      	ldr	r4, [pc, #44]	; (80036c4 <HAL_DAC_ConfigChannel+0x44>)
 8003696:	4094      	lsls	r4, r2
 8003698:	43a3      	bics	r3, r4
 800369a:	001c      	movs	r4, r3
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 800369c:	680b      	ldr	r3, [r1, #0]
 800369e:	6849      	ldr	r1, [r1, #4]
 80036a0:	430b      	orrs	r3, r1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80036a2:	4093      	lsls	r3, r2
 80036a4:	4323      	orrs	r3, r4
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80036a6:	6033      	str	r3, [r6, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << Channel));
 80036a8:	6804      	ldr	r4, [r0, #0]
 80036aa:	6823      	ldr	r3, [r4, #0]
 80036ac:	21c0      	movs	r1, #192	; 0xc0
 80036ae:	4091      	lsls	r1, r2
 80036b0:	438b      	bics	r3, r1
 80036b2:	6023      	str	r3, [r4, #0]
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80036b4:	7105      	strb	r5, [r0, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80036b6:	2300      	movs	r3, #0
 80036b8:	7143      	strb	r3, [r0, #5]

  /* Return function status */
  return HAL_OK;
 80036ba:	2000      	movs	r0, #0
}
 80036bc:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(hdac);
 80036be:	2002      	movs	r0, #2
 80036c0:	e7fc      	b.n	80036bc <HAL_DAC_ConfigChannel+0x3c>
 80036c2:	46c0      	nop			; (mov r8, r8)
 80036c4:	00000ffe 	.word	0x00000ffe

080036c8 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80036c8:	4770      	bx	lr

080036ca <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 80036ca:	b510      	push	{r4, lr}
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80036cc:	7943      	ldrb	r3, [r0, #5]
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d02d      	beq.n	800372e <HAL_DAC_Start+0x64>
 80036d2:	2301      	movs	r3, #1
 80036d4:	7143      	strb	r3, [r0, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80036d6:	2202      	movs	r2, #2
 80036d8:	7102      	strb	r2, [r0, #4]

  /* Enable the Peripharal */
  __HAL_DAC_ENABLE(hdac, Channel);
 80036da:	6804      	ldr	r4, [r0, #0]
 80036dc:	6822      	ldr	r2, [r4, #0]
 80036de:	408b      	lsls	r3, r1
 80036e0:	4313      	orrs	r3, r2
 80036e2:	6023      	str	r3, [r4, #0]

  if(Channel == DAC_CHANNEL_1)
 80036e4:	2900      	cmp	r1, #0
 80036e6:	d113      	bne.n	8003710 <HAL_DAC_Start+0x46>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 80036e8:	6802      	ldr	r2, [r0, #0]
 80036ea:	6811      	ldr	r1, [r2, #0]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 80036ec:	6814      	ldr	r4, [r2, #0]
 80036ee:	2338      	movs	r3, #56	; 0x38
 80036f0:	4023      	ands	r3, r4
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 80036f2:	0749      	lsls	r1, r1, #29
 80036f4:	d501      	bpl.n	80036fa <HAL_DAC_Start+0x30>
 80036f6:	2b38      	cmp	r3, #56	; 0x38
 80036f8:	d005      	beq.n	8003706 <HAL_DAC_Start+0x3c>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
    }
  }

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80036fa:	2301      	movs	r3, #1
 80036fc:	7103      	strb	r3, [r0, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80036fe:	2300      	movs	r3, #0
 8003700:	7143      	strb	r3, [r0, #5]

  /* Return function status */
  return HAL_OK;
 8003702:	2000      	movs	r0, #0
}
 8003704:	bd10      	pop	{r4, pc}
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8003706:	6853      	ldr	r3, [r2, #4]
 8003708:	2101      	movs	r1, #1
 800370a:	430b      	orrs	r3, r1
 800370c:	6053      	str	r3, [r2, #4]
 800370e:	e7f4      	b.n	80036fa <HAL_DAC_Start+0x30>
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 8003710:	6802      	ldr	r2, [r0, #0]
 8003712:	6811      	ldr	r1, [r2, #0]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;
 8003714:	6813      	ldr	r3, [r2, #0]
 8003716:	24e0      	movs	r4, #224	; 0xe0
 8003718:	03a4      	lsls	r4, r4, #14
 800371a:	4023      	ands	r3, r4
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 800371c:	0349      	lsls	r1, r1, #13
 800371e:	d5ec      	bpl.n	80036fa <HAL_DAC_Start+0x30>
 8003720:	42a3      	cmp	r3, r4
 8003722:	d1ea      	bne.n	80036fa <HAL_DAC_Start+0x30>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8003724:	6853      	ldr	r3, [r2, #4]
 8003726:	2102      	movs	r1, #2
 8003728:	430b      	orrs	r3, r1
 800372a:	6053      	str	r3, [r2, #4]
 800372c:	e7e5      	b.n	80036fa <HAL_DAC_Start+0x30>
  __HAL_LOCK(hdac);
 800372e:	2002      	movs	r0, #2
 8003730:	e7e8      	b.n	8003704 <HAL_DAC_Start+0x3a>
	...

08003734 <HAL_DAC_IRQHandler>:
  * @param  hdac: pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 8003734:	b510      	push	{r4, lr}
 8003736:	0004      	movs	r4, r0
  /* Check underrun flag of DAC channel 1 */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8003738:	6803      	ldr	r3, [r0, #0]
 800373a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800373c:	0492      	lsls	r2, r2, #18
 800373e:	d404      	bmi.n	800374a <HAL_DAC_IRQHandler+0x16>
    /* Error callback */
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
  }
  
  /* Check underrun flag of DAC channel 2 */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 8003740:	6823      	ldr	r3, [r4, #0]
 8003742:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003744:	0092      	lsls	r2, r2, #2
 8003746:	d411      	bmi.n	800376c <HAL_DAC_IRQHandler+0x38>
    CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
      
    /* Error callback */ 
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
  }  
}
 8003748:	bd10      	pop	{r4, pc}
    hdac->State = HAL_DAC_STATE_ERROR;
 800374a:	2204      	movs	r2, #4
 800374c:	7102      	strb	r2, [r0, #4]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 800374e:	6902      	ldr	r2, [r0, #16]
 8003750:	2101      	movs	r1, #1
 8003752:	430a      	orrs	r2, r1
 8003754:	6102      	str	r2, [r0, #16]
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8003756:	2280      	movs	r2, #128	; 0x80
 8003758:	0192      	lsls	r2, r2, #6
 800375a:	635a      	str	r2, [r3, #52]	; 0x34
    CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800375c:	6802      	ldr	r2, [r0, #0]
 800375e:	6813      	ldr	r3, [r2, #0]
 8003760:	490b      	ldr	r1, [pc, #44]	; (8003790 <HAL_DAC_IRQHandler+0x5c>)
 8003762:	400b      	ands	r3, r1
 8003764:	6013      	str	r3, [r2, #0]
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8003766:	f7ff ff8a 	bl	800367e <HAL_DAC_DMAUnderrunCallbackCh1>
 800376a:	e7e9      	b.n	8003740 <HAL_DAC_IRQHandler+0xc>
    hdac->State = HAL_DAC_STATE_ERROR;
 800376c:	2204      	movs	r2, #4
 800376e:	7122      	strb	r2, [r4, #4]
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 8003770:	6922      	ldr	r2, [r4, #16]
 8003772:	2102      	movs	r1, #2
 8003774:	430a      	orrs	r2, r1
 8003776:	6122      	str	r2, [r4, #16]
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 8003778:	2280      	movs	r2, #128	; 0x80
 800377a:	0592      	lsls	r2, r2, #22
 800377c:	635a      	str	r2, [r3, #52]	; 0x34
    CLEAR_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 800377e:	6822      	ldr	r2, [r4, #0]
 8003780:	6813      	ldr	r3, [r2, #0]
 8003782:	4904      	ldr	r1, [pc, #16]	; (8003794 <HAL_DAC_IRQHandler+0x60>)
 8003784:	400b      	ands	r3, r1
 8003786:	6013      	str	r3, [r2, #0]
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8003788:	0020      	movs	r0, r4
 800378a:	f7ff ff9d 	bl	80036c8 <HAL_DACEx_DMAUnderrunCallbackCh2>
}
 800378e:	e7db      	b.n	8003748 <HAL_DAC_IRQHandler+0x14>
 8003790:	ffffefff 	.word	0xffffefff
 8003794:	efffffff 	.word	0xefffffff

08003798 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8003798:	b510      	push	{r4, lr}
 800379a:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0U;
 800379c:	2400      	movs	r4, #0
 800379e:	9401      	str	r4, [sp, #4]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance; 
 80037a0:	6800      	ldr	r0, [r0, #0]
 80037a2:	9001      	str	r0, [sp, #4]
  if(Channel == DAC_CHANNEL_1)
 80037a4:	2900      	cmp	r1, #0
 80037a6:	d008      	beq.n	80037ba <HAL_DAC_SetValue+0x22>
  {
    tmp += DAC_DHR12R1_ALIGNEMENT(Alignment);
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNEMENT(Alignment);
 80037a8:	9901      	ldr	r1, [sp, #4]
 80037aa:	188a      	adds	r2, r1, r2
 80037ac:	3214      	adds	r2, #20
 80037ae:	9201      	str	r2, [sp, #4]
  }

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80037b0:	9a01      	ldr	r2, [sp, #4]
 80037b2:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
}
 80037b4:	2000      	movs	r0, #0
 80037b6:	b002      	add	sp, #8
 80037b8:	bd10      	pop	{r4, pc}
    tmp += DAC_DHR12R1_ALIGNEMENT(Alignment);
 80037ba:	9901      	ldr	r1, [sp, #4]
 80037bc:	188a      	adds	r2, r1, r2
 80037be:	3208      	adds	r2, #8
 80037c0:	9201      	str	r2, [sp, #4]
 80037c2:	e7f5      	b.n	80037b0 <HAL_DAC_SetValue+0x18>

080037c4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{  
 80037c4:	b510      	push	{r4, lr}
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80037c6:	6804      	ldr	r4, [r0, #0]
 80037c8:	6063      	str	r3, [r4, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037ca:	6883      	ldr	r3, [r0, #8]
 80037cc:	2b10      	cmp	r3, #16
 80037ce:	d004      	beq.n	80037da <DMA_SetConfig+0x16>
  }
  /* Memory to Peripheral */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 80037d0:	6803      	ldr	r3, [r0, #0]
 80037d2:	6099      	str	r1, [r3, #8]
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 80037d4:	6803      	ldr	r3, [r0, #0]
 80037d6:	60da      	str	r2, [r3, #12]
  }
}
 80037d8:	bd10      	pop	{r4, pc}
    hdma->Instance->CPAR = DstAddress;
 80037da:	6803      	ldr	r3, [r0, #0]
 80037dc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = SrcAddress;
 80037de:	6803      	ldr	r3, [r0, #0]
 80037e0:	60d9      	str	r1, [r3, #12]
 80037e2:	e7f9      	b.n	80037d8 <DMA_SetConfig+0x14>

080037e4 <HAL_DMA_Init>:
{ 
 80037e4:	b510      	push	{r4, lr}
  if(hdma == NULL)
 80037e6:	2800      	cmp	r0, #0
 80037e8:	d100      	bne.n	80037ec <HAL_DMA_Init+0x8>
 80037ea:	e082      	b.n	80038f2 <HAL_DMA_Init+0x10e>
  if(hdma->State == HAL_DMA_STATE_RESET)
 80037ec:	2325      	movs	r3, #37	; 0x25
 80037ee:	5cc3      	ldrb	r3, [r0, r3]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d102      	bne.n	80037fa <HAL_DMA_Init+0x16>
    hdma->Lock = HAL_UNLOCKED;
 80037f4:	3324      	adds	r3, #36	; 0x24
 80037f6:	2200      	movs	r2, #0
 80037f8:	54c2      	strb	r2, [r0, r3]
  hdma->State = HAL_DMA_STATE_BUSY;
 80037fa:	2325      	movs	r3, #37	; 0x25
 80037fc:	2202      	movs	r2, #2
 80037fe:	54c2      	strb	r2, [r0, r3]
  tmp = hdma->Instance->CCR;
 8003800:	6801      	ldr	r1, [r0, #0]
 8003802:	680b      	ldr	r3, [r1, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003804:	4a3c      	ldr	r2, [pc, #240]	; (80038f8 <HAL_DMA_Init+0x114>)
 8003806:	401a      	ands	r2, r3
  tmp |=  hdma->Init.Direction        |
 8003808:	6883      	ldr	r3, [r0, #8]
 800380a:	68c4      	ldr	r4, [r0, #12]
 800380c:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800380e:	6904      	ldr	r4, [r0, #16]
 8003810:	4323      	orrs	r3, r4
 8003812:	6944      	ldr	r4, [r0, #20]
 8003814:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003816:	6984      	ldr	r4, [r0, #24]
 8003818:	4323      	orrs	r3, r4
 800381a:	69c4      	ldr	r4, [r0, #28]
 800381c:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800381e:	6a04      	ldr	r4, [r0, #32]
 8003820:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8003822:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;  
 8003824:	600b      	str	r3, [r1, #0]
  if (hdma->Instance == DMA1_Channel1)
 8003826:	6803      	ldr	r3, [r0, #0]
 8003828:	4a34      	ldr	r2, [pc, #208]	; (80038fc <HAL_DMA_Init+0x118>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d01c      	beq.n	8003868 <HAL_DMA_Init+0x84>
  else if (hdma->Instance == DMA1_Channel2)
 800382e:	4a34      	ldr	r2, [pc, #208]	; (8003900 <HAL_DMA_Init+0x11c>)
 8003830:	4293      	cmp	r3, r2
 8003832:	d027      	beq.n	8003884 <HAL_DMA_Init+0xa0>
  else if (hdma->Instance == DMA1_Channel3)
 8003834:	4a33      	ldr	r2, [pc, #204]	; (8003904 <HAL_DMA_Init+0x120>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d02f      	beq.n	800389a <HAL_DMA_Init+0xb6>
  else if (hdma->Instance == DMA1_Channel4)
 800383a:	4a33      	ldr	r2, [pc, #204]	; (8003908 <HAL_DMA_Init+0x124>)
 800383c:	4293      	cmp	r3, r2
 800383e:	d037      	beq.n	80038b0 <HAL_DMA_Init+0xcc>
  else if (hdma->Instance == DMA1_Channel5)
 8003840:	4a32      	ldr	r2, [pc, #200]	; (800390c <HAL_DMA_Init+0x128>)
 8003842:	4293      	cmp	r3, r2
 8003844:	d03f      	beq.n	80038c6 <HAL_DMA_Init+0xe2>
  else if (hdma->Instance == DMA1_Channel6)
 8003846:	4a32      	ldr	r2, [pc, #200]	; (8003910 <HAL_DMA_Init+0x12c>)
 8003848:	4293      	cmp	r3, r2
 800384a:	d047      	beq.n	80038dc <HAL_DMA_Init+0xf8>
  else if (hdma->Instance == DMA1_Channel7)
 800384c:	4a31      	ldr	r2, [pc, #196]	; (8003914 <HAL_DMA_Init+0x130>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d113      	bne.n	800387a <HAL_DMA_Init+0x96>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C7S;
 8003852:	4b31      	ldr	r3, [pc, #196]	; (8003918 <HAL_DMA_Init+0x134>)
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	4931      	ldr	r1, [pc, #196]	; (800391c <HAL_DMA_Init+0x138>)
 8003858:	400a      	ands	r2, r1
 800385a:	601a      	str	r2, [r3, #0]
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 24U);
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	6841      	ldr	r1, [r0, #4]
 8003860:	0609      	lsls	r1, r1, #24
 8003862:	430a      	orrs	r2, r1
 8003864:	601a      	str	r2, [r3, #0]
 8003866:	e008      	b.n	800387a <HAL_DMA_Init+0x96>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C1S;
 8003868:	4b2b      	ldr	r3, [pc, #172]	; (8003918 <HAL_DMA_Init+0x134>)
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	210f      	movs	r1, #15
 800386e:	438a      	bics	r2, r1
 8003870:	601a      	str	r2, [r3, #0]
    DMA1_CSELR->CSELR |= hdma->Init.Request;
 8003872:	681a      	ldr	r2, [r3, #0]
 8003874:	6841      	ldr	r1, [r0, #4]
 8003876:	430a      	orrs	r2, r1
 8003878:	601a      	str	r2, [r3, #0]
  hdma->State  = HAL_DMA_STATE_READY;
 800387a:	2325      	movs	r3, #37	; 0x25
 800387c:	2201      	movs	r2, #1
 800387e:	54c2      	strb	r2, [r0, r3]
  return HAL_OK;
 8003880:	2000      	movs	r0, #0
}  
 8003882:	bd10      	pop	{r4, pc}
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C2S;
 8003884:	4b24      	ldr	r3, [pc, #144]	; (8003918 <HAL_DMA_Init+0x134>)
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	21f0      	movs	r1, #240	; 0xf0
 800388a:	438a      	bics	r2, r1
 800388c:	601a      	str	r2, [r3, #0]
    DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << 4U);
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	6841      	ldr	r1, [r0, #4]
 8003892:	0109      	lsls	r1, r1, #4
 8003894:	430a      	orrs	r2, r1
 8003896:	601a      	str	r2, [r3, #0]
 8003898:	e7ef      	b.n	800387a <HAL_DMA_Init+0x96>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C3S;
 800389a:	4b1f      	ldr	r3, [pc, #124]	; (8003918 <HAL_DMA_Init+0x134>)
 800389c:	681a      	ldr	r2, [r3, #0]
 800389e:	4920      	ldr	r1, [pc, #128]	; (8003920 <HAL_DMA_Init+0x13c>)
 80038a0:	400a      	ands	r2, r1
 80038a2:	601a      	str	r2, [r3, #0]
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 8U);
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	6841      	ldr	r1, [r0, #4]
 80038a8:	0209      	lsls	r1, r1, #8
 80038aa:	430a      	orrs	r2, r1
 80038ac:	601a      	str	r2, [r3, #0]
 80038ae:	e7e4      	b.n	800387a <HAL_DMA_Init+0x96>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C4S;
 80038b0:	4b19      	ldr	r3, [pc, #100]	; (8003918 <HAL_DMA_Init+0x134>)
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	491b      	ldr	r1, [pc, #108]	; (8003924 <HAL_DMA_Init+0x140>)
 80038b6:	400a      	ands	r2, r1
 80038b8:	601a      	str	r2, [r3, #0]
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 12U);
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	6841      	ldr	r1, [r0, #4]
 80038be:	0309      	lsls	r1, r1, #12
 80038c0:	430a      	orrs	r2, r1
 80038c2:	601a      	str	r2, [r3, #0]
 80038c4:	e7d9      	b.n	800387a <HAL_DMA_Init+0x96>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C5S;
 80038c6:	4b14      	ldr	r3, [pc, #80]	; (8003918 <HAL_DMA_Init+0x134>)
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	4917      	ldr	r1, [pc, #92]	; (8003928 <HAL_DMA_Init+0x144>)
 80038cc:	400a      	ands	r2, r1
 80038ce:	601a      	str	r2, [r3, #0]
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 16U);
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	6841      	ldr	r1, [r0, #4]
 80038d4:	0409      	lsls	r1, r1, #16
 80038d6:	430a      	orrs	r2, r1
 80038d8:	601a      	str	r2, [r3, #0]
 80038da:	e7ce      	b.n	800387a <HAL_DMA_Init+0x96>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C6S;
 80038dc:	4b0e      	ldr	r3, [pc, #56]	; (8003918 <HAL_DMA_Init+0x134>)
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	4912      	ldr	r1, [pc, #72]	; (800392c <HAL_DMA_Init+0x148>)
 80038e2:	400a      	ands	r2, r1
 80038e4:	601a      	str	r2, [r3, #0]
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << 20U);
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	6841      	ldr	r1, [r0, #4]
 80038ea:	0509      	lsls	r1, r1, #20
 80038ec:	430a      	orrs	r2, r1
 80038ee:	601a      	str	r2, [r3, #0]
 80038f0:	e7c3      	b.n	800387a <HAL_DMA_Init+0x96>
    return HAL_ERROR;
 80038f2:	2001      	movs	r0, #1
 80038f4:	e7c5      	b.n	8003882 <HAL_DMA_Init+0x9e>
 80038f6:	46c0      	nop			; (mov r8, r8)
 80038f8:	ffffc00f 	.word	0xffffc00f
 80038fc:	40020008 	.word	0x40020008
 8003900:	4002001c 	.word	0x4002001c
 8003904:	40020030 	.word	0x40020030
 8003908:	40020044 	.word	0x40020044
 800390c:	40020058 	.word	0x40020058
 8003910:	4002006c 	.word	0x4002006c
 8003914:	40020080 	.word	0x40020080
 8003918:	400200a8 	.word	0x400200a8
 800391c:	f0ffffff 	.word	0xf0ffffff
 8003920:	fffff0ff 	.word	0xfffff0ff
 8003924:	ffff0fff 	.word	0xffff0fff
 8003928:	fff0ffff 	.word	0xfff0ffff
 800392c:	ff0fffff 	.word	0xff0fffff

08003930 <HAL_DMA_DeInit>:
{
 8003930:	b500      	push	{lr}
  if(hdma == NULL)
 8003932:	2800      	cmp	r0, #0
 8003934:	d100      	bne.n	8003938 <HAL_DMA_DeInit+0x8>
 8003936:	e0f5      	b.n	8003b24 <HAL_DMA_DeInit+0x1f4>
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8003938:	2325      	movs	r3, #37	; 0x25
 800393a:	5cc3      	ldrb	r3, [r0, r3]
 800393c:	2b02      	cmp	r3, #2
 800393e:	d100      	bne.n	8003942 <HAL_DMA_DeInit+0x12>
 8003940:	e0f2      	b.n	8003b28 <HAL_DMA_DeInit+0x1f8>
  __HAL_DMA_DISABLE(hdma);
 8003942:	6802      	ldr	r2, [r0, #0]
 8003944:	6813      	ldr	r3, [r2, #0]
 8003946:	2101      	movs	r1, #1
 8003948:	438b      	bics	r3, r1
 800394a:	6013      	str	r3, [r2, #0]
  hdma->Instance->CCR  = 0U;
 800394c:	6802      	ldr	r2, [r0, #0]
 800394e:	2300      	movs	r3, #0
 8003950:	6013      	str	r3, [r2, #0]
  hdma->Instance->CNDTR = 0U;
 8003952:	6802      	ldr	r2, [r0, #0]
 8003954:	6053      	str	r3, [r2, #4]
  hdma->Instance->CPAR  = 0U;
 8003956:	6802      	ldr	r2, [r0, #0]
 8003958:	6093      	str	r3, [r2, #8]
  hdma->Instance->CMAR = 0U;
 800395a:	6802      	ldr	r2, [r0, #0]
 800395c:	60d3      	str	r3, [r2, #12]
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800395e:	6803      	ldr	r3, [r0, #0]
 8003960:	4a72      	ldr	r2, [pc, #456]	; (8003b2c <HAL_DMA_DeInit+0x1fc>)
 8003962:	4293      	cmp	r3, r2
 8003964:	d014      	beq.n	8003990 <HAL_DMA_DeInit+0x60>
 8003966:	4a72      	ldr	r2, [pc, #456]	; (8003b30 <HAL_DMA_DeInit+0x200>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d02a      	beq.n	80039c2 <HAL_DMA_DeInit+0x92>
 800396c:	4a71      	ldr	r2, [pc, #452]	; (8003b34 <HAL_DMA_DeInit+0x204>)
 800396e:	4293      	cmp	r3, r2
 8003970:	d029      	beq.n	80039c6 <HAL_DMA_DeInit+0x96>
 8003972:	4a71      	ldr	r2, [pc, #452]	; (8003b38 <HAL_DMA_DeInit+0x208>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d029      	beq.n	80039cc <HAL_DMA_DeInit+0x9c>
 8003978:	4a70      	ldr	r2, [pc, #448]	; (8003b3c <HAL_DMA_DeInit+0x20c>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d029      	beq.n	80039d2 <HAL_DMA_DeInit+0xa2>
 800397e:	4a70      	ldr	r2, [pc, #448]	; (8003b40 <HAL_DMA_DeInit+0x210>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d002      	beq.n	800398a <HAL_DMA_DeInit+0x5a>
 8003984:	2280      	movs	r2, #128	; 0x80
 8003986:	0452      	lsls	r2, r2, #17
 8003988:	e003      	b.n	8003992 <HAL_DMA_DeInit+0x62>
 800398a:	2280      	movs	r2, #128	; 0x80
 800398c:	0352      	lsls	r2, r2, #13
 800398e:	e000      	b.n	8003992 <HAL_DMA_DeInit+0x62>
 8003990:	2201      	movs	r2, #1
 8003992:	4b6c      	ldr	r3, [pc, #432]	; (8003b44 <HAL_DMA_DeInit+0x214>)
 8003994:	605a      	str	r2, [r3, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003996:	6803      	ldr	r3, [r0, #0]
 8003998:	4a64      	ldr	r2, [pc, #400]	; (8003b2c <HAL_DMA_DeInit+0x1fc>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d01f      	beq.n	80039de <HAL_DMA_DeInit+0xae>
 800399e:	4a64      	ldr	r2, [pc, #400]	; (8003b30 <HAL_DMA_DeInit+0x200>)
 80039a0:	4293      	cmp	r3, r2
 80039a2:	d035      	beq.n	8003a10 <HAL_DMA_DeInit+0xe0>
 80039a4:	4a63      	ldr	r2, [pc, #396]	; (8003b34 <HAL_DMA_DeInit+0x204>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d034      	beq.n	8003a14 <HAL_DMA_DeInit+0xe4>
 80039aa:	4a63      	ldr	r2, [pc, #396]	; (8003b38 <HAL_DMA_DeInit+0x208>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d034      	beq.n	8003a1a <HAL_DMA_DeInit+0xea>
 80039b0:	4a62      	ldr	r2, [pc, #392]	; (8003b3c <HAL_DMA_DeInit+0x20c>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d034      	beq.n	8003a20 <HAL_DMA_DeInit+0xf0>
 80039b6:	4a62      	ldr	r2, [pc, #392]	; (8003b40 <HAL_DMA_DeInit+0x210>)
 80039b8:	4293      	cmp	r3, r2
 80039ba:	d00d      	beq.n	80039d8 <HAL_DMA_DeInit+0xa8>
 80039bc:	2280      	movs	r2, #128	; 0x80
 80039be:	0492      	lsls	r2, r2, #18
 80039c0:	e00e      	b.n	80039e0 <HAL_DMA_DeInit+0xb0>
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80039c2:	2210      	movs	r2, #16
 80039c4:	e7e5      	b.n	8003992 <HAL_DMA_DeInit+0x62>
 80039c6:	2280      	movs	r2, #128	; 0x80
 80039c8:	0052      	lsls	r2, r2, #1
 80039ca:	e7e2      	b.n	8003992 <HAL_DMA_DeInit+0x62>
 80039cc:	2280      	movs	r2, #128	; 0x80
 80039ce:	0152      	lsls	r2, r2, #5
 80039d0:	e7df      	b.n	8003992 <HAL_DMA_DeInit+0x62>
 80039d2:	2280      	movs	r2, #128	; 0x80
 80039d4:	0252      	lsls	r2, r2, #9
 80039d6:	e7dc      	b.n	8003992 <HAL_DMA_DeInit+0x62>
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80039d8:	2280      	movs	r2, #128	; 0x80
 80039da:	0392      	lsls	r2, r2, #14
 80039dc:	e000      	b.n	80039e0 <HAL_DMA_DeInit+0xb0>
 80039de:	2202      	movs	r2, #2
 80039e0:	4b58      	ldr	r3, [pc, #352]	; (8003b44 <HAL_DMA_DeInit+0x214>)
 80039e2:	605a      	str	r2, [r3, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80039e4:	6803      	ldr	r3, [r0, #0]
 80039e6:	4a51      	ldr	r2, [pc, #324]	; (8003b2c <HAL_DMA_DeInit+0x1fc>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d01f      	beq.n	8003a2c <HAL_DMA_DeInit+0xfc>
 80039ec:	4a50      	ldr	r2, [pc, #320]	; (8003b30 <HAL_DMA_DeInit+0x200>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d035      	beq.n	8003a5e <HAL_DMA_DeInit+0x12e>
 80039f2:	4a50      	ldr	r2, [pc, #320]	; (8003b34 <HAL_DMA_DeInit+0x204>)
 80039f4:	4293      	cmp	r3, r2
 80039f6:	d034      	beq.n	8003a62 <HAL_DMA_DeInit+0x132>
 80039f8:	4a4f      	ldr	r2, [pc, #316]	; (8003b38 <HAL_DMA_DeInit+0x208>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d034      	beq.n	8003a68 <HAL_DMA_DeInit+0x138>
 80039fe:	4a4f      	ldr	r2, [pc, #316]	; (8003b3c <HAL_DMA_DeInit+0x20c>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d034      	beq.n	8003a6e <HAL_DMA_DeInit+0x13e>
 8003a04:	4a4e      	ldr	r2, [pc, #312]	; (8003b40 <HAL_DMA_DeInit+0x210>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d00d      	beq.n	8003a26 <HAL_DMA_DeInit+0xf6>
 8003a0a:	2280      	movs	r2, #128	; 0x80
 8003a0c:	0512      	lsls	r2, r2, #20
 8003a0e:	e00e      	b.n	8003a2e <HAL_DMA_DeInit+0xfe>
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003a10:	2220      	movs	r2, #32
 8003a12:	e7e5      	b.n	80039e0 <HAL_DMA_DeInit+0xb0>
 8003a14:	2280      	movs	r2, #128	; 0x80
 8003a16:	0092      	lsls	r2, r2, #2
 8003a18:	e7e2      	b.n	80039e0 <HAL_DMA_DeInit+0xb0>
 8003a1a:	2280      	movs	r2, #128	; 0x80
 8003a1c:	0192      	lsls	r2, r2, #6
 8003a1e:	e7df      	b.n	80039e0 <HAL_DMA_DeInit+0xb0>
 8003a20:	2280      	movs	r2, #128	; 0x80
 8003a22:	0292      	lsls	r2, r2, #10
 8003a24:	e7dc      	b.n	80039e0 <HAL_DMA_DeInit+0xb0>
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003a26:	2280      	movs	r2, #128	; 0x80
 8003a28:	0412      	lsls	r2, r2, #16
 8003a2a:	e000      	b.n	8003a2e <HAL_DMA_DeInit+0xfe>
 8003a2c:	2208      	movs	r2, #8
 8003a2e:	4b45      	ldr	r3, [pc, #276]	; (8003b44 <HAL_DMA_DeInit+0x214>)
 8003a30:	605a      	str	r2, [r3, #4]
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003a32:	6803      	ldr	r3, [r0, #0]
 8003a34:	4a3d      	ldr	r2, [pc, #244]	; (8003b2c <HAL_DMA_DeInit+0x1fc>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d01f      	beq.n	8003a7a <HAL_DMA_DeInit+0x14a>
 8003a3a:	4a3d      	ldr	r2, [pc, #244]	; (8003b30 <HAL_DMA_DeInit+0x200>)
 8003a3c:	4293      	cmp	r3, r2
 8003a3e:	d03b      	beq.n	8003ab8 <HAL_DMA_DeInit+0x188>
 8003a40:	4a3c      	ldr	r2, [pc, #240]	; (8003b34 <HAL_DMA_DeInit+0x204>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d03a      	beq.n	8003abc <HAL_DMA_DeInit+0x18c>
 8003a46:	4a3c      	ldr	r2, [pc, #240]	; (8003b38 <HAL_DMA_DeInit+0x208>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d03a      	beq.n	8003ac2 <HAL_DMA_DeInit+0x192>
 8003a4c:	4a3b      	ldr	r2, [pc, #236]	; (8003b3c <HAL_DMA_DeInit+0x20c>)
 8003a4e:	4293      	cmp	r3, r2
 8003a50:	d03a      	beq.n	8003ac8 <HAL_DMA_DeInit+0x198>
 8003a52:	4a3b      	ldr	r2, [pc, #236]	; (8003b40 <HAL_DMA_DeInit+0x210>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d00d      	beq.n	8003a74 <HAL_DMA_DeInit+0x144>
 8003a58:	2280      	movs	r2, #128	; 0x80
 8003a5a:	04d2      	lsls	r2, r2, #19
 8003a5c:	e00e      	b.n	8003a7c <HAL_DMA_DeInit+0x14c>
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003a5e:	2280      	movs	r2, #128	; 0x80
 8003a60:	e7e5      	b.n	8003a2e <HAL_DMA_DeInit+0xfe>
 8003a62:	2280      	movs	r2, #128	; 0x80
 8003a64:	0112      	lsls	r2, r2, #4
 8003a66:	e7e2      	b.n	8003a2e <HAL_DMA_DeInit+0xfe>
 8003a68:	2280      	movs	r2, #128	; 0x80
 8003a6a:	0212      	lsls	r2, r2, #8
 8003a6c:	e7df      	b.n	8003a2e <HAL_DMA_DeInit+0xfe>
 8003a6e:	2280      	movs	r2, #128	; 0x80
 8003a70:	0312      	lsls	r2, r2, #12
 8003a72:	e7dc      	b.n	8003a2e <HAL_DMA_DeInit+0xfe>
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003a74:	2280      	movs	r2, #128	; 0x80
 8003a76:	03d2      	lsls	r2, r2, #15
 8003a78:	e000      	b.n	8003a7c <HAL_DMA_DeInit+0x14c>
 8003a7a:	2204      	movs	r2, #4
 8003a7c:	4b31      	ldr	r3, [pc, #196]	; (8003b44 <HAL_DMA_DeInit+0x214>)
 8003a7e:	605a      	str	r2, [r3, #4]
  if (hdma->Instance == DMA1_Channel1)
 8003a80:	6803      	ldr	r3, [r0, #0]
 8003a82:	4a2a      	ldr	r2, [pc, #168]	; (8003b2c <HAL_DMA_DeInit+0x1fc>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d022      	beq.n	8003ace <HAL_DMA_DeInit+0x19e>
  else if (hdma->Instance == DMA1_Channel2)
 8003a88:	4a29      	ldr	r2, [pc, #164]	; (8003b30 <HAL_DMA_DeInit+0x200>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d02c      	beq.n	8003ae8 <HAL_DMA_DeInit+0x1b8>
  else if (hdma->Instance == DMA1_Channel3)
 8003a8e:	4a29      	ldr	r2, [pc, #164]	; (8003b34 <HAL_DMA_DeInit+0x204>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d02f      	beq.n	8003af4 <HAL_DMA_DeInit+0x1c4>
  else if (hdma->Instance == DMA1_Channel4)
 8003a94:	4a28      	ldr	r2, [pc, #160]	; (8003b38 <HAL_DMA_DeInit+0x208>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d032      	beq.n	8003b00 <HAL_DMA_DeInit+0x1d0>
  else if (hdma->Instance == DMA1_Channel5)
 8003a9a:	4a28      	ldr	r2, [pc, #160]	; (8003b3c <HAL_DMA_DeInit+0x20c>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d035      	beq.n	8003b0c <HAL_DMA_DeInit+0x1dc>
  else if (hdma->Instance == DMA1_Channel6)
 8003aa0:	4a27      	ldr	r2, [pc, #156]	; (8003b40 <HAL_DMA_DeInit+0x210>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d038      	beq.n	8003b18 <HAL_DMA_DeInit+0x1e8>
  else if (hdma->Instance == DMA1_Channel7)
 8003aa6:	4a28      	ldr	r2, [pc, #160]	; (8003b48 <HAL_DMA_DeInit+0x218>)
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	d115      	bne.n	8003ad8 <HAL_DMA_DeInit+0x1a8>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C7S;
 8003aac:	4a27      	ldr	r2, [pc, #156]	; (8003b4c <HAL_DMA_DeInit+0x21c>)
 8003aae:	6813      	ldr	r3, [r2, #0]
 8003ab0:	4927      	ldr	r1, [pc, #156]	; (8003b50 <HAL_DMA_DeInit+0x220>)
 8003ab2:	400b      	ands	r3, r1
 8003ab4:	6013      	str	r3, [r2, #0]
 8003ab6:	e00f      	b.n	8003ad8 <HAL_DMA_DeInit+0x1a8>
  __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003ab8:	2240      	movs	r2, #64	; 0x40
 8003aba:	e7df      	b.n	8003a7c <HAL_DMA_DeInit+0x14c>
 8003abc:	2280      	movs	r2, #128	; 0x80
 8003abe:	00d2      	lsls	r2, r2, #3
 8003ac0:	e7dc      	b.n	8003a7c <HAL_DMA_DeInit+0x14c>
 8003ac2:	2280      	movs	r2, #128	; 0x80
 8003ac4:	01d2      	lsls	r2, r2, #7
 8003ac6:	e7d9      	b.n	8003a7c <HAL_DMA_DeInit+0x14c>
 8003ac8:	2280      	movs	r2, #128	; 0x80
 8003aca:	02d2      	lsls	r2, r2, #11
 8003acc:	e7d6      	b.n	8003a7c <HAL_DMA_DeInit+0x14c>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C1S;
 8003ace:	4a1f      	ldr	r2, [pc, #124]	; (8003b4c <HAL_DMA_DeInit+0x21c>)
 8003ad0:	6813      	ldr	r3, [r2, #0]
 8003ad2:	210f      	movs	r1, #15
 8003ad4:	438b      	bics	r3, r1
 8003ad6:	6013      	str	r3, [r2, #0]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ad8:	2300      	movs	r3, #0
 8003ada:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->State = HAL_DMA_STATE_RESET;
 8003adc:	2225      	movs	r2, #37	; 0x25
 8003ade:	5483      	strb	r3, [r0, r2]
  __HAL_UNLOCK(hdma);
 8003ae0:	3a01      	subs	r2, #1
 8003ae2:	5483      	strb	r3, [r0, r2]
  return HAL_OK;
 8003ae4:	2000      	movs	r0, #0
}
 8003ae6:	bd00      	pop	{pc}
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C2S;
 8003ae8:	4a18      	ldr	r2, [pc, #96]	; (8003b4c <HAL_DMA_DeInit+0x21c>)
 8003aea:	6813      	ldr	r3, [r2, #0]
 8003aec:	21f0      	movs	r1, #240	; 0xf0
 8003aee:	438b      	bics	r3, r1
 8003af0:	6013      	str	r3, [r2, #0]
 8003af2:	e7f1      	b.n	8003ad8 <HAL_DMA_DeInit+0x1a8>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C3S;
 8003af4:	4a15      	ldr	r2, [pc, #84]	; (8003b4c <HAL_DMA_DeInit+0x21c>)
 8003af6:	6813      	ldr	r3, [r2, #0]
 8003af8:	4916      	ldr	r1, [pc, #88]	; (8003b54 <HAL_DMA_DeInit+0x224>)
 8003afa:	400b      	ands	r3, r1
 8003afc:	6013      	str	r3, [r2, #0]
 8003afe:	e7eb      	b.n	8003ad8 <HAL_DMA_DeInit+0x1a8>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C4S;
 8003b00:	4a12      	ldr	r2, [pc, #72]	; (8003b4c <HAL_DMA_DeInit+0x21c>)
 8003b02:	6813      	ldr	r3, [r2, #0]
 8003b04:	4914      	ldr	r1, [pc, #80]	; (8003b58 <HAL_DMA_DeInit+0x228>)
 8003b06:	400b      	ands	r3, r1
 8003b08:	6013      	str	r3, [r2, #0]
 8003b0a:	e7e5      	b.n	8003ad8 <HAL_DMA_DeInit+0x1a8>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C5S;
 8003b0c:	4a0f      	ldr	r2, [pc, #60]	; (8003b4c <HAL_DMA_DeInit+0x21c>)
 8003b0e:	6813      	ldr	r3, [r2, #0]
 8003b10:	4912      	ldr	r1, [pc, #72]	; (8003b5c <HAL_DMA_DeInit+0x22c>)
 8003b12:	400b      	ands	r3, r1
 8003b14:	6013      	str	r3, [r2, #0]
 8003b16:	e7df      	b.n	8003ad8 <HAL_DMA_DeInit+0x1a8>
    DMA1_CSELR->CSELR &= ~DMA_CSELR_C6S;
 8003b18:	4a0c      	ldr	r2, [pc, #48]	; (8003b4c <HAL_DMA_DeInit+0x21c>)
 8003b1a:	6813      	ldr	r3, [r2, #0]
 8003b1c:	4910      	ldr	r1, [pc, #64]	; (8003b60 <HAL_DMA_DeInit+0x230>)
 8003b1e:	400b      	ands	r3, r1
 8003b20:	6013      	str	r3, [r2, #0]
 8003b22:	e7d9      	b.n	8003ad8 <HAL_DMA_DeInit+0x1a8>
    return HAL_ERROR;
 8003b24:	2001      	movs	r0, #1
 8003b26:	e7de      	b.n	8003ae6 <HAL_DMA_DeInit+0x1b6>
    return HAL_ERROR;
 8003b28:	2001      	movs	r0, #1
 8003b2a:	e7dc      	b.n	8003ae6 <HAL_DMA_DeInit+0x1b6>
 8003b2c:	40020008 	.word	0x40020008
 8003b30:	4002001c 	.word	0x4002001c
 8003b34:	40020030 	.word	0x40020030
 8003b38:	40020044 	.word	0x40020044
 8003b3c:	40020058 	.word	0x40020058
 8003b40:	4002006c 	.word	0x4002006c
 8003b44:	40020000 	.word	0x40020000
 8003b48:	40020080 	.word	0x40020080
 8003b4c:	400200a8 	.word	0x400200a8
 8003b50:	f0ffffff 	.word	0xf0ffffff
 8003b54:	fffff0ff 	.word	0xfffff0ff
 8003b58:	ffff0fff 	.word	0xffff0fff
 8003b5c:	fff0ffff 	.word	0xfff0ffff
 8003b60:	ff0fffff 	.word	0xff0fffff

08003b64 <HAL_DMA_Start_IT>:
{
 8003b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003b66:	0004      	movs	r4, r0
  __HAL_LOCK(hdma);
 8003b68:	2024      	movs	r0, #36	; 0x24
 8003b6a:	5c20      	ldrb	r0, [r4, r0]
 8003b6c:	2801      	cmp	r0, #1
 8003b6e:	d020      	beq.n	8003bb2 <HAL_DMA_Start_IT+0x4e>
 8003b70:	2501      	movs	r5, #1
 8003b72:	2024      	movs	r0, #36	; 0x24
 8003b74:	5425      	strb	r5, [r4, r0]
  hdma->State = HAL_DMA_STATE_BUSY;  
 8003b76:	2602      	movs	r6, #2
 8003b78:	3001      	adds	r0, #1
 8003b7a:	5426      	strb	r6, [r4, r0]
  __HAL_DMA_DISABLE(hdma);
 8003b7c:	6827      	ldr	r7, [r4, #0]
 8003b7e:	6838      	ldr	r0, [r7, #0]
 8003b80:	43a8      	bics	r0, r5
 8003b82:	6038      	str	r0, [r7, #0]
  DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003b84:	0020      	movs	r0, r4
 8003b86:	f7ff fe1d 	bl	80037c4 <DMA_SetConfig>
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8003b8a:	6822      	ldr	r2, [r4, #0]
 8003b8c:	6813      	ldr	r3, [r2, #0]
 8003b8e:	4333      	orrs	r3, r6
 8003b90:	6013      	str	r3, [r2, #0]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 8003b92:	6822      	ldr	r2, [r4, #0]
 8003b94:	6813      	ldr	r3, [r2, #0]
 8003b96:	2104      	movs	r1, #4
 8003b98:	430b      	orrs	r3, r1
 8003b9a:	6013      	str	r3, [r2, #0]
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8003b9c:	6822      	ldr	r2, [r4, #0]
 8003b9e:	6813      	ldr	r3, [r2, #0]
 8003ba0:	3104      	adds	r1, #4
 8003ba2:	430b      	orrs	r3, r1
 8003ba4:	6013      	str	r3, [r2, #0]
  __HAL_DMA_ENABLE(hdma);   
 8003ba6:	6822      	ldr	r2, [r4, #0]
 8003ba8:	6813      	ldr	r3, [r2, #0]
 8003baa:	432b      	orrs	r3, r5
 8003bac:	6013      	str	r3, [r2, #0]
  return HAL_OK;    
 8003bae:	2000      	movs	r0, #0
} 
 8003bb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma);
 8003bb2:	2002      	movs	r0, #2
 8003bb4:	e7fc      	b.n	8003bb0 <HAL_DMA_Start_IT+0x4c>
	...

08003bb8 <HAL_DMA_Abort_IT>:
{  
 8003bb8:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003bba:	2325      	movs	r3, #37	; 0x25
 8003bbc:	5cc3      	ldrb	r3, [r0, r3]
 8003bbe:	2b02      	cmp	r3, #2
 8003bc0:	d003      	beq.n	8003bca <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003bc2:	2304      	movs	r3, #4
 8003bc4:	63c3      	str	r3, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8003bc6:	2001      	movs	r0, #1
}
 8003bc8:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bca:	6802      	ldr	r2, [r0, #0]
 8003bcc:	6813      	ldr	r3, [r2, #0]
 8003bce:	210e      	movs	r1, #14
 8003bd0:	438b      	bics	r3, r1
 8003bd2:	6013      	str	r3, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8003bd4:	6802      	ldr	r2, [r0, #0]
 8003bd6:	6813      	ldr	r3, [r2, #0]
 8003bd8:	390d      	subs	r1, #13
 8003bda:	438b      	bics	r3, r1
 8003bdc:	6013      	str	r3, [r2, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003bde:	6803      	ldr	r3, [r0, #0]
 8003be0:	4a19      	ldr	r2, [pc, #100]	; (8003c48 <HAL_DMA_Abort_IT+0x90>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d014      	beq.n	8003c10 <HAL_DMA_Abort_IT+0x58>
 8003be6:	4a19      	ldr	r2, [pc, #100]	; (8003c4c <HAL_DMA_Abort_IT+0x94>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d020      	beq.n	8003c2e <HAL_DMA_Abort_IT+0x76>
 8003bec:	4a18      	ldr	r2, [pc, #96]	; (8003c50 <HAL_DMA_Abort_IT+0x98>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	d01f      	beq.n	8003c32 <HAL_DMA_Abort_IT+0x7a>
 8003bf2:	4a18      	ldr	r2, [pc, #96]	; (8003c54 <HAL_DMA_Abort_IT+0x9c>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d01f      	beq.n	8003c38 <HAL_DMA_Abort_IT+0x80>
 8003bf8:	4a17      	ldr	r2, [pc, #92]	; (8003c58 <HAL_DMA_Abort_IT+0xa0>)
 8003bfa:	4293      	cmp	r3, r2
 8003bfc:	d01f      	beq.n	8003c3e <HAL_DMA_Abort_IT+0x86>
 8003bfe:	4a17      	ldr	r2, [pc, #92]	; (8003c5c <HAL_DMA_Abort_IT+0xa4>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d002      	beq.n	8003c0a <HAL_DMA_Abort_IT+0x52>
 8003c04:	2280      	movs	r2, #128	; 0x80
 8003c06:	0452      	lsls	r2, r2, #17
 8003c08:	e003      	b.n	8003c12 <HAL_DMA_Abort_IT+0x5a>
 8003c0a:	2280      	movs	r2, #128	; 0x80
 8003c0c:	0352      	lsls	r2, r2, #13
 8003c0e:	e000      	b.n	8003c12 <HAL_DMA_Abort_IT+0x5a>
 8003c10:	2201      	movs	r2, #1
 8003c12:	4b13      	ldr	r3, [pc, #76]	; (8003c60 <HAL_DMA_Abort_IT+0xa8>)
 8003c14:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8003c16:	2325      	movs	r3, #37	; 0x25
 8003c18:	2201      	movs	r2, #1
 8003c1a:	54c2      	strb	r2, [r0, r3]
    __HAL_UNLOCK(hdma);
 8003c1c:	3b01      	subs	r3, #1
 8003c1e:	2200      	movs	r2, #0
 8003c20:	54c2      	strb	r2, [r0, r3]
    if(hdma->XferAbortCallback != NULL)
 8003c22:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d00d      	beq.n	8003c44 <HAL_DMA_Abort_IT+0x8c>
      hdma->XferAbortCallback(hdma);
 8003c28:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8003c2a:	2000      	movs	r0, #0
 8003c2c:	e7cc      	b.n	8003bc8 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003c2e:	2210      	movs	r2, #16
 8003c30:	e7ef      	b.n	8003c12 <HAL_DMA_Abort_IT+0x5a>
 8003c32:	2280      	movs	r2, #128	; 0x80
 8003c34:	0052      	lsls	r2, r2, #1
 8003c36:	e7ec      	b.n	8003c12 <HAL_DMA_Abort_IT+0x5a>
 8003c38:	2280      	movs	r2, #128	; 0x80
 8003c3a:	0152      	lsls	r2, r2, #5
 8003c3c:	e7e9      	b.n	8003c12 <HAL_DMA_Abort_IT+0x5a>
 8003c3e:	2280      	movs	r2, #128	; 0x80
 8003c40:	0252      	lsls	r2, r2, #9
 8003c42:	e7e6      	b.n	8003c12 <HAL_DMA_Abort_IT+0x5a>
  HAL_StatusTypeDef status = HAL_OK;
 8003c44:	2000      	movs	r0, #0
 8003c46:	e7bf      	b.n	8003bc8 <HAL_DMA_Abort_IT+0x10>
 8003c48:	40020008 	.word	0x40020008
 8003c4c:	4002001c 	.word	0x4002001c
 8003c50:	40020030 	.word	0x40020030
 8003c54:	40020044 	.word	0x40020044
 8003c58:	40020058 	.word	0x40020058
 8003c5c:	4002006c 	.word	0x4002006c
 8003c60:	40020000 	.word	0x40020000

08003c64 <HAL_DMA_IRQHandler>:
{        
 8003c64:	b510      	push	{r4, lr}
 8003c66:	0004      	movs	r4, r0
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8003c68:	4b97      	ldr	r3, [pc, #604]	; (8003ec8 <HAL_DMA_IRQHandler+0x264>)
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	6803      	ldr	r3, [r0, #0]
 8003c6e:	4997      	ldr	r1, [pc, #604]	; (8003ecc <HAL_DMA_IRQHandler+0x268>)
 8003c70:	428b      	cmp	r3, r1
 8003c72:	d014      	beq.n	8003c9e <HAL_DMA_IRQHandler+0x3a>
 8003c74:	4996      	ldr	r1, [pc, #600]	; (8003ed0 <HAL_DMA_IRQHandler+0x26c>)
 8003c76:	428b      	cmp	r3, r1
 8003c78:	d031      	beq.n	8003cde <HAL_DMA_IRQHandler+0x7a>
 8003c7a:	4996      	ldr	r1, [pc, #600]	; (8003ed4 <HAL_DMA_IRQHandler+0x270>)
 8003c7c:	428b      	cmp	r3, r1
 8003c7e:	d030      	beq.n	8003ce2 <HAL_DMA_IRQHandler+0x7e>
 8003c80:	4995      	ldr	r1, [pc, #596]	; (8003ed8 <HAL_DMA_IRQHandler+0x274>)
 8003c82:	428b      	cmp	r3, r1
 8003c84:	d030      	beq.n	8003ce8 <HAL_DMA_IRQHandler+0x84>
 8003c86:	4995      	ldr	r1, [pc, #596]	; (8003edc <HAL_DMA_IRQHandler+0x278>)
 8003c88:	428b      	cmp	r3, r1
 8003c8a:	d030      	beq.n	8003cee <HAL_DMA_IRQHandler+0x8a>
 8003c8c:	4994      	ldr	r1, [pc, #592]	; (8003ee0 <HAL_DMA_IRQHandler+0x27c>)
 8003c8e:	428b      	cmp	r3, r1
 8003c90:	d002      	beq.n	8003c98 <HAL_DMA_IRQHandler+0x34>
 8003c92:	2180      	movs	r1, #128	; 0x80
 8003c94:	0509      	lsls	r1, r1, #20
 8003c96:	e003      	b.n	8003ca0 <HAL_DMA_IRQHandler+0x3c>
 8003c98:	2180      	movs	r1, #128	; 0x80
 8003c9a:	0409      	lsls	r1, r1, #16
 8003c9c:	e000      	b.n	8003ca0 <HAL_DMA_IRQHandler+0x3c>
 8003c9e:	2108      	movs	r1, #8
 8003ca0:	4211      	tst	r1, r2
 8003ca2:	d03c      	beq.n	8003d1e <HAL_DMA_IRQHandler+0xba>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	0712      	lsls	r2, r2, #28
 8003ca8:	d539      	bpl.n	8003d1e <HAL_DMA_IRQHandler+0xba>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8003caa:	681a      	ldr	r2, [r3, #0]
 8003cac:	2108      	movs	r1, #8
 8003cae:	438a      	bics	r2, r1
 8003cb0:	601a      	str	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003cb2:	6823      	ldr	r3, [r4, #0]
 8003cb4:	4a85      	ldr	r2, [pc, #532]	; (8003ecc <HAL_DMA_IRQHandler+0x268>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d01f      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x96>
 8003cba:	4a85      	ldr	r2, [pc, #532]	; (8003ed0 <HAL_DMA_IRQHandler+0x26c>)
 8003cbc:	4293      	cmp	r3, r2
 8003cbe:	d046      	beq.n	8003d4e <HAL_DMA_IRQHandler+0xea>
 8003cc0:	4a84      	ldr	r2, [pc, #528]	; (8003ed4 <HAL_DMA_IRQHandler+0x270>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d045      	beq.n	8003d52 <HAL_DMA_IRQHandler+0xee>
 8003cc6:	4a84      	ldr	r2, [pc, #528]	; (8003ed8 <HAL_DMA_IRQHandler+0x274>)
 8003cc8:	4293      	cmp	r3, r2
 8003cca:	d045      	beq.n	8003d58 <HAL_DMA_IRQHandler+0xf4>
 8003ccc:	4a83      	ldr	r2, [pc, #524]	; (8003edc <HAL_DMA_IRQHandler+0x278>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d045      	beq.n	8003d5e <HAL_DMA_IRQHandler+0xfa>
 8003cd2:	4a83      	ldr	r2, [pc, #524]	; (8003ee0 <HAL_DMA_IRQHandler+0x27c>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d00d      	beq.n	8003cf4 <HAL_DMA_IRQHandler+0x90>
 8003cd8:	2280      	movs	r2, #128	; 0x80
 8003cda:	0512      	lsls	r2, r2, #20
 8003cdc:	e00e      	b.n	8003cfc <HAL_DMA_IRQHandler+0x98>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8003cde:	2180      	movs	r1, #128	; 0x80
 8003ce0:	e7de      	b.n	8003ca0 <HAL_DMA_IRQHandler+0x3c>
 8003ce2:	2180      	movs	r1, #128	; 0x80
 8003ce4:	0109      	lsls	r1, r1, #4
 8003ce6:	e7db      	b.n	8003ca0 <HAL_DMA_IRQHandler+0x3c>
 8003ce8:	2180      	movs	r1, #128	; 0x80
 8003cea:	0209      	lsls	r1, r1, #8
 8003cec:	e7d8      	b.n	8003ca0 <HAL_DMA_IRQHandler+0x3c>
 8003cee:	2180      	movs	r1, #128	; 0x80
 8003cf0:	0309      	lsls	r1, r1, #12
 8003cf2:	e7d5      	b.n	8003ca0 <HAL_DMA_IRQHandler+0x3c>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003cf4:	2280      	movs	r2, #128	; 0x80
 8003cf6:	0412      	lsls	r2, r2, #16
 8003cf8:	e000      	b.n	8003cfc <HAL_DMA_IRQHandler+0x98>
 8003cfa:	2208      	movs	r2, #8
 8003cfc:	4b72      	ldr	r3, [pc, #456]	; (8003ec8 <HAL_DMA_IRQHandler+0x264>)
 8003cfe:	605a      	str	r2, [r3, #4]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d00:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003d02:	2201      	movs	r2, #1
 8003d04:	4313      	orrs	r3, r2
 8003d06:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma->State = HAL_DMA_STATE_ERROR;    
 8003d08:	2325      	movs	r3, #37	; 0x25
 8003d0a:	3203      	adds	r2, #3
 8003d0c:	54e2      	strb	r2, [r4, r3]
      __HAL_UNLOCK(hdma); 
 8003d0e:	3b01      	subs	r3, #1
 8003d10:	2200      	movs	r2, #0
 8003d12:	54e2      	strb	r2, [r4, r3]
      if (hdma->XferErrorCallback != NULL)
 8003d14:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d001      	beq.n	8003d1e <HAL_DMA_IRQHandler+0xba>
        hdma->XferErrorCallback(hdma);
 8003d1a:	0020      	movs	r0, r4
 8003d1c:	4798      	blx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8003d1e:	4b6a      	ldr	r3, [pc, #424]	; (8003ec8 <HAL_DMA_IRQHandler+0x264>)
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	6823      	ldr	r3, [r4, #0]
 8003d24:	4969      	ldr	r1, [pc, #420]	; (8003ecc <HAL_DMA_IRQHandler+0x268>)
 8003d26:	428b      	cmp	r3, r1
 8003d28:	d01f      	beq.n	8003d6a <HAL_DMA_IRQHandler+0x106>
 8003d2a:	4969      	ldr	r1, [pc, #420]	; (8003ed0 <HAL_DMA_IRQHandler+0x26c>)
 8003d2c:	428b      	cmp	r3, r1
 8003d2e:	d03f      	beq.n	8003db0 <HAL_DMA_IRQHandler+0x14c>
 8003d30:	4968      	ldr	r1, [pc, #416]	; (8003ed4 <HAL_DMA_IRQHandler+0x270>)
 8003d32:	428b      	cmp	r3, r1
 8003d34:	d03e      	beq.n	8003db4 <HAL_DMA_IRQHandler+0x150>
 8003d36:	4968      	ldr	r1, [pc, #416]	; (8003ed8 <HAL_DMA_IRQHandler+0x274>)
 8003d38:	428b      	cmp	r3, r1
 8003d3a:	d03e      	beq.n	8003dba <HAL_DMA_IRQHandler+0x156>
 8003d3c:	4967      	ldr	r1, [pc, #412]	; (8003edc <HAL_DMA_IRQHandler+0x278>)
 8003d3e:	428b      	cmp	r3, r1
 8003d40:	d03e      	beq.n	8003dc0 <HAL_DMA_IRQHandler+0x15c>
 8003d42:	4967      	ldr	r1, [pc, #412]	; (8003ee0 <HAL_DMA_IRQHandler+0x27c>)
 8003d44:	428b      	cmp	r3, r1
 8003d46:	d00d      	beq.n	8003d64 <HAL_DMA_IRQHandler+0x100>
 8003d48:	2180      	movs	r1, #128	; 0x80
 8003d4a:	04c9      	lsls	r1, r1, #19
 8003d4c:	e00e      	b.n	8003d6c <HAL_DMA_IRQHandler+0x108>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8003d4e:	2280      	movs	r2, #128	; 0x80
 8003d50:	e7d4      	b.n	8003cfc <HAL_DMA_IRQHandler+0x98>
 8003d52:	2280      	movs	r2, #128	; 0x80
 8003d54:	0112      	lsls	r2, r2, #4
 8003d56:	e7d1      	b.n	8003cfc <HAL_DMA_IRQHandler+0x98>
 8003d58:	2280      	movs	r2, #128	; 0x80
 8003d5a:	0212      	lsls	r2, r2, #8
 8003d5c:	e7ce      	b.n	8003cfc <HAL_DMA_IRQHandler+0x98>
 8003d5e:	2280      	movs	r2, #128	; 0x80
 8003d60:	0312      	lsls	r2, r2, #12
 8003d62:	e7cb      	b.n	8003cfc <HAL_DMA_IRQHandler+0x98>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8003d64:	2180      	movs	r1, #128	; 0x80
 8003d66:	03c9      	lsls	r1, r1, #15
 8003d68:	e000      	b.n	8003d6c <HAL_DMA_IRQHandler+0x108>
 8003d6a:	2104      	movs	r1, #4
 8003d6c:	4211      	tst	r1, r2
 8003d6e:	d038      	beq.n	8003de2 <HAL_DMA_IRQHandler+0x17e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	0752      	lsls	r2, r2, #29
 8003d74:	d535      	bpl.n	8003de2 <HAL_DMA_IRQHandler+0x17e>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	0692      	lsls	r2, r2, #26
 8003d7a:	d403      	bmi.n	8003d84 <HAL_DMA_IRQHandler+0x120>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003d7c:	681a      	ldr	r2, [r3, #0]
 8003d7e:	2104      	movs	r1, #4
 8003d80:	438a      	bics	r2, r1
 8003d82:	601a      	str	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003d84:	6823      	ldr	r3, [r4, #0]
 8003d86:	4a51      	ldr	r2, [pc, #324]	; (8003ecc <HAL_DMA_IRQHandler+0x268>)
 8003d88:	4293      	cmp	r3, r2
 8003d8a:	d01f      	beq.n	8003dcc <HAL_DMA_IRQHandler+0x168>
 8003d8c:	4a50      	ldr	r2, [pc, #320]	; (8003ed0 <HAL_DMA_IRQHandler+0x26c>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d03f      	beq.n	8003e12 <HAL_DMA_IRQHandler+0x1ae>
 8003d92:	4a50      	ldr	r2, [pc, #320]	; (8003ed4 <HAL_DMA_IRQHandler+0x270>)
 8003d94:	4293      	cmp	r3, r2
 8003d96:	d03e      	beq.n	8003e16 <HAL_DMA_IRQHandler+0x1b2>
 8003d98:	4a4f      	ldr	r2, [pc, #316]	; (8003ed8 <HAL_DMA_IRQHandler+0x274>)
 8003d9a:	4293      	cmp	r3, r2
 8003d9c:	d03e      	beq.n	8003e1c <HAL_DMA_IRQHandler+0x1b8>
 8003d9e:	4a4f      	ldr	r2, [pc, #316]	; (8003edc <HAL_DMA_IRQHandler+0x278>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d03e      	beq.n	8003e22 <HAL_DMA_IRQHandler+0x1be>
 8003da4:	4a4e      	ldr	r2, [pc, #312]	; (8003ee0 <HAL_DMA_IRQHandler+0x27c>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d00d      	beq.n	8003dc6 <HAL_DMA_IRQHandler+0x162>
 8003daa:	2280      	movs	r2, #128	; 0x80
 8003dac:	04d2      	lsls	r2, r2, #19
 8003dae:	e00e      	b.n	8003dce <HAL_DMA_IRQHandler+0x16a>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8003db0:	2140      	movs	r1, #64	; 0x40
 8003db2:	e7db      	b.n	8003d6c <HAL_DMA_IRQHandler+0x108>
 8003db4:	2180      	movs	r1, #128	; 0x80
 8003db6:	00c9      	lsls	r1, r1, #3
 8003db8:	e7d8      	b.n	8003d6c <HAL_DMA_IRQHandler+0x108>
 8003dba:	2180      	movs	r1, #128	; 0x80
 8003dbc:	01c9      	lsls	r1, r1, #7
 8003dbe:	e7d5      	b.n	8003d6c <HAL_DMA_IRQHandler+0x108>
 8003dc0:	2180      	movs	r1, #128	; 0x80
 8003dc2:	02c9      	lsls	r1, r1, #11
 8003dc4:	e7d2      	b.n	8003d6c <HAL_DMA_IRQHandler+0x108>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003dc6:	2280      	movs	r2, #128	; 0x80
 8003dc8:	03d2      	lsls	r2, r2, #15
 8003dca:	e000      	b.n	8003dce <HAL_DMA_IRQHandler+0x16a>
 8003dcc:	2204      	movs	r2, #4
 8003dce:	4b3e      	ldr	r3, [pc, #248]	; (8003ec8 <HAL_DMA_IRQHandler+0x264>)
 8003dd0:	605a      	str	r2, [r3, #4]
      hdma->State = HAL_DMA_STATE_READY_HALF;
 8003dd2:	2325      	movs	r3, #37	; 0x25
 8003dd4:	2205      	movs	r2, #5
 8003dd6:	54e2      	strb	r2, [r4, r3]
      if(hdma->XferHalfCpltCallback != NULL)
 8003dd8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d001      	beq.n	8003de2 <HAL_DMA_IRQHandler+0x17e>
        hdma->XferHalfCpltCallback(hdma);
 8003dde:	0020      	movs	r0, r4
 8003de0:	4798      	blx	r3
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8003de2:	4b39      	ldr	r3, [pc, #228]	; (8003ec8 <HAL_DMA_IRQHandler+0x264>)
 8003de4:	681a      	ldr	r2, [r3, #0]
 8003de6:	6823      	ldr	r3, [r4, #0]
 8003de8:	4938      	ldr	r1, [pc, #224]	; (8003ecc <HAL_DMA_IRQHandler+0x268>)
 8003dea:	428b      	cmp	r3, r1
 8003dec:	d01f      	beq.n	8003e2e <HAL_DMA_IRQHandler+0x1ca>
 8003dee:	4938      	ldr	r1, [pc, #224]	; (8003ed0 <HAL_DMA_IRQHandler+0x26c>)
 8003df0:	428b      	cmp	r3, r1
 8003df2:	d03f      	beq.n	8003e74 <HAL_DMA_IRQHandler+0x210>
 8003df4:	4937      	ldr	r1, [pc, #220]	; (8003ed4 <HAL_DMA_IRQHandler+0x270>)
 8003df6:	428b      	cmp	r3, r1
 8003df8:	d03e      	beq.n	8003e78 <HAL_DMA_IRQHandler+0x214>
 8003dfa:	4937      	ldr	r1, [pc, #220]	; (8003ed8 <HAL_DMA_IRQHandler+0x274>)
 8003dfc:	428b      	cmp	r3, r1
 8003dfe:	d03e      	beq.n	8003e7e <HAL_DMA_IRQHandler+0x21a>
 8003e00:	4936      	ldr	r1, [pc, #216]	; (8003edc <HAL_DMA_IRQHandler+0x278>)
 8003e02:	428b      	cmp	r3, r1
 8003e04:	d03e      	beq.n	8003e84 <HAL_DMA_IRQHandler+0x220>
 8003e06:	4936      	ldr	r1, [pc, #216]	; (8003ee0 <HAL_DMA_IRQHandler+0x27c>)
 8003e08:	428b      	cmp	r3, r1
 8003e0a:	d00d      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x1c4>
 8003e0c:	2180      	movs	r1, #128	; 0x80
 8003e0e:	0489      	lsls	r1, r1, #18
 8003e10:	e00e      	b.n	8003e30 <HAL_DMA_IRQHandler+0x1cc>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003e12:	2240      	movs	r2, #64	; 0x40
 8003e14:	e7db      	b.n	8003dce <HAL_DMA_IRQHandler+0x16a>
 8003e16:	2280      	movs	r2, #128	; 0x80
 8003e18:	00d2      	lsls	r2, r2, #3
 8003e1a:	e7d8      	b.n	8003dce <HAL_DMA_IRQHandler+0x16a>
 8003e1c:	2280      	movs	r2, #128	; 0x80
 8003e1e:	01d2      	lsls	r2, r2, #7
 8003e20:	e7d5      	b.n	8003dce <HAL_DMA_IRQHandler+0x16a>
 8003e22:	2280      	movs	r2, #128	; 0x80
 8003e24:	02d2      	lsls	r2, r2, #11
 8003e26:	e7d2      	b.n	8003dce <HAL_DMA_IRQHandler+0x16a>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8003e28:	2180      	movs	r1, #128	; 0x80
 8003e2a:	0389      	lsls	r1, r1, #14
 8003e2c:	e000      	b.n	8003e30 <HAL_DMA_IRQHandler+0x1cc>
 8003e2e:	2102      	movs	r1, #2
 8003e30:	4211      	tst	r1, r2
 8003e32:	d03d      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x24c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e34:	681a      	ldr	r2, [r3, #0]
 8003e36:	0792      	lsls	r2, r2, #30
 8003e38:	d53a      	bpl.n	8003eb0 <HAL_DMA_IRQHandler+0x24c>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e3a:	681a      	ldr	r2, [r3, #0]
 8003e3c:	0692      	lsls	r2, r2, #26
 8003e3e:	d403      	bmi.n	8003e48 <HAL_DMA_IRQHandler+0x1e4>
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	2102      	movs	r1, #2
 8003e44:	438a      	bics	r2, r1
 8003e46:	601a      	str	r2, [r3, #0]
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003e48:	6823      	ldr	r3, [r4, #0]
 8003e4a:	4a20      	ldr	r2, [pc, #128]	; (8003ecc <HAL_DMA_IRQHandler+0x268>)
 8003e4c:	4293      	cmp	r3, r2
 8003e4e:	d01f      	beq.n	8003e90 <HAL_DMA_IRQHandler+0x22c>
 8003e50:	4a1f      	ldr	r2, [pc, #124]	; (8003ed0 <HAL_DMA_IRQHandler+0x26c>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d02d      	beq.n	8003eb2 <HAL_DMA_IRQHandler+0x24e>
 8003e56:	4a1f      	ldr	r2, [pc, #124]	; (8003ed4 <HAL_DMA_IRQHandler+0x270>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d02c      	beq.n	8003eb6 <HAL_DMA_IRQHandler+0x252>
 8003e5c:	4a1e      	ldr	r2, [pc, #120]	; (8003ed8 <HAL_DMA_IRQHandler+0x274>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d02c      	beq.n	8003ebc <HAL_DMA_IRQHandler+0x258>
 8003e62:	4a1e      	ldr	r2, [pc, #120]	; (8003edc <HAL_DMA_IRQHandler+0x278>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d02c      	beq.n	8003ec2 <HAL_DMA_IRQHandler+0x25e>
 8003e68:	4a1d      	ldr	r2, [pc, #116]	; (8003ee0 <HAL_DMA_IRQHandler+0x27c>)
 8003e6a:	4293      	cmp	r3, r2
 8003e6c:	d00d      	beq.n	8003e8a <HAL_DMA_IRQHandler+0x226>
 8003e6e:	2280      	movs	r2, #128	; 0x80
 8003e70:	0492      	lsls	r2, r2, #18
 8003e72:	e00e      	b.n	8003e92 <HAL_DMA_IRQHandler+0x22e>
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8003e74:	2120      	movs	r1, #32
 8003e76:	e7db      	b.n	8003e30 <HAL_DMA_IRQHandler+0x1cc>
 8003e78:	2180      	movs	r1, #128	; 0x80
 8003e7a:	0089      	lsls	r1, r1, #2
 8003e7c:	e7d8      	b.n	8003e30 <HAL_DMA_IRQHandler+0x1cc>
 8003e7e:	2180      	movs	r1, #128	; 0x80
 8003e80:	0189      	lsls	r1, r1, #6
 8003e82:	e7d5      	b.n	8003e30 <HAL_DMA_IRQHandler+0x1cc>
 8003e84:	2180      	movs	r1, #128	; 0x80
 8003e86:	0289      	lsls	r1, r1, #10
 8003e88:	e7d2      	b.n	8003e30 <HAL_DMA_IRQHandler+0x1cc>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003e8a:	2280      	movs	r2, #128	; 0x80
 8003e8c:	0392      	lsls	r2, r2, #14
 8003e8e:	e000      	b.n	8003e92 <HAL_DMA_IRQHandler+0x22e>
 8003e90:	2202      	movs	r2, #2
 8003e92:	4b0d      	ldr	r3, [pc, #52]	; (8003ec8 <HAL_DMA_IRQHandler+0x264>)
 8003e94:	605a      	str	r2, [r3, #4]
      hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
 8003e96:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003e98:	63e3      	str	r3, [r4, #60]	; 0x3c
      hdma->State = HAL_DMA_STATE_READY;    
 8003e9a:	2325      	movs	r3, #37	; 0x25
 8003e9c:	2201      	movs	r2, #1
 8003e9e:	54e2      	strb	r2, [r4, r3]
      __HAL_UNLOCK(hdma);
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	54e2      	strb	r2, [r4, r3]
      if(hdma->XferCpltCallback != NULL)
 8003ea6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d001      	beq.n	8003eb0 <HAL_DMA_IRQHandler+0x24c>
        hdma->XferCpltCallback(hdma);
 8003eac:	0020      	movs	r0, r4
 8003eae:	4798      	blx	r3
}  
 8003eb0:	bd10      	pop	{r4, pc}
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003eb2:	2220      	movs	r2, #32
 8003eb4:	e7ed      	b.n	8003e92 <HAL_DMA_IRQHandler+0x22e>
 8003eb6:	2280      	movs	r2, #128	; 0x80
 8003eb8:	0092      	lsls	r2, r2, #2
 8003eba:	e7ea      	b.n	8003e92 <HAL_DMA_IRQHandler+0x22e>
 8003ebc:	2280      	movs	r2, #128	; 0x80
 8003ebe:	0192      	lsls	r2, r2, #6
 8003ec0:	e7e7      	b.n	8003e92 <HAL_DMA_IRQHandler+0x22e>
 8003ec2:	2280      	movs	r2, #128	; 0x80
 8003ec4:	0292      	lsls	r2, r2, #10
 8003ec6:	e7e4      	b.n	8003e92 <HAL_DMA_IRQHandler+0x22e>
 8003ec8:	40020000 	.word	0x40020000
 8003ecc:	40020008 	.word	0x40020008
 8003ed0:	4002001c 	.word	0x4002001c
 8003ed4:	40020030 	.word	0x40020030
 8003ed8:	40020044 	.word	0x40020044
 8003edc:	40020058 	.word	0x40020058
 8003ee0:	4002006c 	.word	0x4002006c

08003ee4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ee4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ee6:	46c6      	mov	lr, r8
 8003ee8:	b500      	push	{lr}
  uint32_t position = 0x00U;
 8003eea:	2300      	movs	r3, #0
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,(GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8003eec:	e038      	b.n	8003f60 <HAL_GPIO_Init+0x7c>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
        
        temp = SYSCFG->EXTICR[position >> 2U];
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8003eee:	2605      	movs	r6, #5
 8003ef0:	e000      	b.n	8003ef4 <HAL_GPIO_Init+0x10>
 8003ef2:	2600      	movs	r6, #0
 8003ef4:	40ae      	lsls	r6, r5
 8003ef6:	0035      	movs	r5, r6
 8003ef8:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003efa:	3402      	adds	r4, #2
 8003efc:	00a4      	lsls	r4, r4, #2
 8003efe:	4e58      	ldr	r6, [pc, #352]	; (8004060 <HAL_GPIO_Init+0x17c>)
 8003f00:	51a5      	str	r5, [r4, r6]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f02:	4c58      	ldr	r4, [pc, #352]	; (8004064 <HAL_GPIO_Init+0x180>)
 8003f04:	6825      	ldr	r5, [r4, #0]
        temp &= ~((uint32_t)iocurrent);
 8003f06:	4642      	mov	r2, r8
 8003f08:	43d4      	mvns	r4, r2
 8003f0a:	002e      	movs	r6, r5
 8003f0c:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f0e:	684a      	ldr	r2, [r1, #4]
 8003f10:	03d2      	lsls	r2, r2, #15
 8003f12:	d502      	bpl.n	8003f1a <HAL_GPIO_Init+0x36>
        {
          temp |= iocurrent;
 8003f14:	4642      	mov	r2, r8
 8003f16:	4315      	orrs	r5, r2
 8003f18:	002e      	movs	r6, r5
        }
        EXTI->IMR = temp;
 8003f1a:	4d52      	ldr	r5, [pc, #328]	; (8004064 <HAL_GPIO_Init+0x180>)
 8003f1c:	602e      	str	r6, [r5, #0]

        temp = EXTI->EMR;
 8003f1e:	686d      	ldr	r5, [r5, #4]
        temp &= ~((uint32_t)iocurrent);
 8003f20:	002e      	movs	r6, r5
 8003f22:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f24:	684a      	ldr	r2, [r1, #4]
 8003f26:	0392      	lsls	r2, r2, #14
 8003f28:	d502      	bpl.n	8003f30 <HAL_GPIO_Init+0x4c>
        {
          temp |= iocurrent;
 8003f2a:	4642      	mov	r2, r8
 8003f2c:	4315      	orrs	r5, r2
 8003f2e:	002e      	movs	r6, r5
        }
        EXTI->EMR = temp;
 8003f30:	4d4c      	ldr	r5, [pc, #304]	; (8004064 <HAL_GPIO_Init+0x180>)
 8003f32:	606e      	str	r6, [r5, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f34:	68ad      	ldr	r5, [r5, #8]
        temp &= ~((uint32_t)iocurrent);
 8003f36:	002e      	movs	r6, r5
 8003f38:	4026      	ands	r6, r4
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f3a:	684a      	ldr	r2, [r1, #4]
 8003f3c:	02d2      	lsls	r2, r2, #11
 8003f3e:	d502      	bpl.n	8003f46 <HAL_GPIO_Init+0x62>
        {
          temp |= iocurrent;
 8003f40:	4642      	mov	r2, r8
 8003f42:	4315      	orrs	r5, r2
 8003f44:	002e      	movs	r6, r5
        }
        EXTI->RTSR = temp;
 8003f46:	4d47      	ldr	r5, [pc, #284]	; (8004064 <HAL_GPIO_Init+0x180>)
 8003f48:	60ae      	str	r6, [r5, #8]

        temp = EXTI->FTSR;
 8003f4a:	68ed      	ldr	r5, [r5, #12]
        temp &= ~((uint32_t)iocurrent);
 8003f4c:	402c      	ands	r4, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f4e:	684a      	ldr	r2, [r1, #4]
 8003f50:	0292      	lsls	r2, r2, #10
 8003f52:	d502      	bpl.n	8003f5a <HAL_GPIO_Init+0x76>
        {
          temp |= iocurrent;
 8003f54:	4642      	mov	r2, r8
 8003f56:	432a      	orrs	r2, r5
 8003f58:	0014      	movs	r4, r2
        }
        EXTI->FTSR = temp;
 8003f5a:	4a42      	ldr	r2, [pc, #264]	; (8004064 <HAL_GPIO_Init+0x180>)
 8003f5c:	60d4      	str	r4, [r2, #12]
      }
    }
    position++;
 8003f5e:	3301      	adds	r3, #1
  while (((GPIO_Init->Pin) >> position) != 0)
 8003f60:	680a      	ldr	r2, [r1, #0]
 8003f62:	0014      	movs	r4, r2
 8003f64:	40dc      	lsrs	r4, r3
 8003f66:	d077      	beq.n	8004058 <HAL_GPIO_Init+0x174>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8003f68:	2401      	movs	r4, #1
 8003f6a:	409c      	lsls	r4, r3
 8003f6c:	4022      	ands	r2, r4
 8003f6e:	4690      	mov	r8, r2
    if(iocurrent)
 8003f70:	d0f5      	beq.n	8003f5e <HAL_GPIO_Init+0x7a>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8003f72:	684d      	ldr	r5, [r1, #4]
 8003f74:	2d02      	cmp	r5, #2
 8003f76:	d001      	beq.n	8003f7c <HAL_GPIO_Init+0x98>
 8003f78:	2d12      	cmp	r5, #18
 8003f7a:	d10e      	bne.n	8003f9a <HAL_GPIO_Init+0xb6>
        temp = GPIOx->AFR[position >> 3U];
 8003f7c:	08dd      	lsrs	r5, r3, #3
 8003f7e:	3508      	adds	r5, #8
 8003f80:	00ad      	lsls	r5, r5, #2
 8003f82:	582f      	ldr	r7, [r5, r0]
        temp &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 8003f84:	2607      	movs	r6, #7
 8003f86:	401e      	ands	r6, r3
 8003f88:	00b6      	lsls	r6, r6, #2
 8003f8a:	220f      	movs	r2, #15
 8003f8c:	40b2      	lsls	r2, r6
 8003f8e:	4397      	bics	r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U)) ;
 8003f90:	690a      	ldr	r2, [r1, #16]
 8003f92:	40b2      	lsls	r2, r6
 8003f94:	0016      	movs	r6, r2
 8003f96:	433e      	orrs	r6, r7
        GPIOx->AFR[position >> 3U] = temp;
 8003f98:	502e      	str	r6, [r5, r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003f9a:	684d      	ldr	r5, [r1, #4]
 8003f9c:	1e6e      	subs	r6, r5, #1
 8003f9e:	2e01      	cmp	r6, #1
 8003fa0:	d903      	bls.n	8003faa <HAL_GPIO_Init+0xc6>
 8003fa2:	2d11      	cmp	r5, #17
 8003fa4:	d001      	beq.n	8003faa <HAL_GPIO_Init+0xc6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003fa6:	2d12      	cmp	r5, #18
 8003fa8:	d112      	bne.n	8003fd0 <HAL_GPIO_Init+0xec>
        temp = GPIOx->OSPEEDR;
 8003faa:	6885      	ldr	r5, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8003fac:	005f      	lsls	r7, r3, #1
 8003fae:	2603      	movs	r6, #3
 8003fb0:	40be      	lsls	r6, r7
 8003fb2:	43b5      	bics	r5, r6
 8003fb4:	002e      	movs	r6, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003fb6:	68cd      	ldr	r5, [r1, #12]
 8003fb8:	40bd      	lsls	r5, r7
 8003fba:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 8003fbc:	6085      	str	r5, [r0, #8]
        temp= GPIOx->OTYPER;
 8003fbe:	6845      	ldr	r5, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003fc0:	43a5      	bics	r5, r4
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003fc2:	684a      	ldr	r2, [r1, #4]
 8003fc4:	0916      	lsrs	r6, r2, #4
 8003fc6:	2401      	movs	r4, #1
 8003fc8:	4034      	ands	r4, r6
 8003fca:	409c      	lsls	r4, r3
 8003fcc:	432c      	orrs	r4, r5
        GPIOx->OTYPER = temp;
 8003fce:	6044      	str	r4, [r0, #4]
      temp = GPIOx->MODER;
 8003fd0:	6807      	ldr	r7, [r0, #0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003fd2:	005e      	lsls	r6, r3, #1
 8003fd4:	2403      	movs	r4, #3
 8003fd6:	0025      	movs	r5, r4
 8003fd8:	40b5      	lsls	r5, r6
 8003fda:	43ed      	mvns	r5, r5
 8003fdc:	402f      	ands	r7, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003fde:	684a      	ldr	r2, [r1, #4]
 8003fe0:	4014      	ands	r4, r2
 8003fe2:	40b4      	lsls	r4, r6
 8003fe4:	433c      	orrs	r4, r7
      GPIOx->MODER = temp;
 8003fe6:	6004      	str	r4, [r0, #0]
      temp = GPIOx->PUPDR;
 8003fe8:	68c4      	ldr	r4, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003fea:	4025      	ands	r5, r4
      temp |= ((GPIO_Init->Pull) << (position * 2U)); 
 8003fec:	688c      	ldr	r4, [r1, #8]
 8003fee:	40b4      	lsls	r4, r6
 8003ff0:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8003ff2:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8003ff4:	684a      	ldr	r2, [r1, #4]
 8003ff6:	00d2      	lsls	r2, r2, #3
 8003ff8:	d5b1      	bpl.n	8003f5e <HAL_GPIO_Init+0x7a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ffa:	4d1b      	ldr	r5, [pc, #108]	; (8004068 <HAL_GPIO_Init+0x184>)
 8003ffc:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 8003ffe:	2601      	movs	r6, #1
 8004000:	4334      	orrs	r4, r6
 8004002:	636c      	str	r4, [r5, #52]	; 0x34
        temp = SYSCFG->EXTICR[position >> 2U];
 8004004:	089c      	lsrs	r4, r3, #2
 8004006:	1ca5      	adds	r5, r4, #2
 8004008:	00ad      	lsls	r5, r5, #2
 800400a:	4e15      	ldr	r6, [pc, #84]	; (8004060 <HAL_GPIO_Init+0x17c>)
 800400c:	59af      	ldr	r7, [r5, r6]
        CLEAR_BIT(temp, ((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 800400e:	2603      	movs	r6, #3
 8004010:	401e      	ands	r6, r3
 8004012:	00b5      	lsls	r5, r6, #2
 8004014:	260f      	movs	r6, #15
 8004016:	40ae      	lsls	r6, r5
 8004018:	43b7      	bics	r7, r6
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800401a:	26a0      	movs	r6, #160	; 0xa0
 800401c:	05f6      	lsls	r6, r6, #23
 800401e:	42b0      	cmp	r0, r6
 8004020:	d100      	bne.n	8004024 <HAL_GPIO_Init+0x140>
 8004022:	e766      	b.n	8003ef2 <HAL_GPIO_Init+0xe>
 8004024:	4e11      	ldr	r6, [pc, #68]	; (800406c <HAL_GPIO_Init+0x188>)
 8004026:	42b0      	cmp	r0, r6
 8004028:	d00e      	beq.n	8004048 <HAL_GPIO_Init+0x164>
 800402a:	4e11      	ldr	r6, [pc, #68]	; (8004070 <HAL_GPIO_Init+0x18c>)
 800402c:	42b0      	cmp	r0, r6
 800402e:	d00d      	beq.n	800404c <HAL_GPIO_Init+0x168>
 8004030:	4e10      	ldr	r6, [pc, #64]	; (8004074 <HAL_GPIO_Init+0x190>)
 8004032:	42b0      	cmp	r0, r6
 8004034:	d00c      	beq.n	8004050 <HAL_GPIO_Init+0x16c>
 8004036:	4e10      	ldr	r6, [pc, #64]	; (8004078 <HAL_GPIO_Init+0x194>)
 8004038:	42b0      	cmp	r0, r6
 800403a:	d00b      	beq.n	8004054 <HAL_GPIO_Init+0x170>
 800403c:	4e0f      	ldr	r6, [pc, #60]	; (800407c <HAL_GPIO_Init+0x198>)
 800403e:	42b0      	cmp	r0, r6
 8004040:	d100      	bne.n	8004044 <HAL_GPIO_Init+0x160>
 8004042:	e754      	b.n	8003eee <HAL_GPIO_Init+0xa>
 8004044:	2606      	movs	r6, #6
 8004046:	e755      	b.n	8003ef4 <HAL_GPIO_Init+0x10>
 8004048:	2601      	movs	r6, #1
 800404a:	e753      	b.n	8003ef4 <HAL_GPIO_Init+0x10>
 800404c:	2602      	movs	r6, #2
 800404e:	e751      	b.n	8003ef4 <HAL_GPIO_Init+0x10>
 8004050:	2603      	movs	r6, #3
 8004052:	e74f      	b.n	8003ef4 <HAL_GPIO_Init+0x10>
 8004054:	2604      	movs	r6, #4
 8004056:	e74d      	b.n	8003ef4 <HAL_GPIO_Init+0x10>
  }
}
 8004058:	bc04      	pop	{r2}
 800405a:	4690      	mov	r8, r2
 800405c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800405e:	46c0      	nop			; (mov r8, r8)
 8004060:	40010000 	.word	0x40010000
 8004064:	40010400 	.word	0x40010400
 8004068:	40021000 	.word	0x40021000
 800406c:	50000400 	.word	0x50000400
 8004070:	50000800 	.word	0x50000800
 8004074:	50000c00 	.word	0x50000c00
 8004078:	50001000 	.word	0x50001000
 800407c:	50001c00 	.word	0x50001c00

08004080 <HAL_GPIO_DeInit>:
  *                   This parameter can be one of GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{ 
 8004080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004082:	46d6      	mov	lr, sl
 8004084:	464f      	mov	r7, r9
 8004086:	4646      	mov	r6, r8
 8004088:	b5c0      	push	{r6, r7, lr}
  uint32_t position = 0x00U;
 800408a:	2300      	movs	r3, #0

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0)
 800408c:	e006      	b.n	800409c <HAL_GPIO_DeInit+0x1c>
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */
      
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800408e:	2505      	movs	r5, #5
 8004090:	e000      	b.n	8004094 <HAL_GPIO_DeInit+0x14>
 8004092:	2500      	movs	r5, #0
 8004094:	4095      	lsls	r5, r2
 8004096:	42a5      	cmp	r5, r4
 8004098:	d054      	beq.n	8004144 <HAL_GPIO_DeInit+0xc4>
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
        EXTI->FTSR &= ~((uint32_t)iocurrent);
      }
    }
     position++;
 800409a:	3301      	adds	r3, #1
  while ((GPIO_Pin >> position) != 0)
 800409c:	000a      	movs	r2, r1
 800409e:	40da      	lsrs	r2, r3
 80040a0:	d066      	beq.n	8004170 <HAL_GPIO_DeInit+0xf0>
    iocurrent = (GPIO_Pin) & (1U << position);
 80040a2:	2201      	movs	r2, #1
 80040a4:	409a      	lsls	r2, r3
 80040a6:	000c      	movs	r4, r1
 80040a8:	4014      	ands	r4, r2
 80040aa:	46a4      	mov	ip, r4
    if(iocurrent)
 80040ac:	d0f5      	beq.n	800409a <HAL_GPIO_DeInit+0x1a>
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80040ae:	6806      	ldr	r6, [r0, #0]
 80040b0:	005d      	lsls	r5, r3, #1
 80040b2:	2403      	movs	r4, #3
 80040b4:	46a2      	mov	sl, r4
 80040b6:	0027      	movs	r7, r4
 80040b8:	40af      	lsls	r7, r5
 80040ba:	003d      	movs	r5, r7
 80040bc:	433e      	orrs	r6, r7
 80040be:	6006      	str	r6, [r0, #0]
      GPIOx->AFR[position >> 3U] &= ~((uint32_t)0xFU << ((uint32_t)(position & (uint32_t)0x07U) * 4U)) ;
 80040c0:	08df      	lsrs	r7, r3, #3
 80040c2:	3708      	adds	r7, #8
 80040c4:	00bf      	lsls	r7, r7, #2
 80040c6:	583c      	ldr	r4, [r7, r0]
 80040c8:	46a1      	mov	r9, r4
 80040ca:	2607      	movs	r6, #7
 80040cc:	401e      	ands	r6, r3
 80040ce:	00b6      	lsls	r6, r6, #2
 80040d0:	240f      	movs	r4, #15
 80040d2:	46a0      	mov	r8, r4
 80040d4:	40b4      	lsls	r4, r6
 80040d6:	0026      	movs	r6, r4
 80040d8:	464c      	mov	r4, r9
 80040da:	43b4      	bics	r4, r6
 80040dc:	503c      	str	r4, [r7, r0]
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80040de:	6886      	ldr	r6, [r0, #8]
 80040e0:	43ed      	mvns	r5, r5
 80040e2:	402e      	ands	r6, r5
 80040e4:	6086      	str	r6, [r0, #8]
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80040e6:	6846      	ldr	r6, [r0, #4]
 80040e8:	4396      	bics	r6, r2
 80040ea:	6046      	str	r6, [r0, #4]
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80040ec:	68c2      	ldr	r2, [r0, #12]
 80040ee:	4015      	ands	r5, r2
 80040f0:	60c5      	str	r5, [r0, #12]
      tmp = SYSCFG->EXTICR[position >> 2U];
 80040f2:	089e      	lsrs	r6, r3, #2
 80040f4:	1cb5      	adds	r5, r6, #2
 80040f6:	00ad      	lsls	r5, r5, #2
 80040f8:	4a20      	ldr	r2, [pc, #128]	; (800417c <HAL_GPIO_DeInit+0xfc>)
 80040fa:	58ad      	ldr	r5, [r5, r2]
      tmp &= (((uint32_t)0x0FU) << (4U * (position & 0x03U)));
 80040fc:	4652      	mov	r2, sl
 80040fe:	401a      	ands	r2, r3
 8004100:	0092      	lsls	r2, r2, #2
 8004102:	4647      	mov	r7, r8
 8004104:	4097      	lsls	r7, r2
 8004106:	002c      	movs	r4, r5
 8004108:	403c      	ands	r4, r7
      if(tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 800410a:	25a0      	movs	r5, #160	; 0xa0
 800410c:	05ed      	lsls	r5, r5, #23
 800410e:	42a8      	cmp	r0, r5
 8004110:	d0bf      	beq.n	8004092 <HAL_GPIO_DeInit+0x12>
 8004112:	4d1b      	ldr	r5, [pc, #108]	; (8004180 <HAL_GPIO_DeInit+0x100>)
 8004114:	42a8      	cmp	r0, r5
 8004116:	d00d      	beq.n	8004134 <HAL_GPIO_DeInit+0xb4>
 8004118:	4d1a      	ldr	r5, [pc, #104]	; (8004184 <HAL_GPIO_DeInit+0x104>)
 800411a:	42a8      	cmp	r0, r5
 800411c:	d00c      	beq.n	8004138 <HAL_GPIO_DeInit+0xb8>
 800411e:	4d1a      	ldr	r5, [pc, #104]	; (8004188 <HAL_GPIO_DeInit+0x108>)
 8004120:	42a8      	cmp	r0, r5
 8004122:	d00b      	beq.n	800413c <HAL_GPIO_DeInit+0xbc>
 8004124:	4d19      	ldr	r5, [pc, #100]	; (800418c <HAL_GPIO_DeInit+0x10c>)
 8004126:	42a8      	cmp	r0, r5
 8004128:	d00a      	beq.n	8004140 <HAL_GPIO_DeInit+0xc0>
 800412a:	4d19      	ldr	r5, [pc, #100]	; (8004190 <HAL_GPIO_DeInit+0x110>)
 800412c:	42a8      	cmp	r0, r5
 800412e:	d0ae      	beq.n	800408e <HAL_GPIO_DeInit+0xe>
 8004130:	2506      	movs	r5, #6
 8004132:	e7af      	b.n	8004094 <HAL_GPIO_DeInit+0x14>
 8004134:	2501      	movs	r5, #1
 8004136:	e7ad      	b.n	8004094 <HAL_GPIO_DeInit+0x14>
 8004138:	2502      	movs	r5, #2
 800413a:	e7ab      	b.n	8004094 <HAL_GPIO_DeInit+0x14>
 800413c:	2503      	movs	r5, #3
 800413e:	e7a9      	b.n	8004094 <HAL_GPIO_DeInit+0x14>
 8004140:	2504      	movs	r5, #4
 8004142:	e7a7      	b.n	8004094 <HAL_GPIO_DeInit+0x14>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8004144:	4d0d      	ldr	r5, [pc, #52]	; (800417c <HAL_GPIO_DeInit+0xfc>)
 8004146:	1cb2      	adds	r2, r6, #2
 8004148:	0092      	lsls	r2, r2, #2
 800414a:	5954      	ldr	r4, [r2, r5]
 800414c:	43bc      	bics	r4, r7
 800414e:	5154      	str	r4, [r2, r5]
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8004150:	4c10      	ldr	r4, [pc, #64]	; (8004194 <HAL_GPIO_DeInit+0x114>)
 8004152:	6825      	ldr	r5, [r4, #0]
 8004154:	4662      	mov	r2, ip
 8004156:	43d2      	mvns	r2, r2
 8004158:	4015      	ands	r5, r2
 800415a:	6025      	str	r5, [r4, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800415c:	6865      	ldr	r5, [r4, #4]
 800415e:	4015      	ands	r5, r2
 8004160:	6065      	str	r5, [r4, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8004162:	68a5      	ldr	r5, [r4, #8]
 8004164:	4015      	ands	r5, r2
 8004166:	60a5      	str	r5, [r4, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8004168:	68e5      	ldr	r5, [r4, #12]
 800416a:	402a      	ands	r2, r5
 800416c:	60e2      	str	r2, [r4, #12]
 800416e:	e794      	b.n	800409a <HAL_GPIO_DeInit+0x1a>
  }
}
 8004170:	bc1c      	pop	{r2, r3, r4}
 8004172:	4690      	mov	r8, r2
 8004174:	4699      	mov	r9, r3
 8004176:	46a2      	mov	sl, r4
 8004178:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800417a:	46c0      	nop			; (mov r8, r8)
 800417c:	40010000 	.word	0x40010000
 8004180:	50000400 	.word	0x50000400
 8004184:	50000800 	.word	0x50000800
 8004188:	50000c00 	.word	0x50000c00
 800418c:	50001000 	.word	0x50001000
 8004190:	50001c00 	.word	0x50001c00
 8004194:	40010400 	.word	0x40010400

08004198 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;
  
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  
  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004198:	6903      	ldr	r3, [r0, #16]
 800419a:	420b      	tst	r3, r1
 800419c:	d101      	bne.n	80041a2 <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800419e:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 80041a0:	4770      	bx	lr
    bitstatus = GPIO_PIN_SET;
 80041a2:	2001      	movs	r0, #1
 80041a4:	e7fc      	b.n	80041a0 <HAL_GPIO_ReadPin+0x8>

080041a6 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));
  
  if(PinState != GPIO_PIN_RESET)
 80041a6:	2a00      	cmp	r2, #0
 80041a8:	d101      	bne.n	80041ae <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
 80041aa:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80041ac:	4770      	bx	lr
    GPIOx->BSRR = GPIO_Pin;
 80041ae:	6181      	str	r1, [r0, #24]
 80041b0:	e7fc      	b.n	80041ac <HAL_GPIO_WritePin+0x6>

080041b2 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx,GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80041b2:	6943      	ldr	r3, [r0, #20]
 80041b4:	4059      	eors	r1, r3
 80041b6:	6141      	str	r1, [r0, #20]
}
 80041b8:	4770      	bx	lr
	...

080041bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected to the EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041bc:	b510      	push	{r4, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 80041be:	4b05      	ldr	r3, [pc, #20]	; (80041d4 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80041c0:	695b      	ldr	r3, [r3, #20]
 80041c2:	4218      	tst	r0, r3
 80041c4:	d100      	bne.n	80041c8 <HAL_GPIO_EXTI_IRQHandler+0xc>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
}
 80041c6:	bd10      	pop	{r4, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041c8:	4b02      	ldr	r3, [pc, #8]	; (80041d4 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 80041ca:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041cc:	f003 f98e 	bl	80074ec <HAL_GPIO_EXTI_Callback>
}
 80041d0:	e7f9      	b.n	80041c6 <HAL_GPIO_EXTI_IRQHandler+0xa>
 80041d2:	46c0      	nop			; (mov r8, r8)
 80041d4:	40010400 	.word	0x40010400

080041d8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041d8:	b510      	push	{r4, lr}
 80041da:	1e04      	subs	r4, r0, #0
  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 80041dc:	d059      	beq.n	8004292 <HAL_I2C_Init+0xba>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 80041de:	2341      	movs	r3, #65	; 0x41
 80041e0:	5cc3      	ldrb	r3, [r0, r3]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d043      	beq.n	800426e <HAL_I2C_Init+0x96>

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041e6:	2341      	movs	r3, #65	; 0x41
 80041e8:	2224      	movs	r2, #36	; 0x24
 80041ea:	54e2      	strb	r2, [r4, r3]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041ec:	6822      	ldr	r2, [r4, #0]
 80041ee:	6813      	ldr	r3, [r2, #0]
 80041f0:	2101      	movs	r1, #1
 80041f2:	438b      	bics	r3, r1
 80041f4:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80041f6:	6822      	ldr	r2, [r4, #0]
 80041f8:	4b27      	ldr	r3, [pc, #156]	; (8004298 <HAL_I2C_Init+0xc0>)
 80041fa:	6861      	ldr	r1, [r4, #4]
 80041fc:	400b      	ands	r3, r1
 80041fe:	6113      	str	r3, [r2, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004200:	6822      	ldr	r2, [r4, #0]
 8004202:	6893      	ldr	r3, [r2, #8]
 8004204:	4925      	ldr	r1, [pc, #148]	; (800429c <HAL_I2C_Init+0xc4>)
 8004206:	400b      	ands	r3, r1
 8004208:	6093      	str	r3, [r2, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800420a:	68e3      	ldr	r3, [r4, #12]
 800420c:	2b01      	cmp	r3, #1
 800420e:	d034      	beq.n	800427a <HAL_I2C_Init+0xa2>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004210:	6822      	ldr	r2, [r4, #0]
 8004212:	2384      	movs	r3, #132	; 0x84
 8004214:	021b      	lsls	r3, r3, #8
 8004216:	68a1      	ldr	r1, [r4, #8]
 8004218:	430b      	orrs	r3, r1
 800421a:	6093      	str	r3, [r2, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800421c:	68e3      	ldr	r3, [r4, #12]
 800421e:	2b02      	cmp	r3, #2
 8004220:	d032      	beq.n	8004288 <HAL_I2C_Init+0xb0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004222:	6822      	ldr	r2, [r4, #0]
 8004224:	6851      	ldr	r1, [r2, #4]
 8004226:	4b1e      	ldr	r3, [pc, #120]	; (80042a0 <HAL_I2C_Init+0xc8>)
 8004228:	430b      	orrs	r3, r1
 800422a:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800422c:	6822      	ldr	r2, [r4, #0]
 800422e:	68d3      	ldr	r3, [r2, #12]
 8004230:	491a      	ldr	r1, [pc, #104]	; (800429c <HAL_I2C_Init+0xc4>)
 8004232:	400b      	ands	r3, r1
 8004234:	60d3      	str	r3, [r2, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004236:	6923      	ldr	r3, [r4, #16]
 8004238:	6962      	ldr	r2, [r4, #20]
 800423a:	4313      	orrs	r3, r2
 800423c:	69a2      	ldr	r2, [r4, #24]
 800423e:	0212      	lsls	r2, r2, #8
 8004240:	6821      	ldr	r1, [r4, #0]
 8004242:	4313      	orrs	r3, r2
 8004244:	60cb      	str	r3, [r1, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004246:	6822      	ldr	r2, [r4, #0]
 8004248:	69e3      	ldr	r3, [r4, #28]
 800424a:	6a21      	ldr	r1, [r4, #32]
 800424c:	430b      	orrs	r3, r1
 800424e:	6013      	str	r3, [r2, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004250:	6822      	ldr	r2, [r4, #0]
 8004252:	6813      	ldr	r3, [r2, #0]
 8004254:	2101      	movs	r1, #1
 8004256:	430b      	orrs	r3, r1
 8004258:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800425a:	2300      	movs	r3, #0
 800425c:	6463      	str	r3, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800425e:	2241      	movs	r2, #65	; 0x41
 8004260:	311f      	adds	r1, #31
 8004262:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004264:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004266:	3201      	adds	r2, #1
 8004268:	54a3      	strb	r3, [r4, r2]

  return HAL_OK;
 800426a:	2000      	movs	r0, #0
}
 800426c:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800426e:	3340      	adds	r3, #64	; 0x40
 8004270:	2200      	movs	r2, #0
 8004272:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 8004274:	f004 f9ec 	bl	8008650 <HAL_I2C_MspInit>
 8004278:	e7b5      	b.n	80041e6 <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800427a:	6822      	ldr	r2, [r4, #0]
 800427c:	2380      	movs	r3, #128	; 0x80
 800427e:	021b      	lsls	r3, r3, #8
 8004280:	68a1      	ldr	r1, [r4, #8]
 8004282:	430b      	orrs	r3, r1
 8004284:	6093      	str	r3, [r2, #8]
 8004286:	e7c9      	b.n	800421c <HAL_I2C_Init+0x44>
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004288:	6823      	ldr	r3, [r4, #0]
 800428a:	2280      	movs	r2, #128	; 0x80
 800428c:	0112      	lsls	r2, r2, #4
 800428e:	605a      	str	r2, [r3, #4]
 8004290:	e7c7      	b.n	8004222 <HAL_I2C_Init+0x4a>
    return HAL_ERROR;
 8004292:	2001      	movs	r0, #1
 8004294:	e7ea      	b.n	800426c <HAL_I2C_Init+0x94>
 8004296:	46c0      	nop			; (mov r8, r8)
 8004298:	f0ffffff 	.word	0xf0ffffff
 800429c:	ffff7fff 	.word	0xffff7fff
 80042a0:	02008000 	.word	0x02008000

080042a4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80042a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80042a6:	2341      	movs	r3, #65	; 0x41
 80042a8:	5cc3      	ldrb	r3, [r0, r3]
 80042aa:	2b20      	cmp	r3, #32
 80042ac:	d120      	bne.n	80042f0 <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042ae:	3320      	adds	r3, #32
 80042b0:	5cc3      	ldrb	r3, [r0, r3]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d01e      	beq.n	80042f4 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 80042b6:	2440      	movs	r4, #64	; 0x40
 80042b8:	2201      	movs	r2, #1
 80042ba:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80042bc:	2541      	movs	r5, #65	; 0x41
 80042be:	2324      	movs	r3, #36	; 0x24
 80042c0:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80042c2:	6806      	ldr	r6, [r0, #0]
 80042c4:	6833      	ldr	r3, [r6, #0]
 80042c6:	4393      	bics	r3, r2
 80042c8:	6033      	str	r3, [r6, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80042ca:	6806      	ldr	r6, [r0, #0]
 80042cc:	6833      	ldr	r3, [r6, #0]
 80042ce:	4f0a      	ldr	r7, [pc, #40]	; (80042f8 <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 80042d0:	403b      	ands	r3, r7
 80042d2:	6033      	str	r3, [r6, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80042d4:	6806      	ldr	r6, [r0, #0]
 80042d6:	6833      	ldr	r3, [r6, #0]
 80042d8:	4319      	orrs	r1, r3
 80042da:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 80042dc:	6801      	ldr	r1, [r0, #0]
 80042de:	680b      	ldr	r3, [r1, #0]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80042e4:	2320      	movs	r3, #32
 80042e6:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042e8:	2300      	movs	r3, #0
 80042ea:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 80042ec:	2000      	movs	r0, #0
 80042ee:	e000      	b.n	80042f2 <HAL_I2CEx_ConfigAnalogFilter+0x4e>
  }
  else
  {
    return HAL_BUSY;
 80042f0:	2002      	movs	r0, #2
  }
}
 80042f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 80042f4:	2002      	movs	r0, #2
 80042f6:	e7fc      	b.n	80042f2 <HAL_I2CEx_ConfigAnalogFilter+0x4e>
 80042f8:	ffffefff 	.word	0xffffefff

080042fc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80042fc:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80042fe:	2341      	movs	r3, #65	; 0x41
 8004300:	5cc3      	ldrb	r3, [r0, r3]
 8004302:	2b20      	cmp	r3, #32
 8004304:	d11e      	bne.n	8004344 <HAL_I2CEx_ConfigDigitalFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004306:	3320      	adds	r3, #32
 8004308:	5cc3      	ldrb	r3, [r0, r3]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d01c      	beq.n	8004348 <HAL_I2CEx_ConfigDigitalFilter+0x4c>
 800430e:	2440      	movs	r4, #64	; 0x40
 8004310:	2201      	movs	r2, #1
 8004312:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004314:	2541      	movs	r5, #65	; 0x41
 8004316:	2324      	movs	r3, #36	; 0x24
 8004318:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800431a:	6806      	ldr	r6, [r0, #0]
 800431c:	6833      	ldr	r3, [r6, #0]
 800431e:	4393      	bics	r3, r2
 8004320:	6033      	str	r3, [r6, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004322:	6806      	ldr	r6, [r0, #0]
 8004324:	6833      	ldr	r3, [r6, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004326:	4f09      	ldr	r7, [pc, #36]	; (800434c <HAL_I2CEx_ConfigDigitalFilter+0x50>)
 8004328:	403b      	ands	r3, r7

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800432a:	0209      	lsls	r1, r1, #8
 800432c:	4319      	orrs	r1, r3

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800432e:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004330:	6801      	ldr	r1, [r0, #0]
 8004332:	680b      	ldr	r3, [r1, #0]
 8004334:	4313      	orrs	r3, r2
 8004336:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004338:	2320      	movs	r3, #32
 800433a:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800433c:	2300      	movs	r3, #0
 800433e:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8004340:	2000      	movs	r0, #0
 8004342:	e000      	b.n	8004346 <HAL_I2CEx_ConfigDigitalFilter+0x4a>
  }
  else
  {
    return HAL_BUSY;
 8004344:	2002      	movs	r0, #2
  }
}
 8004346:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8004348:	2002      	movs	r0, #2
 800434a:	e7fc      	b.n	8004346 <HAL_I2CEx_ConfigDigitalFilter+0x4a>
 800434c:	fffff0ff 	.word	0xfffff0ff

08004350 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8004350:	b530      	push	{r4, r5, lr}
  uint32_t vos = 0;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004352:	4b1b      	ldr	r3, [pc, #108]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0x70>)
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	22f0      	movs	r2, #240	; 0xf0
 8004358:	4013      	ands	r3, r2
 800435a:	d122      	bne.n	80043a2 <RCC_SetFlashLatencyFromMSIRange+0x52>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 800435c:	4a18      	ldr	r2, [pc, #96]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0x70>)
 800435e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004360:	00d2      	lsls	r2, r2, #3
 8004362:	d50e      	bpl.n	8004382 <RCC_SetFlashLatencyFromMSIRange+0x32>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8004364:	4a17      	ldr	r2, [pc, #92]	; (80043c4 <RCC_SetFlashLatencyFromMSIRange+0x74>)
 8004366:	6812      	ldr	r2, [r2, #0]
 8004368:	21c0      	movs	r1, #192	; 0xc0
 800436a:	0149      	lsls	r1, r1, #5
 800436c:	400a      	ands	r2, r1
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
      __HAL_RCC_PWR_CLK_DISABLE();
    }
    
    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800436e:	21c0      	movs	r1, #192	; 0xc0
 8004370:	0149      	lsls	r1, r1, #5
 8004372:	428a      	cmp	r2, r1
 8004374:	d116      	bne.n	80043a4 <RCC_SetFlashLatencyFromMSIRange+0x54>
 8004376:	22c0      	movs	r2, #192	; 0xc0
 8004378:	0212      	lsls	r2, r2, #8
 800437a:	4290      	cmp	r0, r2
 800437c:	d112      	bne.n	80043a4 <RCC_SetFlashLatencyFromMSIRange+0x54>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800437e:	2301      	movs	r3, #1
 8004380:	e010      	b.n	80043a4 <RCC_SetFlashLatencyFromMSIRange+0x54>
      __HAL_RCC_PWR_CLK_ENABLE();
 8004382:	490f      	ldr	r1, [pc, #60]	; (80043c0 <RCC_SetFlashLatencyFromMSIRange+0x70>)
 8004384:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 8004386:	2280      	movs	r2, #128	; 0x80
 8004388:	0552      	lsls	r2, r2, #21
 800438a:	4322      	orrs	r2, r4
 800438c:	638a      	str	r2, [r1, #56]	; 0x38
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 800438e:	4a0d      	ldr	r2, [pc, #52]	; (80043c4 <RCC_SetFlashLatencyFromMSIRange+0x74>)
 8004390:	6812      	ldr	r2, [r2, #0]
 8004392:	24c0      	movs	r4, #192	; 0xc0
 8004394:	0164      	lsls	r4, r4, #5
 8004396:	4022      	ands	r2, r4
      __HAL_RCC_PWR_CLK_DISABLE();
 8004398:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 800439a:	4d0b      	ldr	r5, [pc, #44]	; (80043c8 <RCC_SetFlashLatencyFromMSIRange+0x78>)
 800439c:	402c      	ands	r4, r5
 800439e:	638c      	str	r4, [r1, #56]	; 0x38
 80043a0:	e7e5      	b.n	800436e <RCC_SetFlashLatencyFromMSIRange+0x1e>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80043a2:	2300      	movs	r3, #0
    }
  }
  
  __HAL_FLASH_SET_LATENCY(latency);
 80043a4:	4809      	ldr	r0, [pc, #36]	; (80043cc <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 80043a6:	6802      	ldr	r2, [r0, #0]
 80043a8:	2101      	movs	r1, #1
 80043aa:	438a      	bics	r2, r1
 80043ac:	431a      	orrs	r2, r3
 80043ae:	6002      	str	r2, [r0, #0]
  
  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 80043b0:	6802      	ldr	r2, [r0, #0]
 80043b2:	4011      	ands	r1, r2
 80043b4:	4299      	cmp	r1, r3
 80043b6:	d001      	beq.n	80043bc <RCC_SetFlashLatencyFromMSIRange+0x6c>
  {
    return HAL_ERROR;
 80043b8:	2001      	movs	r0, #1
  }
  
  return HAL_OK;
}
 80043ba:	bd30      	pop	{r4, r5, pc}
  return HAL_OK;
 80043bc:	2000      	movs	r0, #0
 80043be:	e7fc      	b.n	80043ba <RCC_SetFlashLatencyFromMSIRange+0x6a>
 80043c0:	40021000 	.word	0x40021000
 80043c4:	40007000 	.word	0x40007000
 80043c8:	efffffff 	.word	0xefffffff
 80043cc:	40022000 	.word	0x40022000

080043d0 <HAL_RCC_OscConfig>:
{
 80043d0:	b570      	push	{r4, r5, r6, lr}
 80043d2:	b082      	sub	sp, #8
 80043d4:	0004      	movs	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80043d6:	6803      	ldr	r3, [r0, #0]
 80043d8:	07db      	lsls	r3, r3, #31
 80043da:	d540      	bpl.n	800445e <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80043dc:	4bcc      	ldr	r3, [pc, #816]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80043de:	68da      	ldr	r2, [r3, #12]
 80043e0:	230c      	movs	r3, #12
 80043e2:	4013      	ands	r3, r2
 80043e4:	2b08      	cmp	r3, #8
 80043e6:	d032      	beq.n	800444e <HAL_RCC_OscConfig+0x7e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80043e8:	4bc9      	ldr	r3, [pc, #804]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80043ea:	68da      	ldr	r2, [r3, #12]
 80043ec:	230c      	movs	r3, #12
 80043ee:	4013      	ands	r3, r2
 80043f0:	2b0c      	cmp	r3, #12
 80043f2:	d028      	beq.n	8004446 <HAL_RCC_OscConfig+0x76>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80043f4:	6863      	ldr	r3, [r4, #4]
 80043f6:	2280      	movs	r2, #128	; 0x80
 80043f8:	0252      	lsls	r2, r2, #9
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d057      	beq.n	80044ae <HAL_RCC_OscConfig+0xde>
 80043fe:	22a0      	movs	r2, #160	; 0xa0
 8004400:	02d2      	lsls	r2, r2, #11
 8004402:	4293      	cmp	r3, r2
 8004404:	d05a      	beq.n	80044bc <HAL_RCC_OscConfig+0xec>
 8004406:	4bc2      	ldr	r3, [pc, #776]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004408:	681a      	ldr	r2, [r3, #0]
 800440a:	49c2      	ldr	r1, [pc, #776]	; (8004714 <HAL_RCC_OscConfig+0x344>)
 800440c:	400a      	ands	r2, r1
 800440e:	601a      	str	r2, [r3, #0]
 8004410:	681a      	ldr	r2, [r3, #0]
 8004412:	2180      	movs	r1, #128	; 0x80
 8004414:	0249      	lsls	r1, r1, #9
 8004416:	400a      	ands	r2, r1
 8004418:	9201      	str	r2, [sp, #4]
 800441a:	9a01      	ldr	r2, [sp, #4]
 800441c:	681a      	ldr	r2, [r3, #0]
 800441e:	49be      	ldr	r1, [pc, #760]	; (8004718 <HAL_RCC_OscConfig+0x348>)
 8004420:	400a      	ands	r2, r1
 8004422:	601a      	str	r2, [r3, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004424:	6863      	ldr	r3, [r4, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d054      	beq.n	80044d4 <HAL_RCC_OscConfig+0x104>
        tickstart = HAL_GetTick();
 800442a:	f7fe fd5f 	bl	8002eec <HAL_GetTick>
 800442e:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004430:	4bb7      	ldr	r3, [pc, #732]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	039b      	lsls	r3, r3, #14
 8004436:	d412      	bmi.n	800445e <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004438:	f7fe fd58 	bl	8002eec <HAL_GetTick>
 800443c:	1b40      	subs	r0, r0, r5
 800443e:	2864      	cmp	r0, #100	; 0x64
 8004440:	d9f6      	bls.n	8004430 <HAL_RCC_OscConfig+0x60>
            return HAL_TIMEOUT;
 8004442:	2003      	movs	r0, #3
 8004444:	e26b      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004446:	4bb2      	ldr	r3, [pc, #712]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004448:	68db      	ldr	r3, [r3, #12]
 800444a:	03db      	lsls	r3, r3, #15
 800444c:	d5d2      	bpl.n	80043f4 <HAL_RCC_OscConfig+0x24>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800444e:	4bb0      	ldr	r3, [pc, #704]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	039b      	lsls	r3, r3, #14
 8004454:	d503      	bpl.n	800445e <HAL_RCC_OscConfig+0x8e>
 8004456:	6863      	ldr	r3, [r4, #4]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d100      	bne.n	800445e <HAL_RCC_OscConfig+0x8e>
 800445c:	e258      	b.n	8004910 <HAL_RCC_OscConfig+0x540>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800445e:	6823      	ldr	r3, [r4, #0]
 8004460:	079b      	lsls	r3, r3, #30
 8004462:	d55a      	bpl.n	800451a <HAL_RCC_OscConfig+0x14a>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8004464:	4baa      	ldr	r3, [pc, #680]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004466:	68da      	ldr	r2, [r3, #12]
 8004468:	230c      	movs	r3, #12
 800446a:	4013      	ands	r3, r2
 800446c:	2b04      	cmp	r3, #4
 800446e:	d043      	beq.n	80044f8 <HAL_RCC_OscConfig+0x128>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8004470:	4ba7      	ldr	r3, [pc, #668]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004472:	68da      	ldr	r2, [r3, #12]
 8004474:	230c      	movs	r3, #12
 8004476:	4013      	ands	r3, r2
 8004478:	2b0c      	cmp	r3, #12
 800447a:	d039      	beq.n	80044f0 <HAL_RCC_OscConfig+0x120>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800447c:	68e3      	ldr	r3, [r4, #12]
 800447e:	2b00      	cmp	r3, #0
 8004480:	d100      	bne.n	8004484 <HAL_RCC_OscConfig+0xb4>
 8004482:	e0ad      	b.n	80045e0 <HAL_RCC_OscConfig+0x210>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004484:	49a2      	ldr	r1, [pc, #648]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004486:	680a      	ldr	r2, [r1, #0]
 8004488:	2009      	movs	r0, #9
 800448a:	4382      	bics	r2, r0
 800448c:	4313      	orrs	r3, r2
 800448e:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 8004490:	f7fe fd2c 	bl	8002eec <HAL_GetTick>
 8004494:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004496:	4b9e      	ldr	r3, [pc, #632]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	075b      	lsls	r3, r3, #29
 800449c:	d500      	bpl.n	80044a0 <HAL_RCC_OscConfig+0xd0>
 800449e:	e096      	b.n	80045ce <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80044a0:	f7fe fd24 	bl	8002eec <HAL_GetTick>
 80044a4:	1b40      	subs	r0, r0, r5
 80044a6:	2802      	cmp	r0, #2
 80044a8:	d9f5      	bls.n	8004496 <HAL_RCC_OscConfig+0xc6>
            return HAL_TIMEOUT;
 80044aa:	2003      	movs	r0, #3
 80044ac:	e237      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044ae:	4a98      	ldr	r2, [pc, #608]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80044b0:	6811      	ldr	r1, [r2, #0]
 80044b2:	2380      	movs	r3, #128	; 0x80
 80044b4:	025b      	lsls	r3, r3, #9
 80044b6:	430b      	orrs	r3, r1
 80044b8:	6013      	str	r3, [r2, #0]
 80044ba:	e7b3      	b.n	8004424 <HAL_RCC_OscConfig+0x54>
 80044bc:	4b94      	ldr	r3, [pc, #592]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80044be:	6819      	ldr	r1, [r3, #0]
 80044c0:	2280      	movs	r2, #128	; 0x80
 80044c2:	02d2      	lsls	r2, r2, #11
 80044c4:	430a      	orrs	r2, r1
 80044c6:	601a      	str	r2, [r3, #0]
 80044c8:	6819      	ldr	r1, [r3, #0]
 80044ca:	2280      	movs	r2, #128	; 0x80
 80044cc:	0252      	lsls	r2, r2, #9
 80044ce:	430a      	orrs	r2, r1
 80044d0:	601a      	str	r2, [r3, #0]
 80044d2:	e7a7      	b.n	8004424 <HAL_RCC_OscConfig+0x54>
        tickstart = HAL_GetTick();
 80044d4:	f7fe fd0a 	bl	8002eec <HAL_GetTick>
 80044d8:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044da:	4b8d      	ldr	r3, [pc, #564]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	039b      	lsls	r3, r3, #14
 80044e0:	d5bd      	bpl.n	800445e <HAL_RCC_OscConfig+0x8e>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044e2:	f7fe fd03 	bl	8002eec <HAL_GetTick>
 80044e6:	1b40      	subs	r0, r0, r5
 80044e8:	2864      	cmp	r0, #100	; 0x64
 80044ea:	d9f6      	bls.n	80044da <HAL_RCC_OscConfig+0x10a>
            return HAL_TIMEOUT;
 80044ec:	2003      	movs	r0, #3
 80044ee:	e216      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80044f0:	4b87      	ldr	r3, [pc, #540]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	03db      	lsls	r3, r3, #15
 80044f6:	d4c1      	bmi.n	800447c <HAL_RCC_OscConfig+0xac>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044f8:	4b85      	ldr	r3, [pc, #532]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	075b      	lsls	r3, r3, #29
 80044fe:	d504      	bpl.n	800450a <HAL_RCC_OscConfig+0x13a>
 8004500:	68e3      	ldr	r3, [r4, #12]
 8004502:	2b01      	cmp	r3, #1
 8004504:	d001      	beq.n	800450a <HAL_RCC_OscConfig+0x13a>
        return HAL_ERROR;
 8004506:	2001      	movs	r0, #1
 8004508:	e209      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800450a:	4981      	ldr	r1, [pc, #516]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 800450c:	684b      	ldr	r3, [r1, #4]
 800450e:	4a83      	ldr	r2, [pc, #524]	; (800471c <HAL_RCC_OscConfig+0x34c>)
 8004510:	4013      	ands	r3, r2
 8004512:	6922      	ldr	r2, [r4, #16]
 8004514:	0212      	lsls	r2, r2, #8
 8004516:	4313      	orrs	r3, r2
 8004518:	604b      	str	r3, [r1, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800451a:	6823      	ldr	r3, [r4, #0]
 800451c:	06db      	lsls	r3, r3, #27
 800451e:	d53b      	bpl.n	8004598 <HAL_RCC_OscConfig+0x1c8>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_MSI) )
 8004520:	4b7b      	ldr	r3, [pc, #492]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004522:	68db      	ldr	r3, [r3, #12]
 8004524:	220c      	movs	r2, #12
 8004526:	421a      	tst	r2, r3
 8004528:	d000      	beq.n	800452c <HAL_RCC_OscConfig+0x15c>
 800452a:	e080      	b.n	800462e <HAL_RCC_OscConfig+0x25e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800452c:	4b78      	ldr	r3, [pc, #480]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	059b      	lsls	r3, r3, #22
 8004532:	d503      	bpl.n	800453c <HAL_RCC_OscConfig+0x16c>
 8004534:	69e3      	ldr	r3, [r4, #28]
 8004536:	2b00      	cmp	r3, #0
 8004538:	d100      	bne.n	800453c <HAL_RCC_OscConfig+0x16c>
 800453a:	e1eb      	b.n	8004914 <HAL_RCC_OscConfig+0x544>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800453c:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800453e:	4b74      	ldr	r3, [pc, #464]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004540:	685b      	ldr	r3, [r3, #4]
 8004542:	22e0      	movs	r2, #224	; 0xe0
 8004544:	0212      	lsls	r2, r2, #8
 8004546:	4013      	ands	r3, r2
 8004548:	4298      	cmp	r0, r3
 800454a:	d95c      	bls.n	8004606 <HAL_RCC_OscConfig+0x236>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800454c:	f7ff ff00 	bl	8004350 <RCC_SetFlashLatencyFromMSIRange>
 8004550:	2800      	cmp	r0, #0
 8004552:	d000      	beq.n	8004556 <HAL_RCC_OscConfig+0x186>
 8004554:	e1e0      	b.n	8004918 <HAL_RCC_OscConfig+0x548>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004556:	4a6e      	ldr	r2, [pc, #440]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004558:	6853      	ldr	r3, [r2, #4]
 800455a:	4971      	ldr	r1, [pc, #452]	; (8004720 <HAL_RCC_OscConfig+0x350>)
 800455c:	400b      	ands	r3, r1
 800455e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004560:	430b      	orrs	r3, r1
 8004562:	6053      	str	r3, [r2, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004564:	6853      	ldr	r3, [r2, #4]
 8004566:	021b      	lsls	r3, r3, #8
 8004568:	0a1b      	lsrs	r3, r3, #8
 800456a:	6a21      	ldr	r1, [r4, #32]
 800456c:	0609      	lsls	r1, r1, #24
 800456e:	430b      	orrs	r3, r1
 8004570:	6053      	str	r3, [r2, #4]
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 8004572:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004574:	0b5a      	lsrs	r2, r3, #13
 8004576:	3201      	adds	r2, #1
 8004578:	2380      	movs	r3, #128	; 0x80
 800457a:	021b      	lsls	r3, r3, #8
 800457c:	4093      	lsls	r3, r2
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_BITNUMBER)];
 800457e:	4a64      	ldr	r2, [pc, #400]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004580:	68d1      	ldr	r1, [r2, #12]
 8004582:	0909      	lsrs	r1, r1, #4
 8004584:	220f      	movs	r2, #15
 8004586:	400a      	ands	r2, r1
 8004588:	4966      	ldr	r1, [pc, #408]	; (8004724 <HAL_RCC_OscConfig+0x354>)
 800458a:	5c8a      	ldrb	r2, [r1, r2]
 800458c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1U << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_BITNUMBER) + 1U))) 
 800458e:	4a66      	ldr	r2, [pc, #408]	; (8004728 <HAL_RCC_OscConfig+0x358>)
 8004590:	6013      	str	r3, [r2, #0]
        HAL_InitTick (TICK_INT_PRIORITY);
 8004592:	2000      	movs	r0, #0
 8004594:	f7fe fc7e 	bl	8002e94 <HAL_InitTick>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004598:	6823      	ldr	r3, [r4, #0]
 800459a:	071b      	lsls	r3, r3, #28
 800459c:	d400      	bmi.n	80045a0 <HAL_RCC_OscConfig+0x1d0>
 800459e:	e092      	b.n	80046c6 <HAL_RCC_OscConfig+0x2f6>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80045a0:	6963      	ldr	r3, [r4, #20]
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d07c      	beq.n	80046a0 <HAL_RCC_OscConfig+0x2d0>
      __HAL_RCC_LSI_ENABLE();
 80045a6:	4a5a      	ldr	r2, [pc, #360]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80045a8:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80045aa:	2101      	movs	r1, #1
 80045ac:	430b      	orrs	r3, r1
 80045ae:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 80045b0:	f7fe fc9c 	bl	8002eec <HAL_GetTick>
 80045b4:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045b6:	4b56      	ldr	r3, [pc, #344]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80045b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80045ba:	079b      	lsls	r3, r3, #30
 80045bc:	d500      	bpl.n	80045c0 <HAL_RCC_OscConfig+0x1f0>
 80045be:	e082      	b.n	80046c6 <HAL_RCC_OscConfig+0x2f6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80045c0:	f7fe fc94 	bl	8002eec <HAL_GetTick>
 80045c4:	1b40      	subs	r0, r0, r5
 80045c6:	2802      	cmp	r0, #2
 80045c8:	d9f5      	bls.n	80045b6 <HAL_RCC_OscConfig+0x1e6>
          return HAL_TIMEOUT;
 80045ca:	2003      	movs	r0, #3
 80045cc:	e1a7      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045ce:	4950      	ldr	r1, [pc, #320]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80045d0:	684b      	ldr	r3, [r1, #4]
 80045d2:	4a52      	ldr	r2, [pc, #328]	; (800471c <HAL_RCC_OscConfig+0x34c>)
 80045d4:	4013      	ands	r3, r2
 80045d6:	6922      	ldr	r2, [r4, #16]
 80045d8:	0212      	lsls	r2, r2, #8
 80045da:	4313      	orrs	r3, r2
 80045dc:	604b      	str	r3, [r1, #4]
 80045de:	e79c      	b.n	800451a <HAL_RCC_OscConfig+0x14a>
        __HAL_RCC_HSI_DISABLE();
 80045e0:	4a4b      	ldr	r2, [pc, #300]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80045e2:	6813      	ldr	r3, [r2, #0]
 80045e4:	2101      	movs	r1, #1
 80045e6:	438b      	bics	r3, r1
 80045e8:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80045ea:	f7fe fc7f 	bl	8002eec <HAL_GetTick>
 80045ee:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045f0:	4b47      	ldr	r3, [pc, #284]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	075b      	lsls	r3, r3, #29
 80045f6:	d590      	bpl.n	800451a <HAL_RCC_OscConfig+0x14a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045f8:	f7fe fc78 	bl	8002eec <HAL_GetTick>
 80045fc:	1b40      	subs	r0, r0, r5
 80045fe:	2802      	cmp	r0, #2
 8004600:	d9f6      	bls.n	80045f0 <HAL_RCC_OscConfig+0x220>
            return HAL_TIMEOUT;
 8004602:	2003      	movs	r0, #3
 8004604:	e18b      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004606:	4a42      	ldr	r2, [pc, #264]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004608:	6853      	ldr	r3, [r2, #4]
 800460a:	4945      	ldr	r1, [pc, #276]	; (8004720 <HAL_RCC_OscConfig+0x350>)
 800460c:	400b      	ands	r3, r1
 800460e:	4318      	orrs	r0, r3
 8004610:	6050      	str	r0, [r2, #4]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004612:	6853      	ldr	r3, [r2, #4]
 8004614:	021b      	lsls	r3, r3, #8
 8004616:	0a1b      	lsrs	r3, r3, #8
 8004618:	6a21      	ldr	r1, [r4, #32]
 800461a:	0609      	lsls	r1, r1, #24
 800461c:	430b      	orrs	r3, r1
 800461e:	6053      	str	r3, [r2, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004620:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004622:	f7ff fe95 	bl	8004350 <RCC_SetFlashLatencyFromMSIRange>
 8004626:	2800      	cmp	r0, #0
 8004628:	d0a3      	beq.n	8004572 <HAL_RCC_OscConfig+0x1a2>
            return HAL_ERROR;
 800462a:	2001      	movs	r0, #1
 800462c:	e177      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800462e:	69e3      	ldr	r3, [r4, #28]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d022      	beq.n	800467a <HAL_RCC_OscConfig+0x2aa>
        __HAL_RCC_MSI_ENABLE();
 8004634:	4a36      	ldr	r2, [pc, #216]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004636:	6811      	ldr	r1, [r2, #0]
 8004638:	2380      	movs	r3, #128	; 0x80
 800463a:	005b      	lsls	r3, r3, #1
 800463c:	430b      	orrs	r3, r1
 800463e:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004640:	f7fe fc54 	bl	8002eec <HAL_GetTick>
 8004644:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8004646:	4b32      	ldr	r3, [pc, #200]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	059b      	lsls	r3, r3, #22
 800464c:	d406      	bmi.n	800465c <HAL_RCC_OscConfig+0x28c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800464e:	f7fe fc4d 	bl	8002eec <HAL_GetTick>
 8004652:	1b40      	subs	r0, r0, r5
 8004654:	2802      	cmp	r0, #2
 8004656:	d9f6      	bls.n	8004646 <HAL_RCC_OscConfig+0x276>
            return HAL_TIMEOUT;
 8004658:	2003      	movs	r0, #3
 800465a:	e160      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800465c:	4a2c      	ldr	r2, [pc, #176]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 800465e:	6853      	ldr	r3, [r2, #4]
 8004660:	492f      	ldr	r1, [pc, #188]	; (8004720 <HAL_RCC_OscConfig+0x350>)
 8004662:	400b      	ands	r3, r1
 8004664:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004666:	430b      	orrs	r3, r1
 8004668:	6053      	str	r3, [r2, #4]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800466a:	6853      	ldr	r3, [r2, #4]
 800466c:	021b      	lsls	r3, r3, #8
 800466e:	0a1b      	lsrs	r3, r3, #8
 8004670:	6a21      	ldr	r1, [r4, #32]
 8004672:	0609      	lsls	r1, r1, #24
 8004674:	430b      	orrs	r3, r1
 8004676:	6053      	str	r3, [r2, #4]
 8004678:	e78e      	b.n	8004598 <HAL_RCC_OscConfig+0x1c8>
        __HAL_RCC_MSI_DISABLE();
 800467a:	4a25      	ldr	r2, [pc, #148]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 800467c:	6813      	ldr	r3, [r2, #0]
 800467e:	492b      	ldr	r1, [pc, #172]	; (800472c <HAL_RCC_OscConfig+0x35c>)
 8004680:	400b      	ands	r3, r1
 8004682:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8004684:	f7fe fc32 	bl	8002eec <HAL_GetTick>
 8004688:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != RESET)
 800468a:	4b21      	ldr	r3, [pc, #132]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	059b      	lsls	r3, r3, #22
 8004690:	d582      	bpl.n	8004598 <HAL_RCC_OscConfig+0x1c8>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004692:	f7fe fc2b 	bl	8002eec <HAL_GetTick>
 8004696:	1b40      	subs	r0, r0, r5
 8004698:	2802      	cmp	r0, #2
 800469a:	d9f6      	bls.n	800468a <HAL_RCC_OscConfig+0x2ba>
            return HAL_TIMEOUT;
 800469c:	2003      	movs	r0, #3
 800469e:	e13e      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
      __HAL_RCC_LSI_DISABLE();
 80046a0:	4a1b      	ldr	r2, [pc, #108]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80046a2:	6d13      	ldr	r3, [r2, #80]	; 0x50
 80046a4:	2101      	movs	r1, #1
 80046a6:	438b      	bics	r3, r1
 80046a8:	6513      	str	r3, [r2, #80]	; 0x50
      tickstart = HAL_GetTick();
 80046aa:	f7fe fc1f 	bl	8002eec <HAL_GetTick>
 80046ae:	0005      	movs	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046b0:	4b17      	ldr	r3, [pc, #92]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80046b2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80046b4:	079b      	lsls	r3, r3, #30
 80046b6:	d506      	bpl.n	80046c6 <HAL_RCC_OscConfig+0x2f6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80046b8:	f7fe fc18 	bl	8002eec <HAL_GetTick>
 80046bc:	1b40      	subs	r0, r0, r5
 80046be:	2802      	cmp	r0, #2
 80046c0:	d9f6      	bls.n	80046b0 <HAL_RCC_OscConfig+0x2e0>
          return HAL_TIMEOUT;
 80046c2:	2003      	movs	r0, #3
 80046c4:	e12b      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80046c6:	6823      	ldr	r3, [r4, #0]
 80046c8:	075b      	lsls	r3, r3, #29
 80046ca:	d400      	bmi.n	80046ce <HAL_RCC_OscConfig+0x2fe>
 80046cc:	e08d      	b.n	80047ea <HAL_RCC_OscConfig+0x41a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80046ce:	4b10      	ldr	r3, [pc, #64]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80046d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d2:	00db      	lsls	r3, r3, #3
 80046d4:	d430      	bmi.n	8004738 <HAL_RCC_OscConfig+0x368>
      __HAL_RCC_PWR_CLK_ENABLE();
 80046d6:	4a0e      	ldr	r2, [pc, #56]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80046d8:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80046da:	2380      	movs	r3, #128	; 0x80
 80046dc:	055b      	lsls	r3, r3, #21
 80046de:	430b      	orrs	r3, r1
 80046e0:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 80046e2:	2501      	movs	r5, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046e4:	4b12      	ldr	r3, [pc, #72]	; (8004730 <HAL_RCC_OscConfig+0x360>)
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	05db      	lsls	r3, r3, #23
 80046ea:	d527      	bpl.n	800473c <HAL_RCC_OscConfig+0x36c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046ec:	68a3      	ldr	r3, [r4, #8]
 80046ee:	2280      	movs	r2, #128	; 0x80
 80046f0:	0052      	lsls	r2, r2, #1
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d036      	beq.n	8004764 <HAL_RCC_OscConfig+0x394>
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d14c      	bne.n	8004794 <HAL_RCC_OscConfig+0x3c4>
 80046fa:	4b05      	ldr	r3, [pc, #20]	; (8004710 <HAL_RCC_OscConfig+0x340>)
 80046fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80046fe:	490b      	ldr	r1, [pc, #44]	; (800472c <HAL_RCC_OscConfig+0x35c>)
 8004700:	400a      	ands	r2, r1
 8004702:	651a      	str	r2, [r3, #80]	; 0x50
 8004704:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8004706:	490b      	ldr	r1, [pc, #44]	; (8004734 <HAL_RCC_OscConfig+0x364>)
 8004708:	400a      	ands	r2, r1
 800470a:	651a      	str	r2, [r3, #80]	; 0x50
 800470c:	e030      	b.n	8004770 <HAL_RCC_OscConfig+0x3a0>
 800470e:	46c0      	nop			; (mov r8, r8)
 8004710:	40021000 	.word	0x40021000
 8004714:	fffeffff 	.word	0xfffeffff
 8004718:	fffbffff 	.word	0xfffbffff
 800471c:	ffffe0ff 	.word	0xffffe0ff
 8004720:	ffff1fff 	.word	0xffff1fff
 8004724:	0800b360 	.word	0x0800b360
 8004728:	2000001c 	.word	0x2000001c
 800472c:	fffffeff 	.word	0xfffffeff
 8004730:	40007000 	.word	0x40007000
 8004734:	fffffbff 	.word	0xfffffbff
    FlagStatus       pwrclkchanged = RESET;
 8004738:	2500      	movs	r5, #0
 800473a:	e7d3      	b.n	80046e4 <HAL_RCC_OscConfig+0x314>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800473c:	4a7a      	ldr	r2, [pc, #488]	; (8004928 <HAL_RCC_OscConfig+0x558>)
 800473e:	6811      	ldr	r1, [r2, #0]
 8004740:	2380      	movs	r3, #128	; 0x80
 8004742:	005b      	lsls	r3, r3, #1
 8004744:	430b      	orrs	r3, r1
 8004746:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004748:	f7fe fbd0 	bl	8002eec <HAL_GetTick>
 800474c:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800474e:	4b76      	ldr	r3, [pc, #472]	; (8004928 <HAL_RCC_OscConfig+0x558>)
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	05db      	lsls	r3, r3, #23
 8004754:	d4ca      	bmi.n	80046ec <HAL_RCC_OscConfig+0x31c>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004756:	f7fe fbc9 	bl	8002eec <HAL_GetTick>
 800475a:	1b80      	subs	r0, r0, r6
 800475c:	2864      	cmp	r0, #100	; 0x64
 800475e:	d9f6      	bls.n	800474e <HAL_RCC_OscConfig+0x37e>
          return HAL_TIMEOUT;
 8004760:	2003      	movs	r0, #3
 8004762:	e0dc      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004764:	4a71      	ldr	r2, [pc, #452]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 8004766:	6d11      	ldr	r1, [r2, #80]	; 0x50
 8004768:	2380      	movs	r3, #128	; 0x80
 800476a:	005b      	lsls	r3, r3, #1
 800476c:	430b      	orrs	r3, r1
 800476e:	6513      	str	r3, [r2, #80]	; 0x50
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004770:	68a3      	ldr	r3, [r4, #8]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d028      	beq.n	80047c8 <HAL_RCC_OscConfig+0x3f8>
      tickstart = HAL_GetTick();
 8004776:	f7fe fbb9 	bl	8002eec <HAL_GetTick>
 800477a:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800477c:	4b6b      	ldr	r3, [pc, #428]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 800477e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004780:	059b      	lsls	r3, r3, #22
 8004782:	d430      	bmi.n	80047e6 <HAL_RCC_OscConfig+0x416>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004784:	f7fe fbb2 	bl	8002eec <HAL_GetTick>
 8004788:	1b80      	subs	r0, r0, r6
 800478a:	4b69      	ldr	r3, [pc, #420]	; (8004930 <HAL_RCC_OscConfig+0x560>)
 800478c:	4298      	cmp	r0, r3
 800478e:	d9f5      	bls.n	800477c <HAL_RCC_OscConfig+0x3ac>
          return HAL_TIMEOUT;
 8004790:	2003      	movs	r0, #3
 8004792:	e0c4      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004794:	22a0      	movs	r2, #160	; 0xa0
 8004796:	00d2      	lsls	r2, r2, #3
 8004798:	4293      	cmp	r3, r2
 800479a:	d009      	beq.n	80047b0 <HAL_RCC_OscConfig+0x3e0>
 800479c:	4b63      	ldr	r3, [pc, #396]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 800479e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047a0:	4964      	ldr	r1, [pc, #400]	; (8004934 <HAL_RCC_OscConfig+0x564>)
 80047a2:	400a      	ands	r2, r1
 80047a4:	651a      	str	r2, [r3, #80]	; 0x50
 80047a6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80047a8:	4963      	ldr	r1, [pc, #396]	; (8004938 <HAL_RCC_OscConfig+0x568>)
 80047aa:	400a      	ands	r2, r1
 80047ac:	651a      	str	r2, [r3, #80]	; 0x50
 80047ae:	e7df      	b.n	8004770 <HAL_RCC_OscConfig+0x3a0>
 80047b0:	4b5e      	ldr	r3, [pc, #376]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 80047b2:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80047b4:	3a01      	subs	r2, #1
 80047b6:	3aff      	subs	r2, #255	; 0xff
 80047b8:	430a      	orrs	r2, r1
 80047ba:	651a      	str	r2, [r3, #80]	; 0x50
 80047bc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80047be:	2280      	movs	r2, #128	; 0x80
 80047c0:	0052      	lsls	r2, r2, #1
 80047c2:	430a      	orrs	r2, r1
 80047c4:	651a      	str	r2, [r3, #80]	; 0x50
 80047c6:	e7d3      	b.n	8004770 <HAL_RCC_OscConfig+0x3a0>
      tickstart = HAL_GetTick();
 80047c8:	f7fe fb90 	bl	8002eec <HAL_GetTick>
 80047cc:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80047ce:	4b57      	ldr	r3, [pc, #348]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 80047d0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047d2:	059b      	lsls	r3, r3, #22
 80047d4:	d507      	bpl.n	80047e6 <HAL_RCC_OscConfig+0x416>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80047d6:	f7fe fb89 	bl	8002eec <HAL_GetTick>
 80047da:	1b80      	subs	r0, r0, r6
 80047dc:	4b54      	ldr	r3, [pc, #336]	; (8004930 <HAL_RCC_OscConfig+0x560>)
 80047de:	4298      	cmp	r0, r3
 80047e0:	d9f5      	bls.n	80047ce <HAL_RCC_OscConfig+0x3fe>
          return HAL_TIMEOUT;
 80047e2:	2003      	movs	r0, #3
 80047e4:	e09b      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
    if(pwrclkchanged == SET)
 80047e6:	2d01      	cmp	r5, #1
 80047e8:	d021      	beq.n	800482e <HAL_RCC_OscConfig+0x45e>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80047ea:	6823      	ldr	r3, [r4, #0]
 80047ec:	069b      	lsls	r3, r3, #26
 80047ee:	d53c      	bpl.n	800486a <HAL_RCC_OscConfig+0x49a>
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80047f0:	69a3      	ldr	r3, [r4, #24]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d021      	beq.n	800483a <HAL_RCC_OscConfig+0x46a>
        __HAL_RCC_HSI48_ENABLE();
 80047f6:	4b4d      	ldr	r3, [pc, #308]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 80047f8:	6899      	ldr	r1, [r3, #8]
 80047fa:	2001      	movs	r0, #1
 80047fc:	4301      	orrs	r1, r0
 80047fe:	6099      	str	r1, [r3, #8]
 8004800:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004802:	4302      	orrs	r2, r0
 8004804:	635a      	str	r2, [r3, #52]	; 0x34
 8004806:	4a4d      	ldr	r2, [pc, #308]	; (800493c <HAL_RCC_OscConfig+0x56c>)
 8004808:	6a11      	ldr	r1, [r2, #32]
 800480a:	2380      	movs	r3, #128	; 0x80
 800480c:	019b      	lsls	r3, r3, #6
 800480e:	430b      	orrs	r3, r1
 8004810:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 8004812:	f7fe fb6b 	bl	8002eec <HAL_GetTick>
 8004816:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8004818:	4b44      	ldr	r3, [pc, #272]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	079b      	lsls	r3, r3, #30
 800481e:	d424      	bmi.n	800486a <HAL_RCC_OscConfig+0x49a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004820:	f7fe fb64 	bl	8002eec <HAL_GetTick>
 8004824:	1b40      	subs	r0, r0, r5
 8004826:	2802      	cmp	r0, #2
 8004828:	d9f6      	bls.n	8004818 <HAL_RCC_OscConfig+0x448>
            return HAL_TIMEOUT;
 800482a:	2003      	movs	r0, #3
 800482c:	e077      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
      __HAL_RCC_PWR_CLK_DISABLE();
 800482e:	4a3f      	ldr	r2, [pc, #252]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 8004830:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8004832:	4943      	ldr	r1, [pc, #268]	; (8004940 <HAL_RCC_OscConfig+0x570>)
 8004834:	400b      	ands	r3, r1
 8004836:	6393      	str	r3, [r2, #56]	; 0x38
 8004838:	e7d7      	b.n	80047ea <HAL_RCC_OscConfig+0x41a>
        __HAL_RCC_HSI48_DISABLE();
 800483a:	4a3c      	ldr	r2, [pc, #240]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 800483c:	6893      	ldr	r3, [r2, #8]
 800483e:	2101      	movs	r1, #1
 8004840:	438b      	bics	r3, r1
 8004842:	6093      	str	r3, [r2, #8]
 8004844:	4a3d      	ldr	r2, [pc, #244]	; (800493c <HAL_RCC_OscConfig+0x56c>)
 8004846:	6a13      	ldr	r3, [r2, #32]
 8004848:	493e      	ldr	r1, [pc, #248]	; (8004944 <HAL_RCC_OscConfig+0x574>)
 800484a:	400b      	ands	r3, r1
 800484c:	6213      	str	r3, [r2, #32]
        tickstart = HAL_GetTick();
 800484e:	f7fe fb4d 	bl	8002eec <HAL_GetTick>
 8004852:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8004854:	4b35      	ldr	r3, [pc, #212]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	079b      	lsls	r3, r3, #30
 800485a:	d506      	bpl.n	800486a <HAL_RCC_OscConfig+0x49a>
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800485c:	f7fe fb46 	bl	8002eec <HAL_GetTick>
 8004860:	1b40      	subs	r0, r0, r5
 8004862:	2802      	cmp	r0, #2
 8004864:	d9f6      	bls.n	8004854 <HAL_RCC_OscConfig+0x484>
            return HAL_TIMEOUT;
 8004866:	2003      	movs	r0, #3
 8004868:	e059      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800486a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800486c:	2b00      	cmp	r3, #0
 800486e:	d055      	beq.n	800491c <HAL_RCC_OscConfig+0x54c>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004870:	4a2e      	ldr	r2, [pc, #184]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 8004872:	68d1      	ldr	r1, [r2, #12]
 8004874:	220c      	movs	r2, #12
 8004876:	400a      	ands	r2, r1
 8004878:	2a0c      	cmp	r2, #12
 800487a:	d052      	beq.n	8004922 <HAL_RCC_OscConfig+0x552>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800487c:	2b02      	cmp	r3, #2
 800487e:	d012      	beq.n	80048a6 <HAL_RCC_OscConfig+0x4d6>
        __HAL_RCC_PLL_DISABLE();
 8004880:	4a2a      	ldr	r2, [pc, #168]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 8004882:	6813      	ldr	r3, [r2, #0]
 8004884:	4930      	ldr	r1, [pc, #192]	; (8004948 <HAL_RCC_OscConfig+0x578>)
 8004886:	400b      	ands	r3, r1
 8004888:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 800488a:	f7fe fb2f 	bl	8002eec <HAL_GetTick>
 800488e:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004890:	4b26      	ldr	r3, [pc, #152]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	019b      	lsls	r3, r3, #6
 8004896:	d539      	bpl.n	800490c <HAL_RCC_OscConfig+0x53c>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004898:	f7fe fb28 	bl	8002eec <HAL_GetTick>
 800489c:	1b00      	subs	r0, r0, r4
 800489e:	2802      	cmp	r0, #2
 80048a0:	d9f6      	bls.n	8004890 <HAL_RCC_OscConfig+0x4c0>
            return HAL_TIMEOUT;
 80048a2:	2003      	movs	r0, #3
 80048a4:	e03b      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
        __HAL_RCC_PLL_DISABLE();
 80048a6:	4a21      	ldr	r2, [pc, #132]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 80048a8:	6813      	ldr	r3, [r2, #0]
 80048aa:	4927      	ldr	r1, [pc, #156]	; (8004948 <HAL_RCC_OscConfig+0x578>)
 80048ac:	400b      	ands	r3, r1
 80048ae:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 80048b0:	f7fe fb1c 	bl	8002eec <HAL_GetTick>
 80048b4:	0005      	movs	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048b6:	4b1d      	ldr	r3, [pc, #116]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	019b      	lsls	r3, r3, #6
 80048bc:	d506      	bpl.n	80048cc <HAL_RCC_OscConfig+0x4fc>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048be:	f7fe fb15 	bl	8002eec <HAL_GetTick>
 80048c2:	1b40      	subs	r0, r0, r5
 80048c4:	2802      	cmp	r0, #2
 80048c6:	d9f6      	bls.n	80048b6 <HAL_RCC_OscConfig+0x4e6>
            return HAL_TIMEOUT;
 80048c8:	2003      	movs	r0, #3
 80048ca:	e028      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048cc:	4917      	ldr	r1, [pc, #92]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 80048ce:	68cb      	ldr	r3, [r1, #12]
 80048d0:	4a1e      	ldr	r2, [pc, #120]	; (800494c <HAL_RCC_OscConfig+0x57c>)
 80048d2:	4013      	ands	r3, r2
 80048d4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80048d6:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80048d8:	4302      	orrs	r2, r0
 80048da:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80048dc:	4302      	orrs	r2, r0
 80048de:	4313      	orrs	r3, r2
 80048e0:	60cb      	str	r3, [r1, #12]
        __HAL_RCC_PLL_ENABLE();
 80048e2:	680a      	ldr	r2, [r1, #0]
 80048e4:	2380      	movs	r3, #128	; 0x80
 80048e6:	045b      	lsls	r3, r3, #17
 80048e8:	4313      	orrs	r3, r2
 80048ea:	600b      	str	r3, [r1, #0]
        tickstart = HAL_GetTick();
 80048ec:	f7fe fafe 	bl	8002eec <HAL_GetTick>
 80048f0:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048f2:	4b0e      	ldr	r3, [pc, #56]	; (800492c <HAL_RCC_OscConfig+0x55c>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	019b      	lsls	r3, r3, #6
 80048f8:	d406      	bmi.n	8004908 <HAL_RCC_OscConfig+0x538>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048fa:	f7fe faf7 	bl	8002eec <HAL_GetTick>
 80048fe:	1b00      	subs	r0, r0, r4
 8004900:	2802      	cmp	r0, #2
 8004902:	d9f6      	bls.n	80048f2 <HAL_RCC_OscConfig+0x522>
            return HAL_TIMEOUT;
 8004904:	2003      	movs	r0, #3
 8004906:	e00a      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
  return HAL_OK;
 8004908:	2000      	movs	r0, #0
 800490a:	e008      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
 800490c:	2000      	movs	r0, #0
 800490e:	e006      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
        return HAL_ERROR;
 8004910:	2001      	movs	r0, #1
 8004912:	e004      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
        return HAL_ERROR;
 8004914:	2001      	movs	r0, #1
 8004916:	e002      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
            return HAL_ERROR;
 8004918:	2001      	movs	r0, #1
 800491a:	e000      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
  return HAL_OK;
 800491c:	2000      	movs	r0, #0
}
 800491e:	b002      	add	sp, #8
 8004920:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8004922:	2001      	movs	r0, #1
 8004924:	e7fb      	b.n	800491e <HAL_RCC_OscConfig+0x54e>
 8004926:	46c0      	nop			; (mov r8, r8)
 8004928:	40007000 	.word	0x40007000
 800492c:	40021000 	.word	0x40021000
 8004930:	00001388 	.word	0x00001388
 8004934:	fffffeff 	.word	0xfffffeff
 8004938:	fffffbff 	.word	0xfffffbff
 800493c:	40010000 	.word	0x40010000
 8004940:	efffffff 	.word	0xefffffff
 8004944:	ffffdfff 	.word	0xffffdfff
 8004948:	feffffff 	.word	0xfeffffff
 800494c:	ff02ffff 	.word	0xff02ffff

08004950 <HAL_RCC_GetSysClockFreq>:
{
 8004950:	b510      	push	{r4, lr}
  tmpreg = RCC->CFGR;
 8004952:	4b26      	ldr	r3, [pc, #152]	; (80049ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8004954:	68d9      	ldr	r1, [r3, #12]
  switch (tmpreg & RCC_CFGR_SWS)
 8004956:	230c      	movs	r3, #12
 8004958:	400b      	ands	r3, r1
 800495a:	2b08      	cmp	r3, #8
 800495c:	d042      	beq.n	80049e4 <HAL_RCC_GetSysClockFreq+0x94>
 800495e:	2b0c      	cmp	r3, #12
 8004960:	d011      	beq.n	8004986 <HAL_RCC_GetSysClockFreq+0x36>
 8004962:	2b04      	cmp	r3, #4
 8004964:	d009      	beq.n	800497a <HAL_RCC_GetSysClockFreq+0x2a>
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_BITNUMBER;
 8004966:	4b21      	ldr	r3, [pc, #132]	; (80049ec <HAL_RCC_GetSysClockFreq+0x9c>)
 8004968:	685a      	ldr	r2, [r3, #4]
 800496a:	0b52      	lsrs	r2, r2, #13
 800496c:	2307      	movs	r3, #7
 800496e:	4013      	ands	r3, r2
      sysclockfreq = (32768 * (1 << (msiclkrange + 1)));
 8004970:	3301      	adds	r3, #1
 8004972:	2080      	movs	r0, #128	; 0x80
 8004974:	0200      	lsls	r0, r0, #8
 8004976:	4098      	lsls	r0, r3
}
 8004978:	bd10      	pop	{r4, pc}
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 800497a:	4b1c      	ldr	r3, [pc, #112]	; (80049ec <HAL_RCC_GetSysClockFreq+0x9c>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	06db      	lsls	r3, r3, #27
 8004980:	d532      	bpl.n	80049e8 <HAL_RCC_GetSysClockFreq+0x98>
        sysclockfreq =  (HSI_VALUE >> 2);
 8004982:	481b      	ldr	r0, [pc, #108]	; (80049f0 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004984:	e7f8      	b.n	8004978 <HAL_RCC_GetSysClockFreq+0x28>
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004986:	0c8a      	lsrs	r2, r1, #18
 8004988:	230f      	movs	r3, #15
 800498a:	4013      	ands	r3, r2
 800498c:	4a19      	ldr	r2, [pc, #100]	; (80049f4 <HAL_RCC_GetSysClockFreq+0xa4>)
 800498e:	5cd0      	ldrb	r0, [r2, r3]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_BITNUMBER) + 1;
 8004990:	0d89      	lsrs	r1, r1, #22
 8004992:	2203      	movs	r2, #3
 8004994:	4011      	ands	r1, r2
 8004996:	3101      	adds	r1, #1
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004998:	4b14      	ldr	r3, [pc, #80]	; (80049ec <HAL_RCC_GetSysClockFreq+0x9c>)
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	03db      	lsls	r3, r3, #15
 800499e:	d40d      	bmi.n	80049bc <HAL_RCC_GetSysClockFreq+0x6c>
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0)
 80049a0:	4b12      	ldr	r3, [pc, #72]	; (80049ec <HAL_RCC_GetSysClockFreq+0x9c>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	06db      	lsls	r3, r3, #27
 80049a6:	d513      	bpl.n	80049d0 <HAL_RCC_GetSysClockFreq+0x80>
          pllvco = ((HSI_VALUE >> 2) * pllm) / plld;
 80049a8:	0142      	lsls	r2, r0, #5
 80049aa:	1a12      	subs	r2, r2, r0
 80049ac:	0193      	lsls	r3, r2, #6
 80049ae:	1a9b      	subs	r3, r3, r2
 80049b0:	00db      	lsls	r3, r3, #3
 80049b2:	181b      	adds	r3, r3, r0
 80049b4:	0218      	lsls	r0, r3, #8
 80049b6:	f7fb fbb9 	bl	800012c <__udivsi3>
 80049ba:	e7dd      	b.n	8004978 <HAL_RCC_GetSysClockFreq+0x28>
        pllvco = (HSE_VALUE * pllm) / plld;
 80049bc:	0142      	lsls	r2, r0, #5
 80049be:	1a12      	subs	r2, r2, r0
 80049c0:	0193      	lsls	r3, r2, #6
 80049c2:	1a9b      	subs	r3, r3, r2
 80049c4:	00db      	lsls	r3, r3, #3
 80049c6:	181b      	adds	r3, r3, r0
 80049c8:	0258      	lsls	r0, r3, #9
 80049ca:	f7fb fbaf 	bl	800012c <__udivsi3>
 80049ce:	e7d3      	b.n	8004978 <HAL_RCC_GetSysClockFreq+0x28>
         pllvco = (HSI_VALUE * pllm) / plld;
 80049d0:	0142      	lsls	r2, r0, #5
 80049d2:	1a12      	subs	r2, r2, r0
 80049d4:	0193      	lsls	r3, r2, #6
 80049d6:	1a9b      	subs	r3, r3, r2
 80049d8:	00db      	lsls	r3, r3, #3
 80049da:	181b      	adds	r3, r3, r0
 80049dc:	0298      	lsls	r0, r3, #10
 80049de:	f7fb fba5 	bl	800012c <__udivsi3>
 80049e2:	e7c9      	b.n	8004978 <HAL_RCC_GetSysClockFreq+0x28>
      sysclockfreq = HSE_VALUE;
 80049e4:	4804      	ldr	r0, [pc, #16]	; (80049f8 <HAL_RCC_GetSysClockFreq+0xa8>)
 80049e6:	e7c7      	b.n	8004978 <HAL_RCC_GetSysClockFreq+0x28>
        sysclockfreq =  HSI_VALUE;
 80049e8:	4804      	ldr	r0, [pc, #16]	; (80049fc <HAL_RCC_GetSysClockFreq+0xac>)
  return sysclockfreq;
 80049ea:	e7c5      	b.n	8004978 <HAL_RCC_GetSysClockFreq+0x28>
 80049ec:	40021000 	.word	0x40021000
 80049f0:	003d0900 	.word	0x003d0900
 80049f4:	0800b354 	.word	0x0800b354
 80049f8:	007a1200 	.word	0x007a1200
 80049fc:	00f42400 	.word	0x00f42400

08004a00 <HAL_RCC_ClockConfig>:
{
 8004a00:	b570      	push	{r4, r5, r6, lr}
 8004a02:	0004      	movs	r4, r0
 8004a04:	000d      	movs	r5, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004a06:	4b5f      	ldr	r3, [pc, #380]	; (8004b84 <HAL_RCC_ClockConfig+0x184>)
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	428b      	cmp	r3, r1
 8004a10:	d20b      	bcs.n	8004a2a <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a12:	495c      	ldr	r1, [pc, #368]	; (8004b84 <HAL_RCC_ClockConfig+0x184>)
 8004a14:	680b      	ldr	r3, [r1, #0]
 8004a16:	2201      	movs	r2, #1
 8004a18:	4393      	bics	r3, r2
 8004a1a:	432b      	orrs	r3, r5
 8004a1c:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004a1e:	680b      	ldr	r3, [r1, #0]
 8004a20:	401a      	ands	r2, r3
 8004a22:	42aa      	cmp	r2, r5
 8004a24:	d001      	beq.n	8004a2a <HAL_RCC_ClockConfig+0x2a>
      return HAL_ERROR;
 8004a26:	2001      	movs	r0, #1
}
 8004a28:	bd70      	pop	{r4, r5, r6, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004a2a:	6823      	ldr	r3, [r4, #0]
 8004a2c:	079b      	lsls	r3, r3, #30
 8004a2e:	d506      	bpl.n	8004a3e <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a30:	4a55      	ldr	r2, [pc, #340]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004a32:	68d3      	ldr	r3, [r2, #12]
 8004a34:	21f0      	movs	r1, #240	; 0xf0
 8004a36:	438b      	bics	r3, r1
 8004a38:	68a1      	ldr	r1, [r4, #8]
 8004a3a:	430b      	orrs	r3, r1
 8004a3c:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a3e:	6823      	ldr	r3, [r4, #0]
 8004a40:	07db      	lsls	r3, r3, #31
 8004a42:	d564      	bpl.n	8004b0e <HAL_RCC_ClockConfig+0x10e>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a44:	6863      	ldr	r3, [r4, #4]
 8004a46:	2b02      	cmp	r3, #2
 8004a48:	d009      	beq.n	8004a5e <HAL_RCC_ClockConfig+0x5e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a4a:	2b03      	cmp	r3, #3
 8004a4c:	d029      	beq.n	8004aa2 <HAL_RCC_ClockConfig+0xa2>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d02d      	beq.n	8004aae <HAL_RCC_ClockConfig+0xae>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == RESET)
 8004a52:	4a4d      	ldr	r2, [pc, #308]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004a54:	6812      	ldr	r2, [r2, #0]
 8004a56:	0592      	lsls	r2, r2, #22
 8004a58:	d406      	bmi.n	8004a68 <HAL_RCC_ClockConfig+0x68>
        return HAL_ERROR;
 8004a5a:	2001      	movs	r0, #1
 8004a5c:	e7e4      	b.n	8004a28 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a5e:	4a4a      	ldr	r2, [pc, #296]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004a60:	6812      	ldr	r2, [r2, #0]
 8004a62:	0392      	lsls	r2, r2, #14
 8004a64:	d400      	bmi.n	8004a68 <HAL_RCC_ClockConfig+0x68>
 8004a66:	e08a      	b.n	8004b7e <HAL_RCC_ClockConfig+0x17e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a68:	4947      	ldr	r1, [pc, #284]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004a6a:	68ca      	ldr	r2, [r1, #12]
 8004a6c:	2003      	movs	r0, #3
 8004a6e:	4382      	bics	r2, r0
 8004a70:	4313      	orrs	r3, r2
 8004a72:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 8004a74:	f7fe fa3a 	bl	8002eec <HAL_GetTick>
 8004a78:	0006      	movs	r6, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a7a:	6863      	ldr	r3, [r4, #4]
 8004a7c:	2b02      	cmp	r3, #2
 8004a7e:	d01c      	beq.n	8004aba <HAL_RCC_ClockConfig+0xba>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a80:	2b03      	cmp	r3, #3
 8004a82:	d028      	beq.n	8004ad6 <HAL_RCC_ClockConfig+0xd6>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004a84:	2b01      	cmp	r3, #1
 8004a86:	d034      	beq.n	8004af2 <HAL_RCC_ClockConfig+0xf2>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8004a88:	4b3f      	ldr	r3, [pc, #252]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004a8a:	68db      	ldr	r3, [r3, #12]
 8004a8c:	220c      	movs	r2, #12
 8004a8e:	421a      	tst	r2, r3
 8004a90:	d03d      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x10e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a92:	f7fe fa2b 	bl	8002eec <HAL_GetTick>
 8004a96:	1b80      	subs	r0, r0, r6
 8004a98:	4b3c      	ldr	r3, [pc, #240]	; (8004b8c <HAL_RCC_ClockConfig+0x18c>)
 8004a9a:	4298      	cmp	r0, r3
 8004a9c:	d9f4      	bls.n	8004a88 <HAL_RCC_ClockConfig+0x88>
          return HAL_TIMEOUT;
 8004a9e:	2003      	movs	r0, #3
 8004aa0:	e7c2      	b.n	8004a28 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004aa2:	4a39      	ldr	r2, [pc, #228]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004aa4:	6812      	ldr	r2, [r2, #0]
 8004aa6:	0192      	lsls	r2, r2, #6
 8004aa8:	d4de      	bmi.n	8004a68 <HAL_RCC_ClockConfig+0x68>
        return HAL_ERROR;
 8004aaa:	2001      	movs	r0, #1
 8004aac:	e7bc      	b.n	8004a28 <HAL_RCC_ClockConfig+0x28>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004aae:	4a36      	ldr	r2, [pc, #216]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004ab0:	6812      	ldr	r2, [r2, #0]
 8004ab2:	0752      	lsls	r2, r2, #29
 8004ab4:	d4d8      	bmi.n	8004a68 <HAL_RCC_ClockConfig+0x68>
        return HAL_ERROR;
 8004ab6:	2001      	movs	r0, #1
 8004ab8:	e7b6      	b.n	8004a28 <HAL_RCC_ClockConfig+0x28>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004aba:	4b33      	ldr	r3, [pc, #204]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004abc:	68da      	ldr	r2, [r3, #12]
 8004abe:	230c      	movs	r3, #12
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	2b08      	cmp	r3, #8
 8004ac4:	d023      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x10e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ac6:	f7fe fa11 	bl	8002eec <HAL_GetTick>
 8004aca:	1b80      	subs	r0, r0, r6
 8004acc:	4b2f      	ldr	r3, [pc, #188]	; (8004b8c <HAL_RCC_ClockConfig+0x18c>)
 8004ace:	4298      	cmp	r0, r3
 8004ad0:	d9f3      	bls.n	8004aba <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8004ad2:	2003      	movs	r0, #3
 8004ad4:	e7a8      	b.n	8004a28 <HAL_RCC_ClockConfig+0x28>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ad6:	4b2c      	ldr	r3, [pc, #176]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004ad8:	68da      	ldr	r2, [r3, #12]
 8004ada:	230c      	movs	r3, #12
 8004adc:	4013      	ands	r3, r2
 8004ade:	2b0c      	cmp	r3, #12
 8004ae0:	d015      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x10e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ae2:	f7fe fa03 	bl	8002eec <HAL_GetTick>
 8004ae6:	1b80      	subs	r0, r0, r6
 8004ae8:	4b28      	ldr	r3, [pc, #160]	; (8004b8c <HAL_RCC_ClockConfig+0x18c>)
 8004aea:	4298      	cmp	r0, r3
 8004aec:	d9f3      	bls.n	8004ad6 <HAL_RCC_ClockConfig+0xd6>
          return HAL_TIMEOUT;
 8004aee:	2003      	movs	r0, #3
 8004af0:	e79a      	b.n	8004a28 <HAL_RCC_ClockConfig+0x28>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004af2:	4b25      	ldr	r3, [pc, #148]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004af4:	68da      	ldr	r2, [r3, #12]
 8004af6:	230c      	movs	r3, #12
 8004af8:	4013      	ands	r3, r2
 8004afa:	2b04      	cmp	r3, #4
 8004afc:	d007      	beq.n	8004b0e <HAL_RCC_ClockConfig+0x10e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004afe:	f7fe f9f5 	bl	8002eec <HAL_GetTick>
 8004b02:	1b80      	subs	r0, r0, r6
 8004b04:	4b21      	ldr	r3, [pc, #132]	; (8004b8c <HAL_RCC_ClockConfig+0x18c>)
 8004b06:	4298      	cmp	r0, r3
 8004b08:	d9f3      	bls.n	8004af2 <HAL_RCC_ClockConfig+0xf2>
          return HAL_TIMEOUT;
 8004b0a:	2003      	movs	r0, #3
 8004b0c:	e78c      	b.n	8004a28 <HAL_RCC_ClockConfig+0x28>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8004b0e:	4b1d      	ldr	r3, [pc, #116]	; (8004b84 <HAL_RCC_ClockConfig+0x184>)
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	2301      	movs	r3, #1
 8004b14:	4013      	ands	r3, r2
 8004b16:	42ab      	cmp	r3, r5
 8004b18:	d90b      	bls.n	8004b32 <HAL_RCC_ClockConfig+0x132>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b1a:	491a      	ldr	r1, [pc, #104]	; (8004b84 <HAL_RCC_ClockConfig+0x184>)
 8004b1c:	680b      	ldr	r3, [r1, #0]
 8004b1e:	2201      	movs	r2, #1
 8004b20:	4393      	bics	r3, r2
 8004b22:	432b      	orrs	r3, r5
 8004b24:	600b      	str	r3, [r1, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004b26:	680b      	ldr	r3, [r1, #0]
 8004b28:	401a      	ands	r2, r3
 8004b2a:	42aa      	cmp	r2, r5
 8004b2c:	d001      	beq.n	8004b32 <HAL_RCC_ClockConfig+0x132>
      return HAL_ERROR;
 8004b2e:	2001      	movs	r0, #1
 8004b30:	e77a      	b.n	8004a28 <HAL_RCC_ClockConfig+0x28>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b32:	6823      	ldr	r3, [r4, #0]
 8004b34:	075b      	lsls	r3, r3, #29
 8004b36:	d506      	bpl.n	8004b46 <HAL_RCC_ClockConfig+0x146>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004b38:	4a13      	ldr	r2, [pc, #76]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004b3a:	68d3      	ldr	r3, [r2, #12]
 8004b3c:	4914      	ldr	r1, [pc, #80]	; (8004b90 <HAL_RCC_ClockConfig+0x190>)
 8004b3e:	400b      	ands	r3, r1
 8004b40:	68e1      	ldr	r1, [r4, #12]
 8004b42:	430b      	orrs	r3, r1
 8004b44:	60d3      	str	r3, [r2, #12]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b46:	6823      	ldr	r3, [r4, #0]
 8004b48:	071b      	lsls	r3, r3, #28
 8004b4a:	d507      	bpl.n	8004b5c <HAL_RCC_ClockConfig+0x15c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b4c:	490e      	ldr	r1, [pc, #56]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004b4e:	68cb      	ldr	r3, [r1, #12]
 8004b50:	4a10      	ldr	r2, [pc, #64]	; (8004b94 <HAL_RCC_ClockConfig+0x194>)
 8004b52:	4013      	ands	r3, r2
 8004b54:	6922      	ldr	r2, [r4, #16]
 8004b56:	00d2      	lsls	r2, r2, #3
 8004b58:	4313      	orrs	r3, r2
 8004b5a:	60cb      	str	r3, [r1, #12]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004b5c:	f7ff fef8 	bl	8004950 <HAL_RCC_GetSysClockFreq>
 8004b60:	4b09      	ldr	r3, [pc, #36]	; (8004b88 <HAL_RCC_ClockConfig+0x188>)
 8004b62:	68da      	ldr	r2, [r3, #12]
 8004b64:	0912      	lsrs	r2, r2, #4
 8004b66:	230f      	movs	r3, #15
 8004b68:	4013      	ands	r3, r2
 8004b6a:	4a0b      	ldr	r2, [pc, #44]	; (8004b98 <HAL_RCC_ClockConfig+0x198>)
 8004b6c:	5cd3      	ldrb	r3, [r2, r3]
 8004b6e:	40d8      	lsrs	r0, r3
 8004b70:	4b0a      	ldr	r3, [pc, #40]	; (8004b9c <HAL_RCC_ClockConfig+0x19c>)
 8004b72:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8004b74:	2000      	movs	r0, #0
 8004b76:	f7fe f98d 	bl	8002e94 <HAL_InitTick>
  return HAL_OK;
 8004b7a:	2000      	movs	r0, #0
 8004b7c:	e754      	b.n	8004a28 <HAL_RCC_ClockConfig+0x28>
        return HAL_ERROR;
 8004b7e:	2001      	movs	r0, #1
 8004b80:	e752      	b.n	8004a28 <HAL_RCC_ClockConfig+0x28>
 8004b82:	46c0      	nop			; (mov r8, r8)
 8004b84:	40022000 	.word	0x40022000
 8004b88:	40021000 	.word	0x40021000
 8004b8c:	00001388 	.word	0x00001388
 8004b90:	fffff8ff 	.word	0xfffff8ff
 8004b94:	ffffc7ff 	.word	0xffffc7ff
 8004b98:	0800b360 	.word	0x0800b360
 8004b9c:	2000001c 	.word	0x2000001c

08004ba0 <HAL_RCC_GetHCLKFreq>:
  return SystemCoreClock;
 8004ba0:	4b01      	ldr	r3, [pc, #4]	; (8004ba8 <HAL_RCC_GetHCLKFreq+0x8>)
 8004ba2:	6818      	ldr	r0, [r3, #0]
}
 8004ba4:	4770      	bx	lr
 8004ba6:	46c0      	nop			; (mov r8, r8)
 8004ba8:	2000001c 	.word	0x2000001c

08004bac <HAL_RCC_GetPCLK1Freq>:
{
 8004bac:	b510      	push	{r4, lr}
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004bae:	f7ff fff7 	bl	8004ba0 <HAL_RCC_GetHCLKFreq>
 8004bb2:	4b04      	ldr	r3, [pc, #16]	; (8004bc4 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004bb4:	68da      	ldr	r2, [r3, #12]
 8004bb6:	0a12      	lsrs	r2, r2, #8
 8004bb8:	2307      	movs	r3, #7
 8004bba:	4013      	ands	r3, r2
 8004bbc:	4a02      	ldr	r2, [pc, #8]	; (8004bc8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004bbe:	5cd3      	ldrb	r3, [r2, r3]
 8004bc0:	40d8      	lsrs	r0, r3
}    
 8004bc2:	bd10      	pop	{r4, pc}
 8004bc4:	40021000 	.word	0x40021000
 8004bc8:	0800b370 	.word	0x0800b370

08004bcc <HAL_RCC_GetPCLK2Freq>:
{
 8004bcc:	b510      	push	{r4, lr}
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004bce:	f7ff ffe7 	bl	8004ba0 <HAL_RCC_GetHCLKFreq>
 8004bd2:	4b04      	ldr	r3, [pc, #16]	; (8004be4 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004bd4:	68da      	ldr	r2, [r3, #12]
 8004bd6:	0ad2      	lsrs	r2, r2, #11
 8004bd8:	2307      	movs	r3, #7
 8004bda:	4013      	ands	r3, r2
 8004bdc:	4a02      	ldr	r2, [pc, #8]	; (8004be8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8004bde:	5cd3      	ldrb	r3, [r2, r3]
 8004be0:	40d8      	lsrs	r0, r3
} 
 8004be2:	bd10      	pop	{r4, pc}
 8004be4:	40021000 	.word	0x40021000
 8004be8:	0800b370 	.word	0x0800b370

08004bec <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004bec:	b570      	push	{r4, r5, r6, lr}
 8004bee:	0004      	movs	r4, r0
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8004bf0:	2382      	movs	r3, #130	; 0x82
 8004bf2:	011b      	lsls	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC) 
 8004bf4:	6802      	ldr	r2, [r0, #0]
 8004bf6:	421a      	tst	r2, r3
 8004bf8:	d05a      	beq.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004bfa:	4b75      	ldr	r3, [pc, #468]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004bfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bfe:	00db      	lsls	r3, r3, #3
 8004c00:	d500      	bpl.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x18>
 8004c02:	e09d      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x154>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c04:	4a72      	ldr	r2, [pc, #456]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004c06:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8004c08:	2380      	movs	r3, #128	; 0x80
 8004c0a:	055b      	lsls	r3, r3, #21
 8004c0c:	430b      	orrs	r3, r1
 8004c0e:	6393      	str	r3, [r2, #56]	; 0x38
      pwrclkchanged = SET;
 8004c10:	2501      	movs	r5, #1
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c12:	4b70      	ldr	r3, [pc, #448]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	05db      	lsls	r3, r3, #23
 8004c18:	d400      	bmi.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x30>
 8004c1a:	e093      	b.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0x158>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */ 
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8004c1c:	4b6c      	ldr	r3, [pc, #432]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	23c0      	movs	r3, #192	; 0xc0
 8004c22:	039b      	lsls	r3, r3, #14
 8004c24:	401a      	ands	r2, r3
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8004c26:	6861      	ldr	r1, [r4, #4]
 8004c28:	400b      	ands	r3, r1
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d100      	bne.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004c2e:	e09e      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x182>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004c30:	23c0      	movs	r3, #192	; 0xc0
 8004c32:	029b      	lsls	r3, r3, #10
 8004c34:	000a      	movs	r2, r1
 8004c36:	401a      	ands	r2, r3
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d100      	bne.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004c3c:	e09f      	b.n	8004d7e <HAL_RCCEx_PeriphCLKConfig+0x192>
        return HAL_ERROR; 
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8004c3e:	4b64      	ldr	r3, [pc, #400]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004c40:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c42:	22c0      	movs	r2, #192	; 0xc0
 8004c44:	0292      	lsls	r2, r2, #10
 8004c46:	4013      	ands	r3, r2
    
    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8004c48:	d01f      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8004c4a:	4011      	ands	r1, r2
 8004c4c:	4299      	cmp	r1, r3
 8004c4e:	d002      	beq.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x6a>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004c50:	6822      	ldr	r2, [r4, #0]
 8004c52:	0692      	lsls	r2, r2, #26
 8004c54:	d408      	bmi.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 8004c56:	22c0      	movs	r2, #192	; 0xc0
 8004c58:	0292      	lsls	r2, r2, #10
 8004c5a:	68a1      	ldr	r1, [r4, #8]
 8004c5c:	400a      	ands	r2, r1
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	d013      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x9e>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 8004c62:	6823      	ldr	r3, [r4, #0]
 8004c64:	051b      	lsls	r3, r3, #20
 8004c66:	d510      	bpl.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x9e>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8004c68:	4b59      	ldr	r3, [pc, #356]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004c6a:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8004c6c:	4a5a      	ldr	r2, [pc, #360]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8004c6e:	4002      	ands	r2, r0
      
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004c70:	6d1e      	ldr	r6, [r3, #80]	; 0x50
 8004c72:	2180      	movs	r1, #128	; 0x80
 8004c74:	0309      	lsls	r1, r1, #12
 8004c76:	4331      	orrs	r1, r6
 8004c78:	6519      	str	r1, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004c7a:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8004c7c:	4e57      	ldr	r6, [pc, #348]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8004c7e:	4031      	ands	r1, r6
 8004c80:	6519      	str	r1, [r3, #80]	; 0x50
      
      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8004c82:	651a      	str	r2, [r3, #80]	; 0x50
      
       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8004c84:	05c3      	lsls	r3, r0, #23
 8004c86:	d500      	bpl.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8004c88:	e080      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x1a0>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c8a:	6863      	ldr	r3, [r4, #4]
 8004c8c:	22c0      	movs	r2, #192	; 0xc0
 8004c8e:	0292      	lsls	r2, r2, #10
 8004c90:	0019      	movs	r1, r3
 8004c92:	4011      	ands	r1, r2
 8004c94:	4291      	cmp	r1, r2
 8004c96:	d100      	bne.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xae>
 8004c98:	e088      	b.n	8004dac <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8004c9a:	494d      	ldr	r1, [pc, #308]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004c9c:	6d0b      	ldr	r3, [r1, #80]	; 0x50
 8004c9e:	22c0      	movs	r2, #192	; 0xc0
 8004ca0:	0292      	lsls	r2, r2, #10
 8004ca2:	6860      	ldr	r0, [r4, #4]
 8004ca4:	4002      	ands	r2, r0
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	650b      	str	r3, [r1, #80]	; 0x50

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004caa:	2d01      	cmp	r5, #1
 8004cac:	d100      	bne.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
 8004cae:	e087      	b.n	8004dc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    }
  }
  
#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004cb0:	6823      	ldr	r3, [r4, #0]
 8004cb2:	07db      	lsls	r3, r3, #31
 8004cb4:	d506      	bpl.n	8004cc4 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004cb6:	4a46      	ldr	r2, [pc, #280]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004cb8:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004cba:	2103      	movs	r1, #3
 8004cbc:	438b      	bics	r3, r1
 8004cbe:	68e1      	ldr	r1, [r4, #12]
 8004cc0:	430b      	orrs	r3, r1
 8004cc2:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */
  
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004cc4:	6823      	ldr	r3, [r4, #0]
 8004cc6:	079b      	lsls	r3, r3, #30
 8004cc8:	d506      	bpl.n	8004cd8 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004cca:	4a41      	ldr	r2, [pc, #260]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004ccc:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004cce:	210c      	movs	r1, #12
 8004cd0:	438b      	bics	r3, r1
 8004cd2:	6921      	ldr	r1, [r4, #16]
 8004cd4:	430b      	orrs	r3, r1
 8004cd6:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
  
  /*------------------------------ LPUART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004cd8:	6823      	ldr	r3, [r4, #0]
 8004cda:	075b      	lsls	r3, r3, #29
 8004cdc:	d506      	bpl.n	8004cec <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));
    
    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004cde:	4a3c      	ldr	r2, [pc, #240]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004ce0:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004ce2:	493f      	ldr	r1, [pc, #252]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8004ce4:	400b      	ands	r3, r1
 8004ce6:	6961      	ldr	r1, [r4, #20]
 8004ce8:	430b      	orrs	r3, r1
 8004cea:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004cec:	6823      	ldr	r3, [r4, #0]
 8004cee:	071b      	lsls	r3, r3, #28
 8004cf0:	d506      	bpl.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004cf2:	4a37      	ldr	r2, [pc, #220]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004cf4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004cf6:	493b      	ldr	r1, [pc, #236]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004cf8:	400b      	ands	r3, r1
 8004cfa:	69a1      	ldr	r1, [r4, #24]
 8004cfc:	430b      	orrs	r3, r1
 8004cfe:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004d00:	6823      	ldr	r3, [r4, #0]
 8004d02:	05db      	lsls	r3, r3, #23
 8004d04:	d506      	bpl.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x128>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004d06:	4a32      	ldr	r2, [pc, #200]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004d08:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004d0a:	4933      	ldr	r1, [pc, #204]	; (8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8004d0c:	400b      	ands	r3, r1
 8004d0e:	69e1      	ldr	r1, [r4, #28]
 8004d10:	430b      	orrs	r3, r1
 8004d12:	64d3      	str	r3, [r2, #76]	; 0x4c
  }  
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004d14:	6823      	ldr	r3, [r4, #0]
 8004d16:	065b      	lsls	r3, r3, #25
 8004d18:	d506      	bpl.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d1a:	4a2d      	ldr	r2, [pc, #180]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004d1c:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004d1e:	4932      	ldr	r1, [pc, #200]	; (8004de8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004d20:	400b      	ands	r3, r1
 8004d22:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004d24:	430b      	orrs	r3, r1
 8004d26:	64d3      	str	r3, [r2, #76]	; 0x4c
  }
#endif /* USB */
  
  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004d28:	6823      	ldr	r3, [r4, #0]
 8004d2a:	061b      	lsls	r3, r3, #24
 8004d2c:	d54e      	bpl.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0x1e0>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8004d2e:	4a28      	ldr	r2, [pc, #160]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004d30:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 8004d32:	492e      	ldr	r1, [pc, #184]	; (8004dec <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004d34:	400b      	ands	r3, r1
 8004d36:	6a21      	ldr	r1, [r4, #32]
 8004d38:	430b      	orrs	r3, r1
 8004d3a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  return HAL_OK;
 8004d3c:	2000      	movs	r0, #0
}
 8004d3e:	bd70      	pop	{r4, r5, r6, pc}
    FlagStatus       pwrclkchanged = RESET;
 8004d40:	2500      	movs	r5, #0
 8004d42:	e766      	b.n	8004c12 <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004d44:	4a23      	ldr	r2, [pc, #140]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004d46:	6811      	ldr	r1, [r2, #0]
 8004d48:	2380      	movs	r3, #128	; 0x80
 8004d4a:	005b      	lsls	r3, r3, #1
 8004d4c:	430b      	orrs	r3, r1
 8004d4e:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8004d50:	f7fe f8cc 	bl	8002eec <HAL_GetTick>
 8004d54:	0006      	movs	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004d56:	4b1f      	ldr	r3, [pc, #124]	; (8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	05db      	lsls	r3, r3, #23
 8004d5c:	d500      	bpl.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8004d5e:	e75d      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d60:	f7fe f8c4 	bl	8002eec <HAL_GetTick>
 8004d64:	1b80      	subs	r0, r0, r6
 8004d66:	2864      	cmp	r0, #100	; 0x64
 8004d68:	d9f5      	bls.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x16a>
          return HAL_TIMEOUT;
 8004d6a:	2003      	movs	r0, #3
 8004d6c:	e7e7      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x152>
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8004d6e:	23c0      	movs	r3, #192	; 0xc0
 8004d70:	039b      	lsls	r3, r3, #14
 8004d72:	68a0      	ldr	r0, [r4, #8]
 8004d74:	4003      	ands	r3, r0
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d000      	beq.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004d7a:	e759      	b.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004d7c:	e75f      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x52>
      if (((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE) && HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8004d7e:	4b14      	ldr	r3, [pc, #80]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	039b      	lsls	r3, r3, #14
 8004d84:	d400      	bmi.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004d86:	e75a      	b.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x52>
        return HAL_ERROR; 
 8004d88:	2001      	movs	r0, #1
 8004d8a:	e7d8      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x152>
        tickstart = HAL_GetTick();
 8004d8c:	f7fe f8ae 	bl	8002eec <HAL_GetTick>
 8004d90:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d92:	4b0f      	ldr	r3, [pc, #60]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004d94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d96:	059b      	lsls	r3, r3, #22
 8004d98:	d500      	bpl.n	8004d9c <HAL_RCCEx_PeriphCLKConfig+0x1b0>
 8004d9a:	e776      	b.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x9e>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d9c:	f7fe f8a6 	bl	8002eec <HAL_GetTick>
 8004da0:	1b80      	subs	r0, r0, r6
 8004da2:	4b13      	ldr	r3, [pc, #76]	; (8004df0 <HAL_RCCEx_PeriphCLKConfig+0x204>)
 8004da4:	4298      	cmp	r0, r3
 8004da6:	d9f4      	bls.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
            return HAL_TIMEOUT;
 8004da8:	2003      	movs	r0, #3
 8004daa:	e7c8      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x152>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004dac:	4908      	ldr	r1, [pc, #32]	; (8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8004dae:	680a      	ldr	r2, [r1, #0]
 8004db0:	4810      	ldr	r0, [pc, #64]	; (8004df4 <HAL_RCCEx_PeriphCLKConfig+0x208>)
 8004db2:	4002      	ands	r2, r0
 8004db4:	20c0      	movs	r0, #192	; 0xc0
 8004db6:	0380      	lsls	r0, r0, #14
 8004db8:	4003      	ands	r3, r0
 8004dba:	4313      	orrs	r3, r2
 8004dbc:	600b      	str	r3, [r1, #0]
 8004dbe:	e76c      	b.n	8004c9a <HAL_RCCEx_PeriphCLKConfig+0xae>
      __HAL_RCC_PWR_CLK_DISABLE();
 8004dc0:	000a      	movs	r2, r1
 8004dc2:	6b8b      	ldr	r3, [r1, #56]	; 0x38
 8004dc4:	490c      	ldr	r1, [pc, #48]	; (8004df8 <HAL_RCCEx_PeriphCLKConfig+0x20c>)
 8004dc6:	400b      	ands	r3, r1
 8004dc8:	6393      	str	r3, [r2, #56]	; 0x38
 8004dca:	e771      	b.n	8004cb0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  return HAL_OK;
 8004dcc:	2000      	movs	r0, #0
 8004dce:	e7b6      	b.n	8004d3e <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004dd0:	40021000 	.word	0x40021000
 8004dd4:	40007000 	.word	0x40007000
 8004dd8:	fffcffff 	.word	0xfffcffff
 8004ddc:	fff7ffff 	.word	0xfff7ffff
 8004de0:	fffff3ff 	.word	0xfffff3ff
 8004de4:	ffffcfff 	.word	0xffffcfff
 8004de8:	fbffffff 	.word	0xfbffffff
 8004dec:	fff3ffff 	.word	0xfff3ffff
 8004df0:	00001388 	.word	0x00001388
 8004df4:	ffcfffff 	.word	0xffcfffff
 8004df8:	efffffff 	.word	0xefffffff

08004dfc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_I2C3     I2C3 peripheral clock (*)
  * @note   (*) means that this peripheral is not present on all the devices
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004dfc:	b510      	push	{r4, lr}
#endif /* USB */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8004dfe:	2810      	cmp	r0, #16
 8004e00:	d100      	bne.n	8004e04 <HAL_RCCEx_GetPeriphCLKFreq+0x8>
 8004e02:	e120      	b.n	8005046 <HAL_RCCEx_GetPeriphCLKFreq+0x24a>
 8004e04:	d82e      	bhi.n	8004e64 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
 8004e06:	2802      	cmp	r0, #2
 8004e08:	d100      	bne.n	8004e0c <HAL_RCCEx_GetPeriphCLKFreq+0x10>
 8004e0a:	e0ca      	b.n	8004fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x1a6>
 8004e0c:	d917      	bls.n	8004e3e <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004e0e:	2804      	cmp	r0, #4
 8004e10:	d100      	bne.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0x18>
 8004e12:	e0e5      	b.n	8004fe0 <HAL_RCCEx_GetPeriphCLKFreq+0x1e4>
 8004e14:	2808      	cmp	r0, #8
 8004e16:	d159      	bne.n	8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
      break;
    }    
  case RCC_PERIPHCLK_I2C1:
    {
      /* Get the current I2C1 source */
      srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004e18:	4b9e      	ldr	r3, [pc, #632]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004e1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e1c:	22c0      	movs	r2, #192	; 0xc0
 8004e1e:	0192      	lsls	r2, r2, #6
 8004e20:	4013      	ands	r3, r2

      /* Check if I2C1 clock selection is PCLK1 */
      if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004e22:	d100      	bne.n	8004e26 <HAL_RCCEx_GetPeriphCLKFreq+0x2a>
 8004e24:	e102      	b.n	800502c <HAL_RCCEx_GetPeriphCLKFreq+0x230>
      {
        frequency = HAL_RCC_GetPCLK1Freq();
      }
      /* Check if HSI is ready and if I2C1 clock selection is HSI */
      else if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004e26:	2280      	movs	r2, #128	; 0x80
 8004e28:	0192      	lsls	r2, r2, #6
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d100      	bne.n	8004e30 <HAL_RCCEx_GetPeriphCLKFreq+0x34>
 8004e2e:	e100      	b.n	8005032 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
      {
        frequency = HSI_VALUE;
      }
      /* Check if I2C1 clock selection is SYSCLK */
      else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8004e30:	2280      	movs	r2, #128	; 0x80
 8004e32:	0152      	lsls	r2, r2, #5
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d100      	bne.n	8004e3a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8004e38:	e102      	b.n	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
        frequency = HAL_RCC_GetSysClockFreq();
      }
      /* Clock not enabled for I2C1*/
      else
      {
        frequency = 0U;
 8004e3a:	2000      	movs	r0, #0
 8004e3c:	e047      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  switch (PeriphClk)
 8004e3e:	2801      	cmp	r0, #1
 8004e40:	d144      	bne.n	8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
      srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8004e42:	4b94      	ldr	r3, [pc, #592]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004e44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e46:	2303      	movs	r3, #3
 8004e48:	4013      	ands	r3, r2
      if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 8004e4a:	d100      	bne.n	8004e4e <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 8004e4c:	e096      	b.n	8004f7c <HAL_RCCEx_GetPeriphCLKFreq+0x180>
      else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d100      	bne.n	8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
 8004e52:	e096      	b.n	8004f82 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
      else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 8004e54:	2b01      	cmp	r3, #1
 8004e56:	d100      	bne.n	8004e5a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8004e58:	e09a      	b.n	8004f90 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
      else if ((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 8004e5a:	2b03      	cmp	r3, #3
 8004e5c:	d100      	bne.n	8004e60 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
 8004e5e:	e09a      	b.n	8004f96 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
        frequency = 0U;
 8004e60:	2000      	movs	r0, #0
 8004e62:	e034      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  switch (PeriphClk)
 8004e64:	2840      	cmp	r0, #64	; 0x40
 8004e66:	d059      	beq.n	8004f1c <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8004e68:	d916      	bls.n	8004e98 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
 8004e6a:	2380      	movs	r3, #128	; 0x80
 8004e6c:	005b      	lsls	r3, r3, #1
 8004e6e:	4298      	cmp	r0, r3
 8004e70:	d128      	bne.n	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xc8>

#if defined(RCC_CCIPR_I2C3SEL)
  case RCC_PERIPHCLK_I2C3:
    {
      /* Get the current I2C1 source */
      srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004e72:	4b88      	ldr	r3, [pc, #544]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e76:	22c0      	movs	r2, #192	; 0xc0
 8004e78:	0292      	lsls	r2, r2, #10
 8004e7a:	4013      	ands	r3, r2

      /* Check if I2C3 clock selection is PCLK1 */
      if (srcclk == RCC_I2C3CLKSOURCE_PCLK1)
 8004e7c:	d100      	bne.n	8004e80 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
 8004e7e:	e0eb      	b.n	8005058 <HAL_RCCEx_GetPeriphCLKFreq+0x25c>
      {
        frequency = HAL_RCC_GetPCLK1Freq();
      }
      /* Check if HSI is ready and if I2C3 clock selection is HSI */
      else if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004e80:	2280      	movs	r2, #128	; 0x80
 8004e82:	0292      	lsls	r2, r2, #10
 8004e84:	4293      	cmp	r3, r2
 8004e86:	d100      	bne.n	8004e8a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 8004e88:	e0e9      	b.n	800505e <HAL_RCCEx_GetPeriphCLKFreq+0x262>
      {
        frequency = HSI_VALUE;
      }
      /* Check if I2C3 clock selection is SYSCLK */
      else if (srcclk == RCC_I2C3CLKSOURCE_SYSCLK)
 8004e8a:	2280      	movs	r2, #128	; 0x80
 8004e8c:	0252      	lsls	r2, r2, #9
 8004e8e:	4293      	cmp	r3, r2
 8004e90:	d100      	bne.n	8004e94 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
 8004e92:	e0eb      	b.n	800506c <HAL_RCCEx_GetPeriphCLKFreq+0x270>
        frequency = HAL_RCC_GetSysClockFreq();
      }
      /* Clock not enabled for I2C3*/
      else
      {
        frequency = 0U;
 8004e94:	2000      	movs	r0, #0
  default: 
    {
      break;
    }
  }
  return(frequency);
 8004e96:	e01a      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  switch (PeriphClk)
 8004e98:	2820      	cmp	r0, #32
 8004e9a:	d117      	bne.n	8004ecc <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
      temp_reg = RCC->CSR;
 8004e9c:	4b7d      	ldr	r3, [pc, #500]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004e9e:	6d19      	ldr	r1, [r3, #80]	; 0x50
      srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004ea0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ea2:	22c0      	movs	r2, #192	; 0xc0
 8004ea4:	0292      	lsls	r2, r2, #10
 8004ea6:	4013      	ands	r3, r2
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 8004ea8:	2280      	movs	r2, #128	; 0x80
 8004eaa:	0252      	lsls	r2, r2, #9
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d00f      	beq.n	8004ed0 <HAL_RCCEx_GetPeriphCLKFreq+0xd4>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY)))
 8004eb0:	2280      	movs	r2, #128	; 0x80
 8004eb2:	0292      	lsls	r2, r2, #10
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d010      	beq.n	8004eda <HAL_RCCEx_GetPeriphCLKFreq+0xde>
      else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIVX) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004eb8:	22c0      	movs	r2, #192	; 0xc0
 8004eba:	0292      	lsls	r2, r2, #10
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d010      	beq.n	8004ee2 <HAL_RCCEx_GetPeriphCLKFreq+0xe6>
        frequency = 0U;
 8004ec0:	2000      	movs	r0, #0
 8004ec2:	e004      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
  switch (PeriphClk)
 8004ec4:	2380      	movs	r3, #128	; 0x80
 8004ec6:	011b      	lsls	r3, r3, #4
 8004ec8:	4298      	cmp	r0, r3
 8004eca:	d0e7      	beq.n	8004e9c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
  uint32_t temp_reg = 0U, clkprediv = 0U, frequency = 0U;
 8004ecc:	2000      	movs	r0, #0
}
 8004ece:	bd10      	pop	{r4, pc}
      if ((srcclk == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSERDY)))
 8004ed0:	058a      	lsls	r2, r1, #22
 8004ed2:	d5ed      	bpl.n	8004eb0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        frequency = LSE_VALUE;
 8004ed4:	2080      	movs	r0, #128	; 0x80
 8004ed6:	0200      	lsls	r0, r0, #8
 8004ed8:	e7f9      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if ((srcclk == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSIRDY)))
 8004eda:	078a      	lsls	r2, r1, #30
 8004edc:	d5ec      	bpl.n	8004eb8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
        frequency = LSI_VALUE;
 8004ede:	486e      	ldr	r0, [pc, #440]	; (8005098 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8004ee0:	e7f5      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if ((srcclk == RCC_RTCCLKSOURCE_HSE_DIVX) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004ee2:	4b6c      	ldr	r3, [pc, #432]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	039b      	lsls	r3, r3, #14
 8004ee8:	d400      	bmi.n	8004eec <HAL_RCCEx_GetPeriphCLKFreq+0xf0>
 8004eea:	e0c2      	b.n	8005072 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        clkprediv = __HAL_RCC_GET_RTC_HSE_PRESCALER();
 8004eec:	4b69      	ldr	r3, [pc, #420]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	22c0      	movs	r2, #192	; 0xc0
 8004ef2:	0392      	lsls	r2, r2, #14
 8004ef4:	4013      	ands	r3, r2
        switch (clkprediv)
 8004ef6:	2280      	movs	r2, #128	; 0x80
 8004ef8:	0392      	lsls	r2, r2, #14
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d100      	bne.n	8004f00 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
 8004efe:	e0ba      	b.n	8005076 <HAL_RCCEx_GetPeriphCLKFreq+0x27a>
 8004f00:	22c0      	movs	r2, #192	; 0xc0
 8004f02:	0392      	lsls	r2, r2, #14
 8004f04:	4293      	cmp	r3, r2
 8004f06:	d005      	beq.n	8004f14 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8004f08:	2280      	movs	r2, #128	; 0x80
 8004f0a:	0352      	lsls	r2, r2, #13
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d003      	beq.n	8004f18 <HAL_RCCEx_GetPeriphCLKFreq+0x11c>
            frequency = HSE_VALUE / 2U;
 8004f10:	4862      	ldr	r0, [pc, #392]	; (800509c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
            break;
 8004f12:	e7dc      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
            frequency = HSE_VALUE / 16U;
 8004f14:	4862      	ldr	r0, [pc, #392]	; (80050a0 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8004f16:	e7da      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
            frequency = HSE_VALUE / 4U;
 8004f18:	4862      	ldr	r0, [pc, #392]	; (80050a4 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>)
            break;
 8004f1a:	e7d8      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        srcclk = __HAL_RCC_GET_USB_SOURCE();
 8004f1c:	4b5d      	ldr	r3, [pc, #372]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004f1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f20:	2280      	movs	r2, #128	; 0x80
 8004f22:	04d2      	lsls	r2, r2, #19
 8004f24:	4013      	ands	r3, r2
        if((srcclk == RCC_USBCLKSOURCE_PLL) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLRDY)))
 8004f26:	d11f      	bne.n	8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8004f28:	4a5a      	ldr	r2, [pc, #360]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004f2a:	6812      	ldr	r2, [r2, #0]
 8004f2c:	0192      	lsls	r2, r2, #6
 8004f2e:	d51b      	bpl.n	8004f68 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
            pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8004f30:	4b58      	ldr	r3, [pc, #352]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004f32:	68d8      	ldr	r0, [r3, #12]
            plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8004f34:	68d9      	ldr	r1, [r3, #12]
            pllmul = PLLMulTable[(pllmul >> RCC_CFGR_PLLMUL_Pos)];
 8004f36:	0c80      	lsrs	r0, r0, #18
 8004f38:	220f      	movs	r2, #15
 8004f3a:	4002      	ands	r2, r0
 8004f3c:	485a      	ldr	r0, [pc, #360]	; (80050a8 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>)
 8004f3e:	5c80      	ldrb	r0, [r0, r2]
            plldiv = (plldiv >> RCC_CFGR_PLLDIV_Pos) + 1U;   
 8004f40:	0d8a      	lsrs	r2, r1, #22
 8004f42:	2103      	movs	r1, #3
 8004f44:	4011      	ands	r1, r2
 8004f46:	3101      	adds	r1, #1
            if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	03db      	lsls	r3, r3, #15
 8004f4c:	d407      	bmi.n	8004f5e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
                if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004f4e:	4b51      	ldr	r3, [pc, #324]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	06db      	lsls	r3, r3, #27
 8004f54:	d401      	bmi.n	8004f5a <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
                    pllvco =  HSI_VALUE;
 8004f56:	4b55      	ldr	r3, [pc, #340]	; (80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8004f58:	e002      	b.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
                    pllvco =  (HSI_VALUE >> 2U);
 8004f5a:	4b50      	ldr	r3, [pc, #320]	; (800509c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8004f5c:	e000      	b.n	8004f60 <HAL_RCCEx_GetPeriphCLKFreq+0x164>
                pllvco = HSE_VALUE;
 8004f5e:	4b54      	ldr	r3, [pc, #336]	; (80050b0 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
            pllvco = (pllvco * pllmul);
 8004f60:	4358      	muls	r0, r3
            frequency = (pllvco/ plldiv);
 8004f62:	f7fb f8e3 	bl	800012c <__udivsi3>
 8004f66:	e7b2      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        else if((srcclk == RCC_USBCLKSOURCE_HSI48) && (HAL_IS_BIT_SET(RCC->CRRCR, RCC_CRRCR_HSI48RDY)))
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d100      	bne.n	8004f6e <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8004f6c:	e085      	b.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
 8004f6e:	4b49      	ldr	r3, [pc, #292]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	079b      	lsls	r3, r3, #30
 8004f74:	d500      	bpl.n	8004f78 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8004f76:	e082      	b.n	800507e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
            frequency = 0U;
 8004f78:	2000      	movs	r0, #0
 8004f7a:	e7a8      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetPCLK2Freq();
 8004f7c:	f7ff fe26 	bl	8004bcc <HAL_RCC_GetPCLK2Freq>
 8004f80:	e7a5      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if ((srcclk == RCC_USART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004f82:	4a44      	ldr	r2, [pc, #272]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004f84:	6812      	ldr	r2, [r2, #0]
 8004f86:	0752      	lsls	r2, r2, #29
 8004f88:	d400      	bmi.n	8004f8c <HAL_RCCEx_GetPeriphCLKFreq+0x190>
 8004f8a:	e763      	b.n	8004e54 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
        frequency = HSI_VALUE;
 8004f8c:	4847      	ldr	r0, [pc, #284]	; (80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8004f8e:	e79e      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetSysClockFreq();
 8004f90:	f7ff fcde 	bl	8004950 <HAL_RCC_GetSysClockFreq>
 8004f94:	e79b      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if ((srcclk == RCC_USART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 8004f96:	4b3f      	ldr	r3, [pc, #252]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004f98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004f9a:	059b      	lsls	r3, r3, #22
 8004f9c:	d471      	bmi.n	8005082 <HAL_RCCEx_GetPeriphCLKFreq+0x286>
        frequency = 0U;
 8004f9e:	2000      	movs	r0, #0
 8004fa0:	e795      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8004fa2:	4b3c      	ldr	r3, [pc, #240]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004fa4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004fa6:	230c      	movs	r3, #12
 8004fa8:	4013      	ands	r3, r2
      if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8004faa:	d007      	beq.n	8004fbc <HAL_RCCEx_GetPeriphCLKFreq+0x1c0>
      else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004fac:	2b08      	cmp	r3, #8
 8004fae:	d008      	beq.n	8004fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x1c6>
      else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8004fb0:	2b04      	cmp	r3, #4
 8004fb2:	d00c      	beq.n	8004fce <HAL_RCCEx_GetPeriphCLKFreq+0x1d2>
      else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 8004fb4:	2b0c      	cmp	r3, #12
 8004fb6:	d00d      	beq.n	8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1d8>
        frequency = 0U;
 8004fb8:	2000      	movs	r0, #0
 8004fba:	e788      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetPCLK1Freq();
 8004fbc:	f7ff fdf6 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 8004fc0:	e785      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if ((srcclk == RCC_USART2CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004fc2:	4a34      	ldr	r2, [pc, #208]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004fc4:	6812      	ldr	r2, [r2, #0]
 8004fc6:	0752      	lsls	r2, r2, #29
 8004fc8:	d5f2      	bpl.n	8004fb0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
        frequency = HSI_VALUE;
 8004fca:	4838      	ldr	r0, [pc, #224]	; (80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8004fcc:	e77f      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetSysClockFreq();
 8004fce:	f7ff fcbf 	bl	8004950 <HAL_RCC_GetSysClockFreq>
 8004fd2:	e77c      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if ((srcclk == RCC_USART2CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 8004fd4:	4b2f      	ldr	r3, [pc, #188]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004fd6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004fd8:	059b      	lsls	r3, r3, #22
 8004fda:	d455      	bmi.n	8005088 <HAL_RCCEx_GetPeriphCLKFreq+0x28c>
        frequency = 0U;
 8004fdc:	2000      	movs	r0, #0
 8004fde:	e776      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8004fe0:	4b2c      	ldr	r3, [pc, #176]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8004fe2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fe4:	22c0      	movs	r2, #192	; 0xc0
 8004fe6:	0112      	lsls	r2, r2, #4
 8004fe8:	4013      	ands	r3, r2
      if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8004fea:	d00d      	beq.n	8005008 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>
      else if ((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8004fec:	2280      	movs	r2, #128	; 0x80
 8004fee:	0112      	lsls	r2, r2, #4
 8004ff0:	4293      	cmp	r3, r2
 8004ff2:	d00c      	beq.n	800500e <HAL_RCCEx_GetPeriphCLKFreq+0x212>
      else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8004ff4:	2280      	movs	r2, #128	; 0x80
 8004ff6:	00d2      	lsls	r2, r2, #3
 8004ff8:	4293      	cmp	r3, r2
 8004ffa:	d00e      	beq.n	800501a <HAL_RCCEx_GetPeriphCLKFreq+0x21e>
      else if ((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 8004ffc:	22c0      	movs	r2, #192	; 0xc0
 8004ffe:	0112      	lsls	r2, r2, #4
 8005000:	4293      	cmp	r3, r2
 8005002:	d00d      	beq.n	8005020 <HAL_RCCEx_GetPeriphCLKFreq+0x224>
        frequency = 0U;
 8005004:	2000      	movs	r0, #0
 8005006:	e762      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005008:	f7ff fdd0 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 800500c:	e75f      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if ((srcclk == RCC_LPUART1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800500e:	4a21      	ldr	r2, [pc, #132]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005010:	6812      	ldr	r2, [r2, #0]
 8005012:	0752      	lsls	r2, r2, #29
 8005014:	d5ee      	bpl.n	8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
        frequency = HSI_VALUE;
 8005016:	4825      	ldr	r0, [pc, #148]	; (80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 8005018:	e759      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetSysClockFreq();
 800501a:	f7ff fc99 	bl	8004950 <HAL_RCC_GetSysClockFreq>
 800501e:	e756      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if ((srcclk == RCC_LPUART1CLKSOURCE_LSE) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSERDY)))
 8005020:	4b1c      	ldr	r3, [pc, #112]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005022:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005024:	059b      	lsls	r3, r3, #22
 8005026:	d432      	bmi.n	800508e <HAL_RCCEx_GetPeriphCLKFreq+0x292>
        frequency = 0U;
 8005028:	2000      	movs	r0, #0
 800502a:	e750      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetPCLK1Freq();
 800502c:	f7ff fdbe 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 8005030:	e74d      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if ((srcclk == RCC_I2C1CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 8005032:	4a18      	ldr	r2, [pc, #96]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005034:	6812      	ldr	r2, [r2, #0]
 8005036:	0752      	lsls	r2, r2, #29
 8005038:	d400      	bmi.n	800503c <HAL_RCCEx_GetPeriphCLKFreq+0x240>
 800503a:	e6f9      	b.n	8004e30 <HAL_RCCEx_GetPeriphCLKFreq+0x34>
        frequency = HSI_VALUE;
 800503c:	481b      	ldr	r0, [pc, #108]	; (80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800503e:	e746      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetSysClockFreq();
 8005040:	f7ff fc86 	bl	8004950 <HAL_RCC_GetSysClockFreq>
 8005044:	e743      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      if (READ_BIT(RCC->APB1ENR, (RCC_APB1ENR_I2C2EN))==RCC_APB1ENR_I2C2EN)
 8005046:	4b13      	ldr	r3, [pc, #76]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005048:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800504a:	025b      	lsls	r3, r3, #9
 800504c:	d401      	bmi.n	8005052 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
        frequency = 0U;
 800504e:	2000      	movs	r0, #0
 8005050:	e73d      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005052:	f7ff fdab 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 8005056:	e73a      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetPCLK1Freq();
 8005058:	f7ff fda8 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 800505c:	e737      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
      else if ((srcclk == RCC_I2C3CLKSOURCE_HSI) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)))
 800505e:	4a0d      	ldr	r2, [pc, #52]	; (8005094 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8005060:	6812      	ldr	r2, [r2, #0]
 8005062:	0752      	lsls	r2, r2, #29
 8005064:	d400      	bmi.n	8005068 <HAL_RCCEx_GetPeriphCLKFreq+0x26c>
 8005066:	e710      	b.n	8004e8a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
        frequency = HSI_VALUE;
 8005068:	4810      	ldr	r0, [pc, #64]	; (80050ac <HAL_RCCEx_GetPeriphCLKFreq+0x2b0>)
 800506a:	e730      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = HAL_RCC_GetSysClockFreq();
 800506c:	f7ff fc70 	bl	8004950 <HAL_RCC_GetSysClockFreq>
 8005070:	e72d      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = 0U;
 8005072:	2000      	movs	r0, #0
 8005074:	e72b      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
            frequency = HSE_VALUE / 8U;
 8005076:	480f      	ldr	r0, [pc, #60]	; (80050b4 <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 8005078:	e729      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
            frequency = 0U;
 800507a:	2000      	movs	r0, #0
 800507c:	e727      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
            frequency = HSI48_VALUE;
 800507e:	480e      	ldr	r0, [pc, #56]	; (80050b8 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005080:	e725      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = LSE_VALUE;
 8005082:	2080      	movs	r0, #128	; 0x80
 8005084:	0200      	lsls	r0, r0, #8
 8005086:	e722      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = LSE_VALUE;
 8005088:	2080      	movs	r0, #128	; 0x80
 800508a:	0200      	lsls	r0, r0, #8
 800508c:	e71f      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
        frequency = LSE_VALUE;
 800508e:	2080      	movs	r0, #128	; 0x80
 8005090:	0200      	lsls	r0, r0, #8
 8005092:	e71c      	b.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8005094:	40021000 	.word	0x40021000
 8005098:	00009088 	.word	0x00009088
 800509c:	003d0900 	.word	0x003d0900
 80050a0:	0007a120 	.word	0x0007a120
 80050a4:	001e8480 	.word	0x001e8480
 80050a8:	0800b354 	.word	0x0800b354
 80050ac:	00f42400 	.word	0x00f42400
 80050b0:	007a1200 	.word	0x007a1200
 80050b4:	000f4240 	.word	0x000f4240
 80050b8:	02dc6c00 	.word	0x02dc6c00

080050bc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc: RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 80050bc:	b510      	push	{r4, lr}
 80050be:	0004      	movs	r4, r0
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != RESET)
 80050c0:	6803      	ldr	r3, [r0, #0]
 80050c2:	689a      	ldr	r2, [r3, #8]
 80050c4:	04d2      	lsls	r2, r2, #19
 80050c6:	d502      	bpl.n	80050ce <HAL_RTC_AlarmIRQHandler+0x12>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != RESET)
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	05db      	lsls	r3, r3, #23
 80050cc:	d40e      	bmi.n	80050ec <HAL_RTC_AlarmIRQHandler+0x30>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != RESET)
 80050ce:	6823      	ldr	r3, [r4, #0]
 80050d0:	689a      	ldr	r2, [r3, #8]
 80050d2:	0492      	lsls	r2, r2, #18
 80050d4:	d502      	bpl.n	80050dc <HAL_RTC_AlarmIRQHandler+0x20>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != RESET)
 80050d6:	68db      	ldr	r3, [r3, #12]
 80050d8:	059b      	lsls	r3, r3, #22
 80050da:	d411      	bmi.n	8005100 <HAL_RTC_AlarmIRQHandler+0x44>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80050dc:	4b0e      	ldr	r3, [pc, #56]	; (8005118 <HAL_RTC_AlarmIRQHandler+0x5c>)
 80050de:	2280      	movs	r2, #128	; 0x80
 80050e0:	0292      	lsls	r2, r2, #10
 80050e2:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80050e4:	2321      	movs	r3, #33	; 0x21
 80050e6:	2201      	movs	r2, #1
 80050e8:	54e2      	strb	r2, [r4, r3]
}
 80050ea:	bd10      	pop	{r4, pc}
      HAL_RTC_AlarmAEventCallback(hrtc);
 80050ec:	f002 fa10 	bl	8007510 <HAL_RTC_AlarmAEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 80050f0:	6821      	ldr	r1, [r4, #0]
 80050f2:	68ca      	ldr	r2, [r1, #12]
 80050f4:	23ff      	movs	r3, #255	; 0xff
 80050f6:	401a      	ands	r2, r3
 80050f8:	4b08      	ldr	r3, [pc, #32]	; (800511c <HAL_RTC_AlarmIRQHandler+0x60>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	60cb      	str	r3, [r1, #12]
 80050fe:	e7e6      	b.n	80050ce <HAL_RTC_AlarmIRQHandler+0x12>
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8005100:	0020      	movs	r0, r4
 8005102:	f000 faeb 	bl	80056dc <HAL_RTCEx_AlarmBEventCallback>
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8005106:	6821      	ldr	r1, [r4, #0]
 8005108:	68ca      	ldr	r2, [r1, #12]
 800510a:	23ff      	movs	r3, #255	; 0xff
 800510c:	401a      	ands	r2, r3
 800510e:	4b04      	ldr	r3, [pc, #16]	; (8005120 <HAL_RTC_AlarmIRQHandler+0x64>)
 8005110:	4313      	orrs	r3, r2
 8005112:	60cb      	str	r3, [r1, #12]
 8005114:	e7e2      	b.n	80050dc <HAL_RTC_AlarmIRQHandler+0x20>
 8005116:	46c0      	nop			; (mov r8, r8)
 8005118:	40010400 	.word	0x40010400
 800511c:	fffffe7f 	.word	0xfffffe7f
 8005120:	fffffd7f 	.word	0xfffffd7f

08005124 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8005124:	b570      	push	{r4, r5, r6, lr}
 8005126:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8005128:	6802      	ldr	r2, [r0, #0]
 800512a:	68d3      	ldr	r3, [r2, #12]
 800512c:	21a0      	movs	r1, #160	; 0xa0
 800512e:	438b      	bics	r3, r1
 8005130:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8005132:	f7fd fedb 	bl	8002eec <HAL_GetTick>
 8005136:	0005      	movs	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8005138:	6823      	ldr	r3, [r4, #0]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	069b      	lsls	r3, r3, #26
 800513e:	d408      	bmi.n	8005152 <HAL_RTC_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8005140:	f7fd fed4 	bl	8002eec <HAL_GetTick>
 8005144:	1b40      	subs	r0, r0, r5
 8005146:	23fa      	movs	r3, #250	; 0xfa
 8005148:	009b      	lsls	r3, r3, #2
 800514a:	4298      	cmp	r0, r3
 800514c:	d9f4      	bls.n	8005138 <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 800514e:	2003      	movs	r0, #3
 8005150:	e000      	b.n	8005154 <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 8005152:	2000      	movs	r0, #0
}
 8005154:	bd70      	pop	{r4, r5, r6, pc}

08005156 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc: RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8005156:	b570      	push	{r4, r5, r6, lr}
 8005158:	0004      	movs	r4, r0
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800515a:	6803      	ldr	r3, [r0, #0]
 800515c:	68da      	ldr	r2, [r3, #12]
 800515e:	0652      	lsls	r2, r2, #25
 8005160:	d501      	bpl.n	8005166 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8005162:	2000      	movs	r0, #0
}
 8005164:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8005166:	2201      	movs	r2, #1
 8005168:	4252      	negs	r2, r2
 800516a:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 800516c:	f7fd febe 	bl	8002eec <HAL_GetTick>
 8005170:	0005      	movs	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8005172:	6823      	ldr	r3, [r4, #0]
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	065b      	lsls	r3, r3, #25
 8005178:	d408      	bmi.n	800518c <RTC_EnterInitMode+0x36>
      if((HAL_GetTick()  - tickstart ) > RTC_TIMEOUT_VALUE)
 800517a:	f7fd feb7 	bl	8002eec <HAL_GetTick>
 800517e:	1b40      	subs	r0, r0, r5
 8005180:	23fa      	movs	r3, #250	; 0xfa
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	4298      	cmp	r0, r3
 8005186:	d9f4      	bls.n	8005172 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8005188:	2003      	movs	r0, #3
 800518a:	e7eb      	b.n	8005164 <RTC_EnterInitMode+0xe>
  return HAL_OK;
 800518c:	2000      	movs	r0, #0
 800518e:	e7e9      	b.n	8005164 <RTC_EnterInitMode+0xe>

08005190 <HAL_RTC_Init>:
{
 8005190:	b570      	push	{r4, r5, r6, lr}
 8005192:	1e04      	subs	r4, r0, #0
  if(hrtc == NULL)
 8005194:	d04e      	beq.n	8005234 <HAL_RTC_Init+0xa4>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005196:	2321      	movs	r3, #33	; 0x21
 8005198:	5cc3      	ldrb	r3, [r0, r3]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d03c      	beq.n	8005218 <HAL_RTC_Init+0x88>
  hrtc->State = HAL_RTC_STATE_BUSY;
 800519e:	2321      	movs	r3, #33	; 0x21
 80051a0:	2202      	movs	r2, #2
 80051a2:	54e2      	strb	r2, [r4, r3]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80051a4:	6823      	ldr	r3, [r4, #0]
 80051a6:	32c8      	adds	r2, #200	; 0xc8
 80051a8:	625a      	str	r2, [r3, #36]	; 0x24
 80051aa:	6823      	ldr	r3, [r4, #0]
 80051ac:	3a77      	subs	r2, #119	; 0x77
 80051ae:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80051b0:	0020      	movs	r0, r4
 80051b2:	f7ff ffd0 	bl	8005156 <RTC_EnterInitMode>
 80051b6:	2800      	cmp	r0, #0
 80051b8:	d134      	bne.n	8005224 <HAL_RTC_Init+0x94>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80051ba:	6822      	ldr	r2, [r4, #0]
 80051bc:	6893      	ldr	r3, [r2, #8]
 80051be:	491e      	ldr	r1, [pc, #120]	; (8005238 <HAL_RTC_Init+0xa8>)
 80051c0:	400b      	ands	r3, r1
 80051c2:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80051c4:	6821      	ldr	r1, [r4, #0]
 80051c6:	688a      	ldr	r2, [r1, #8]
 80051c8:	6863      	ldr	r3, [r4, #4]
 80051ca:	6925      	ldr	r5, [r4, #16]
 80051cc:	432b      	orrs	r3, r5
 80051ce:	69a5      	ldr	r5, [r4, #24]
 80051d0:	432b      	orrs	r3, r5
 80051d2:	4313      	orrs	r3, r2
 80051d4:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80051d6:	6823      	ldr	r3, [r4, #0]
 80051d8:	68e2      	ldr	r2, [r4, #12]
 80051da:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 80051dc:	6821      	ldr	r1, [r4, #0]
 80051de:	690b      	ldr	r3, [r1, #16]
 80051e0:	68a2      	ldr	r2, [r4, #8]
 80051e2:	0412      	lsls	r2, r2, #16
 80051e4:	4313      	orrs	r3, r2
 80051e6:	610b      	str	r3, [r1, #16]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80051e8:	6822      	ldr	r2, [r4, #0]
 80051ea:	68d3      	ldr	r3, [r2, #12]
 80051ec:	2180      	movs	r1, #128	; 0x80
 80051ee:	438b      	bics	r3, r1
 80051f0:	60d3      	str	r3, [r2, #12]
    hrtc->Instance->OR &= (uint32_t)~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80051f2:	6822      	ldr	r2, [r4, #0]
 80051f4:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 80051f6:	397d      	subs	r1, #125	; 0x7d
 80051f8:	438b      	bics	r3, r1
 80051fa:	64d3      	str	r3, [r2, #76]	; 0x4c
    hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80051fc:	6821      	ldr	r1, [r4, #0]
 80051fe:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8005200:	69e2      	ldr	r2, [r4, #28]
 8005202:	6965      	ldr	r5, [r4, #20]
 8005204:	432a      	orrs	r2, r5
 8005206:	4313      	orrs	r3, r2
 8005208:	64cb      	str	r3, [r1, #76]	; 0x4c
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800520a:	6823      	ldr	r3, [r4, #0]
 800520c:	22ff      	movs	r2, #255	; 0xff
 800520e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8005210:	2321      	movs	r3, #33	; 0x21
 8005212:	3afe      	subs	r2, #254	; 0xfe
 8005214:	54e2      	strb	r2, [r4, r3]
}
 8005216:	bd70      	pop	{r4, r5, r6, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8005218:	3320      	adds	r3, #32
 800521a:	2200      	movs	r2, #0
 800521c:	54c2      	strb	r2, [r0, r3]
    HAL_RTC_MspInit(hrtc);
 800521e:	f003 fad9 	bl	80087d4 <HAL_RTC_MspInit>
 8005222:	e7bc      	b.n	800519e <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005224:	6823      	ldr	r3, [r4, #0]
 8005226:	22ff      	movs	r2, #255	; 0xff
 8005228:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 800522a:	2321      	movs	r3, #33	; 0x21
 800522c:	3afb      	subs	r2, #251	; 0xfb
 800522e:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8005230:	2001      	movs	r0, #1
 8005232:	e7f0      	b.n	8005216 <HAL_RTC_Init+0x86>
     return HAL_ERROR;
 8005234:	2001      	movs	r0, #1
 8005236:	e7ee      	b.n	8005216 <HAL_RTC_Init+0x86>
 8005238:	ff8fffbf 	.word	0xff8fffbf

0800523c <RTC_ByteToBcd2>:
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 800523c:	2300      	movs	r3, #0

  while(Value >= 10U)
 800523e:	e002      	b.n	8005246 <RTC_ByteToBcd2+0xa>
  {
    bcdhigh++;
 8005240:	3301      	adds	r3, #1
    Value -= 10U;
 8005242:	380a      	subs	r0, #10
 8005244:	b2c0      	uxtb	r0, r0
  while(Value >= 10U)
 8005246:	2809      	cmp	r0, #9
 8005248:	d8fa      	bhi.n	8005240 <RTC_ByteToBcd2+0x4>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800524a:	011b      	lsls	r3, r3, #4
 800524c:	b2db      	uxtb	r3, r3
 800524e:	4318      	orrs	r0, r3
}
 8005250:	4770      	bx	lr
	...

08005254 <HAL_RTC_SetTime>:
{
 8005254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005256:	0004      	movs	r4, r0
 8005258:	000e      	movs	r6, r1
  __HAL_LOCK(hrtc);
 800525a:	2320      	movs	r3, #32
 800525c:	5cc3      	ldrb	r3, [r0, r3]
 800525e:	2b01      	cmp	r3, #1
 8005260:	d100      	bne.n	8005264 <HAL_RTC_SetTime+0x10>
 8005262:	e078      	b.n	8005356 <HAL_RTC_SetTime+0x102>
 8005264:	2320      	movs	r3, #32
 8005266:	2101      	movs	r1, #1
 8005268:	54c1      	strb	r1, [r0, r3]
  hrtc->State = HAL_RTC_STATE_BUSY;
 800526a:	3301      	adds	r3, #1
 800526c:	3101      	adds	r1, #1
 800526e:	54c1      	strb	r1, [r0, r3]
  if(Format == RTC_FORMAT_BIN)
 8005270:	2a00      	cmp	r2, #0
 8005272:	d143      	bne.n	80052fc <HAL_RTC_SetTime+0xa8>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005274:	6803      	ldr	r3, [r0, #0]
 8005276:	689b      	ldr	r3, [r3, #8]
 8005278:	065b      	lsls	r3, r3, #25
 800527a:	d401      	bmi.n	8005280 <HAL_RTC_SetTime+0x2c>
      sTime->TimeFormat = 0x00U;
 800527c:	2300      	movs	r3, #0
 800527e:	70f3      	strb	r3, [r6, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005280:	7830      	ldrb	r0, [r6, #0]
 8005282:	f7ff ffdb 	bl	800523c <RTC_ByteToBcd2>
 8005286:	0405      	lsls	r5, r0, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005288:	7870      	ldrb	r0, [r6, #1]
 800528a:	f7ff ffd7 	bl	800523c <RTC_ByteToBcd2>
 800528e:	0200      	lsls	r0, r0, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005290:	4305      	orrs	r5, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005292:	78b0      	ldrb	r0, [r6, #2]
 8005294:	f7ff ffd2 	bl	800523c <RTC_ByteToBcd2>
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005298:	4305      	orrs	r5, r0
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800529a:	78f0      	ldrb	r0, [r6, #3]
 800529c:	0400      	lsls	r0, r0, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800529e:	4305      	orrs	r5, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80052a0:	6823      	ldr	r3, [r4, #0]
 80052a2:	22ca      	movs	r2, #202	; 0xca
 80052a4:	625a      	str	r2, [r3, #36]	; 0x24
 80052a6:	6823      	ldr	r3, [r4, #0]
 80052a8:	3a77      	subs	r2, #119	; 0x77
 80052aa:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80052ac:	0020      	movs	r0, r4
 80052ae:	f7ff ff52 	bl	8005156 <RTC_EnterInitMode>
 80052b2:	1e07      	subs	r7, r0, #0
 80052b4:	d133      	bne.n	800531e <HAL_RTC_SetTime+0xca>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80052b6:	6823      	ldr	r3, [r4, #0]
 80052b8:	4828      	ldr	r0, [pc, #160]	; (800535c <HAL_RTC_SetTime+0x108>)
 80052ba:	4005      	ands	r5, r0
 80052bc:	601d      	str	r5, [r3, #0]
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BCK);
 80052be:	6822      	ldr	r2, [r4, #0]
 80052c0:	6893      	ldr	r3, [r2, #8]
 80052c2:	4927      	ldr	r1, [pc, #156]	; (8005360 <HAL_RTC_SetTime+0x10c>)
 80052c4:	400b      	ands	r3, r1
 80052c6:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80052c8:	6821      	ldr	r1, [r4, #0]
 80052ca:	688b      	ldr	r3, [r1, #8]
 80052cc:	68f2      	ldr	r2, [r6, #12]
 80052ce:	6930      	ldr	r0, [r6, #16]
 80052d0:	4302      	orrs	r2, r0
 80052d2:	4313      	orrs	r3, r2
 80052d4:	608b      	str	r3, [r1, #8]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80052d6:	6822      	ldr	r2, [r4, #0]
 80052d8:	68d3      	ldr	r3, [r2, #12]
 80052da:	2180      	movs	r1, #128	; 0x80
 80052dc:	438b      	bics	r3, r1
 80052de:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80052e0:	6823      	ldr	r3, [r4, #0]
 80052e2:	689b      	ldr	r3, [r3, #8]
 80052e4:	069b      	lsls	r3, r3, #26
 80052e6:	d526      	bpl.n	8005336 <HAL_RTC_SetTime+0xe2>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052e8:	6823      	ldr	r3, [r4, #0]
 80052ea:	22ff      	movs	r2, #255	; 0xff
 80052ec:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 80052ee:	2321      	movs	r3, #33	; 0x21
 80052f0:	3afe      	subs	r2, #254	; 0xfe
 80052f2:	54e2      	strb	r2, [r4, r3]
   __HAL_UNLOCK(hrtc); 
 80052f4:	3b01      	subs	r3, #1
 80052f6:	2200      	movs	r2, #0
 80052f8:	54e2      	strb	r2, [r4, r3]
   return HAL_OK;
 80052fa:	e01a      	b.n	8005332 <HAL_RTC_SetTime+0xde>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 80052fc:	6803      	ldr	r3, [r0, #0]
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	065b      	lsls	r3, r3, #25
 8005302:	d401      	bmi.n	8005308 <HAL_RTC_SetTime+0xb4>
      sTime->TimeFormat = 0x00U;
 8005304:	2300      	movs	r3, #0
 8005306:	70f3      	strb	r3, [r6, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005308:	7835      	ldrb	r5, [r6, #0]
 800530a:	042d      	lsls	r5, r5, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800530c:	7870      	ldrb	r0, [r6, #1]
 800530e:	0200      	lsls	r0, r0, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005310:	4305      	orrs	r5, r0
              ((uint32_t)sTime->Seconds) | \
 8005312:	78b0      	ldrb	r0, [r6, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005314:	4305      	orrs	r5, r0
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005316:	78f0      	ldrb	r0, [r6, #3]
 8005318:	0400      	lsls	r0, r0, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800531a:	4305      	orrs	r5, r0
 800531c:	e7c0      	b.n	80052a0 <HAL_RTC_SetTime+0x4c>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800531e:	6823      	ldr	r3, [r4, #0]
 8005320:	22ff      	movs	r2, #255	; 0xff
 8005322:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005324:	2321      	movs	r3, #33	; 0x21
 8005326:	3afb      	subs	r2, #251	; 0xfb
 8005328:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hrtc);
 800532a:	3b01      	subs	r3, #1
 800532c:	2200      	movs	r2, #0
 800532e:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8005330:	2701      	movs	r7, #1
}
 8005332:	0038      	movs	r0, r7
 8005334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005336:	0020      	movs	r0, r4
 8005338:	f7ff fef4 	bl	8005124 <HAL_RTC_WaitForSynchro>
 800533c:	2800      	cmp	r0, #0
 800533e:	d0d3      	beq.n	80052e8 <HAL_RTC_SetTime+0x94>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005340:	6823      	ldr	r3, [r4, #0]
 8005342:	22ff      	movs	r2, #255	; 0xff
 8005344:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005346:	2321      	movs	r3, #33	; 0x21
 8005348:	3afb      	subs	r2, #251	; 0xfb
 800534a:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 800534c:	3b01      	subs	r3, #1
 800534e:	2200      	movs	r2, #0
 8005350:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 8005352:	2701      	movs	r7, #1
 8005354:	e7ed      	b.n	8005332 <HAL_RTC_SetTime+0xde>
  __HAL_LOCK(hrtc);
 8005356:	2702      	movs	r7, #2
 8005358:	e7eb      	b.n	8005332 <HAL_RTC_SetTime+0xde>
 800535a:	46c0      	nop			; (mov r8, r8)
 800535c:	007f7f7f 	.word	0x007f7f7f
 8005360:	fffbffff 	.word	0xfffbffff

08005364 <HAL_RTC_SetDate>:
{
 8005364:	b570      	push	{r4, r5, r6, lr}
 8005366:	0004      	movs	r4, r0
 8005368:	000e      	movs	r6, r1
 __HAL_LOCK(hrtc);
 800536a:	2320      	movs	r3, #32
 800536c:	5cc3      	ldrb	r3, [r0, r3]
 800536e:	2b01      	cmp	r3, #1
 8005370:	d069      	beq.n	8005446 <HAL_RTC_SetDate+0xe2>
 8005372:	2320      	movs	r3, #32
 8005374:	2101      	movs	r1, #1
 8005376:	54c1      	strb	r1, [r0, r3]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005378:	3301      	adds	r3, #1
 800537a:	3101      	adds	r1, #1
 800537c:	54c1      	strb	r1, [r0, r3]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800537e:	2a00      	cmp	r2, #0
 8005380:	d106      	bne.n	8005390 <HAL_RTC_SetDate+0x2c>
 8005382:	7873      	ldrb	r3, [r6, #1]
 8005384:	06d9      	lsls	r1, r3, #27
 8005386:	d503      	bpl.n	8005390 <HAL_RTC_SetDate+0x2c>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005388:	2110      	movs	r1, #16
 800538a:	438b      	bics	r3, r1
 800538c:	330a      	adds	r3, #10
 800538e:	7073      	strb	r3, [r6, #1]
  if(Format == RTC_FORMAT_BIN)
 8005390:	2a00      	cmp	r2, #0
 8005392:	d131      	bne.n	80053f8 <HAL_RTC_SetDate+0x94>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005394:	78f0      	ldrb	r0, [r6, #3]
 8005396:	f7ff ff51 	bl	800523c <RTC_ByteToBcd2>
 800539a:	0405      	lsls	r5, r0, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800539c:	7870      	ldrb	r0, [r6, #1]
 800539e:	f7ff ff4d 	bl	800523c <RTC_ByteToBcd2>
 80053a2:	0200      	lsls	r0, r0, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80053a4:	4305      	orrs	r5, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 80053a6:	78b0      	ldrb	r0, [r6, #2]
 80053a8:	f7ff ff48 	bl	800523c <RTC_ByteToBcd2>
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 80053ac:	4305      	orrs	r5, r0
                 ((uint32_t)sDate->WeekDay << 13U));
 80053ae:	7830      	ldrb	r0, [r6, #0]
 80053b0:	0340      	lsls	r0, r0, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 80053b2:	4305      	orrs	r5, r0
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80053b4:	6823      	ldr	r3, [r4, #0]
 80053b6:	22ca      	movs	r2, #202	; 0xca
 80053b8:	625a      	str	r2, [r3, #36]	; 0x24
 80053ba:	6823      	ldr	r3, [r4, #0]
 80053bc:	3a77      	subs	r2, #119	; 0x77
 80053be:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80053c0:	0020      	movs	r0, r4
 80053c2:	f7ff fec8 	bl	8005156 <RTC_EnterInitMode>
 80053c6:	1e06      	subs	r6, r0, #0
 80053c8:	d121      	bne.n	800540e <HAL_RTC_SetDate+0xaa>
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80053ca:	6823      	ldr	r3, [r4, #0]
 80053cc:	481f      	ldr	r0, [pc, #124]	; (800544c <HAL_RTC_SetDate+0xe8>)
 80053ce:	4005      	ands	r5, r0
 80053d0:	605d      	str	r5, [r3, #4]
    hrtc->Instance->ISR &= ((uint32_t)~RTC_ISR_INIT);
 80053d2:	6822      	ldr	r2, [r4, #0]
 80053d4:	68d3      	ldr	r3, [r2, #12]
 80053d6:	2180      	movs	r1, #128	; 0x80
 80053d8:	438b      	bics	r3, r1
 80053da:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 80053dc:	6823      	ldr	r3, [r4, #0]
 80053de:	689b      	ldr	r3, [r3, #8]
 80053e0:	069b      	lsls	r3, r3, #26
 80053e2:	d520      	bpl.n	8005426 <HAL_RTC_SetDate+0xc2>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053e4:	6823      	ldr	r3, [r4, #0]
 80053e6:	22ff      	movs	r2, #255	; 0xff
 80053e8:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 80053ea:	2321      	movs	r3, #33	; 0x21
 80053ec:	3afe      	subs	r2, #254	; 0xfe
 80053ee:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hrtc);
 80053f0:	3b01      	subs	r3, #1
 80053f2:	2200      	movs	r2, #0
 80053f4:	54e2      	strb	r2, [r4, r3]
    return HAL_OK;
 80053f6:	e014      	b.n	8005422 <HAL_RTC_SetDate+0xbe>
    datetmpreg = RTC_Bcd2ToByte(sDate->Month);
 80053f8:	7873      	ldrb	r3, [r6, #1]
    datetmpreg = RTC_Bcd2ToByte(sDate->Date);
 80053fa:	78b0      	ldrb	r0, [r6, #2]
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 80053fc:	78f5      	ldrb	r5, [r6, #3]
 80053fe:	042d      	lsls	r5, r5, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8005400:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8005402:	431d      	orrs	r5, r3
                  (((uint32_t)sDate->Month) << 8U) | \
 8005404:	4305      	orrs	r5, r0
                  (((uint32_t)sDate->WeekDay) << 13U));
 8005406:	7830      	ldrb	r0, [r6, #0]
 8005408:	0340      	lsls	r0, r0, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800540a:	4305      	orrs	r5, r0
 800540c:	e7d2      	b.n	80053b4 <HAL_RTC_SetDate+0x50>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800540e:	6823      	ldr	r3, [r4, #0]
 8005410:	22ff      	movs	r2, #255	; 0xff
 8005412:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005414:	2321      	movs	r3, #33	; 0x21
 8005416:	3afb      	subs	r2, #251	; 0xfb
 8005418:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(hrtc);
 800541a:	3b01      	subs	r3, #1
 800541c:	2200      	movs	r2, #0
 800541e:	54e2      	strb	r2, [r4, r3]
    return HAL_ERROR;
 8005420:	2601      	movs	r6, #1
}
 8005422:	0030      	movs	r0, r6
 8005424:	bd70      	pop	{r4, r5, r6, pc}
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005426:	0020      	movs	r0, r4
 8005428:	f7ff fe7c 	bl	8005124 <HAL_RTC_WaitForSynchro>
 800542c:	2800      	cmp	r0, #0
 800542e:	d0d9      	beq.n	80053e4 <HAL_RTC_SetDate+0x80>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8005430:	6823      	ldr	r3, [r4, #0]
 8005432:	22ff      	movs	r2, #255	; 0xff
 8005434:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8005436:	2321      	movs	r3, #33	; 0x21
 8005438:	3afb      	subs	r2, #251	; 0xfb
 800543a:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 800543c:	3b01      	subs	r3, #1
 800543e:	2200      	movs	r2, #0
 8005440:	54e2      	strb	r2, [r4, r3]
        return HAL_ERROR;
 8005442:	2601      	movs	r6, #1
 8005444:	e7ed      	b.n	8005422 <HAL_RTC_SetDate+0xbe>
 __HAL_LOCK(hrtc);
 8005446:	2602      	movs	r6, #2
 8005448:	e7eb      	b.n	8005422 <HAL_RTC_SetDate+0xbe>
 800544a:	46c0      	nop			; (mov r8, r8)
 800544c:	00ffff3f 	.word	0x00ffff3f

08005450 <HAL_RTC_SetAlarm_IT>:
{
 8005450:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005452:	0004      	movs	r4, r0
 8005454:	000d      	movs	r5, r1
  __HAL_LOCK(hrtc);
 8005456:	2320      	movs	r3, #32
 8005458:	5cc3      	ldrb	r3, [r0, r3]
 800545a:	2b01      	cmp	r3, #1
 800545c:	d100      	bne.n	8005460 <HAL_RTC_SetAlarm_IT+0x10>
 800545e:	e0cb      	b.n	80055f8 <HAL_RTC_SetAlarm_IT+0x1a8>
 8005460:	2320      	movs	r3, #32
 8005462:	2101      	movs	r1, #1
 8005464:	54c1      	strb	r1, [r0, r3]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005466:	3301      	adds	r3, #1
 8005468:	3101      	adds	r1, #1
 800546a:	54c1      	strb	r1, [r0, r3]
  if(Format == RTC_FORMAT_BIN)
 800546c:	2a00      	cmp	r2, #0
 800546e:	d152      	bne.n	8005516 <HAL_RTC_SetAlarm_IT+0xc6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005470:	6803      	ldr	r3, [r0, #0]
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	065b      	lsls	r3, r3, #25
 8005476:	d401      	bmi.n	800547c <HAL_RTC_SetAlarm_IT+0x2c>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8005478:	2300      	movs	r3, #0
 800547a:	70eb      	strb	r3, [r5, #3]
    if(sAlarm->AlarmDateWeekDaySel == RTC_ALARMDATEWEEKDAYSEL_DATE)
 800547c:	69ee      	ldr	r6, [r5, #28]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800547e:	7828      	ldrb	r0, [r5, #0]
 8005480:	f7ff fedc 	bl	800523c <RTC_ByteToBcd2>
 8005484:	0407      	lsls	r7, r0, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005486:	7868      	ldrb	r0, [r5, #1]
 8005488:	f7ff fed8 	bl	800523c <RTC_ByteToBcd2>
 800548c:	0200      	lsls	r0, r0, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800548e:	4307      	orrs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 8005490:	78a8      	ldrb	r0, [r5, #2]
 8005492:	f7ff fed3 	bl	800523c <RTC_ByteToBcd2>
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005496:	4307      	orrs	r7, r0
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005498:	78e8      	ldrb	r0, [r5, #3]
 800549a:	0400      	lsls	r0, r0, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800549c:	4307      	orrs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800549e:	2320      	movs	r3, #32
 80054a0:	5ce8      	ldrb	r0, [r5, r3]
 80054a2:	f7ff fecb 	bl	800523c <RTC_ByteToBcd2>
 80054a6:	0600      	lsls	r0, r0, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 80054a8:	4307      	orrs	r7, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 80054aa:	433e      	orrs	r6, r7
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 80054ac:	696b      	ldr	r3, [r5, #20]
 80054ae:	431e      	orrs	r6, r3
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 80054b0:	686f      	ldr	r7, [r5, #4]
 80054b2:	69ab      	ldr	r3, [r5, #24]
 80054b4:	431f      	orrs	r7, r3
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80054b6:	6823      	ldr	r3, [r4, #0]
 80054b8:	22ca      	movs	r2, #202	; 0xca
 80054ba:	625a      	str	r2, [r3, #36]	; 0x24
 80054bc:	6823      	ldr	r3, [r4, #0]
 80054be:	3a77      	subs	r2, #119	; 0x77
 80054c0:	625a      	str	r2, [r3, #36]	; 0x24
  if(sAlarm->Alarm == RTC_ALARM_A)
 80054c2:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 80054c4:	2380      	movs	r3, #128	; 0x80
 80054c6:	005b      	lsls	r3, r3, #1
 80054c8:	429a      	cmp	r2, r3
 80054ca:	d03d      	beq.n	8005548 <HAL_RTC_SetAlarm_IT+0xf8>
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80054cc:	6822      	ldr	r2, [r4, #0]
 80054ce:	6893      	ldr	r3, [r2, #8]
 80054d0:	494a      	ldr	r1, [pc, #296]	; (80055fc <HAL_RTC_SetAlarm_IT+0x1ac>)
 80054d2:	400b      	ands	r3, r1
 80054d4:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 80054d6:	6821      	ldr	r1, [r4, #0]
 80054d8:	68ca      	ldr	r2, [r1, #12]
 80054da:	23ff      	movs	r3, #255	; 0xff
 80054dc:	401a      	ands	r2, r3
 80054de:	4b48      	ldr	r3, [pc, #288]	; (8005600 <HAL_RTC_SetAlarm_IT+0x1b0>)
 80054e0:	4313      	orrs	r3, r2
 80054e2:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 80054e4:	f7fd fd02 	bl	8002eec <HAL_GetTick>
 80054e8:	0005      	movs	r5, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET)
 80054ea:	6823      	ldr	r3, [r4, #0]
 80054ec:	68da      	ldr	r2, [r3, #12]
 80054ee:	0792      	lsls	r2, r2, #30
 80054f0:	d45f      	bmi.n	80055b2 <HAL_RTC_SetAlarm_IT+0x162>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80054f2:	f7fd fcfb 	bl	8002eec <HAL_GetTick>
 80054f6:	1b40      	subs	r0, r0, r5
 80054f8:	23fa      	movs	r3, #250	; 0xfa
 80054fa:	009b      	lsls	r3, r3, #2
 80054fc:	4298      	cmp	r0, r3
 80054fe:	d9f4      	bls.n	80054ea <HAL_RTC_SetAlarm_IT+0x9a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005500:	6823      	ldr	r3, [r4, #0]
 8005502:	22ff      	movs	r2, #255	; 0xff
 8005504:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8005506:	2321      	movs	r3, #33	; 0x21
 8005508:	3afc      	subs	r2, #252	; 0xfc
 800550a:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 800550c:	3b01      	subs	r3, #1
 800550e:	2200      	movs	r2, #0
 8005510:	54e2      	strb	r2, [r4, r3]
        return HAL_TIMEOUT;
 8005512:	2003      	movs	r0, #3
 8005514:	e06f      	b.n	80055f6 <HAL_RTC_SetAlarm_IT+0x1a6>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005516:	6803      	ldr	r3, [r0, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	065b      	lsls	r3, r3, #25
 800551c:	d401      	bmi.n	8005522 <HAL_RTC_SetAlarm_IT+0xd2>
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800551e:	2300      	movs	r3, #0
 8005520:	70eb      	strb	r3, [r5, #3]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005522:	782e      	ldrb	r6, [r5, #0]
 8005524:	0436      	lsls	r6, r6, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 8005526:	786b      	ldrb	r3, [r5, #1]
 8005528:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800552a:	431e      	orrs	r6, r3
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800552c:	78ab      	ldrb	r3, [r5, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800552e:	431e      	orrs	r6, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 8005530:	78eb      	ldrb	r3, [r5, #3]
 8005532:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 8005534:	431e      	orrs	r6, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 8005536:	2320      	movs	r3, #32
 8005538:	5ceb      	ldrb	r3, [r5, r3]
 800553a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800553c:	431e      	orrs	r6, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800553e:	69eb      	ldr	r3, [r5, #28]
 8005540:	431e      	orrs	r6, r3
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 8005542:	696b      	ldr	r3, [r5, #20]
 8005544:	431e      	orrs	r6, r3
 8005546:	e7b3      	b.n	80054b0 <HAL_RTC_SetAlarm_IT+0x60>
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8005548:	6822      	ldr	r2, [r4, #0]
 800554a:	6893      	ldr	r3, [r2, #8]
 800554c:	492d      	ldr	r1, [pc, #180]	; (8005604 <HAL_RTC_SetAlarm_IT+0x1b4>)
 800554e:	400b      	ands	r3, r1
 8005550:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8005552:	6821      	ldr	r1, [r4, #0]
 8005554:	68ca      	ldr	r2, [r1, #12]
 8005556:	23ff      	movs	r3, #255	; 0xff
 8005558:	401a      	ands	r2, r3
 800555a:	4b2b      	ldr	r3, [pc, #172]	; (8005608 <HAL_RTC_SetAlarm_IT+0x1b8>)
 800555c:	4313      	orrs	r3, r2
 800555e:	60cb      	str	r3, [r1, #12]
    tickstart = HAL_GetTick();
 8005560:	f7fd fcc4 	bl	8002eec <HAL_GetTick>
 8005564:	0005      	movs	r5, r0
    while(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET)
 8005566:	6823      	ldr	r3, [r4, #0]
 8005568:	68da      	ldr	r2, [r3, #12]
 800556a:	07d2      	lsls	r2, r2, #31
 800556c:	d411      	bmi.n	8005592 <HAL_RTC_SetAlarm_IT+0x142>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800556e:	f7fd fcbd 	bl	8002eec <HAL_GetTick>
 8005572:	1b40      	subs	r0, r0, r5
 8005574:	23fa      	movs	r3, #250	; 0xfa
 8005576:	009b      	lsls	r3, r3, #2
 8005578:	4298      	cmp	r0, r3
 800557a:	d9f4      	bls.n	8005566 <HAL_RTC_SetAlarm_IT+0x116>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800557c:	6823      	ldr	r3, [r4, #0]
 800557e:	22ff      	movs	r2, #255	; 0xff
 8005580:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_TIMEOUT; 
 8005582:	2321      	movs	r3, #33	; 0x21
 8005584:	3afc      	subs	r2, #252	; 0xfc
 8005586:	54e2      	strb	r2, [r4, r3]
        __HAL_UNLOCK(hrtc);
 8005588:	3b01      	subs	r3, #1
 800558a:	2200      	movs	r2, #0
 800558c:	54e2      	strb	r2, [r4, r3]
        return HAL_TIMEOUT;
 800558e:	2003      	movs	r0, #3
 8005590:	e031      	b.n	80055f6 <HAL_RTC_SetAlarm_IT+0x1a6>
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 8005592:	61de      	str	r6, [r3, #28]
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 8005594:	6823      	ldr	r3, [r4, #0]
 8005596:	645f      	str	r7, [r3, #68]	; 0x44
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 8005598:	6822      	ldr	r2, [r4, #0]
 800559a:	6891      	ldr	r1, [r2, #8]
 800559c:	2380      	movs	r3, #128	; 0x80
 800559e:	005b      	lsls	r3, r3, #1
 80055a0:	430b      	orrs	r3, r1
 80055a2:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 80055a4:	6822      	ldr	r2, [r4, #0]
 80055a6:	6891      	ldr	r1, [r2, #8]
 80055a8:	2380      	movs	r3, #128	; 0x80
 80055aa:	015b      	lsls	r3, r3, #5
 80055ac:	430b      	orrs	r3, r1
 80055ae:	6093      	str	r3, [r2, #8]
 80055b0:	e00e      	b.n	80055d0 <HAL_RTC_SetAlarm_IT+0x180>
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 80055b2:	621e      	str	r6, [r3, #32]
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 80055b4:	6823      	ldr	r3, [r4, #0]
 80055b6:	649f      	str	r7, [r3, #72]	; 0x48
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 80055b8:	6822      	ldr	r2, [r4, #0]
 80055ba:	6891      	ldr	r1, [r2, #8]
 80055bc:	2380      	movs	r3, #128	; 0x80
 80055be:	009b      	lsls	r3, r3, #2
 80055c0:	430b      	orrs	r3, r1
 80055c2:	6093      	str	r3, [r2, #8]
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 80055c4:	6822      	ldr	r2, [r4, #0]
 80055c6:	6891      	ldr	r1, [r2, #8]
 80055c8:	2380      	movs	r3, #128	; 0x80
 80055ca:	019b      	lsls	r3, r3, #6
 80055cc:	430b      	orrs	r3, r1
 80055ce:	6093      	str	r3, [r2, #8]
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 80055d0:	4b0e      	ldr	r3, [pc, #56]	; (800560c <HAL_RTC_SetAlarm_IT+0x1bc>)
 80055d2:	6819      	ldr	r1, [r3, #0]
 80055d4:	2280      	movs	r2, #128	; 0x80
 80055d6:	0292      	lsls	r2, r2, #10
 80055d8:	4311      	orrs	r1, r2
 80055da:	6019      	str	r1, [r3, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 80055dc:	6899      	ldr	r1, [r3, #8]
 80055de:	430a      	orrs	r2, r1
 80055e0:	609a      	str	r2, [r3, #8]
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80055e2:	6823      	ldr	r3, [r4, #0]
 80055e4:	22ff      	movs	r2, #255	; 0xff
 80055e6:	625a      	str	r2, [r3, #36]	; 0x24
  hrtc->State = HAL_RTC_STATE_READY; 
 80055e8:	2321      	movs	r3, #33	; 0x21
 80055ea:	3afe      	subs	r2, #254	; 0xfe
 80055ec:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(hrtc);
 80055ee:	3b01      	subs	r3, #1
 80055f0:	2200      	movs	r2, #0
 80055f2:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 80055f4:	2000      	movs	r0, #0
}
 80055f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(hrtc);
 80055f8:	2002      	movs	r0, #2
 80055fa:	e7fc      	b.n	80055f6 <HAL_RTC_SetAlarm_IT+0x1a6>
 80055fc:	fffffdff 	.word	0xfffffdff
 8005600:	fffffd7f 	.word	0xfffffd7f
 8005604:	fffffeff 	.word	0xfffffeff
 8005608:	fffffe7f 	.word	0xfffffe7f
 800560c:	40010400 	.word	0x40010400

08005610 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0U) >> (uint8_t)0x4U) * 10U;
 8005610:	0902      	lsrs	r2, r0, #4
 8005612:	0093      	lsls	r3, r2, #2
 8005614:	189b      	adds	r3, r3, r2
 8005616:	005a      	lsls	r2, r3, #1
  return (tmp + (Value & (uint8_t)0x0FU));
 8005618:	230f      	movs	r3, #15
 800561a:	4018      	ands	r0, r3
 800561c:	1880      	adds	r0, r0, r2
 800561e:	b2c0      	uxtb	r0, r0
}
 8005620:	4770      	bx	lr
	...

08005624 <HAL_RTC_GetTime>:
{
 8005624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005626:	000c      	movs	r4, r1
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005628:	6803      	ldr	r3, [r0, #0]
 800562a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562c:	604b      	str	r3, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800562e:	6803      	ldr	r3, [r0, #0]
 8005630:	691b      	ldr	r3, [r3, #16]
 8005632:	045b      	lsls	r3, r3, #17
 8005634:	0c5b      	lsrs	r3, r3, #17
 8005636:	608b      	str	r3, [r1, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8005638:	6803      	ldr	r3, [r0, #0]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	490e      	ldr	r1, [pc, #56]	; (8005678 <HAL_RTC_GetTime+0x54>)
 800563e:	400b      	ands	r3, r1
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8005640:	0c1e      	lsrs	r6, r3, #16
 8005642:	203f      	movs	r0, #63	; 0x3f
 8005644:	4030      	ands	r0, r6
 8005646:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >>8U);
 8005648:	0a1d      	lsrs	r5, r3, #8
 800564a:	277f      	movs	r7, #127	; 0x7f
 800564c:	403d      	ands	r5, r7
 800564e:	7065      	strb	r5, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8005650:	401f      	ands	r7, r3
 8005652:	70a7      	strb	r7, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8005654:	2140      	movs	r1, #64	; 0x40
 8005656:	4031      	ands	r1, r6
 8005658:	70e1      	strb	r1, [r4, #3]
  if(Format == RTC_FORMAT_BIN)
 800565a:	2a00      	cmp	r2, #0
 800565c:	d10a      	bne.n	8005674 <HAL_RTC_GetTime+0x50>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800565e:	f7ff ffd7 	bl	8005610 <RTC_Bcd2ToByte>
 8005662:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8005664:	0028      	movs	r0, r5
 8005666:	f7ff ffd3 	bl	8005610 <RTC_Bcd2ToByte>
 800566a:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800566c:	0038      	movs	r0, r7
 800566e:	f7ff ffcf 	bl	8005610 <RTC_Bcd2ToByte>
 8005672:	70a0      	strb	r0, [r4, #2]
}
 8005674:	2000      	movs	r0, #0
 8005676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005678:	007f7f7f 	.word	0x007f7f7f

0800567c <HAL_RTC_GetDate>:
{
 800567c:	b570      	push	{r4, r5, r6, lr}
 800567e:	000c      	movs	r4, r1
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8005680:	6803      	ldr	r3, [r0, #0]
 8005682:	685b      	ldr	r3, [r3, #4]
 8005684:	490e      	ldr	r1, [pc, #56]	; (80056c0 <HAL_RTC_GetDate+0x44>)
 8005686:	400b      	ands	r3, r1
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8005688:	0c18      	lsrs	r0, r3, #16
 800568a:	70e0      	strb	r0, [r4, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800568c:	0a19      	lsrs	r1, r3, #8
 800568e:	261f      	movs	r6, #31
 8005690:	400e      	ands	r6, r1
 8005692:	7066      	strb	r6, [r4, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005694:	253f      	movs	r5, #63	; 0x3f
 8005696:	401d      	ands	r5, r3
 8005698:	70a5      	strb	r5, [r4, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 800569a:	0b5b      	lsrs	r3, r3, #13
 800569c:	2107      	movs	r1, #7
 800569e:	400b      	ands	r3, r1
 80056a0:	7023      	strb	r3, [r4, #0]
  if(Format == RTC_FORMAT_BIN)
 80056a2:	2a00      	cmp	r2, #0
 80056a4:	d10a      	bne.n	80056bc <HAL_RTC_GetDate+0x40>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80056a6:	f7ff ffb3 	bl	8005610 <RTC_Bcd2ToByte>
 80056aa:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80056ac:	0030      	movs	r0, r6
 80056ae:	f7ff ffaf 	bl	8005610 <RTC_Bcd2ToByte>
 80056b2:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80056b4:	0028      	movs	r0, r5
 80056b6:	f7ff ffab 	bl	8005610 <RTC_Bcd2ToByte>
 80056ba:	70a0      	strb	r0, [r4, #2]
}
 80056bc:	2000      	movs	r0, #0
 80056be:	bd70      	pop	{r4, r5, r6, pc}
 80056c0:	00ffff3f 	.word	0x00ffff3f

080056c4 <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80056c4:	6803      	ldr	r3, [r0, #0]
 80056c6:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
 80056c8:	0089      	lsls	r1, r1, #2
 80056ca:	18c9      	adds	r1, r1, r3

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 80056cc:	600a      	str	r2, [r1, #0]
}
 80056ce:	4770      	bx	lr

080056d0 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80056d0:	6803      	ldr	r3, [r0, #0]
 80056d2:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
 80056d4:	0089      	lsls	r1, r1, #2
 80056d6:	18c9      	adds	r1, r1, r3
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80056d8:	6808      	ldr	r0, [r1, #0]
}
 80056da:	4770      	bx	lr

080056dc <HAL_RTCEx_AlarmBEventCallback>:
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80056dc:	4770      	bx	lr
	...

080056e0 <SPI_WaitOnFlagUntilTimeout>:
  * @param  Status: Flag status to check: RESET or set
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status, uint32_t Timeout)  
{
 80056e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056e2:	46c6      	mov	lr, r8
 80056e4:	b500      	push	{lr}
 80056e6:	0006      	movs	r6, r0
 80056e8:	000c      	movs	r4, r1
 80056ea:	0017      	movs	r7, r2
 80056ec:	001d      	movs	r5, r3
  uint32_t tickstart = 0U;

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80056ee:	f7fd fbfd 	bl	8002eec <HAL_GetTick>
 80056f2:	4680      	mov	r8, r0

  /* Wait until flag is set */
  if(Status == RESET)
 80056f4:	2f00      	cmp	r7, #0
 80056f6:	d031      	beq.n	800575c <SPI_WaitOnFlagUntilTimeout+0x7c>
      }
    }
  }
  else
  {
    while(__HAL_SPI_GET_FLAG(hspi, Flag) != RESET)
 80056f8:	6833      	ldr	r3, [r6, #0]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	4023      	ands	r3, r4
 80056fe:	42a3      	cmp	r3, r4
 8005700:	d162      	bne.n	80057c8 <SPI_WaitOnFlagUntilTimeout+0xe8>
    {
      if(Timeout != HAL_MAX_DELAY)
 8005702:	1c6b      	adds	r3, r5, #1
 8005704:	d0f8      	beq.n	80056f8 <SPI_WaitOnFlagUntilTimeout+0x18>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8005706:	2d00      	cmp	r5, #0
 8005708:	d005      	beq.n	8005716 <SPI_WaitOnFlagUntilTimeout+0x36>
 800570a:	f7fd fbef 	bl	8002eec <HAL_GetTick>
 800570e:	4643      	mov	r3, r8
 8005710:	1ac0      	subs	r0, r0, r3
 8005712:	42a8      	cmp	r0, r5
 8005714:	d9f0      	bls.n	80056f8 <SPI_WaitOnFlagUntilTimeout+0x18>
          /* Disable the SPI and reset the CRC: the CRC value should be cleared
             on both master and slave sides in order to resynchronize the master
             and slave for their respective CRC calculation */

          /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
          __HAL_SPI_DISABLE_IT(hspi, (uint32_t)(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005716:	6832      	ldr	r2, [r6, #0]
 8005718:	6853      	ldr	r3, [r2, #4]
 800571a:	21e0      	movs	r1, #224	; 0xe0
 800571c:	438b      	bics	r3, r1
 800571e:	6053      	str	r3, [r2, #4]

          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005720:	6832      	ldr	r2, [r6, #0]
 8005722:	6813      	ldr	r3, [r2, #0]
 8005724:	39a0      	subs	r1, #160	; 0xa0
 8005726:	438b      	bics	r3, r1
 8005728:	6013      	str	r3, [r2, #0]

          /* Reset CRC Calculation */
          if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800572a:	2380      	movs	r3, #128	; 0x80
 800572c:	019b      	lsls	r3, r3, #6
 800572e:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8005730:	429a      	cmp	r2, r3
 8005732:	d03d      	beq.n	80057b0 <SPI_WaitOnFlagUntilTimeout+0xd0>
          {
            SPI_RESET_CRC(hspi);
          }

          hspi->State= HAL_SPI_STATE_READY;
 8005734:	2351      	movs	r3, #81	; 0x51
 8005736:	2201      	movs	r2, #1
 8005738:	54f2      	strb	r2, [r6, r3]

          /* Process Unlocked */
          __HAL_UNLOCK(hspi);
 800573a:	3b01      	subs	r3, #1
 800573c:	2200      	movs	r2, #0
 800573e:	54f2      	strb	r2, [r6, r3]

          return HAL_TIMEOUT;
 8005740:	2003      	movs	r0, #3
 8005742:	e032      	b.n	80057aa <SPI_WaitOnFlagUntilTimeout+0xca>
            SPI_RESET_CRC(hspi);
 8005744:	6832      	ldr	r2, [r6, #0]
 8005746:	6813      	ldr	r3, [r2, #0]
 8005748:	4920      	ldr	r1, [pc, #128]	; (80057cc <SPI_WaitOnFlagUntilTimeout+0xec>)
 800574a:	400b      	ands	r3, r1
 800574c:	6013      	str	r3, [r2, #0]
 800574e:	6832      	ldr	r2, [r6, #0]
 8005750:	6811      	ldr	r1, [r2, #0]
 8005752:	2380      	movs	r3, #128	; 0x80
 8005754:	019b      	lsls	r3, r3, #6
 8005756:	430b      	orrs	r3, r1
 8005758:	6013      	str	r3, [r2, #0]
 800575a:	e01d      	b.n	8005798 <SPI_WaitOnFlagUntilTimeout+0xb8>
    while(__HAL_SPI_GET_FLAG(hspi, Flag) == RESET)
 800575c:	6833      	ldr	r3, [r6, #0]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	4023      	ands	r3, r4
 8005762:	42a3      	cmp	r3, r4
 8005764:	d020      	beq.n	80057a8 <SPI_WaitOnFlagUntilTimeout+0xc8>
      if(Timeout != HAL_MAX_DELAY)
 8005766:	1c6b      	adds	r3, r5, #1
 8005768:	d0f8      	beq.n	800575c <SPI_WaitOnFlagUntilTimeout+0x7c>
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800576a:	2d00      	cmp	r5, #0
 800576c:	d005      	beq.n	800577a <SPI_WaitOnFlagUntilTimeout+0x9a>
 800576e:	f7fd fbbd 	bl	8002eec <HAL_GetTick>
 8005772:	4643      	mov	r3, r8
 8005774:	1ac0      	subs	r0, r0, r3
 8005776:	42a8      	cmp	r0, r5
 8005778:	d9f0      	bls.n	800575c <SPI_WaitOnFlagUntilTimeout+0x7c>
          __HAL_SPI_DISABLE_IT(hspi, (uint32_t)(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800577a:	6832      	ldr	r2, [r6, #0]
 800577c:	6853      	ldr	r3, [r2, #4]
 800577e:	21e0      	movs	r1, #224	; 0xe0
 8005780:	438b      	bics	r3, r1
 8005782:	6053      	str	r3, [r2, #4]
          __HAL_SPI_DISABLE(hspi);
 8005784:	6832      	ldr	r2, [r6, #0]
 8005786:	6813      	ldr	r3, [r2, #0]
 8005788:	39a0      	subs	r1, #160	; 0xa0
 800578a:	438b      	bics	r3, r1
 800578c:	6013      	str	r3, [r2, #0]
          if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800578e:	2380      	movs	r3, #128	; 0x80
 8005790:	019b      	lsls	r3, r3, #6
 8005792:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 8005794:	429a      	cmp	r2, r3
 8005796:	d0d5      	beq.n	8005744 <SPI_WaitOnFlagUntilTimeout+0x64>
          hspi->State= HAL_SPI_STATE_READY;
 8005798:	2351      	movs	r3, #81	; 0x51
 800579a:	2201      	movs	r2, #1
 800579c:	54f2      	strb	r2, [r6, r3]
          __HAL_UNLOCK(hspi);
 800579e:	3b01      	subs	r3, #1
 80057a0:	2200      	movs	r2, #0
 80057a2:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 80057a4:	2003      	movs	r0, #3
 80057a6:	e000      	b.n	80057aa <SPI_WaitOnFlagUntilTimeout+0xca>
        }
      }
    }
  }
  return HAL_OK;
 80057a8:	2000      	movs	r0, #0
}
 80057aa:	bc04      	pop	{r2}
 80057ac:	4690      	mov	r8, r2
 80057ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
            SPI_RESET_CRC(hspi);
 80057b0:	6832      	ldr	r2, [r6, #0]
 80057b2:	6813      	ldr	r3, [r2, #0]
 80057b4:	4905      	ldr	r1, [pc, #20]	; (80057cc <SPI_WaitOnFlagUntilTimeout+0xec>)
 80057b6:	400b      	ands	r3, r1
 80057b8:	6013      	str	r3, [r2, #0]
 80057ba:	6832      	ldr	r2, [r6, #0]
 80057bc:	6811      	ldr	r1, [r2, #0]
 80057be:	2380      	movs	r3, #128	; 0x80
 80057c0:	019b      	lsls	r3, r3, #6
 80057c2:	430b      	orrs	r3, r1
 80057c4:	6013      	str	r3, [r2, #0]
 80057c6:	e7b5      	b.n	8005734 <SPI_WaitOnFlagUntilTimeout+0x54>
  return HAL_OK;
 80057c8:	2000      	movs	r0, #0
 80057ca:	e7ee      	b.n	80057aa <SPI_WaitOnFlagUntilTimeout+0xca>
 80057cc:	ffffdfff 	.word	0xffffdfff

080057d0 <HAL_SPI_Init>:
{
 80057d0:	b510      	push	{r4, lr}
 80057d2:	1e04      	subs	r4, r0, #0
  if(hspi == NULL)
 80057d4:	d03c      	beq.n	8005850 <HAL_SPI_Init+0x80>
  if(hspi->State == HAL_SPI_STATE_RESET)
 80057d6:	2351      	movs	r3, #81	; 0x51
 80057d8:	5cc3      	ldrb	r3, [r0, r3]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d032      	beq.n	8005844 <HAL_SPI_Init+0x74>
  hspi->State = HAL_SPI_STATE_BUSY;
 80057de:	2251      	movs	r2, #81	; 0x51
 80057e0:	2302      	movs	r3, #2
 80057e2:	54a3      	strb	r3, [r4, r2]
  __HAL_SPI_DISABLE(hspi);
 80057e4:	6821      	ldr	r1, [r4, #0]
 80057e6:	680b      	ldr	r3, [r1, #0]
 80057e8:	2040      	movs	r0, #64	; 0x40
 80057ea:	4383      	bics	r3, r0
 80057ec:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80057ee:	6863      	ldr	r3, [r4, #4]
 80057f0:	68a1      	ldr	r1, [r4, #8]
 80057f2:	430b      	orrs	r3, r1
 80057f4:	68e1      	ldr	r1, [r4, #12]
 80057f6:	430b      	orrs	r3, r1
 80057f8:	6921      	ldr	r1, [r4, #16]
 80057fa:	430b      	orrs	r3, r1
 80057fc:	6961      	ldr	r1, [r4, #20]
 80057fe:	430b      	orrs	r3, r1
 8005800:	2180      	movs	r1, #128	; 0x80
 8005802:	0089      	lsls	r1, r1, #2
 8005804:	69a0      	ldr	r0, [r4, #24]
 8005806:	4001      	ands	r1, r0
 8005808:	430b      	orrs	r3, r1
 800580a:	69e1      	ldr	r1, [r4, #28]
 800580c:	430b      	orrs	r3, r1
 800580e:	6a21      	ldr	r1, [r4, #32]
 8005810:	430b      	orrs	r3, r1
 8005812:	6821      	ldr	r1, [r4, #0]
 8005814:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005816:	4303      	orrs	r3, r0
 8005818:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800581a:	8b61      	ldrh	r1, [r4, #26]
 800581c:	2304      	movs	r3, #4
 800581e:	400b      	ands	r3, r1
 8005820:	6821      	ldr	r1, [r4, #0]
 8005822:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005824:	4303      	orrs	r3, r0
 8005826:	604b      	str	r3, [r1, #4]
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8005828:	6823      	ldr	r3, [r4, #0]
 800582a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800582c:	6119      	str	r1, [r3, #16]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800582e:	6821      	ldr	r1, [r4, #0]
 8005830:	69cb      	ldr	r3, [r1, #28]
 8005832:	4808      	ldr	r0, [pc, #32]	; (8005854 <HAL_SPI_Init+0x84>)
 8005834:	4003      	ands	r3, r0
 8005836:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005838:	2300      	movs	r3, #0
 800583a:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800583c:	3301      	adds	r3, #1
 800583e:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8005840:	2000      	movs	r0, #0
}
 8005842:	bd10      	pop	{r4, pc}
    hspi->Lock = HAL_UNLOCKED;
 8005844:	3350      	adds	r3, #80	; 0x50
 8005846:	2200      	movs	r2, #0
 8005848:	54c2      	strb	r2, [r0, r3]
    HAL_SPI_MspInit(hspi);
 800584a:	f002 ffdd 	bl	8008808 <HAL_SPI_MspInit>
 800584e:	e7c6      	b.n	80057de <HAL_SPI_Init+0xe>
    return HAL_ERROR;
 8005850:	2001      	movs	r0, #1
 8005852:	e7f6      	b.n	8005842 <HAL_SPI_Init+0x72>
 8005854:	fffff7ff 	.word	0xfffff7ff

08005858 <HAL_SPI_TransmitReceive_DMA>:
{
 8005858:	b570      	push	{r4, r5, r6, lr}
 800585a:	0004      	movs	r4, r0
  if((hspi->State == HAL_SPI_STATE_READY) || \
 800585c:	2051      	movs	r0, #81	; 0x51
 800585e:	5c20      	ldrb	r0, [r4, r0]
 8005860:	2801      	cmp	r0, #1
 8005862:	d00d      	beq.n	8005880 <HAL_SPI_TransmitReceive_DMA+0x28>
 8005864:	2082      	movs	r0, #130	; 0x82
 8005866:	0040      	lsls	r0, r0, #1
 8005868:	6865      	ldr	r5, [r4, #4]
 800586a:	4285      	cmp	r5, r0
 800586c:	d17d      	bne.n	800596a <HAL_SPI_TransmitReceive_DMA+0x112>
     ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->State == HAL_SPI_STATE_BUSY_RX)))
 800586e:	68a0      	ldr	r0, [r4, #8]
 8005870:	2800      	cmp	r0, #0
 8005872:	d000      	beq.n	8005876 <HAL_SPI_TransmitReceive_DMA+0x1e>
 8005874:	e07b      	b.n	800596e <HAL_SPI_TransmitReceive_DMA+0x116>
 8005876:	3051      	adds	r0, #81	; 0x51
 8005878:	5c20      	ldrb	r0, [r4, r0]
 800587a:	2822      	cmp	r0, #34	; 0x22
 800587c:	d000      	beq.n	8005880 <HAL_SPI_TransmitReceive_DMA+0x28>
 800587e:	e078      	b.n	8005972 <HAL_SPI_TransmitReceive_DMA+0x11a>
    if((pTxData == NULL ) || (pRxData == NULL ) || (Size == 0U))
 8005880:	2900      	cmp	r1, #0
 8005882:	d100      	bne.n	8005886 <HAL_SPI_TransmitReceive_DMA+0x2e>
 8005884:	e077      	b.n	8005976 <HAL_SPI_TransmitReceive_DMA+0x11e>
 8005886:	2a00      	cmp	r2, #0
 8005888:	d100      	bne.n	800588c <HAL_SPI_TransmitReceive_DMA+0x34>
 800588a:	e076      	b.n	800597a <HAL_SPI_TransmitReceive_DMA+0x122>
 800588c:	2b00      	cmp	r3, #0
 800588e:	d100      	bne.n	8005892 <HAL_SPI_TransmitReceive_DMA+0x3a>
 8005890:	e075      	b.n	800597e <HAL_SPI_TransmitReceive_DMA+0x126>
    __HAL_LOCK(hspi);
 8005892:	2050      	movs	r0, #80	; 0x50
 8005894:	5c20      	ldrb	r0, [r4, r0]
 8005896:	2801      	cmp	r0, #1
 8005898:	d100      	bne.n	800589c <HAL_SPI_TransmitReceive_DMA+0x44>
 800589a:	e072      	b.n	8005982 <HAL_SPI_TransmitReceive_DMA+0x12a>
 800589c:	2050      	movs	r0, #80	; 0x50
 800589e:	2501      	movs	r5, #1
 80058a0:	5425      	strb	r5, [r4, r0]
    if(hspi->State != HAL_SPI_STATE_BUSY_RX)
 80058a2:	3001      	adds	r0, #1
 80058a4:	5c20      	ldrb	r0, [r4, r0]
 80058a6:	2822      	cmp	r0, #34	; 0x22
 80058a8:	d002      	beq.n	80058b0 <HAL_SPI_TransmitReceive_DMA+0x58>
      hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80058aa:	2051      	movs	r0, #81	; 0x51
 80058ac:	3531      	adds	r5, #49	; 0x31
 80058ae:	5425      	strb	r5, [r4, r0]
    hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80058b0:	2000      	movs	r0, #0
 80058b2:	6560      	str	r0, [r4, #84]	; 0x54
    hspi->pTxBuffPtr  = (uint8_t*)pTxData;
 80058b4:	6321      	str	r1, [r4, #48]	; 0x30
    hspi->TxXferSize  = Size;
 80058b6:	86a3      	strh	r3, [r4, #52]	; 0x34
    hspi->TxXferCount = Size;
 80058b8:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->pRxBuffPtr  = (uint8_t*)pRxData;
 80058ba:	63a2      	str	r2, [r4, #56]	; 0x38
    hspi->RxXferSize  = Size;
 80058bc:	87a3      	strh	r3, [r4, #60]	; 0x3c
    hspi->RxXferCount = Size;
 80058be:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->RxISR = 0U;
 80058c0:	64a0      	str	r0, [r4, #72]	; 0x48
    hspi->TxISR = 0U;
 80058c2:	64e0      	str	r0, [r4, #76]	; 0x4c
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80058c4:	2380      	movs	r3, #128	; 0x80
 80058c6:	019b      	lsls	r3, r3, #6
 80058c8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80058ca:	429a      	cmp	r2, r3
 80058cc:	d03a      	beq.n	8005944 <HAL_SPI_TransmitReceive_DMA+0xec>
    if(hspi->State == HAL_SPI_STATE_BUSY_RX)
 80058ce:	2351      	movs	r3, #81	; 0x51
 80058d0:	5ce3      	ldrb	r3, [r4, r3]
 80058d2:	2b22      	cmp	r3, #34	; 0x22
 80058d4:	d042      	beq.n	800595c <HAL_SPI_TransmitReceive_DMA+0x104>
      hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 80058d6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80058d8:	4a2b      	ldr	r2, [pc, #172]	; (8005988 <HAL_SPI_TransmitReceive_DMA+0x130>)
 80058da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->hdmarx->XferCpltCallback = SPI_DMATransmitReceiveCplt;
 80058dc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80058de:	4a2b      	ldr	r2, [pc, #172]	; (800598c <HAL_SPI_TransmitReceive_DMA+0x134>)
 80058e0:	62da      	str	r2, [r3, #44]	; 0x2c
    hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80058e2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80058e4:	4d2a      	ldr	r5, [pc, #168]	; (8005990 <HAL_SPI_TransmitReceive_DMA+0x138>)
 80058e6:	635d      	str	r5, [r3, #52]	; 0x34
    HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr, hspi->RxXferCount);
 80058e8:	6821      	ldr	r1, [r4, #0]
 80058ea:	310c      	adds	r1, #12
 80058ec:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80058f2:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80058f4:	f7fe f936 	bl	8003b64 <HAL_DMA_Start_IT>
    SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80058f8:	6822      	ldr	r2, [r4, #0]
 80058fa:	6853      	ldr	r3, [r2, #4]
 80058fc:	2101      	movs	r1, #1
 80058fe:	430b      	orrs	r3, r1
 8005900:	6053      	str	r3, [r2, #4]
    hspi->hdmatx->XferHalfCpltCallback = (void (*)(DMA_HandleTypeDef *))NULL;
 8005902:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8005904:	2300      	movs	r3, #0
 8005906:	6313      	str	r3, [r2, #48]	; 0x30
    hspi->hdmatx->XferCpltCallback     = (void (*)(DMA_HandleTypeDef *))NULL;
 8005908:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800590a:	62d3      	str	r3, [r2, #44]	; 0x2c
    hspi->hdmatx->XferErrorCallback    = SPI_DMAError;
 800590c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800590e:	635d      	str	r5, [r3, #52]	; 0x34
    HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR, hspi->TxXferCount);
 8005910:	6822      	ldr	r2, [r4, #0]
 8005912:	320c      	adds	r2, #12
 8005914:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8005916:	b29b      	uxth	r3, r3
 8005918:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800591a:	6c20      	ldr	r0, [r4, #64]	; 0x40
 800591c:	f7fe f922 	bl	8003b64 <HAL_DMA_Start_IT>
    if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005920:	6823      	ldr	r3, [r4, #0]
 8005922:	681a      	ldr	r2, [r3, #0]
 8005924:	0652      	lsls	r2, r2, #25
 8005926:	d403      	bmi.n	8005930 <HAL_SPI_TransmitReceive_DMA+0xd8>
      __HAL_SPI_ENABLE(hspi);
 8005928:	681a      	ldr	r2, [r3, #0]
 800592a:	2140      	movs	r1, #64	; 0x40
 800592c:	430a      	orrs	r2, r1
 800592e:	601a      	str	r2, [r3, #0]
    SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005930:	6822      	ldr	r2, [r4, #0]
 8005932:	6853      	ldr	r3, [r2, #4]
 8005934:	2102      	movs	r1, #2
 8005936:	430b      	orrs	r3, r1
 8005938:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hspi);
 800593a:	2350      	movs	r3, #80	; 0x50
 800593c:	2200      	movs	r2, #0
 800593e:	54e2      	strb	r2, [r4, r3]
    return HAL_OK;
 8005940:	2000      	movs	r0, #0
 8005942:	e013      	b.n	800596c <HAL_SPI_TransmitReceive_DMA+0x114>
      SPI_RESET_CRC(hspi);
 8005944:	6822      	ldr	r2, [r4, #0]
 8005946:	6813      	ldr	r3, [r2, #0]
 8005948:	4912      	ldr	r1, [pc, #72]	; (8005994 <HAL_SPI_TransmitReceive_DMA+0x13c>)
 800594a:	400b      	ands	r3, r1
 800594c:	6013      	str	r3, [r2, #0]
 800594e:	6822      	ldr	r2, [r4, #0]
 8005950:	6811      	ldr	r1, [r2, #0]
 8005952:	2380      	movs	r3, #128	; 0x80
 8005954:	019b      	lsls	r3, r3, #6
 8005956:	430b      	orrs	r3, r1
 8005958:	6013      	str	r3, [r2, #0]
 800595a:	e7b8      	b.n	80058ce <HAL_SPI_TransmitReceive_DMA+0x76>
      hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800595c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800595e:	4a0e      	ldr	r2, [pc, #56]	; (8005998 <HAL_SPI_TransmitReceive_DMA+0x140>)
 8005960:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 8005962:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8005964:	4a0d      	ldr	r2, [pc, #52]	; (800599c <HAL_SPI_TransmitReceive_DMA+0x144>)
 8005966:	62da      	str	r2, [r3, #44]	; 0x2c
 8005968:	e7bb      	b.n	80058e2 <HAL_SPI_TransmitReceive_DMA+0x8a>
    return HAL_BUSY;
 800596a:	2002      	movs	r0, #2
}
 800596c:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_BUSY;
 800596e:	2002      	movs	r0, #2
 8005970:	e7fc      	b.n	800596c <HAL_SPI_TransmitReceive_DMA+0x114>
 8005972:	2002      	movs	r0, #2
 8005974:	e7fa      	b.n	800596c <HAL_SPI_TransmitReceive_DMA+0x114>
      return  HAL_ERROR;
 8005976:	2001      	movs	r0, #1
 8005978:	e7f8      	b.n	800596c <HAL_SPI_TransmitReceive_DMA+0x114>
 800597a:	2001      	movs	r0, #1
 800597c:	e7f6      	b.n	800596c <HAL_SPI_TransmitReceive_DMA+0x114>
 800597e:	2001      	movs	r0, #1
 8005980:	e7f4      	b.n	800596c <HAL_SPI_TransmitReceive_DMA+0x114>
    __HAL_LOCK(hspi);
 8005982:	2002      	movs	r0, #2
 8005984:	e7f2      	b.n	800596c <HAL_SPI_TransmitReceive_DMA+0x114>
 8005986:	46c0      	nop			; (mov r8, r8)
 8005988:	080059b1 	.word	0x080059b1
 800598c:	08005ab3 	.word	0x08005ab3
 8005990:	080059bd 	.word	0x080059bd
 8005994:	ffffdfff 	.word	0xffffdfff
 8005998:	080059a5 	.word	0x080059a5
 800599c:	080059db 	.word	0x080059db

080059a0 <HAL_SPI_RxCpltCallback>:
}
 80059a0:	4770      	bx	lr

080059a2 <HAL_SPI_RxHalfCpltCallback>:
}
 80059a2:	4770      	bx	lr

080059a4 <SPI_DMAHalfReceiveCplt>:
{
 80059a4:	b510      	push	{r4, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059a6:	6a80      	ldr	r0, [r0, #40]	; 0x28
  HAL_SPI_RxHalfCpltCallback(hspi);
 80059a8:	f7ff fffb 	bl	80059a2 <HAL_SPI_RxHalfCpltCallback>
}
 80059ac:	bd10      	pop	{r4, pc}

080059ae <HAL_SPI_TxRxHalfCpltCallback>:
}
 80059ae:	4770      	bx	lr

080059b0 <SPI_DMAHalfTransmitReceiveCplt>:
{
 80059b0:	b510      	push	{r4, lr}
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059b2:	6a80      	ldr	r0, [r0, #40]	; 0x28
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80059b4:	f7ff fffb 	bl	80059ae <HAL_SPI_TxRxHalfCpltCallback>
}
 80059b8:	bd10      	pop	{r4, pc}

080059ba <HAL_SPI_ErrorCallback>:
}
 80059ba:	4770      	bx	lr

080059bc <SPI_DMAError>:
{
 80059bc:	b510      	push	{r4, lr}
  SPI_HandleTypeDef* hspi = (SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059be:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hspi->TxXferCount = 0U;
 80059c0:	2300      	movs	r3, #0
 80059c2:	86c3      	strh	r3, [r0, #54]	; 0x36
  hspi->RxXferCount = 0U;
 80059c4:	87c3      	strh	r3, [r0, #62]	; 0x3e
  hspi->State= HAL_SPI_STATE_READY;
 80059c6:	3351      	adds	r3, #81	; 0x51
 80059c8:	2201      	movs	r2, #1
 80059ca:	54c2      	strb	r2, [r0, r3]
  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80059cc:	6d43      	ldr	r3, [r0, #84]	; 0x54
 80059ce:	320f      	adds	r2, #15
 80059d0:	4313      	orrs	r3, r2
 80059d2:	6543      	str	r3, [r0, #84]	; 0x54
  HAL_SPI_ErrorCallback(hspi);
 80059d4:	f7ff fff1 	bl	80059ba <HAL_SPI_ErrorCallback>
}
 80059d8:	bd10      	pop	{r4, pc}

080059da <SPI_DMAReceiveCplt>:
{
 80059da:	b510      	push	{r4, lr}
 80059dc:	b082      	sub	sp, #8
  __IO uint16_t tmpreg = 0U;
 80059de:	466b      	mov	r3, sp
 80059e0:	2200      	movs	r2, #0
 80059e2:	80da      	strh	r2, [r3, #6]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80059e4:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80059e6:	6803      	ldr	r3, [r0, #0]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	069b      	lsls	r3, r3, #26
 80059ec:	d45d      	bmi.n	8005aaa <SPI_DMAReceiveCplt+0xd0>
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80059ee:	6822      	ldr	r2, [r4, #0]
 80059f0:	6853      	ldr	r3, [r2, #4]
 80059f2:	2101      	movs	r1, #1
 80059f4:	438b      	bics	r3, r1
 80059f6:	6053      	str	r3, [r2, #4]
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 80059f8:	6822      	ldr	r2, [r4, #0]
 80059fa:	6853      	ldr	r3, [r2, #4]
 80059fc:	3101      	adds	r1, #1
 80059fe:	438b      	bics	r3, r1
 8005a00:	6053      	str	r3, [r2, #4]
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005a02:	2380      	movs	r3, #128	; 0x80
 8005a04:	019b      	lsls	r3, r3, #6
 8005a06:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005a08:	429a      	cmp	r2, r3
 8005a0a:	d011      	beq.n	8005a30 <SPI_DMAReceiveCplt+0x56>
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a0c:	2382      	movs	r3, #130	; 0x82
 8005a0e:	005b      	lsls	r3, r3, #1
 8005a10:	6862      	ldr	r2, [r4, #4]
 8005a12:	429a      	cmp	r2, r3
 8005a14:	d036      	beq.n	8005a84 <SPI_DMAReceiveCplt+0xaa>
    hspi->RxXferCount = 0U;
 8005a16:	2300      	movs	r3, #0
 8005a18:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005a1a:	3351      	adds	r3, #81	; 0x51
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	54e2      	strb	r2, [r4, r3]
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a20:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d03d      	beq.n	8005aa2 <SPI_DMAReceiveCplt+0xc8>
      HAL_SPI_ErrorCallback(hspi);
 8005a26:	0020      	movs	r0, r4
 8005a28:	f7ff ffc7 	bl	80059ba <HAL_SPI_ErrorCallback>
}
 8005a2c:	b002      	add	sp, #8
 8005a2e:	bd10      	pop	{r4, pc}
      if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, SPI_TIMEOUT_VALUE) != HAL_OK)
 8005a30:	230a      	movs	r3, #10
 8005a32:	2200      	movs	r2, #0
 8005a34:	3901      	subs	r1, #1
 8005a36:	0020      	movs	r0, r4
 8005a38:	f7ff fe52 	bl	80056e0 <SPI_WaitOnFlagUntilTimeout>
 8005a3c:	2800      	cmp	r0, #0
 8005a3e:	d003      	beq.n	8005a48 <SPI_DMAReceiveCplt+0x6e>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a40:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005a42:	2220      	movs	r2, #32
 8005a44:	4313      	orrs	r3, r2
 8005a46:	6563      	str	r3, [r4, #84]	; 0x54
      tmpreg = hspi->Instance->DR;
 8005a48:	6823      	ldr	r3, [r4, #0]
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	466a      	mov	r2, sp
 8005a50:	80d3      	strh	r3, [r2, #6]
      UNUSED(tmpreg);		/* avoid warning on tmpreg affectation with some compiler */
 8005a52:	88d3      	ldrh	r3, [r2, #6]
      if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, SET, SPI_TIMEOUT_VALUE) != HAL_OK)
 8005a54:	230a      	movs	r3, #10
 8005a56:	2201      	movs	r2, #1
 8005a58:	2101      	movs	r1, #1
 8005a5a:	0020      	movs	r0, r4
 8005a5c:	f7ff fe40 	bl	80056e0 <SPI_WaitOnFlagUntilTimeout>
 8005a60:	2800      	cmp	r0, #0
 8005a62:	d003      	beq.n	8005a6c <SPI_DMAReceiveCplt+0x92>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005a64:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005a66:	2220      	movs	r2, #32
 8005a68:	4313      	orrs	r3, r2
 8005a6a:	6563      	str	r3, [r4, #84]	; 0x54
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8005a6c:	6823      	ldr	r3, [r4, #0]
 8005a6e:	689a      	ldr	r2, [r3, #8]
 8005a70:	06d2      	lsls	r2, r2, #27
 8005a72:	d5cb      	bpl.n	8005a0c <SPI_DMAReceiveCplt+0x32>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005a74:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005a76:	2102      	movs	r1, #2
 8005a78:	430a      	orrs	r2, r1
 8005a7a:	6562      	str	r2, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005a7c:	2211      	movs	r2, #17
 8005a7e:	4252      	negs	r2, r2
 8005a80:	609a      	str	r2, [r3, #8]
 8005a82:	e7c3      	b.n	8005a0c <SPI_DMAReceiveCplt+0x32>
    if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005a84:	68a3      	ldr	r3, [r4, #8]
 8005a86:	2280      	movs	r2, #128	; 0x80
 8005a88:	0212      	lsls	r2, r2, #8
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d003      	beq.n	8005a96 <SPI_DMAReceiveCplt+0xbc>
 8005a8e:	2280      	movs	r2, #128	; 0x80
 8005a90:	00d2      	lsls	r2, r2, #3
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d1bf      	bne.n	8005a16 <SPI_DMAReceiveCplt+0x3c>
      __HAL_SPI_DISABLE(hspi);
 8005a96:	6822      	ldr	r2, [r4, #0]
 8005a98:	6813      	ldr	r3, [r2, #0]
 8005a9a:	2140      	movs	r1, #64	; 0x40
 8005a9c:	438b      	bics	r3, r1
 8005a9e:	6013      	str	r3, [r2, #0]
 8005aa0:	e7b9      	b.n	8005a16 <SPI_DMAReceiveCplt+0x3c>
      HAL_SPI_RxCpltCallback(hspi);
 8005aa2:	0020      	movs	r0, r4
 8005aa4:	f7ff ff7c 	bl	80059a0 <HAL_SPI_RxCpltCallback>
 8005aa8:	e7c0      	b.n	8005a2c <SPI_DMAReceiveCplt+0x52>
    HAL_SPI_RxCpltCallback(hspi);
 8005aaa:	0020      	movs	r0, r4
 8005aac:	f7ff ff78 	bl	80059a0 <HAL_SPI_RxCpltCallback>
}
 8005ab0:	e7bc      	b.n	8005a2c <SPI_DMAReceiveCplt+0x52>

08005ab2 <SPI_DMATransmitReceiveCplt>:
{
 8005ab2:	b510      	push	{r4, lr}
 8005ab4:	b082      	sub	sp, #8
  __IO uint16_t tmpreg = 0U;
 8005ab6:	466b      	mov	r3, sp
 8005ab8:	2200      	movs	r2, #0
 8005aba:	80da      	strh	r2, [r3, #6]
  SPI_HandleTypeDef* hspi = ( SPI_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005abc:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005abe:	6803      	ldr	r3, [r0, #0]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	069b      	lsls	r3, r3, #26
 8005ac4:	d45d      	bmi.n	8005b82 <SPI_DMATransmitReceiveCplt+0xd0>
    if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005ac6:	2380      	movs	r3, #128	; 0x80
 8005ac8:	019b      	lsls	r3, r3, #6
 8005aca:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005acc:	429a      	cmp	r2, r3
 8005ace:	d02e      	beq.n	8005b2e <SPI_DMATransmitReceiveCplt+0x7c>
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, SPI_TIMEOUT_VALUE) != HAL_OK)
 8005ad0:	230a      	movs	r3, #10
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	2102      	movs	r1, #2
 8005ad6:	0020      	movs	r0, r4
 8005ad8:	f7ff fe02 	bl	80056e0 <SPI_WaitOnFlagUntilTimeout>
 8005adc:	2800      	cmp	r0, #0
 8005ade:	d003      	beq.n	8005ae8 <SPI_DMATransmitReceiveCplt+0x36>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005ae0:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005ae2:	2220      	movs	r2, #32
 8005ae4:	4313      	orrs	r3, r2
 8005ae6:	6563      	str	r3, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8005ae8:	6822      	ldr	r2, [r4, #0]
 8005aea:	6853      	ldr	r3, [r2, #4]
 8005aec:	2102      	movs	r1, #2
 8005aee:	438b      	bics	r3, r1
 8005af0:	6053      	str	r3, [r2, #4]
    if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, SPI_TIMEOUT_VALUE) != HAL_OK)
 8005af2:	230a      	movs	r3, #10
 8005af4:	2201      	movs	r2, #1
 8005af6:	317e      	adds	r1, #126	; 0x7e
 8005af8:	0020      	movs	r0, r4
 8005afa:	f7ff fdf1 	bl	80056e0 <SPI_WaitOnFlagUntilTimeout>
 8005afe:	2800      	cmp	r0, #0
 8005b00:	d003      	beq.n	8005b0a <SPI_DMATransmitReceiveCplt+0x58>
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b02:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005b04:	2220      	movs	r2, #32
 8005b06:	4313      	orrs	r3, r2
 8005b08:	6563      	str	r3, [r4, #84]	; 0x54
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8005b0a:	6821      	ldr	r1, [r4, #0]
 8005b0c:	684b      	ldr	r3, [r1, #4]
 8005b0e:	2201      	movs	r2, #1
 8005b10:	4393      	bics	r3, r2
 8005b12:	604b      	str	r3, [r1, #4]
    hspi->TxXferCount = 0U;
 8005b14:	2300      	movs	r3, #0
 8005b16:	86e3      	strh	r3, [r4, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8005b18:	87e3      	strh	r3, [r4, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8005b1a:	3351      	adds	r3, #81	; 0x51
 8005b1c:	54e2      	strb	r2, [r4, r3]
    if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005b1e:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d02a      	beq.n	8005b7a <SPI_DMATransmitReceiveCplt+0xc8>
      HAL_SPI_ErrorCallback(hspi);
 8005b24:	0020      	movs	r0, r4
 8005b26:	f7ff ff48 	bl	80059ba <HAL_SPI_ErrorCallback>
}
 8005b2a:	b002      	add	sp, #8
 8005b2c:	bd10      	pop	{r4, pc}
      if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, SET, SPI_TIMEOUT_VALUE) == HAL_OK)
 8005b2e:	230a      	movs	r3, #10
 8005b30:	2201      	movs	r2, #1
 8005b32:	2101      	movs	r1, #1
 8005b34:	0020      	movs	r0, r4
 8005b36:	f7ff fdd3 	bl	80056e0 <SPI_WaitOnFlagUntilTimeout>
 8005b3a:	2800      	cmp	r0, #0
 8005b3c:	d010      	beq.n	8005b60 <SPI_DMATransmitReceiveCplt+0xae>
      tmpreg = hspi->Instance->DR;
 8005b3e:	6822      	ldr	r2, [r4, #0]
 8005b40:	68d3      	ldr	r3, [r2, #12]
 8005b42:	b29b      	uxth	r3, r3
 8005b44:	4669      	mov	r1, sp
 8005b46:	80cb      	strh	r3, [r1, #6]
      UNUSED(tmpreg);		/* avoid warning on tmpreg affectation with some compiler */
 8005b48:	88cb      	ldrh	r3, [r1, #6]
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR) != RESET)
 8005b4a:	6893      	ldr	r3, [r2, #8]
 8005b4c:	06db      	lsls	r3, r3, #27
 8005b4e:	d5bf      	bpl.n	8005ad0 <SPI_DMATransmitReceiveCplt+0x1e>
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
 8005b50:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005b52:	2102      	movs	r1, #2
 8005b54:	430b      	orrs	r3, r1
 8005b56:	6563      	str	r3, [r4, #84]	; 0x54
        __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
 8005b58:	2311      	movs	r3, #17
 8005b5a:	425b      	negs	r3, r3
 8005b5c:	6093      	str	r3, [r2, #8]
 8005b5e:	e7b7      	b.n	8005ad0 <SPI_DMATransmitReceiveCplt+0x1e>
        if(SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, SPI_TIMEOUT_VALUE) != HAL_OK)
 8005b60:	230a      	movs	r3, #10
 8005b62:	2200      	movs	r2, #0
 8005b64:	2101      	movs	r1, #1
 8005b66:	0020      	movs	r0, r4
 8005b68:	f7ff fdba 	bl	80056e0 <SPI_WaitOnFlagUntilTimeout>
 8005b6c:	2800      	cmp	r0, #0
 8005b6e:	d0e6      	beq.n	8005b3e <SPI_DMATransmitReceiveCplt+0x8c>
          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005b70:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8005b72:	2220      	movs	r2, #32
 8005b74:	4313      	orrs	r3, r2
 8005b76:	6563      	str	r3, [r4, #84]	; 0x54
 8005b78:	e7e1      	b.n	8005b3e <SPI_DMATransmitReceiveCplt+0x8c>
      HAL_SPI_TxRxCpltCallback(hspi);
 8005b7a:	0020      	movs	r0, r4
 8005b7c:	f001 fd06 	bl	800758c <HAL_SPI_TxRxCpltCallback>
 8005b80:	e7d3      	b.n	8005b2a <SPI_DMATransmitReceiveCplt+0x78>
    HAL_SPI_TxRxCpltCallback(hspi);
 8005b82:	0020      	movs	r0, r4
 8005b84:	f001 fd02 	bl	800758c <HAL_SPI_TxRxCpltCallback>
}
 8005b88:	e7cf      	b.n	8005b2a <SPI_DMATransmitReceiveCplt+0x78>
	...

08005b8c <TIM_Base_SetConfig>:
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
 8005b8c:	6803      	ldr	r3, [r0, #0]
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)
 8005b8e:	2280      	movs	r2, #128	; 0x80
 8005b90:	05d2      	lsls	r2, r2, #23
 8005b92:	4290      	cmp	r0, r2
 8005b94:	d008      	beq.n	8005ba8 <TIM_Base_SetConfig+0x1c>
 8005b96:	4a13      	ldr	r2, [pc, #76]	; (8005be4 <TIM_Base_SetConfig+0x58>)
 8005b98:	4290      	cmp	r0, r2
 8005b9a:	d005      	beq.n	8005ba8 <TIM_Base_SetConfig+0x1c>
 8005b9c:	4a12      	ldr	r2, [pc, #72]	; (8005be8 <TIM_Base_SetConfig+0x5c>)
 8005b9e:	4290      	cmp	r0, r2
 8005ba0:	d002      	beq.n	8005ba8 <TIM_Base_SetConfig+0x1c>
 8005ba2:	4a12      	ldr	r2, [pc, #72]	; (8005bec <TIM_Base_SetConfig+0x60>)
 8005ba4:	4290      	cmp	r0, r2
 8005ba6:	d103      	bne.n	8005bb0 <TIM_Base_SetConfig+0x24>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ba8:	2270      	movs	r2, #112	; 0x70
 8005baa:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 8005bac:	684a      	ldr	r2, [r1, #4]
 8005bae:	4313      	orrs	r3, r2
  }
 
  if(IS_TIM_CC1_INSTANCE(TIMx) != RESET)  
 8005bb0:	2280      	movs	r2, #128	; 0x80
 8005bb2:	05d2      	lsls	r2, r2, #23
 8005bb4:	4290      	cmp	r0, r2
 8005bb6:	d008      	beq.n	8005bca <TIM_Base_SetConfig+0x3e>
 8005bb8:	4a0a      	ldr	r2, [pc, #40]	; (8005be4 <TIM_Base_SetConfig+0x58>)
 8005bba:	4290      	cmp	r0, r2
 8005bbc:	d005      	beq.n	8005bca <TIM_Base_SetConfig+0x3e>
 8005bbe:	4a0a      	ldr	r2, [pc, #40]	; (8005be8 <TIM_Base_SetConfig+0x5c>)
 8005bc0:	4290      	cmp	r0, r2
 8005bc2:	d002      	beq.n	8005bca <TIM_Base_SetConfig+0x3e>
 8005bc4:	4a09      	ldr	r2, [pc, #36]	; (8005bec <TIM_Base_SetConfig+0x60>)
 8005bc6:	4290      	cmp	r0, r2
 8005bc8:	d103      	bne.n	8005bd2 <TIM_Base_SetConfig+0x46>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bca:	4a09      	ldr	r2, [pc, #36]	; (8005bf0 <TIM_Base_SetConfig+0x64>)
 8005bcc:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bce:	68ca      	ldr	r2, [r1, #12]
 8005bd0:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8005bd2:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bd4:	688b      	ldr	r3, [r1, #8]
 8005bd6:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8005bd8:	680b      	ldr	r3, [r1, #0]
 8005bda:	6283      	str	r3, [r0, #40]	; 0x28

  /* Generate an update event to reload the Prescaler value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	6143      	str	r3, [r0, #20]
}
 8005be0:	4770      	bx	lr
 8005be2:	46c0      	nop			; (mov r8, r8)
 8005be4:	40000400 	.word	0x40000400
 8005be8:	40010800 	.word	0x40010800
 8005bec:	40011400 	.word	0x40011400
 8005bf0:	fffffcff 	.word	0xfffffcff

08005bf4 <TIM_TI1_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005bf4:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bf6:	6a04      	ldr	r4, [r0, #32]
 8005bf8:	2501      	movs	r5, #1
 8005bfa:	43ac      	bics	r4, r5
 8005bfc:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bfe:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8005c00:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005c02:	2680      	movs	r6, #128	; 0x80
 8005c04:	05f6      	lsls	r6, r6, #23
 8005c06:	42b0      	cmp	r0, r6
 8005c08:	d00e      	beq.n	8005c28 <TIM_TI1_SetConfig+0x34>
 8005c0a:	4e0f      	ldr	r6, [pc, #60]	; (8005c48 <TIM_TI1_SetConfig+0x54>)
 8005c0c:	42b0      	cmp	r0, r6
 8005c0e:	d00b      	beq.n	8005c28 <TIM_TI1_SetConfig+0x34>
 8005c10:	4e0e      	ldr	r6, [pc, #56]	; (8005c4c <TIM_TI1_SetConfig+0x58>)
 8005c12:	42b0      	cmp	r0, r6
 8005c14:	d008      	beq.n	8005c28 <TIM_TI1_SetConfig+0x34>
 8005c16:	4e0e      	ldr	r6, [pc, #56]	; (8005c50 <TIM_TI1_SetConfig+0x5c>)
 8005c18:	42b0      	cmp	r0, r6
 8005c1a:	d005      	beq.n	8005c28 <TIM_TI1_SetConfig+0x34>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
  } 
  else
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c1c:	2203      	movs	r2, #3
 8005c1e:	4394      	bics	r4, r2
 8005c20:	0022      	movs	r2, r4
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005c22:	2401      	movs	r4, #1
 8005c24:	4322      	orrs	r2, r4
 8005c26:	e002      	b.n	8005c2e <TIM_TI1_SetConfig+0x3a>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005c28:	2603      	movs	r6, #3
 8005c2a:	43b4      	bics	r4, r6
    tmpccmr1 |= TIM_ICSelection;
 8005c2c:	4322      	orrs	r2, r4
  }
 
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c2e:	24f0      	movs	r4, #240	; 0xf0
 8005c30:	43a2      	bics	r2, r4
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005c32:	011c      	lsls	r4, r3, #4
 8005c34:	23ff      	movs	r3, #255	; 0xff
 8005c36:	4023      	ands	r3, r4
 8005c38:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c3a:	240a      	movs	r4, #10
 8005c3c:	43a5      	bics	r5, r4
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005c3e:	400c      	ands	r4, r1
 8005c40:	432c      	orrs	r4, r5

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c42:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005c44:	6204      	str	r4, [r0, #32]
}
 8005c46:	bd70      	pop	{r4, r5, r6, pc}
 8005c48:	40000400 	.word	0x40000400
 8005c4c:	40010800 	.word	0x40010800
 8005c50:	40011400 	.word	0x40011400

08005c54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c54:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c56:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c58:	6a04      	ldr	r4, [r0, #32]
 8005c5a:	2501      	movs	r5, #1
 8005c5c:	43ac      	bics	r4, r5
 8005c5e:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;    
 8005c60:	6984      	ldr	r4, [r0, #24]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c62:	35ef      	adds	r5, #239	; 0xef
 8005c64:	43ac      	bics	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c66:	0112      	lsls	r2, r2, #4
 8005c68:	4322      	orrs	r2, r4
  
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c6a:	240a      	movs	r4, #10
 8005c6c:	43a3      	bics	r3, r4
  tmpccer |= TIM_ICPolarity;
 8005c6e:	4319      	orrs	r1, r3
  
  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c70:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005c72:	6201      	str	r1, [r0, #32]
}
 8005c74:	bd30      	pop	{r4, r5, pc}
	...

08005c78 <TIM_TI2_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005c78:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c7a:	6a04      	ldr	r4, [r0, #32]
 8005c7c:	2510      	movs	r5, #16
 8005c7e:	43ac      	bics	r4, r5
 8005c80:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c82:	6985      	ldr	r5, [r0, #24]
  tmpccer = TIMx->CCER;
 8005c84:	6a04      	ldr	r4, [r0, #32]
  
  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005c86:	4e08      	ldr	r6, [pc, #32]	; (8005ca8 <TIM_TI2_SetConfig+0x30>)
 8005c88:	4035      	ands	r5, r6
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005c8a:	0212      	lsls	r2, r2, #8
 8005c8c:	432a      	orrs	r2, r5
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c8e:	4d07      	ldr	r5, [pc, #28]	; (8005cac <TIM_TI2_SetConfig+0x34>)
 8005c90:	402a      	ands	r2, r5
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005c92:	071b      	lsls	r3, r3, #28
 8005c94:	0c1b      	lsrs	r3, r3, #16
 8005c96:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c98:	22a0      	movs	r2, #160	; 0xa0
 8005c9a:	4394      	bics	r4, r2
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005c9c:	0109      	lsls	r1, r1, #4
 8005c9e:	400a      	ands	r2, r1
 8005ca0:	4322      	orrs	r2, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ca2:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8005ca4:	6202      	str	r2, [r0, #32]
}
 8005ca6:	bd70      	pop	{r4, r5, r6, pc}
 8005ca8:	fffffcff 	.word	0xfffffcff
 8005cac:	ffff0fff 	.word	0xffff0fff

08005cb0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter: Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cb0:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmr1 = 0U;
  uint32_t tmpccer = 0U;
  
  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cb2:	6a03      	ldr	r3, [r0, #32]
 8005cb4:	2410      	movs	r4, #16
 8005cb6:	43a3      	bics	r3, r4
 8005cb8:	6203      	str	r3, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cba:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8005cbc:	6a03      	ldr	r3, [r0, #32]
  
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cbe:	4d05      	ldr	r5, [pc, #20]	; (8005cd4 <TIM_TI2_ConfigInputStage+0x24>)
 8005cc0:	402c      	ands	r4, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005cc2:	0312      	lsls	r2, r2, #12
 8005cc4:	4322      	orrs	r2, r4

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005cc6:	24a0      	movs	r4, #160	; 0xa0
 8005cc8:	43a3      	bics	r3, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cca:	0109      	lsls	r1, r1, #4
 8005ccc:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cce:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8005cd0:	6201      	str	r1, [r0, #32]
}
 8005cd2:	bd30      	pop	{r4, r5, pc}
 8005cd4:	ffff0fff 	.word	0xffff0fff

08005cd8 <TIM_TI3_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005cd8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005cda:	6a04      	ldr	r4, [r0, #32]
 8005cdc:	4d0b      	ldr	r5, [pc, #44]	; (8005d0c <TIM_TI3_SetConfig+0x34>)
 8005cde:	402c      	ands	r4, r5
 8005ce0:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005ce2:	69c4      	ldr	r4, [r0, #28]
  tmpccer = TIMx->CCER;
 8005ce4:	6a05      	ldr	r5, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005ce6:	2603      	movs	r6, #3
 8005ce8:	43b4      	bics	r4, r6
  tmpccmr2 |= TIM_ICSelection;
 8005cea:	4322      	orrs	r2, r4

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005cec:	24f0      	movs	r4, #240	; 0xf0
 8005cee:	43a2      	bics	r2, r4
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005cf0:	011c      	lsls	r4, r3, #4
 8005cf2:	23ff      	movs	r3, #255	; 0xff
 8005cf4:	4023      	ands	r3, r4
 8005cf6:	431a      	orrs	r2, r3

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005cf8:	4b05      	ldr	r3, [pc, #20]	; (8005d10 <TIM_TI3_SetConfig+0x38>)
 8005cfa:	402b      	ands	r3, r5
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005cfc:	0209      	lsls	r1, r1, #8
 8005cfe:	24a0      	movs	r4, #160	; 0xa0
 8005d00:	0124      	lsls	r4, r4, #4
 8005d02:	4021      	ands	r1, r4
 8005d04:	4319      	orrs	r1, r3

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005d06:	61c2      	str	r2, [r0, #28]
  TIMx->CCER = tmpccer;
 8005d08:	6201      	str	r1, [r0, #32]
}
 8005d0a:	bd70      	pop	{r4, r5, r6, pc}
 8005d0c:	fffffeff 	.word	0xfffffeff
 8005d10:	fffff5ff 	.word	0xfffff5ff

08005d14 <TIM_TI4_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005d14:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmr2 = 0U;
  uint32_t tmpccer = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005d16:	6a04      	ldr	r4, [r0, #32]
 8005d18:	4d0b      	ldr	r5, [pc, #44]	; (8005d48 <TIM_TI4_SetConfig+0x34>)
 8005d1a:	402c      	ands	r4, r5
 8005d1c:	6204      	str	r4, [r0, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005d1e:	69c5      	ldr	r5, [r0, #28]
  tmpccer = TIMx->CCER;
 8005d20:	6a04      	ldr	r4, [r0, #32]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005d22:	4e0a      	ldr	r6, [pc, #40]	; (8005d4c <TIM_TI4_SetConfig+0x38>)
 8005d24:	4035      	ands	r5, r6
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005d26:	0212      	lsls	r2, r2, #8
 8005d28:	432a      	orrs	r2, r5

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005d2a:	4d09      	ldr	r5, [pc, #36]	; (8005d50 <TIM_TI4_SetConfig+0x3c>)
 8005d2c:	402a      	ands	r2, r5
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005d2e:	071b      	lsls	r3, r3, #28
 8005d30:	0c1b      	lsrs	r3, r3, #16
 8005d32:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005d34:	4a07      	ldr	r2, [pc, #28]	; (8005d54 <TIM_TI4_SetConfig+0x40>)
 8005d36:	4022      	ands	r2, r4
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8005d38:	0309      	lsls	r1, r1, #12
 8005d3a:	24a0      	movs	r4, #160	; 0xa0
 8005d3c:	0224      	lsls	r4, r4, #8
 8005d3e:	4021      	ands	r1, r4
 8005d40:	4311      	orrs	r1, r2

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005d42:	61c3      	str	r3, [r0, #28]
  TIMx->CCER = tmpccer ;
 8005d44:	6201      	str	r1, [r0, #32]
}
 8005d46:	bd70      	pop	{r4, r5, r6, pc}
 8005d48:	ffffefff 	.word	0xffffefff
 8005d4c:	fffffcff 	.word	0xfffffcff
 8005d50:	ffff0fff 	.word	0xffff0fff
 8005d54:	ffff5fff 	.word	0xffff5fff

08005d58 <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;
  
   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8005d58:	6883      	ldr	r3, [r0, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8005d5a:	2270      	movs	r2, #112	; 0x70
 8005d5c:	4393      	bics	r3, r2
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8005d5e:	2207      	movs	r2, #7
 8005d60:	4311      	orrs	r1, r2
 8005d62:	4319      	orrs	r1, r3
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8005d64:	6081      	str	r1, [r0, #8]
}
 8005d66:	4770      	bx	lr

08005d68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d68:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr = 0U;

  tmpsmcr = TIMx->SMCR;
 8005d6a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d6c:	4d03      	ldr	r5, [pc, #12]	; (8005d7c <TIM_ETR_SetConfig+0x14>)
 8005d6e:	402c      	ands	r4, r5

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8005d70:	021b      	lsls	r3, r3, #8
 8005d72:	431a      	orrs	r2, r3
 8005d74:	4311      	orrs	r1, r2
 8005d76:	4321      	orrs	r1, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d78:	6081      	str	r1, [r0, #8]
} 
 8005d7a:	bd30      	pop	{r4, r5, pc}
 8005d7c:	ffff00ff 	.word	0xffff00ff

08005d80 <TIM_CCxChannelCmd>:
  * @param  ChannelState: specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable. 
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d80:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(TIMx,Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8005d82:	2401      	movs	r4, #1
 8005d84:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d86:	6a03      	ldr	r3, [r0, #32]
 8005d88:	43a3      	bics	r3, r4
 8005d8a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |= (uint32_t)(ChannelState << Channel);
 8005d8c:	6a03      	ldr	r3, [r0, #32]
 8005d8e:	408a      	lsls	r2, r1
 8005d90:	431a      	orrs	r2, r3
 8005d92:	6202      	str	r2, [r0, #32]
}
 8005d94:	bd10      	pop	{r4, pc}

08005d96 <HAL_TIM_Base_Init>:
{ 
 8005d96:	b570      	push	{r4, r5, r6, lr}
 8005d98:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 8005d9a:	d014      	beq.n	8005dc6 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8005d9c:	2335      	movs	r3, #53	; 0x35
 8005d9e:	5cc3      	ldrb	r3, [r0, r3]
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	d00a      	beq.n	8005dba <HAL_TIM_Base_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8005da4:	2535      	movs	r5, #53	; 0x35
 8005da6:	2302      	movs	r3, #2
 8005da8:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8005daa:	1d21      	adds	r1, r4, #4
 8005dac:	6820      	ldr	r0, [r4, #0]
 8005dae:	f7ff feed 	bl	8005b8c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8005db2:	2301      	movs	r3, #1
 8005db4:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8005db6:	2000      	movs	r0, #0
}
 8005db8:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8005dba:	3334      	adds	r3, #52	; 0x34
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 8005dc0:	f002 fd8a 	bl	80088d8 <HAL_TIM_Base_MspInit>
 8005dc4:	e7ee      	b.n	8005da4 <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 8005dc6:	2001      	movs	r0, #1
 8005dc8:	e7f6      	b.n	8005db8 <HAL_TIM_Base_Init+0x22>

08005dca <HAL_TIM_Base_Start>:
{
 8005dca:	b510      	push	{r4, lr}
  htim->State= HAL_TIM_STATE_BUSY;
 8005dcc:	2235      	movs	r2, #53	; 0x35
 8005dce:	2302      	movs	r3, #2
 8005dd0:	5483      	strb	r3, [r0, r2]
  __HAL_TIM_ENABLE(htim);
 8005dd2:	6804      	ldr	r4, [r0, #0]
 8005dd4:	6823      	ldr	r3, [r4, #0]
 8005dd6:	2101      	movs	r1, #1
 8005dd8:	430b      	orrs	r3, r1
 8005dda:	6023      	str	r3, [r4, #0]
  htim->State= HAL_TIM_STATE_READY;
 8005ddc:	5481      	strb	r1, [r0, r2]
}
 8005dde:	2000      	movs	r0, #0
 8005de0:	bd10      	pop	{r4, pc}

08005de2 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005de2:	6803      	ldr	r3, [r0, #0]
 8005de4:	68da      	ldr	r2, [r3, #12]
 8005de6:	2101      	movs	r1, #1
 8005de8:	430a      	orrs	r2, r1
 8005dea:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8005dec:	6802      	ldr	r2, [r0, #0]
 8005dee:	6813      	ldr	r3, [r2, #0]
 8005df0:	430b      	orrs	r3, r1
 8005df2:	6013      	str	r3, [r2, #0]
}
 8005df4:	2000      	movs	r0, #0
 8005df6:	4770      	bx	lr

08005df8 <HAL_TIM_Base_Stop_IT>:
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005df8:	6802      	ldr	r2, [r0, #0]
 8005dfa:	68d3      	ldr	r3, [r2, #12]
 8005dfc:	2101      	movs	r1, #1
 8005dfe:	438b      	bics	r3, r1
 8005e00:	60d3      	str	r3, [r2, #12]
  __HAL_TIM_DISABLE(htim);
 8005e02:	6803      	ldr	r3, [r0, #0]
 8005e04:	6a19      	ldr	r1, [r3, #32]
 8005e06:	4a04      	ldr	r2, [pc, #16]	; (8005e18 <HAL_TIM_Base_Stop_IT+0x20>)
 8005e08:	4211      	tst	r1, r2
 8005e0a:	d103      	bne.n	8005e14 <HAL_TIM_Base_Stop_IT+0x1c>
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	2101      	movs	r1, #1
 8005e10:	438a      	bics	r2, r1
 8005e12:	601a      	str	r2, [r3, #0]
}
 8005e14:	2000      	movs	r0, #0
 8005e16:	4770      	bx	lr
 8005e18:	00001111 	.word	0x00001111

08005e1c <HAL_TIM_IC_MspInit>:
}
 8005e1c:	4770      	bx	lr

08005e1e <HAL_TIM_IC_Init>:
{
 8005e1e:	b570      	push	{r4, r5, r6, lr}
 8005e20:	1e04      	subs	r4, r0, #0
  if(htim == NULL)
 8005e22:	d014      	beq.n	8005e4e <HAL_TIM_IC_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8005e24:	2335      	movs	r3, #53	; 0x35
 8005e26:	5cc3      	ldrb	r3, [r0, r3]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d00a      	beq.n	8005e42 <HAL_TIM_IC_Init+0x24>
  htim->State= HAL_TIM_STATE_BUSY;
 8005e2c:	2535      	movs	r5, #53	; 0x35
 8005e2e:	2302      	movs	r3, #2
 8005e30:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e32:	1d21      	adds	r1, r4, #4
 8005e34:	6820      	ldr	r0, [r4, #0]
 8005e36:	f7ff fea9 	bl	8005b8c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8005e3e:	2000      	movs	r0, #0
}
 8005e40:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8005e42:	3334      	adds	r3, #52	; 0x34
 8005e44:	2200      	movs	r2, #0
 8005e46:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_IC_MspInit(htim);
 8005e48:	f7ff ffe8 	bl	8005e1c <HAL_TIM_IC_MspInit>
 8005e4c:	e7ee      	b.n	8005e2c <HAL_TIM_IC_Init+0xe>
    return HAL_ERROR;
 8005e4e:	2001      	movs	r0, #1
 8005e50:	e7f6      	b.n	8005e40 <HAL_TIM_IC_Init+0x22>
	...

08005e54 <HAL_TIM_IC_Start_DMA>:
{
 8005e54:	b570      	push	{r4, r5, r6, lr}
 8005e56:	0004      	movs	r4, r0
 8005e58:	000d      	movs	r5, r1
  if((htim->State == HAL_TIM_STATE_BUSY))
 8005e5a:	2135      	movs	r1, #53	; 0x35
 8005e5c:	5c41      	ldrb	r1, [r0, r1]
 8005e5e:	2902      	cmp	r1, #2
 8005e60:	d069      	beq.n	8005f36 <HAL_TIM_IC_Start_DMA+0xe2>
  else if((htim->State == HAL_TIM_STATE_READY))
 8005e62:	2135      	movs	r1, #53	; 0x35
 8005e64:	5c41      	ldrb	r1, [r0, r1]
 8005e66:	2901      	cmp	r1, #1
 8005e68:	d018      	beq.n	8005e9c <HAL_TIM_IC_Start_DMA+0x48>
  switch (Channel)
 8005e6a:	2d04      	cmp	r5, #4
 8005e6c:	d03f      	beq.n	8005eee <HAL_TIM_IC_Start_DMA+0x9a>
 8005e6e:	d91f      	bls.n	8005eb0 <HAL_TIM_IC_Start_DMA+0x5c>
 8005e70:	2d08      	cmp	r5, #8
 8005e72:	d04e      	beq.n	8005f12 <HAL_TIM_IC_Start_DMA+0xbe>
 8005e74:	2d0c      	cmp	r5, #12
 8005e76:	d12e      	bne.n	8005ed6 <HAL_TIM_IC_Start_DMA+0x82>
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8005e78:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005e7a:	4830      	ldr	r0, [pc, #192]	; (8005f3c <HAL_TIM_IC_Start_DMA+0xe8>)
 8005e7c:	62c8      	str	r0, [r1, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8005e7e:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8005e80:	482f      	ldr	r0, [pc, #188]	; (8005f40 <HAL_TIM_IC_Start_DMA+0xec>)
 8005e82:	6348      	str	r0, [r1, #52]	; 0x34
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData, Length);
 8005e84:	6821      	ldr	r1, [r4, #0]
 8005e86:	3140      	adds	r1, #64	; 0x40
 8005e88:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8005e8a:	f7fd fe6b 	bl	8003b64 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8005e8e:	6822      	ldr	r2, [r4, #0]
 8005e90:	68d1      	ldr	r1, [r2, #12]
 8005e92:	2380      	movs	r3, #128	; 0x80
 8005e94:	015b      	lsls	r3, r3, #5
 8005e96:	430b      	orrs	r3, r1
 8005e98:	60d3      	str	r3, [r2, #12]
    break;
 8005e9a:	e01c      	b.n	8005ed6 <HAL_TIM_IC_Start_DMA+0x82>
    if((pData == 0U ) && (Length > 0U))
 8005e9c:	2a00      	cmp	r2, #0
 8005e9e:	d003      	beq.n	8005ea8 <HAL_TIM_IC_Start_DMA+0x54>
      htim->State = HAL_TIM_STATE_BUSY;
 8005ea0:	2135      	movs	r1, #53	; 0x35
 8005ea2:	2002      	movs	r0, #2
 8005ea4:	5460      	strb	r0, [r4, r1]
 8005ea6:	e7e0      	b.n	8005e6a <HAL_TIM_IC_Start_DMA+0x16>
    if((pData == 0U ) && (Length > 0U))
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d0f9      	beq.n	8005ea0 <HAL_TIM_IC_Start_DMA+0x4c>
      return HAL_ERROR;
 8005eac:	2001      	movs	r0, #1
 8005eae:	e01d      	b.n	8005eec <HAL_TIM_IC_Start_DMA+0x98>
  switch (Channel)
 8005eb0:	2d00      	cmp	r5, #0
 8005eb2:	d110      	bne.n	8005ed6 <HAL_TIM_IC_Start_DMA+0x82>
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8005eb4:	69e1      	ldr	r1, [r4, #28]
 8005eb6:	4821      	ldr	r0, [pc, #132]	; (8005f3c <HAL_TIM_IC_Start_DMA+0xe8>)
 8005eb8:	62c8      	str	r0, [r1, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8005eba:	69e1      	ldr	r1, [r4, #28]
 8005ebc:	4820      	ldr	r0, [pc, #128]	; (8005f40 <HAL_TIM_IC_Start_DMA+0xec>)
 8005ebe:	6348      	str	r0, [r1, #52]	; 0x34
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData, Length);
 8005ec0:	6821      	ldr	r1, [r4, #0]
 8005ec2:	3134      	adds	r1, #52	; 0x34
 8005ec4:	69e0      	ldr	r0, [r4, #28]
 8005ec6:	f7fd fe4d 	bl	8003b64 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8005eca:	6822      	ldr	r2, [r4, #0]
 8005ecc:	68d1      	ldr	r1, [r2, #12]
 8005ece:	2380      	movs	r3, #128	; 0x80
 8005ed0:	009b      	lsls	r3, r3, #2
 8005ed2:	430b      	orrs	r3, r1
 8005ed4:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	0029      	movs	r1, r5
 8005eda:	6820      	ldr	r0, [r4, #0]
 8005edc:	f7ff ff50 	bl	8005d80 <TIM_CCxChannelCmd>
  __HAL_TIM_ENABLE(htim);
 8005ee0:	6822      	ldr	r2, [r4, #0]
 8005ee2:	6813      	ldr	r3, [r2, #0]
 8005ee4:	2101      	movs	r1, #1
 8005ee6:	430b      	orrs	r3, r1
 8005ee8:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8005eea:	2000      	movs	r0, #0
}
 8005eec:	bd70      	pop	{r4, r5, r6, pc}
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8005eee:	6a21      	ldr	r1, [r4, #32]
 8005ef0:	4812      	ldr	r0, [pc, #72]	; (8005f3c <HAL_TIM_IC_Start_DMA+0xe8>)
 8005ef2:	62c8      	str	r0, [r1, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8005ef4:	6a21      	ldr	r1, [r4, #32]
 8005ef6:	4812      	ldr	r0, [pc, #72]	; (8005f40 <HAL_TIM_IC_Start_DMA+0xec>)
 8005ef8:	6348      	str	r0, [r1, #52]	; 0x34
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData, Length);
 8005efa:	6821      	ldr	r1, [r4, #0]
 8005efc:	3138      	adds	r1, #56	; 0x38
 8005efe:	6a20      	ldr	r0, [r4, #32]
 8005f00:	f7fd fe30 	bl	8003b64 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8005f04:	6822      	ldr	r2, [r4, #0]
 8005f06:	68d1      	ldr	r1, [r2, #12]
 8005f08:	2380      	movs	r3, #128	; 0x80
 8005f0a:	00db      	lsls	r3, r3, #3
 8005f0c:	430b      	orrs	r3, r1
 8005f0e:	60d3      	str	r3, [r2, #12]
    break;
 8005f10:	e7e1      	b.n	8005ed6 <HAL_TIM_IC_Start_DMA+0x82>
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8005f12:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005f14:	4809      	ldr	r0, [pc, #36]	; (8005f3c <HAL_TIM_IC_Start_DMA+0xe8>)
 8005f16:	62c8      	str	r0, [r1, #44]	; 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8005f18:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005f1a:	4809      	ldr	r0, [pc, #36]	; (8005f40 <HAL_TIM_IC_Start_DMA+0xec>)
 8005f1c:	6348      	str	r0, [r1, #52]	; 0x34
      HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData, Length);
 8005f1e:	6821      	ldr	r1, [r4, #0]
 8005f20:	313c      	adds	r1, #60	; 0x3c
 8005f22:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005f24:	f7fd fe1e 	bl	8003b64 <HAL_DMA_Start_IT>
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8005f28:	6822      	ldr	r2, [r4, #0]
 8005f2a:	68d1      	ldr	r1, [r2, #12]
 8005f2c:	2380      	movs	r3, #128	; 0x80
 8005f2e:	011b      	lsls	r3, r3, #4
 8005f30:	430b      	orrs	r3, r1
 8005f32:	60d3      	str	r3, [r2, #12]
    break;
 8005f34:	e7cf      	b.n	8005ed6 <HAL_TIM_IC_Start_DMA+0x82>
     return HAL_BUSY;
 8005f36:	2002      	movs	r0, #2
 8005f38:	e7d8      	b.n	8005eec <HAL_TIM_IC_Start_DMA+0x98>
 8005f3a:	46c0      	nop			; (mov r8, r8)
 8005f3c:	080061a3 	.word	0x080061a3
 8005f40:	0800630f 	.word	0x0800630f

08005f44 <HAL_TIM_IC_Stop_DMA>:
{
 8005f44:	b510      	push	{r4, lr}
 8005f46:	0004      	movs	r4, r0
  switch (Channel)
 8005f48:	2904      	cmp	r1, #4
 8005f4a:	d023      	beq.n	8005f94 <HAL_TIM_IC_Stop_DMA+0x50>
 8005f4c:	d909      	bls.n	8005f62 <HAL_TIM_IC_Stop_DMA+0x1e>
 8005f4e:	2908      	cmp	r1, #8
 8005f50:	d026      	beq.n	8005fa0 <HAL_TIM_IC_Stop_DMA+0x5c>
 8005f52:	290c      	cmp	r1, #12
 8005f54:	d10c      	bne.n	8005f70 <HAL_TIM_IC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8005f56:	6802      	ldr	r2, [r0, #0]
 8005f58:	68d3      	ldr	r3, [r2, #12]
 8005f5a:	4814      	ldr	r0, [pc, #80]	; (8005fac <HAL_TIM_IC_Stop_DMA+0x68>)
 8005f5c:	4003      	ands	r3, r0
 8005f5e:	60d3      	str	r3, [r2, #12]
    break;
 8005f60:	e006      	b.n	8005f70 <HAL_TIM_IC_Stop_DMA+0x2c>
  switch (Channel)
 8005f62:	2900      	cmp	r1, #0
 8005f64:	d104      	bne.n	8005f70 <HAL_TIM_IC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8005f66:	6802      	ldr	r2, [r0, #0]
 8005f68:	68d3      	ldr	r3, [r2, #12]
 8005f6a:	4811      	ldr	r0, [pc, #68]	; (8005fb0 <HAL_TIM_IC_Stop_DMA+0x6c>)
 8005f6c:	4003      	ands	r3, r0
 8005f6e:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8005f70:	2200      	movs	r2, #0
 8005f72:	6820      	ldr	r0, [r4, #0]
 8005f74:	f7ff ff04 	bl	8005d80 <TIM_CCxChannelCmd>
  __HAL_TIM_DISABLE(htim);
 8005f78:	6823      	ldr	r3, [r4, #0]
 8005f7a:	6a19      	ldr	r1, [r3, #32]
 8005f7c:	4a0d      	ldr	r2, [pc, #52]	; (8005fb4 <HAL_TIM_IC_Stop_DMA+0x70>)
 8005f7e:	4211      	tst	r1, r2
 8005f80:	d103      	bne.n	8005f8a <HAL_TIM_IC_Stop_DMA+0x46>
 8005f82:	681a      	ldr	r2, [r3, #0]
 8005f84:	2101      	movs	r1, #1
 8005f86:	438a      	bics	r2, r1
 8005f88:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8005f8a:	2335      	movs	r3, #53	; 0x35
 8005f8c:	2201      	movs	r2, #1
 8005f8e:	54e2      	strb	r2, [r4, r3]
}
 8005f90:	2000      	movs	r0, #0
 8005f92:	bd10      	pop	{r4, pc}
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8005f94:	6802      	ldr	r2, [r0, #0]
 8005f96:	68d3      	ldr	r3, [r2, #12]
 8005f98:	4807      	ldr	r0, [pc, #28]	; (8005fb8 <HAL_TIM_IC_Stop_DMA+0x74>)
 8005f9a:	4003      	ands	r3, r0
 8005f9c:	60d3      	str	r3, [r2, #12]
    break;
 8005f9e:	e7e7      	b.n	8005f70 <HAL_TIM_IC_Stop_DMA+0x2c>
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8005fa0:	6802      	ldr	r2, [r0, #0]
 8005fa2:	68d3      	ldr	r3, [r2, #12]
 8005fa4:	4805      	ldr	r0, [pc, #20]	; (8005fbc <HAL_TIM_IC_Stop_DMA+0x78>)
 8005fa6:	4003      	ands	r3, r0
 8005fa8:	60d3      	str	r3, [r2, #12]
    break;
 8005faa:	e7e1      	b.n	8005f70 <HAL_TIM_IC_Stop_DMA+0x2c>
 8005fac:	ffffefff 	.word	0xffffefff
 8005fb0:	fffffdff 	.word	0xfffffdff
 8005fb4:	00001111 	.word	0x00001111
 8005fb8:	fffffbff 	.word	0xfffffbff
 8005fbc:	fffff7ff 	.word	0xfffff7ff

08005fc0 <HAL_TIM_IC_ConfigChannel>:
{
 8005fc0:	b570      	push	{r4, r5, r6, lr}
 8005fc2:	0004      	movs	r4, r0
 8005fc4:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8005fc6:	2334      	movs	r3, #52	; 0x34
 8005fc8:	5cc3      	ldrb	r3, [r0, r3]
 8005fca:	2b01      	cmp	r3, #1
 8005fcc:	d058      	beq.n	8006080 <HAL_TIM_IC_ConfigChannel+0xc0>
 8005fce:	2334      	movs	r3, #52	; 0x34
 8005fd0:	2101      	movs	r1, #1
 8005fd2:	54c1      	strb	r1, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd4:	3301      	adds	r3, #1
 8005fd6:	3101      	adds	r1, #1
 8005fd8:	54c1      	strb	r1, [r0, r3]
  if (Channel == TIM_CHANNEL_1)
 8005fda:	2a00      	cmp	r2, #0
 8005fdc:	d01c      	beq.n	8006018 <HAL_TIM_IC_ConfigChannel+0x58>
  else if (Channel == TIM_CHANNEL_2)
 8005fde:	2a04      	cmp	r2, #4
 8005fe0:	d02b      	beq.n	800603a <HAL_TIM_IC_ConfigChannel+0x7a>
  else if (Channel == TIM_CHANNEL_3)
 8005fe2:	2a08      	cmp	r2, #8
 8005fe4:	d03b      	beq.n	800605e <HAL_TIM_IC_ConfigChannel+0x9e>
    TIM_TI4_SetConfig(htim->Instance,
 8005fe6:	68eb      	ldr	r3, [r5, #12]
 8005fe8:	686a      	ldr	r2, [r5, #4]
 8005fea:	6829      	ldr	r1, [r5, #0]
 8005fec:	6800      	ldr	r0, [r0, #0]
 8005fee:	f7ff fe91 	bl	8005d14 <TIM_TI4_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005ff2:	6822      	ldr	r2, [r4, #0]
 8005ff4:	69d3      	ldr	r3, [r2, #28]
 8005ff6:	4923      	ldr	r1, [pc, #140]	; (8006084 <HAL_TIM_IC_ConfigChannel+0xc4>)
 8005ff8:	400b      	ands	r3, r1
 8005ffa:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005ffc:	6821      	ldr	r1, [r4, #0]
 8005ffe:	69cb      	ldr	r3, [r1, #28]
 8006000:	68aa      	ldr	r2, [r5, #8]
 8006002:	0212      	lsls	r2, r2, #8
 8006004:	4313      	orrs	r3, r2
 8006006:	61cb      	str	r3, [r1, #28]
  htim->State = HAL_TIM_STATE_READY;
 8006008:	2335      	movs	r3, #53	; 0x35
 800600a:	2201      	movs	r2, #1
 800600c:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 800600e:	3b01      	subs	r3, #1
 8006010:	2200      	movs	r2, #0
 8006012:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8006014:	2000      	movs	r0, #0
}
 8006016:	bd70      	pop	{r4, r5, r6, pc}
    TIM_TI1_SetConfig(htim->Instance,
 8006018:	68eb      	ldr	r3, [r5, #12]
 800601a:	686a      	ldr	r2, [r5, #4]
 800601c:	6829      	ldr	r1, [r5, #0]
 800601e:	6800      	ldr	r0, [r0, #0]
 8006020:	f7ff fde8 	bl	8005bf4 <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006024:	6822      	ldr	r2, [r4, #0]
 8006026:	6993      	ldr	r3, [r2, #24]
 8006028:	210c      	movs	r1, #12
 800602a:	438b      	bics	r3, r1
 800602c:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800602e:	6822      	ldr	r2, [r4, #0]
 8006030:	6993      	ldr	r3, [r2, #24]
 8006032:	68a9      	ldr	r1, [r5, #8]
 8006034:	430b      	orrs	r3, r1
 8006036:	6193      	str	r3, [r2, #24]
 8006038:	e7e6      	b.n	8006008 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI2_SetConfig(htim->Instance,
 800603a:	68eb      	ldr	r3, [r5, #12]
 800603c:	686a      	ldr	r2, [r5, #4]
 800603e:	6829      	ldr	r1, [r5, #0]
 8006040:	6800      	ldr	r0, [r0, #0]
 8006042:	f7ff fe19 	bl	8005c78 <TIM_TI2_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006046:	6822      	ldr	r2, [r4, #0]
 8006048:	6993      	ldr	r3, [r2, #24]
 800604a:	490e      	ldr	r1, [pc, #56]	; (8006084 <HAL_TIM_IC_ConfigChannel+0xc4>)
 800604c:	400b      	ands	r3, r1
 800604e:	6193      	str	r3, [r2, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006050:	6821      	ldr	r1, [r4, #0]
 8006052:	698b      	ldr	r3, [r1, #24]
 8006054:	68aa      	ldr	r2, [r5, #8]
 8006056:	0212      	lsls	r2, r2, #8
 8006058:	4313      	orrs	r3, r2
 800605a:	618b      	str	r3, [r1, #24]
 800605c:	e7d4      	b.n	8006008 <HAL_TIM_IC_ConfigChannel+0x48>
    TIM_TI3_SetConfig(htim->Instance,
 800605e:	68eb      	ldr	r3, [r5, #12]
 8006060:	686a      	ldr	r2, [r5, #4]
 8006062:	6829      	ldr	r1, [r5, #0]
 8006064:	6800      	ldr	r0, [r0, #0]
 8006066:	f7ff fe37 	bl	8005cd8 <TIM_TI3_SetConfig>
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800606a:	6822      	ldr	r2, [r4, #0]
 800606c:	69d3      	ldr	r3, [r2, #28]
 800606e:	210c      	movs	r1, #12
 8006070:	438b      	bics	r3, r1
 8006072:	61d3      	str	r3, [r2, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006074:	6822      	ldr	r2, [r4, #0]
 8006076:	69d3      	ldr	r3, [r2, #28]
 8006078:	68a9      	ldr	r1, [r5, #8]
 800607a:	430b      	orrs	r3, r1
 800607c:	61d3      	str	r3, [r2, #28]
 800607e:	e7c3      	b.n	8006008 <HAL_TIM_IC_ConfigChannel+0x48>
  __HAL_LOCK(htim);
 8006080:	2002      	movs	r0, #2
 8006082:	e7c8      	b.n	8006016 <HAL_TIM_IC_ConfigChannel+0x56>
 8006084:	fffff3ff 	.word	0xfffff3ff

08006088 <HAL_TIM_ConfigClockSource>:
{
 8006088:	b510      	push	{r4, lr}
 800608a:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 800608c:	2334      	movs	r3, #52	; 0x34
 800608e:	5cc3      	ldrb	r3, [r0, r3]
 8006090:	2b01      	cmp	r3, #1
 8006092:	d100      	bne.n	8006096 <HAL_TIM_ConfigClockSource+0xe>
 8006094:	e07f      	b.n	8006196 <HAL_TIM_ConfigClockSource+0x10e>
 8006096:	2334      	movs	r3, #52	; 0x34
 8006098:	2201      	movs	r2, #1
 800609a:	54c2      	strb	r2, [r0, r3]
  htim->State = HAL_TIM_STATE_BUSY;
 800609c:	3301      	adds	r3, #1
 800609e:	3201      	adds	r2, #1
 80060a0:	54c2      	strb	r2, [r0, r3]
  tmpsmcr = htim->Instance->SMCR;
 80060a2:	6802      	ldr	r2, [r0, #0]
 80060a4:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060a6:	483d      	ldr	r0, [pc, #244]	; (800619c <HAL_TIM_ConfigClockSource+0x114>)
 80060a8:	4003      	ands	r3, r0
  htim->Instance->SMCR = tmpsmcr;
 80060aa:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 80060ac:	680b      	ldr	r3, [r1, #0]
 80060ae:	2b40      	cmp	r3, #64	; 0x40
 80060b0:	d05d      	beq.n	800616e <HAL_TIM_ConfigClockSource+0xe6>
 80060b2:	d910      	bls.n	80060d6 <HAL_TIM_ConfigClockSource+0x4e>
 80060b4:	2b70      	cmp	r3, #112	; 0x70
 80060b6:	d043      	beq.n	8006140 <HAL_TIM_ConfigClockSource+0xb8>
 80060b8:	d820      	bhi.n	80060fc <HAL_TIM_ConfigClockSource+0x74>
 80060ba:	2b50      	cmp	r3, #80	; 0x50
 80060bc:	d04d      	beq.n	800615a <HAL_TIM_ConfigClockSource+0xd2>
 80060be:	2b60      	cmp	r3, #96	; 0x60
 80060c0:	d136      	bne.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_TI2_ConfigInputStage(htim->Instance, 
 80060c2:	68ca      	ldr	r2, [r1, #12]
 80060c4:	6849      	ldr	r1, [r1, #4]
 80060c6:	6820      	ldr	r0, [r4, #0]
 80060c8:	f7ff fdf2 	bl	8005cb0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060cc:	2160      	movs	r1, #96	; 0x60
 80060ce:	6820      	ldr	r0, [r4, #0]
 80060d0:	f7ff fe42 	bl	8005d58 <TIM_ITRx_SetConfig>
    break;
 80060d4:	e02c      	b.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
  switch (sClockSourceConfig->ClockSource)
 80060d6:	2b10      	cmp	r3, #16
 80060d8:	d053      	beq.n	8006182 <HAL_TIM_ConfigClockSource+0xfa>
 80060da:	d908      	bls.n	80060ee <HAL_TIM_ConfigClockSource+0x66>
 80060dc:	2b20      	cmp	r3, #32
 80060de:	d055      	beq.n	800618c <HAL_TIM_ConfigClockSource+0x104>
 80060e0:	2b30      	cmp	r3, #48	; 0x30
 80060e2:	d125      	bne.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80060e4:	2130      	movs	r1, #48	; 0x30
 80060e6:	6820      	ldr	r0, [r4, #0]
 80060e8:	f7ff fe36 	bl	8005d58 <TIM_ITRx_SetConfig>
    break;
 80060ec:	e020      	b.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
  switch (sClockSourceConfig->ClockSource)
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d11e      	bne.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80060f2:	2100      	movs	r1, #0
 80060f4:	6820      	ldr	r0, [r4, #0]
 80060f6:	f7ff fe2f 	bl	8005d58 <TIM_ITRx_SetConfig>
    break;
 80060fa:	e019      	b.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
  switch (sClockSourceConfig->ClockSource)
 80060fc:	2280      	movs	r2, #128	; 0x80
 80060fe:	0152      	lsls	r2, r2, #5
 8006100:	4293      	cmp	r3, r2
 8006102:	d010      	beq.n	8006126 <HAL_TIM_ConfigClockSource+0x9e>
 8006104:	2280      	movs	r2, #128	; 0x80
 8006106:	0192      	lsls	r2, r2, #6
 8006108:	4293      	cmp	r3, r2
 800610a:	d111      	bne.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance, 
 800610c:	68cb      	ldr	r3, [r1, #12]
 800610e:	684a      	ldr	r2, [r1, #4]
 8006110:	6889      	ldr	r1, [r1, #8]
 8006112:	6820      	ldr	r0, [r4, #0]
 8006114:	f7ff fe28 	bl	8005d68 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006118:	6822      	ldr	r2, [r4, #0]
 800611a:	6891      	ldr	r1, [r2, #8]
 800611c:	2380      	movs	r3, #128	; 0x80
 800611e:	01db      	lsls	r3, r3, #7
 8006120:	430b      	orrs	r3, r1
 8006122:	6093      	str	r3, [r2, #8]
    break;
 8006124:	e004      	b.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8006126:	6822      	ldr	r2, [r4, #0]
 8006128:	6893      	ldr	r3, [r2, #8]
 800612a:	2107      	movs	r1, #7
 800612c:	438b      	bics	r3, r1
 800612e:	6093      	str	r3, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8006130:	2335      	movs	r3, #53	; 0x35
 8006132:	2201      	movs	r2, #1
 8006134:	54e2      	strb	r2, [r4, r3]
  __HAL_UNLOCK(htim);
 8006136:	3b01      	subs	r3, #1
 8006138:	2200      	movs	r2, #0
 800613a:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 800613c:	2000      	movs	r0, #0
}
 800613e:	bd10      	pop	{r4, pc}
      TIM_ETR_SetConfig(htim->Instance, 
 8006140:	68cb      	ldr	r3, [r1, #12]
 8006142:	684a      	ldr	r2, [r1, #4]
 8006144:	6889      	ldr	r1, [r1, #8]
 8006146:	6820      	ldr	r0, [r4, #0]
 8006148:	f7ff fe0e 	bl	8005d68 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800614c:	6822      	ldr	r2, [r4, #0]
 800614e:	6893      	ldr	r3, [r2, #8]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006150:	2177      	movs	r1, #119	; 0x77
 8006152:	438b      	bics	r3, r1
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006154:	430b      	orrs	r3, r1
      htim->Instance->SMCR = tmpsmcr;
 8006156:	6093      	str	r3, [r2, #8]
    break;
 8006158:	e7ea      	b.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800615a:	68ca      	ldr	r2, [r1, #12]
 800615c:	6849      	ldr	r1, [r1, #4]
 800615e:	6820      	ldr	r0, [r4, #0]
 8006160:	f7ff fd78 	bl	8005c54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006164:	2150      	movs	r1, #80	; 0x50
 8006166:	6820      	ldr	r0, [r4, #0]
 8006168:	f7ff fdf6 	bl	8005d58 <TIM_ITRx_SetConfig>
    break;
 800616c:	e7e0      	b.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_TI1_ConfigInputStage(htim->Instance, 
 800616e:	68ca      	ldr	r2, [r1, #12]
 8006170:	6849      	ldr	r1, [r1, #4]
 8006172:	6820      	ldr	r0, [r4, #0]
 8006174:	f7ff fd6e 	bl	8005c54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006178:	2140      	movs	r1, #64	; 0x40
 800617a:	6820      	ldr	r0, [r4, #0]
 800617c:	f7ff fdec 	bl	8005d58 <TIM_ITRx_SetConfig>
    break;
 8006180:	e7d6      	b.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 8006182:	2110      	movs	r1, #16
 8006184:	6820      	ldr	r0, [r4, #0]
 8006186:	f7ff fde7 	bl	8005d58 <TIM_ITRx_SetConfig>
    break;
 800618a:	e7d1      	b.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 800618c:	2120      	movs	r1, #32
 800618e:	6820      	ldr	r0, [r4, #0]
 8006190:	f7ff fde2 	bl	8005d58 <TIM_ITRx_SetConfig>
    break;
 8006194:	e7cc      	b.n	8006130 <HAL_TIM_ConfigClockSource+0xa8>
  __HAL_LOCK(htim);
 8006196:	2002      	movs	r0, #2
 8006198:	e7d1      	b.n	800613e <HAL_TIM_ConfigClockSource+0xb6>
 800619a:	46c0      	nop			; (mov r8, r8)
 800619c:	ffff0088 	.word	0xffff0088

080061a0 <HAL_TIM_OC_DelayElapsedCallback>:
}
 80061a0:	4770      	bx	lr

080061a2 <TIM_DMACaptureCplt>:
{
 80061a2:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80061a4:	6a84      	ldr	r4, [r0, #40]	; 0x28
  htim->State= HAL_TIM_STATE_READY;
 80061a6:	2335      	movs	r3, #53	; 0x35
 80061a8:	2201      	movs	r2, #1
 80061aa:	54e2      	strb	r2, [r4, r3]
  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80061ac:	69e3      	ldr	r3, [r4, #28]
 80061ae:	4283      	cmp	r3, r0
 80061b0:	d00b      	beq.n	80061ca <TIM_DMACaptureCplt+0x28>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80061b2:	6a23      	ldr	r3, [r4, #32]
 80061b4:	4283      	cmp	r3, r0
 80061b6:	d010      	beq.n	80061da <TIM_DMACaptureCplt+0x38>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80061b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80061ba:	4283      	cmp	r3, r0
 80061bc:	d010      	beq.n	80061e0 <TIM_DMACaptureCplt+0x3e>
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80061be:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80061c0:	4283      	cmp	r3, r0
 80061c2:	d104      	bne.n	80061ce <TIM_DMACaptureCplt+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80061c4:	2308      	movs	r3, #8
 80061c6:	7523      	strb	r3, [r4, #20]
 80061c8:	e001      	b.n	80061ce <TIM_DMACaptureCplt+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80061ca:	2301      	movs	r3, #1
 80061cc:	7523      	strb	r3, [r4, #20]
  HAL_TIM_IC_CaptureCallback(htim); 
 80061ce:	0020      	movs	r0, r4
 80061d0:	f001 f9c4 	bl	800755c <HAL_TIM_IC_CaptureCallback>
  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061d4:	2300      	movs	r3, #0
 80061d6:	7523      	strb	r3, [r4, #20]
}
 80061d8:	bd10      	pop	{r4, pc}
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061da:	2302      	movs	r3, #2
 80061dc:	7523      	strb	r3, [r4, #20]
 80061de:	e7f6      	b.n	80061ce <TIM_DMACaptureCplt+0x2c>
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061e0:	2304      	movs	r3, #4
 80061e2:	7523      	strb	r3, [r4, #20]
 80061e4:	e7f3      	b.n	80061ce <TIM_DMACaptureCplt+0x2c>

080061e6 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 80061e6:	4770      	bx	lr

080061e8 <HAL_TIM_TriggerCallback>:
}
 80061e8:	4770      	bx	lr

080061ea <HAL_TIM_IRQHandler>:
{
 80061ea:	b510      	push	{r4, lr}
 80061ec:	0004      	movs	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80061ee:	6803      	ldr	r3, [r0, #0]
 80061f0:	691a      	ldr	r2, [r3, #16]
 80061f2:	0792      	lsls	r2, r2, #30
 80061f4:	d50f      	bpl.n	8006216 <HAL_TIM_IRQHandler+0x2c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80061f6:	68da      	ldr	r2, [r3, #12]
 80061f8:	0792      	lsls	r2, r2, #30
 80061fa:	d50c      	bpl.n	8006216 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80061fc:	2203      	movs	r2, #3
 80061fe:	4252      	negs	r2, r2
 8006200:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006202:	2301      	movs	r3, #1
 8006204:	7503      	strb	r3, [r0, #20]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006206:	6803      	ldr	r3, [r0, #0]
 8006208:	699b      	ldr	r3, [r3, #24]
 800620a:	079b      	lsls	r3, r3, #30
 800620c:	d055      	beq.n	80062ba <HAL_TIM_IRQHandler+0xd0>
          HAL_TIM_IC_CaptureCallback(htim);
 800620e:	f001 f9a5 	bl	800755c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006212:	2300      	movs	r3, #0
 8006214:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006216:	6823      	ldr	r3, [r4, #0]
 8006218:	691a      	ldr	r2, [r3, #16]
 800621a:	0752      	lsls	r2, r2, #29
 800621c:	d512      	bpl.n	8006244 <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800621e:	68da      	ldr	r2, [r3, #12]
 8006220:	0752      	lsls	r2, r2, #29
 8006222:	d50f      	bpl.n	8006244 <HAL_TIM_IRQHandler+0x5a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006224:	2205      	movs	r2, #5
 8006226:	4252      	negs	r2, r2
 8006228:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800622a:	2302      	movs	r3, #2
 800622c:	7523      	strb	r3, [r4, #20]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800622e:	6823      	ldr	r3, [r4, #0]
 8006230:	699a      	ldr	r2, [r3, #24]
 8006232:	23c0      	movs	r3, #192	; 0xc0
 8006234:	009b      	lsls	r3, r3, #2
 8006236:	421a      	tst	r2, r3
 8006238:	d045      	beq.n	80062c6 <HAL_TIM_IRQHandler+0xdc>
        HAL_TIM_IC_CaptureCallback(htim);
 800623a:	0020      	movs	r0, r4
 800623c:	f001 f98e 	bl	800755c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006240:	2300      	movs	r3, #0
 8006242:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006244:	6823      	ldr	r3, [r4, #0]
 8006246:	691a      	ldr	r2, [r3, #16]
 8006248:	0712      	lsls	r2, r2, #28
 800624a:	d510      	bpl.n	800626e <HAL_TIM_IRQHandler+0x84>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 800624c:	68da      	ldr	r2, [r3, #12]
 800624e:	0712      	lsls	r2, r2, #28
 8006250:	d50d      	bpl.n	800626e <HAL_TIM_IRQHandler+0x84>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006252:	2209      	movs	r2, #9
 8006254:	4252      	negs	r2, r2
 8006256:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006258:	2304      	movs	r3, #4
 800625a:	7523      	strb	r3, [r4, #20]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800625c:	6823      	ldr	r3, [r4, #0]
 800625e:	69db      	ldr	r3, [r3, #28]
 8006260:	079b      	lsls	r3, r3, #30
 8006262:	d037      	beq.n	80062d4 <HAL_TIM_IRQHandler+0xea>
        HAL_TIM_IC_CaptureCallback(htim);
 8006264:	0020      	movs	r0, r4
 8006266:	f001 f979 	bl	800755c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800626a:	2300      	movs	r3, #0
 800626c:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800626e:	6823      	ldr	r3, [r4, #0]
 8006270:	691a      	ldr	r2, [r3, #16]
 8006272:	06d2      	lsls	r2, r2, #27
 8006274:	d512      	bpl.n	800629c <HAL_TIM_IRQHandler+0xb2>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8006276:	68da      	ldr	r2, [r3, #12]
 8006278:	06d2      	lsls	r2, r2, #27
 800627a:	d50f      	bpl.n	800629c <HAL_TIM_IRQHandler+0xb2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800627c:	2211      	movs	r2, #17
 800627e:	4252      	negs	r2, r2
 8006280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006282:	2308      	movs	r3, #8
 8006284:	7523      	strb	r3, [r4, #20]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006286:	6823      	ldr	r3, [r4, #0]
 8006288:	69da      	ldr	r2, [r3, #28]
 800628a:	23c0      	movs	r3, #192	; 0xc0
 800628c:	009b      	lsls	r3, r3, #2
 800628e:	421a      	tst	r2, r3
 8006290:	d027      	beq.n	80062e2 <HAL_TIM_IRQHandler+0xf8>
        HAL_TIM_IC_CaptureCallback(htim);
 8006292:	0020      	movs	r0, r4
 8006294:	f001 f962 	bl	800755c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006298:	2300      	movs	r3, #0
 800629a:	7523      	strb	r3, [r4, #20]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800629c:	6823      	ldr	r3, [r4, #0]
 800629e:	691a      	ldr	r2, [r3, #16]
 80062a0:	07d2      	lsls	r2, r2, #31
 80062a2:	d502      	bpl.n	80062aa <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80062a4:	68da      	ldr	r2, [r3, #12]
 80062a6:	07d2      	lsls	r2, r2, #31
 80062a8:	d422      	bmi.n	80062f0 <HAL_TIM_IRQHandler+0x106>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80062aa:	6823      	ldr	r3, [r4, #0]
 80062ac:	691a      	ldr	r2, [r3, #16]
 80062ae:	0652      	lsls	r2, r2, #25
 80062b0:	d502      	bpl.n	80062b8 <HAL_TIM_IRQHandler+0xce>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80062b2:	68da      	ldr	r2, [r3, #12]
 80062b4:	0652      	lsls	r2, r2, #25
 80062b6:	d422      	bmi.n	80062fe <HAL_TIM_IRQHandler+0x114>
}
 80062b8:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80062ba:	f7ff ff71 	bl	80061a0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062be:	0020      	movs	r0, r4
 80062c0:	f7ff ff91 	bl	80061e6 <HAL_TIM_PWM_PulseFinishedCallback>
 80062c4:	e7a5      	b.n	8006212 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062c6:	0020      	movs	r0, r4
 80062c8:	f7ff ff6a 	bl	80061a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062cc:	0020      	movs	r0, r4
 80062ce:	f7ff ff8a 	bl	80061e6 <HAL_TIM_PWM_PulseFinishedCallback>
 80062d2:	e7b5      	b.n	8006240 <HAL_TIM_IRQHandler+0x56>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062d4:	0020      	movs	r0, r4
 80062d6:	f7ff ff63 	bl	80061a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062da:	0020      	movs	r0, r4
 80062dc:	f7ff ff83 	bl	80061e6 <HAL_TIM_PWM_PulseFinishedCallback>
 80062e0:	e7c3      	b.n	800626a <HAL_TIM_IRQHandler+0x80>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80062e2:	0020      	movs	r0, r4
 80062e4:	f7ff ff5c 	bl	80061a0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062e8:	0020      	movs	r0, r4
 80062ea:	f7ff ff7c 	bl	80061e6 <HAL_TIM_PWM_PulseFinishedCallback>
 80062ee:	e7d3      	b.n	8006298 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80062f0:	2202      	movs	r2, #2
 80062f2:	4252      	negs	r2, r2
 80062f4:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80062f6:	0020      	movs	r0, r4
 80062f8:	f001 f928 	bl	800754c <HAL_TIM_PeriodElapsedCallback>
 80062fc:	e7d5      	b.n	80062aa <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062fe:	2241      	movs	r2, #65	; 0x41
 8006300:	4252      	negs	r2, r2
 8006302:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8006304:	0020      	movs	r0, r4
 8006306:	f7ff ff6f 	bl	80061e8 <HAL_TIM_TriggerCallback>
}
 800630a:	e7d5      	b.n	80062b8 <HAL_TIM_IRQHandler+0xce>

0800630c <HAL_TIM_ErrorCallback>:
}
 800630c:	4770      	bx	lr

0800630e <TIM_DMAError>:
{
 800630e:	b510      	push	{r4, lr}
  TIM_HandleTypeDef* htim = ( TIM_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8006310:	6a80      	ldr	r0, [r0, #40]	; 0x28
  htim->State= HAL_TIM_STATE_READY;
 8006312:	2335      	movs	r3, #53	; 0x35
 8006314:	2201      	movs	r2, #1
 8006316:	54c2      	strb	r2, [r0, r3]
  HAL_TIM_ErrorCallback(htim);
 8006318:	f7ff fff8 	bl	800630c <HAL_TIM_ErrorCallback>
}
 800631c:	bd10      	pop	{r4, pc}

0800631e <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 800631e:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
  
  __HAL_LOCK(htim);
 8006320:	2334      	movs	r3, #52	; 0x34
 8006322:	5cc3      	ldrb	r3, [r0, r3]
 8006324:	2b01      	cmp	r3, #1
 8006326:	d01e      	beq.n	8006366 <HAL_TIMEx_MasterConfigSynchronization+0x48>
 8006328:	2234      	movs	r2, #52	; 0x34
 800632a:	2501      	movs	r5, #1
 800632c:	5485      	strb	r5, [r0, r2]
  
  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800632e:	2435      	movs	r4, #53	; 0x35
 8006330:	2302      	movs	r3, #2
 8006332:	5503      	strb	r3, [r0, r4]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8006334:	6806      	ldr	r6, [r0, #0]
 8006336:	6873      	ldr	r3, [r6, #4]
 8006338:	2770      	movs	r7, #112	; 0x70
 800633a:	43bb      	bics	r3, r7
 800633c:	6073      	str	r3, [r6, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |= sMasterConfig->MasterOutputTrigger;
 800633e:	6806      	ldr	r6, [r0, #0]
 8006340:	6873      	ldr	r3, [r6, #4]
 8006342:	680f      	ldr	r7, [r1, #0]
 8006344:	433b      	orrs	r3, r7
 8006346:	6073      	str	r3, [r6, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8006348:	6806      	ldr	r6, [r0, #0]
 800634a:	68b3      	ldr	r3, [r6, #8]
 800634c:	2780      	movs	r7, #128	; 0x80
 800634e:	43bb      	bics	r3, r7
 8006350:	60b3      	str	r3, [r6, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8006352:	6806      	ldr	r6, [r0, #0]
 8006354:	68b3      	ldr	r3, [r6, #8]
 8006356:	6849      	ldr	r1, [r1, #4]
 8006358:	430b      	orrs	r3, r1
 800635a:	60b3      	str	r3, [r6, #8]

  htim->State = HAL_TIM_STATE_READY;
 800635c:	5505      	strb	r5, [r0, r4]
  
  __HAL_UNLOCK(htim);
 800635e:	2300      	movs	r3, #0
 8006360:	5483      	strb	r3, [r0, r2]
  
  return HAL_OK;
 8006362:	2000      	movs	r0, #0
}  
 8006364:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 8006366:	2002      	movs	r0, #2
 8006368:	e7fc      	b.n	8006364 <HAL_TIMEx_MasterConfigSynchronization+0x46>

0800636a <HAL_TIMEx_RemapConfig>:
#endif /* STM32L07xxx or STM32L08xxx */

HAL_StatusTypeDef HAL_TIMEx_RemapConfig(TIM_HandleTypeDef *htim, uint32_t Remap)
{

   __HAL_LOCK(htim);
 800636a:	2334      	movs	r3, #52	; 0x34
 800636c:	5cc3      	ldrb	r3, [r0, r3]
 800636e:	2b01      	cmp	r3, #1
 8006370:	d009      	beq.n	8006386 <HAL_TIMEx_RemapConfig+0x1c>

  /* Check parameters */
  assert_param(IS_TIM_REMAP(htim->Instance,Remap));

  /* Set the Timer remapping configuration */
  htim->Instance->OR = Remap;
 8006372:	6803      	ldr	r3, [r0, #0]
 8006374:	6519      	str	r1, [r3, #80]	; 0x50

  htim->State = HAL_TIM_STATE_READY;
 8006376:	2335      	movs	r3, #53	; 0x35
 8006378:	2201      	movs	r2, #1
 800637a:	54c2      	strb	r2, [r0, r3]

  __HAL_UNLOCK(htim);
 800637c:	3b01      	subs	r3, #1
 800637e:	2200      	movs	r2, #0
 8006380:	54c2      	strb	r2, [r0, r3]

  return HAL_OK;
 8006382:	2000      	movs	r0, #0
}
 8006384:	4770      	bx	lr
   __HAL_LOCK(htim);
 8006386:	2002      	movs	r0, #2
 8006388:	e7fc      	b.n	8006384 <HAL_TIMEx_RemapConfig+0x1a>

0800638a <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800638a:	6802      	ldr	r2, [r0, #0]
 800638c:	6813      	ldr	r3, [r2, #0]
 800638e:	21c0      	movs	r1, #192	; 0xc0
 8006390:	438b      	bics	r3, r1
 8006392:	6013      	str	r3, [r2, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006394:	2369      	movs	r3, #105	; 0x69
 8006396:	2220      	movs	r2, #32
 8006398:	54c2      	strb	r2, [r0, r3]
}
 800639a:	4770      	bx	lr

0800639c <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800639c:	6802      	ldr	r2, [r0, #0]
 800639e:	6813      	ldr	r3, [r2, #0]
 80063a0:	4906      	ldr	r1, [pc, #24]	; (80063bc <UART_EndRxTransfer+0x20>)
 80063a2:	400b      	ands	r3, r1
 80063a4:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80063a6:	6802      	ldr	r2, [r0, #0]
 80063a8:	6893      	ldr	r3, [r2, #8]
 80063aa:	3123      	adds	r1, #35	; 0x23
 80063ac:	31ff      	adds	r1, #255	; 0xff
 80063ae:	438b      	bics	r3, r1
 80063b0:	6093      	str	r3, [r2, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80063b2:	236a      	movs	r3, #106	; 0x6a
 80063b4:	2220      	movs	r2, #32
 80063b6:	54c2      	strb	r2, [r0, r3]
}
 80063b8:	4770      	bx	lr
 80063ba:	46c0      	nop			; (mov r8, r8)
 80063bc:	fffffedf 	.word	0xfffffedf

080063c0 <UART_Transmit_IT>:
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80063c0:	2369      	movs	r3, #105	; 0x69
 80063c2:	5cc3      	ldrb	r3, [r0, r3]
 80063c4:	2b21      	cmp	r3, #33	; 0x21
 80063c6:	d12f      	bne.n	8006428 <UART_Transmit_IT+0x68>
  {
    if(huart->TxXferCount == 0U)
 80063c8:	3331      	adds	r3, #49	; 0x31
 80063ca:	5ac3      	ldrh	r3, [r0, r3]
 80063cc:	b29b      	uxth	r3, r3
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d011      	beq.n	80063f6 <UART_Transmit_IT+0x36>

      return HAL_OK;
    }
    else
    {
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063d2:	2380      	movs	r3, #128	; 0x80
 80063d4:	015b      	lsls	r3, r3, #5
 80063d6:	6882      	ldr	r2, [r0, #8]
 80063d8:	429a      	cmp	r2, r3
 80063da:	d018      	beq.n	800640e <UART_Transmit_IT+0x4e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
        huart->pTxBuffPtr += 2U;
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0xFFU);
 80063dc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 80063de:	1c5a      	adds	r2, r3, #1
 80063e0:	64c2      	str	r2, [r0, #76]	; 0x4c
 80063e2:	781a      	ldrb	r2, [r3, #0]
 80063e4:	6803      	ldr	r3, [r0, #0]
 80063e6:	629a      	str	r2, [r3, #40]	; 0x28
      }
      huart->TxXferCount--;
 80063e8:	2252      	movs	r2, #82	; 0x52
 80063ea:	5a83      	ldrh	r3, [r0, r2]
 80063ec:	3b01      	subs	r3, #1
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	5283      	strh	r3, [r0, r2]

      return HAL_OK;
 80063f2:	2000      	movs	r0, #0
 80063f4:	e019      	b.n	800642a <UART_Transmit_IT+0x6a>
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80063f6:	6802      	ldr	r2, [r0, #0]
 80063f8:	6813      	ldr	r3, [r2, #0]
 80063fa:	2180      	movs	r1, #128	; 0x80
 80063fc:	438b      	bics	r3, r1
 80063fe:	6013      	str	r3, [r2, #0]
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006400:	6802      	ldr	r2, [r0, #0]
 8006402:	6813      	ldr	r3, [r2, #0]
 8006404:	3940      	subs	r1, #64	; 0x40
 8006406:	430b      	orrs	r3, r1
 8006408:	6013      	str	r3, [r2, #0]
      return HAL_OK;
 800640a:	2000      	movs	r0, #0
 800640c:	e00d      	b.n	800642a <UART_Transmit_IT+0x6a>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800640e:	6903      	ldr	r3, [r0, #16]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d1e3      	bne.n	80063dc <UART_Transmit_IT+0x1c>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8006414:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006416:	881b      	ldrh	r3, [r3, #0]
 8006418:	6802      	ldr	r2, [r0, #0]
 800641a:	05db      	lsls	r3, r3, #23
 800641c:	0ddb      	lsrs	r3, r3, #23
 800641e:	6293      	str	r3, [r2, #40]	; 0x28
        huart->pTxBuffPtr += 2U;
 8006420:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8006422:	3302      	adds	r3, #2
 8006424:	64c3      	str	r3, [r0, #76]	; 0x4c
 8006426:	e7df      	b.n	80063e8 <UART_Transmit_IT+0x28>
    }
  }
  else
  {
    return HAL_BUSY;
 8006428:	2002      	movs	r0, #2
  }
}
 800642a:	4770      	bx	lr

0800642c <HAL_UART_DeInit>:
{
 800642c:	b570      	push	{r4, r5, r6, lr}
 800642e:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8006430:	d018      	beq.n	8006464 <HAL_UART_DeInit+0x38>
  huart->gState = HAL_UART_STATE_BUSY;
 8006432:	2669      	movs	r6, #105	; 0x69
 8006434:	2324      	movs	r3, #36	; 0x24
 8006436:	5583      	strb	r3, [r0, r6]
  __HAL_UART_DISABLE(huart);
 8006438:	6802      	ldr	r2, [r0, #0]
 800643a:	6813      	ldr	r3, [r2, #0]
 800643c:	2101      	movs	r1, #1
 800643e:	438b      	bics	r3, r1
 8006440:	6013      	str	r3, [r2, #0]
  huart->Instance->CR1 = 0x0U;
 8006442:	6803      	ldr	r3, [r0, #0]
 8006444:	2500      	movs	r5, #0
 8006446:	601d      	str	r5, [r3, #0]
  huart->Instance->CR2 = 0x0U;
 8006448:	6803      	ldr	r3, [r0, #0]
 800644a:	605d      	str	r5, [r3, #4]
  huart->Instance->CR3 = 0x0U;
 800644c:	6803      	ldr	r3, [r0, #0]
 800644e:	609d      	str	r5, [r3, #8]
  HAL_UART_MspDeInit(huart);
 8006450:	f002 f98c 	bl	800876c <HAL_UART_MspDeInit>
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006454:	66e5      	str	r5, [r4, #108]	; 0x6c
  huart->gState    = HAL_UART_STATE_RESET;
 8006456:	55a5      	strb	r5, [r4, r6]
  huart->RxState   = HAL_UART_STATE_RESET;
 8006458:	236a      	movs	r3, #106	; 0x6a
 800645a:	54e5      	strb	r5, [r4, r3]
  __HAL_UNLOCK(huart);
 800645c:	3b02      	subs	r3, #2
 800645e:	54e5      	strb	r5, [r4, r3]
  return HAL_OK;
 8006460:	2000      	movs	r0, #0
}
 8006462:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8006464:	2001      	movs	r0, #1
 8006466:	e7fc      	b.n	8006462 <HAL_UART_DeInit+0x36>

08006468 <HAL_UART_Receive_IT>:
{
 8006468:	b530      	push	{r4, r5, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 800646a:	236a      	movs	r3, #106	; 0x6a
 800646c:	5cc3      	ldrb	r3, [r0, r3]
 800646e:	2b20      	cmp	r3, #32
 8006470:	d15a      	bne.n	8006528 <HAL_UART_Receive_IT+0xc0>
    if((pData == NULL ) || (Size == 0U))
 8006472:	2900      	cmp	r1, #0
 8006474:	d05a      	beq.n	800652c <HAL_UART_Receive_IT+0xc4>
 8006476:	2a00      	cmp	r2, #0
 8006478:	d05a      	beq.n	8006530 <HAL_UART_Receive_IT+0xc8>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800647a:	6883      	ldr	r3, [r0, #8]
 800647c:	2480      	movs	r4, #128	; 0x80
 800647e:	0164      	lsls	r4, r4, #5
 8006480:	42a3      	cmp	r3, r4
 8006482:	d018      	beq.n	80064b6 <HAL_UART_Receive_IT+0x4e>
    __HAL_LOCK(huart);
 8006484:	2468      	movs	r4, #104	; 0x68
 8006486:	5d04      	ldrb	r4, [r0, r4]
 8006488:	2c01      	cmp	r4, #1
 800648a:	d053      	beq.n	8006534 <HAL_UART_Receive_IT+0xcc>
 800648c:	2468      	movs	r4, #104	; 0x68
 800648e:	2501      	movs	r5, #1
 8006490:	5505      	strb	r5, [r0, r4]
    huart->pRxBuffPtr = pData;
 8006492:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferSize = Size;
 8006494:	2158      	movs	r1, #88	; 0x58
 8006496:	5242      	strh	r2, [r0, r1]
    huart->RxXferCount = Size;
 8006498:	3102      	adds	r1, #2
 800649a:	5242      	strh	r2, [r0, r1]
    UART_MASK_COMPUTATION(huart);
 800649c:	2280      	movs	r2, #128	; 0x80
 800649e:	0152      	lsls	r2, r2, #5
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d00f      	beq.n	80064c4 <HAL_UART_Receive_IT+0x5c>
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d11c      	bne.n	80064e2 <HAL_UART_Receive_IT+0x7a>
 80064a8:	6903      	ldr	r3, [r0, #16]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d115      	bne.n	80064da <HAL_UART_Receive_IT+0x72>
 80064ae:	335c      	adds	r3, #92	; 0x5c
 80064b0:	22ff      	movs	r2, #255	; 0xff
 80064b2:	52c2      	strh	r2, [r0, r3]
 80064b4:	e019      	b.n	80064ea <HAL_UART_Receive_IT+0x82>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80064b6:	6904      	ldr	r4, [r0, #16]
 80064b8:	2c00      	cmp	r4, #0
 80064ba:	d1e3      	bne.n	8006484 <HAL_UART_Receive_IT+0x1c>
      if((((uint32_t)pData)&1) != 0)
 80064bc:	07cc      	lsls	r4, r1, #31
 80064be:	d5e1      	bpl.n	8006484 <HAL_UART_Receive_IT+0x1c>
        return  HAL_ERROR;
 80064c0:	2001      	movs	r0, #1
 80064c2:	e032      	b.n	800652a <HAL_UART_Receive_IT+0xc2>
    UART_MASK_COMPUTATION(huart);
 80064c4:	6903      	ldr	r3, [r0, #16]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d103      	bne.n	80064d2 <HAL_UART_Receive_IT+0x6a>
 80064ca:	335c      	adds	r3, #92	; 0x5c
 80064cc:	4a1a      	ldr	r2, [pc, #104]	; (8006538 <HAL_UART_Receive_IT+0xd0>)
 80064ce:	52c2      	strh	r2, [r0, r3]
 80064d0:	e00b      	b.n	80064ea <HAL_UART_Receive_IT+0x82>
 80064d2:	235c      	movs	r3, #92	; 0x5c
 80064d4:	22ff      	movs	r2, #255	; 0xff
 80064d6:	52c2      	strh	r2, [r0, r3]
 80064d8:	e007      	b.n	80064ea <HAL_UART_Receive_IT+0x82>
 80064da:	235c      	movs	r3, #92	; 0x5c
 80064dc:	227f      	movs	r2, #127	; 0x7f
 80064de:	52c2      	strh	r2, [r0, r3]
 80064e0:	e003      	b.n	80064ea <HAL_UART_Receive_IT+0x82>
 80064e2:	2280      	movs	r2, #128	; 0x80
 80064e4:	0552      	lsls	r2, r2, #21
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d013      	beq.n	8006512 <HAL_UART_Receive_IT+0xaa>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064ea:	2300      	movs	r3, #0
 80064ec:	66c3      	str	r3, [r0, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064ee:	226a      	movs	r2, #106	; 0x6a
 80064f0:	2122      	movs	r1, #34	; 0x22
 80064f2:	5481      	strb	r1, [r0, r2]
    __HAL_UNLOCK(huart);
 80064f4:	3a02      	subs	r2, #2
 80064f6:	5483      	strb	r3, [r0, r2]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80064f8:	6802      	ldr	r2, [r0, #0]
 80064fa:	6893      	ldr	r3, [r2, #8]
 80064fc:	3921      	subs	r1, #33	; 0x21
 80064fe:	430b      	orrs	r3, r1
 8006500:	6093      	str	r3, [r2, #8]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8006502:	6802      	ldr	r2, [r0, #0]
 8006504:	6811      	ldr	r1, [r2, #0]
 8006506:	2390      	movs	r3, #144	; 0x90
 8006508:	005b      	lsls	r3, r3, #1
 800650a:	430b      	orrs	r3, r1
 800650c:	6013      	str	r3, [r2, #0]
    return HAL_OK;
 800650e:	2000      	movs	r0, #0
 8006510:	e00b      	b.n	800652a <HAL_UART_Receive_IT+0xc2>
    UART_MASK_COMPUTATION(huart);
 8006512:	6903      	ldr	r3, [r0, #16]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d103      	bne.n	8006520 <HAL_UART_Receive_IT+0xb8>
 8006518:	335c      	adds	r3, #92	; 0x5c
 800651a:	227f      	movs	r2, #127	; 0x7f
 800651c:	52c2      	strh	r2, [r0, r3]
 800651e:	e7e4      	b.n	80064ea <HAL_UART_Receive_IT+0x82>
 8006520:	235c      	movs	r3, #92	; 0x5c
 8006522:	223f      	movs	r2, #63	; 0x3f
 8006524:	52c2      	strh	r2, [r0, r3]
 8006526:	e7e0      	b.n	80064ea <HAL_UART_Receive_IT+0x82>
    return HAL_BUSY;
 8006528:	2002      	movs	r0, #2
}
 800652a:	bd30      	pop	{r4, r5, pc}
      return HAL_ERROR;
 800652c:	2001      	movs	r0, #1
 800652e:	e7fc      	b.n	800652a <HAL_UART_Receive_IT+0xc2>
 8006530:	2001      	movs	r0, #1
 8006532:	e7fa      	b.n	800652a <HAL_UART_Receive_IT+0xc2>
    __HAL_LOCK(huart);
 8006534:	2002      	movs	r0, #2
 8006536:	e7f8      	b.n	800652a <HAL_UART_Receive_IT+0xc2>
 8006538:	000001ff 	.word	0x000001ff

0800653c <HAL_UART_Receive_DMA>:
{
 800653c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800653e:	0004      	movs	r4, r0
  if(huart->RxState == HAL_UART_STATE_READY)
 8006540:	206a      	movs	r0, #106	; 0x6a
 8006542:	5c20      	ldrb	r0, [r4, r0]
 8006544:	2820      	cmp	r0, #32
 8006546:	d142      	bne.n	80065ce <HAL_UART_Receive_DMA+0x92>
    if((pData == NULL ) || (Size == 0U))
 8006548:	2900      	cmp	r1, #0
 800654a:	d042      	beq.n	80065d2 <HAL_UART_Receive_DMA+0x96>
 800654c:	2a00      	cmp	r2, #0
 800654e:	d042      	beq.n	80065d6 <HAL_UART_Receive_DMA+0x9a>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006550:	2380      	movs	r3, #128	; 0x80
 8006552:	015b      	lsls	r3, r3, #5
 8006554:	68a0      	ldr	r0, [r4, #8]
 8006556:	4298      	cmp	r0, r3
 8006558:	d032      	beq.n	80065c0 <HAL_UART_Receive_DMA+0x84>
    __HAL_LOCK(huart);
 800655a:	2368      	movs	r3, #104	; 0x68
 800655c:	5ce3      	ldrb	r3, [r4, r3]
 800655e:	2b01      	cmp	r3, #1
 8006560:	d03b      	beq.n	80065da <HAL_UART_Receive_DMA+0x9e>
 8006562:	2768      	movs	r7, #104	; 0x68
 8006564:	2601      	movs	r6, #1
 8006566:	55e6      	strb	r6, [r4, r7]
    huart->pRxBuffPtr = pData;
 8006568:	6561      	str	r1, [r4, #84]	; 0x54
    huart->RxXferSize = Size;
 800656a:	2358      	movs	r3, #88	; 0x58
 800656c:	52e2      	strh	r2, [r4, r3]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800656e:	2500      	movs	r5, #0
 8006570:	66e5      	str	r5, [r4, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006572:	3312      	adds	r3, #18
 8006574:	2122      	movs	r1, #34	; 0x22
 8006576:	54e1      	strb	r1, [r4, r3]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006578:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800657a:	4919      	ldr	r1, [pc, #100]	; (80065e0 <HAL_UART_Receive_DMA+0xa4>)
 800657c:	62d9      	str	r1, [r3, #44]	; 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800657e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006580:	4918      	ldr	r1, [pc, #96]	; (80065e4 <HAL_UART_Receive_DMA+0xa8>)
 8006582:	6319      	str	r1, [r3, #48]	; 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006584:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006586:	4918      	ldr	r1, [pc, #96]	; (80065e8 <HAL_UART_Receive_DMA+0xac>)
 8006588:	6359      	str	r1, [r3, #52]	; 0x34
    huart->hdmarx->XferAbortCallback = NULL;
 800658a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800658c:	639d      	str	r5, [r3, #56]	; 0x38
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size);
 800658e:	6821      	ldr	r1, [r4, #0]
 8006590:	3124      	adds	r1, #36	; 0x24
 8006592:	0013      	movs	r3, r2
 8006594:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8006596:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8006598:	f7fd fae4 	bl	8003b64 <HAL_DMA_Start_IT>
    __HAL_UNLOCK(huart);
 800659c:	55e5      	strb	r5, [r4, r7]
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800659e:	6822      	ldr	r2, [r4, #0]
 80065a0:	6811      	ldr	r1, [r2, #0]
 80065a2:	2380      	movs	r3, #128	; 0x80
 80065a4:	005b      	lsls	r3, r3, #1
 80065a6:	430b      	orrs	r3, r1
 80065a8:	6013      	str	r3, [r2, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065aa:	6822      	ldr	r2, [r4, #0]
 80065ac:	6893      	ldr	r3, [r2, #8]
 80065ae:	4333      	orrs	r3, r6
 80065b0:	6093      	str	r3, [r2, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065b2:	6822      	ldr	r2, [r4, #0]
 80065b4:	6893      	ldr	r3, [r2, #8]
 80065b6:	2140      	movs	r1, #64	; 0x40
 80065b8:	430b      	orrs	r3, r1
 80065ba:	6093      	str	r3, [r2, #8]
    return HAL_OK;
 80065bc:	2000      	movs	r0, #0
 80065be:	e007      	b.n	80065d0 <HAL_UART_Receive_DMA+0x94>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80065c0:	6923      	ldr	r3, [r4, #16]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1c9      	bne.n	800655a <HAL_UART_Receive_DMA+0x1e>
      if((((uint32_t)pData)&1) != 0)
 80065c6:	07cb      	lsls	r3, r1, #31
 80065c8:	d5c7      	bpl.n	800655a <HAL_UART_Receive_DMA+0x1e>
        return  HAL_ERROR;
 80065ca:	2001      	movs	r0, #1
 80065cc:	e000      	b.n	80065d0 <HAL_UART_Receive_DMA+0x94>
    return HAL_BUSY;
 80065ce:	2002      	movs	r0, #2
}
 80065d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 80065d2:	2001      	movs	r0, #1
 80065d4:	e7fc      	b.n	80065d0 <HAL_UART_Receive_DMA+0x94>
 80065d6:	2001      	movs	r0, #1
 80065d8:	e7fa      	b.n	80065d0 <HAL_UART_Receive_DMA+0x94>
    __HAL_LOCK(huart);
 80065da:	2002      	movs	r0, #2
 80065dc:	e7f8      	b.n	80065d0 <HAL_UART_Receive_DMA+0x94>
 80065de:	46c0      	nop			; (mov r8, r8)
 80065e0:	08006609 	.word	0x08006609
 80065e4:	080066d7 	.word	0x080066d7
 80065e8:	080066e3 	.word	0x080066e3

080065ec <HAL_UART_TxCpltCallback>:
}
 80065ec:	4770      	bx	lr

080065ee <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *               the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80065ee:	b510      	push	{r4, lr}
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80065f0:	6802      	ldr	r2, [r0, #0]
 80065f2:	6813      	ldr	r3, [r2, #0]
 80065f4:	2140      	movs	r1, #64	; 0x40
 80065f6:	438b      	bics	r3, r1
 80065f8:	6013      	str	r3, [r2, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065fa:	2369      	movs	r3, #105	; 0x69
 80065fc:	2220      	movs	r2, #32
 80065fe:	54c2      	strb	r2, [r0, r3]

  HAL_UART_TxCpltCallback(huart);
 8006600:	f7ff fff4 	bl	80065ec <HAL_UART_TxCpltCallback>

  return HAL_OK;
}
 8006604:	2000      	movs	r0, #0
 8006606:	bd10      	pop	{r4, pc}

08006608 <UART_DMAReceiveCplt>:
{
 8006608:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800660a:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 800660c:	6802      	ldr	r2, [r0, #0]
 800660e:	6812      	ldr	r2, [r2, #0]
 8006610:	0692      	lsls	r2, r2, #26
 8006612:	d415      	bmi.n	8006640 <UART_DMAReceiveCplt+0x38>
    huart->RxXferCount = 0U;
 8006614:	225a      	movs	r2, #90	; 0x5a
 8006616:	2100      	movs	r1, #0
 8006618:	5299      	strh	r1, [r3, r2]
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800661a:	6819      	ldr	r1, [r3, #0]
 800661c:	680a      	ldr	r2, [r1, #0]
 800661e:	480a      	ldr	r0, [pc, #40]	; (8006648 <UART_DMAReceiveCplt+0x40>)
 8006620:	4002      	ands	r2, r0
 8006622:	600a      	str	r2, [r1, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006624:	6819      	ldr	r1, [r3, #0]
 8006626:	688a      	ldr	r2, [r1, #8]
 8006628:	3003      	adds	r0, #3
 800662a:	30ff      	adds	r0, #255	; 0xff
 800662c:	4382      	bics	r2, r0
 800662e:	608a      	str	r2, [r1, #8]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006630:	6819      	ldr	r1, [r3, #0]
 8006632:	688a      	ldr	r2, [r1, #8]
 8006634:	303f      	adds	r0, #63	; 0x3f
 8006636:	4382      	bics	r2, r0
 8006638:	608a      	str	r2, [r1, #8]
    huart->RxState = HAL_UART_STATE_READY;
 800663a:	226a      	movs	r2, #106	; 0x6a
 800663c:	2120      	movs	r1, #32
 800663e:	5499      	strb	r1, [r3, r2]
  HAL_UART_RxCpltCallback(huart);
 8006640:	0018      	movs	r0, r3
 8006642:	f000 fe9b 	bl	800737c <HAL_UART_RxCpltCallback>
}
 8006646:	bd10      	pop	{r4, pc}
 8006648:	fffffeff 	.word	0xfffffeff

0800664c <UART_Receive_IT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param  huart UART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800664c:	b570      	push	{r4, r5, r6, lr}
  uint16_t* tmp;
  uint16_t  uhMask = huart->Mask;
 800664e:	235c      	movs	r3, #92	; 0x5c
 8006650:	5ac3      	ldrh	r3, [r0, r3]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006652:	226a      	movs	r2, #106	; 0x6a
 8006654:	5c82      	ldrb	r2, [r0, r2]
 8006656:	2a22      	cmp	r2, #34	; 0x22
 8006658:	d132      	bne.n	80066c0 <UART_Receive_IT+0x74>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800665a:	6802      	ldr	r2, [r0, #0]
 800665c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800665e:	b294      	uxth	r4, r2
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006660:	2180      	movs	r1, #128	; 0x80
 8006662:	0149      	lsls	r1, r1, #5
 8006664:	6885      	ldr	r5, [r0, #8]
 8006666:	428d      	cmp	r5, r1
 8006668:	d00e      	beq.n	8006688 <UART_Receive_IT+0x3c>
      *tmp = (uint16_t)(uhdata & uhMask);
      huart->pRxBuffPtr +=2;
    }
    else
    {
      *huart->pRxBuffPtr++ = (uint8_t)(uhdata & (uint8_t)uhMask);
 800666a:	b2db      	uxtb	r3, r3
 800666c:	6d41      	ldr	r1, [r0, #84]	; 0x54
 800666e:	1c4c      	adds	r4, r1, #1
 8006670:	6544      	str	r4, [r0, #84]	; 0x54
 8006672:	4013      	ands	r3, r2
 8006674:	700b      	strb	r3, [r1, #0]
    }

    if(--huart->RxXferCount == 0U)
 8006676:	225a      	movs	r2, #90	; 0x5a
 8006678:	5a83      	ldrh	r3, [r0, r2]
 800667a:	3b01      	subs	r3, #1
 800667c:	b29b      	uxth	r3, r3
 800667e:	5283      	strh	r3, [r0, r2]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d00b      	beq.n	800669c <UART_Receive_IT+0x50>
      HAL_UART_RxCpltCallback(huart);

      return HAL_OK;
    }

    return HAL_OK;
 8006684:	2000      	movs	r0, #0
 8006686:	e021      	b.n	80066cc <UART_Receive_IT+0x80>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006688:	6901      	ldr	r1, [r0, #16]
 800668a:	2900      	cmp	r1, #0
 800668c:	d1ed      	bne.n	800666a <UART_Receive_IT+0x1e>
      *tmp = (uint16_t)(uhdata & uhMask);
 800668e:	4023      	ands	r3, r4
 8006690:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8006692:	8013      	strh	r3, [r2, #0]
      huart->pRxBuffPtr +=2;
 8006694:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8006696:	3302      	adds	r3, #2
 8006698:	6543      	str	r3, [r0, #84]	; 0x54
 800669a:	e7ec      	b.n	8006676 <UART_Receive_IT+0x2a>
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800669c:	6802      	ldr	r2, [r0, #0]
 800669e:	6813      	ldr	r3, [r2, #0]
 80066a0:	490b      	ldr	r1, [pc, #44]	; (80066d0 <UART_Receive_IT+0x84>)
 80066a2:	400b      	ands	r3, r1
 80066a4:	6013      	str	r3, [r2, #0]
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066a6:	6802      	ldr	r2, [r0, #0]
 80066a8:	6893      	ldr	r3, [r2, #8]
 80066aa:	3123      	adds	r1, #35	; 0x23
 80066ac:	31ff      	adds	r1, #255	; 0xff
 80066ae:	438b      	bics	r3, r1
 80066b0:	6093      	str	r3, [r2, #8]
      huart->RxState = HAL_UART_STATE_READY;
 80066b2:	236a      	movs	r3, #106	; 0x6a
 80066b4:	2220      	movs	r2, #32
 80066b6:	54c2      	strb	r2, [r0, r3]
      HAL_UART_RxCpltCallback(huart);
 80066b8:	f000 fe60 	bl	800737c <HAL_UART_RxCpltCallback>
      return HAL_OK;
 80066bc:	2000      	movs	r0, #0
 80066be:	e005      	b.n	80066cc <UART_Receive_IT+0x80>
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80066c0:	6802      	ldr	r2, [r0, #0]
 80066c2:	6993      	ldr	r3, [r2, #24]
 80066c4:	2108      	movs	r1, #8
 80066c6:	430b      	orrs	r3, r1
 80066c8:	6193      	str	r3, [r2, #24]

    return HAL_BUSY;
 80066ca:	2002      	movs	r0, #2
  }
}
 80066cc:	bd70      	pop	{r4, r5, r6, pc}
 80066ce:	46c0      	nop			; (mov r8, r8)
 80066d0:	fffffedf 	.word	0xfffffedf

080066d4 <HAL_UART_RxHalfCpltCallback>:
}
 80066d4:	4770      	bx	lr

080066d6 <UART_DMARxHalfCplt>:
{
 80066d6:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80066d8:	6a80      	ldr	r0, [r0, #40]	; 0x28
  HAL_UART_RxHalfCpltCallback(huart);
 80066da:	f7ff fffb 	bl	80066d4 <HAL_UART_RxHalfCpltCallback>
}
 80066de:	bd10      	pop	{r4, pc}

080066e0 <HAL_UART_ErrorCallback>:
}
 80066e0:	4770      	bx	lr

080066e2 <UART_DMAError>:
{
 80066e2:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 80066e4:	6a84      	ldr	r4, [r0, #40]	; 0x28
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 80066e6:	2369      	movs	r3, #105	; 0x69
 80066e8:	5ce3      	ldrb	r3, [r4, r3]
 80066ea:	2b21      	cmp	r3, #33	; 0x21
 80066ec:	d00b      	beq.n	8006706 <UART_DMAError+0x24>
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80066ee:	236a      	movs	r3, #106	; 0x6a
 80066f0:	5ce3      	ldrb	r3, [r4, r3]
 80066f2:	2b22      	cmp	r3, #34	; 0x22
 80066f4:	d012      	beq.n	800671c <UART_DMAError+0x3a>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80066f6:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80066f8:	2210      	movs	r2, #16
 80066fa:	4313      	orrs	r3, r2
 80066fc:	66e3      	str	r3, [r4, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80066fe:	0020      	movs	r0, r4
 8006700:	f7ff ffee 	bl	80066e0 <HAL_UART_ErrorCallback>
}
 8006704:	bd10      	pop	{r4, pc}
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	689b      	ldr	r3, [r3, #8]
 800670a:	061b      	lsls	r3, r3, #24
 800670c:	d5ef      	bpl.n	80066ee <UART_DMAError+0xc>
    huart->TxXferCount = 0;
 800670e:	2352      	movs	r3, #82	; 0x52
 8006710:	2200      	movs	r2, #0
 8006712:	52e2      	strh	r2, [r4, r3]
    UART_EndTxTransfer(huart);
 8006714:	0020      	movs	r0, r4
 8006716:	f7ff fe38 	bl	800638a <UART_EndTxTransfer>
 800671a:	e7e8      	b.n	80066ee <UART_DMAError+0xc>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 800671c:	6823      	ldr	r3, [r4, #0]
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	065b      	lsls	r3, r3, #25
 8006722:	d5e8      	bpl.n	80066f6 <UART_DMAError+0x14>
    huart->RxXferCount = 0;
 8006724:	235a      	movs	r3, #90	; 0x5a
 8006726:	2200      	movs	r2, #0
 8006728:	52e2      	strh	r2, [r4, r3]
    UART_EndRxTransfer(huart);
 800672a:	0020      	movs	r0, r4
 800672c:	f7ff fe36 	bl	800639c <UART_EndRxTransfer>
 8006730:	e7e1      	b.n	80066f6 <UART_DMAError+0x14>
	...

08006734 <HAL_UART_IRQHandler>:
{
 8006734:	b570      	push	{r4, r5, r6, lr}
 8006736:	0004      	movs	r4, r0
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006738:	6801      	ldr	r1, [r0, #0]
 800673a:	69cb      	ldr	r3, [r1, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800673c:	6808      	ldr	r0, [r1, #0]
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 800673e:	220f      	movs	r2, #15
 8006740:	401a      	ands	r2, r3
  if (errorflags == RESET)
 8006742:	d103      	bne.n	800674c <HAL_UART_IRQHandler+0x18>
    if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006744:	069d      	lsls	r5, r3, #26
 8006746:	d501      	bpl.n	800674c <HAL_UART_IRQHandler+0x18>
 8006748:	0685      	lsls	r5, r0, #26
 800674a:	d45b      	bmi.n	8006804 <HAL_UART_IRQHandler+0xd0>
  cr3its = READ_REG(huart->Instance->CR3);
 800674c:	688d      	ldr	r5, [r1, #8]
  if(   (errorflags != RESET)
 800674e:	2a00      	cmp	r2, #0
 8006750:	d06e      	beq.n	8006830 <HAL_UART_IRQHandler+0xfc>
     && (   ((cr3its & USART_CR3_EIE) != RESET)
 8006752:	2201      	movs	r2, #1
 8006754:	402a      	ands	r2, r5
 8006756:	d103      	bne.n	8006760 <HAL_UART_IRQHandler+0x2c>
         || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)) )
 8006758:	2690      	movs	r6, #144	; 0x90
 800675a:	0076      	lsls	r6, r6, #1
 800675c:	4230      	tst	r0, r6
 800675e:	d067      	beq.n	8006830 <HAL_UART_IRQHandler+0xfc>
    if(((isrflags & USART_ISR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006760:	07dd      	lsls	r5, r3, #31
 8006762:	d506      	bpl.n	8006772 <HAL_UART_IRQHandler+0x3e>
 8006764:	05c5      	lsls	r5, r0, #23
 8006766:	d504      	bpl.n	8006772 <HAL_UART_IRQHandler+0x3e>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_PEF);
 8006768:	2501      	movs	r5, #1
 800676a:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800676c:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 800676e:	4329      	orrs	r1, r5
 8006770:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006772:	0799      	lsls	r1, r3, #30
 8006774:	d508      	bpl.n	8006788 <HAL_UART_IRQHandler+0x54>
 8006776:	2a00      	cmp	r2, #0
 8006778:	d006      	beq.n	8006788 <HAL_UART_IRQHandler+0x54>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_FEF);
 800677a:	6821      	ldr	r1, [r4, #0]
 800677c:	2502      	movs	r5, #2
 800677e:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006780:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8006782:	3502      	adds	r5, #2
 8006784:	4329      	orrs	r1, r5
 8006786:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006788:	0759      	lsls	r1, r3, #29
 800678a:	d508      	bpl.n	800679e <HAL_UART_IRQHandler+0x6a>
 800678c:	2a00      	cmp	r2, #0
 800678e:	d006      	beq.n	800679e <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_NEF);
 8006790:	6821      	ldr	r1, [r4, #0]
 8006792:	2504      	movs	r5, #4
 8006794:	620d      	str	r5, [r1, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006796:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8006798:	3d02      	subs	r5, #2
 800679a:	4329      	orrs	r1, r5
 800679c:	66e1      	str	r1, [r4, #108]	; 0x6c
    if(((isrflags & USART_ISR_ORE) != RESET) &&
 800679e:	0719      	lsls	r1, r3, #28
 80067a0:	d509      	bpl.n	80067b6 <HAL_UART_IRQHandler+0x82>
 80067a2:	0681      	lsls	r1, r0, #26
 80067a4:	d401      	bmi.n	80067aa <HAL_UART_IRQHandler+0x76>
       (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80067a6:	2a00      	cmp	r2, #0
 80067a8:	d005      	beq.n	80067b6 <HAL_UART_IRQHandler+0x82>
      __HAL_UART_CLEAR_IT(huart, UART_CLEAR_OREF);
 80067aa:	6822      	ldr	r2, [r4, #0]
 80067ac:	2108      	movs	r1, #8
 80067ae:	6211      	str	r1, [r2, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80067b0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80067b2:	430a      	orrs	r2, r1
 80067b4:	66e2      	str	r2, [r4, #108]	; 0x6c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067b6:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80067b8:	2a00      	cmp	r2, #0
 80067ba:	d045      	beq.n	8006848 <HAL_UART_IRQHandler+0x114>
      if(((isrflags & USART_ISR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067bc:	069b      	lsls	r3, r3, #26
 80067be:	d501      	bpl.n	80067c4 <HAL_UART_IRQHandler+0x90>
 80067c0:	0683      	lsls	r3, r0, #26
 80067c2:	d423      	bmi.n	800680c <HAL_UART_IRQHandler+0xd8>
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80067c4:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 80067c6:	071b      	lsls	r3, r3, #28
 80067c8:	d403      	bmi.n	80067d2 <HAL_UART_IRQHandler+0x9e>
          (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)))
 80067ca:	6823      	ldr	r3, [r4, #0]
 80067cc:	689b      	ldr	r3, [r3, #8]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) ||
 80067ce:	065b      	lsls	r3, r3, #25
 80067d0:	d528      	bpl.n	8006824 <HAL_UART_IRQHandler+0xf0>
        UART_EndRxTransfer(huart);
 80067d2:	0020      	movs	r0, r4
 80067d4:	f7ff fde2 	bl	800639c <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067d8:	6823      	ldr	r3, [r4, #0]
 80067da:	689a      	ldr	r2, [r3, #8]
 80067dc:	0652      	lsls	r2, r2, #25
 80067de:	d51d      	bpl.n	800681c <HAL_UART_IRQHandler+0xe8>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80067e0:	689a      	ldr	r2, [r3, #8]
 80067e2:	2140      	movs	r1, #64	; 0x40
 80067e4:	438a      	bics	r2, r1
 80067e6:	609a      	str	r2, [r3, #8]
          if(huart->hdmarx != NULL)
 80067e8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d012      	beq.n	8006814 <HAL_UART_IRQHandler+0xe0>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067ee:	4a21      	ldr	r2, [pc, #132]	; (8006874 <HAL_UART_IRQHandler+0x140>)
 80067f0:	639a      	str	r2, [r3, #56]	; 0x38
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067f2:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80067f4:	f7fd f9e0 	bl	8003bb8 <HAL_DMA_Abort_IT>
 80067f8:	2800      	cmp	r0, #0
 80067fa:	d025      	beq.n	8006848 <HAL_UART_IRQHandler+0x114>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067fc:	6e60      	ldr	r0, [r4, #100]	; 0x64
 80067fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8006800:	4798      	blx	r3
 8006802:	e021      	b.n	8006848 <HAL_UART_IRQHandler+0x114>
      UART_Receive_IT(huart);
 8006804:	0020      	movs	r0, r4
 8006806:	f7ff ff21 	bl	800664c <UART_Receive_IT>
      return;
 800680a:	e01d      	b.n	8006848 <HAL_UART_IRQHandler+0x114>
        UART_Receive_IT(huart);
 800680c:	0020      	movs	r0, r4
 800680e:	f7ff ff1d 	bl	800664c <UART_Receive_IT>
 8006812:	e7d7      	b.n	80067c4 <HAL_UART_IRQHandler+0x90>
            HAL_UART_ErrorCallback(huart);
 8006814:	0020      	movs	r0, r4
 8006816:	f7ff ff63 	bl	80066e0 <HAL_UART_ErrorCallback>
 800681a:	e015      	b.n	8006848 <HAL_UART_IRQHandler+0x114>
          HAL_UART_ErrorCallback(huart);
 800681c:	0020      	movs	r0, r4
 800681e:	f7ff ff5f 	bl	80066e0 <HAL_UART_ErrorCallback>
 8006822:	e011      	b.n	8006848 <HAL_UART_IRQHandler+0x114>
        HAL_UART_ErrorCallback(huart);
 8006824:	0020      	movs	r0, r4
 8006826:	f7ff ff5b 	bl	80066e0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800682a:	2300      	movs	r3, #0
 800682c:	66e3      	str	r3, [r4, #108]	; 0x6c
 800682e:	e00b      	b.n	8006848 <HAL_UART_IRQHandler+0x114>
  if(((isrflags & USART_ISR_WUF) != RESET) && ((cr3its & USART_CR3_WUFIE) != RESET))
 8006830:	02da      	lsls	r2, r3, #11
 8006832:	d501      	bpl.n	8006838 <HAL_UART_IRQHandler+0x104>
 8006834:	026a      	lsls	r2, r5, #9
 8006836:	d408      	bmi.n	800684a <HAL_UART_IRQHandler+0x116>
  if(((isrflags & USART_ISR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006838:	061a      	lsls	r2, r3, #24
 800683a:	d501      	bpl.n	8006840 <HAL_UART_IRQHandler+0x10c>
 800683c:	0602      	lsls	r2, r0, #24
 800683e:	d410      	bmi.n	8006862 <HAL_UART_IRQHandler+0x12e>
  if(((isrflags & USART_ISR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006840:	065b      	lsls	r3, r3, #25
 8006842:	d501      	bpl.n	8006848 <HAL_UART_IRQHandler+0x114>
 8006844:	0643      	lsls	r3, r0, #25
 8006846:	d410      	bmi.n	800686a <HAL_UART_IRQHandler+0x136>
}
 8006848:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_UART_CLEAR_IT(huart, UART_CLEAR_WUF);
 800684a:	2380      	movs	r3, #128	; 0x80
 800684c:	035b      	lsls	r3, r3, #13
 800684e:	620b      	str	r3, [r1, #32]
    huart->gState  = HAL_UART_STATE_READY;
 8006850:	2320      	movs	r3, #32
 8006852:	2269      	movs	r2, #105	; 0x69
 8006854:	54a3      	strb	r3, [r4, r2]
    huart->RxState = HAL_UART_STATE_READY;
 8006856:	3201      	adds	r2, #1
 8006858:	54a3      	strb	r3, [r4, r2]
    HAL_UARTEx_WakeupCallback(huart);
 800685a:	0020      	movs	r0, r4
 800685c:	f000 fbe6 	bl	800702c <HAL_UARTEx_WakeupCallback>
    return;
 8006860:	e7f2      	b.n	8006848 <HAL_UART_IRQHandler+0x114>
    UART_Transmit_IT(huart);
 8006862:	0020      	movs	r0, r4
 8006864:	f7ff fdac 	bl	80063c0 <UART_Transmit_IT>
    return;
 8006868:	e7ee      	b.n	8006848 <HAL_UART_IRQHandler+0x114>
    UART_EndTransmit_IT(huart);
 800686a:	0020      	movs	r0, r4
 800686c:	f7ff febf 	bl	80065ee <UART_EndTransmit_IT>
    return;
 8006870:	e7ea      	b.n	8006848 <HAL_UART_IRQHandler+0x114>
 8006872:	46c0      	nop			; (mov r8, r8)
 8006874:	08006879 	.word	0x08006879

08006878 <UART_DMAAbortOnError>:
{
 8006878:	b510      	push	{r4, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 800687a:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0;
 800687c:	2300      	movs	r3, #0
 800687e:	225a      	movs	r2, #90	; 0x5a
 8006880:	5283      	strh	r3, [r0, r2]
  huart->TxXferCount = 0;
 8006882:	3a08      	subs	r2, #8
 8006884:	5283      	strh	r3, [r0, r2]
  HAL_UART_ErrorCallback(huart);
 8006886:	f7ff ff2b 	bl	80066e0 <HAL_UART_ErrorCallback>
}
 800688a:	bd10      	pop	{r4, pc}

0800688c <UART_SetConfig>:
{
 800688c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688e:	0004      	movs	r4, r0
  if(UART_INSTANCE_LOWPOWER(huart))
 8006890:	6801      	ldr	r1, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006892:	6883      	ldr	r3, [r0, #8]
 8006894:	6902      	ldr	r2, [r0, #16]
 8006896:	4313      	orrs	r3, r2
 8006898:	6942      	ldr	r2, [r0, #20]
 800689a:	4313      	orrs	r3, r2
 800689c:	69c2      	ldr	r2, [r0, #28]
 800689e:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 80068a0:	680a      	ldr	r2, [r1, #0]
 80068a2:	48be      	ldr	r0, [pc, #760]	; (8006b9c <UART_SetConfig+0x310>)
 80068a4:	4002      	ands	r2, r0
 80068a6:	4313      	orrs	r3, r2
 80068a8:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80068aa:	6822      	ldr	r2, [r4, #0]
 80068ac:	6853      	ldr	r3, [r2, #4]
 80068ae:	49bc      	ldr	r1, [pc, #752]	; (8006ba0 <UART_SetConfig+0x314>)
 80068b0:	400b      	ands	r3, r1
 80068b2:	68e1      	ldr	r1, [r4, #12]
 80068b4:	430b      	orrs	r3, r1
 80068b6:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80068b8:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80068ba:	6822      	ldr	r2, [r4, #0]
 80068bc:	4bb9      	ldr	r3, [pc, #740]	; (8006ba4 <UART_SetConfig+0x318>)
 80068be:	429a      	cmp	r2, r3
 80068c0:	d001      	beq.n	80068c6 <UART_SetConfig+0x3a>
    tmpreg |= huart->Init.OneBitSampling;
 80068c2:	6a23      	ldr	r3, [r4, #32]
 80068c4:	4319      	orrs	r1, r3
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 80068c6:	6893      	ldr	r3, [r2, #8]
 80068c8:	48b7      	ldr	r0, [pc, #732]	; (8006ba8 <UART_SetConfig+0x31c>)
 80068ca:	4003      	ands	r3, r0
 80068cc:	430b      	orrs	r3, r1
 80068ce:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 80068d0:	6823      	ldr	r3, [r4, #0]
 80068d2:	4ab6      	ldr	r2, [pc, #728]	; (8006bac <UART_SetConfig+0x320>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d020      	beq.n	800691a <UART_SetConfig+0x8e>
 80068d8:	4ab5      	ldr	r2, [pc, #724]	; (8006bb0 <UART_SetConfig+0x324>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d031      	beq.n	8006942 <UART_SetConfig+0xb6>
 80068de:	4ab5      	ldr	r2, [pc, #724]	; (8006bb4 <UART_SetConfig+0x328>)
 80068e0:	4293      	cmp	r3, r2
 80068e2:	d063      	beq.n	80069ac <UART_SetConfig+0x120>
 80068e4:	4ab4      	ldr	r2, [pc, #720]	; (8006bb8 <UART_SetConfig+0x32c>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d062      	beq.n	80069b0 <UART_SetConfig+0x124>
 80068ea:	4aae      	ldr	r2, [pc, #696]	; (8006ba4 <UART_SetConfig+0x318>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d03d      	beq.n	800696c <UART_SetConfig+0xe0>
  UART_ClockSourceTypeDef clocksource = UART_CLOCKSOURCE_UNDEFINED;
 80068f0:	2510      	movs	r5, #16
  uint32_t frequency = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_USART2);
 80068f2:	2002      	movs	r0, #2
 80068f4:	f7fe fa82 	bl	8004dfc <HAL_RCCEx_GetPeriphCLKFreq>
  if(UART_INSTANCE_LOWPOWER(huart))
 80068f8:	6826      	ldr	r6, [r4, #0]
 80068fa:	4baa      	ldr	r3, [pc, #680]	; (8006ba4 <UART_SetConfig+0x318>)
 80068fc:	429e      	cmp	r6, r3
 80068fe:	d05b      	beq.n	80069b8 <UART_SetConfig+0x12c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006900:	2380      	movs	r3, #128	; 0x80
 8006902:	021b      	lsls	r3, r3, #8
 8006904:	69e2      	ldr	r2, [r4, #28]
 8006906:	429a      	cmp	r2, r3
 8006908:	d100      	bne.n	800690c <UART_SetConfig+0x80>
 800690a:	e090      	b.n	8006a2e <UART_SetConfig+0x1a2>
    switch (clocksource)
 800690c:	2d08      	cmp	r5, #8
 800690e:	d900      	bls.n	8006912 <UART_SetConfig+0x86>
 8006910:	e166      	b.n	8006be0 <UART_SetConfig+0x354>
 8006912:	00ad      	lsls	r5, r5, #2
 8006914:	4ba9      	ldr	r3, [pc, #676]	; (8006bbc <UART_SetConfig+0x330>)
 8006916:	595b      	ldr	r3, [r3, r5]
 8006918:	469f      	mov	pc, r3
  UART_GETCLOCKSOURCE(huart, clocksource);
 800691a:	4ba9      	ldr	r3, [pc, #676]	; (8006bc0 <UART_SetConfig+0x334>)
 800691c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800691e:	2303      	movs	r3, #3
 8006920:	4013      	ands	r3, r2
 8006922:	2b01      	cmp	r3, #1
 8006924:	d009      	beq.n	800693a <UART_SetConfig+0xae>
 8006926:	2b00      	cmp	r3, #0
 8006928:	d005      	beq.n	8006936 <UART_SetConfig+0xaa>
 800692a:	2b02      	cmp	r3, #2
 800692c:	d03a      	beq.n	80069a4 <UART_SetConfig+0x118>
 800692e:	2b03      	cmp	r3, #3
 8006930:	d005      	beq.n	800693e <UART_SetConfig+0xb2>
 8006932:	2510      	movs	r5, #16
 8006934:	e7dd      	b.n	80068f2 <UART_SetConfig+0x66>
 8006936:	2501      	movs	r5, #1
 8006938:	e7db      	b.n	80068f2 <UART_SetConfig+0x66>
 800693a:	2504      	movs	r5, #4
 800693c:	e7d9      	b.n	80068f2 <UART_SetConfig+0x66>
 800693e:	2508      	movs	r5, #8
 8006940:	e7d7      	b.n	80068f2 <UART_SetConfig+0x66>
 8006942:	4b9f      	ldr	r3, [pc, #636]	; (8006bc0 <UART_SetConfig+0x334>)
 8006944:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006946:	230c      	movs	r3, #12
 8006948:	4013      	ands	r3, r2
 800694a:	2b04      	cmp	r3, #4
 800694c:	d00a      	beq.n	8006964 <UART_SetConfig+0xd8>
 800694e:	d905      	bls.n	800695c <UART_SetConfig+0xd0>
 8006950:	2b08      	cmp	r3, #8
 8006952:	d029      	beq.n	80069a8 <UART_SetConfig+0x11c>
 8006954:	2b0c      	cmp	r3, #12
 8006956:	d107      	bne.n	8006968 <UART_SetConfig+0xdc>
 8006958:	2508      	movs	r5, #8
 800695a:	e7ca      	b.n	80068f2 <UART_SetConfig+0x66>
 800695c:	2b00      	cmp	r3, #0
 800695e:	d103      	bne.n	8006968 <UART_SetConfig+0xdc>
 8006960:	2500      	movs	r5, #0
 8006962:	e7c6      	b.n	80068f2 <UART_SetConfig+0x66>
 8006964:	2504      	movs	r5, #4
 8006966:	e7c4      	b.n	80068f2 <UART_SetConfig+0x66>
 8006968:	2510      	movs	r5, #16
 800696a:	e7c2      	b.n	80068f2 <UART_SetConfig+0x66>
 800696c:	4b94      	ldr	r3, [pc, #592]	; (8006bc0 <UART_SetConfig+0x334>)
 800696e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006970:	22c0      	movs	r2, #192	; 0xc0
 8006972:	0112      	lsls	r2, r2, #4
 8006974:	4013      	ands	r3, r2
 8006976:	2280      	movs	r2, #128	; 0x80
 8006978:	00d2      	lsls	r2, r2, #3
 800697a:	4293      	cmp	r3, r2
 800697c:	d00e      	beq.n	800699c <UART_SetConfig+0x110>
 800697e:	d909      	bls.n	8006994 <UART_SetConfig+0x108>
 8006980:	2280      	movs	r2, #128	; 0x80
 8006982:	0112      	lsls	r2, r2, #4
 8006984:	4293      	cmp	r3, r2
 8006986:	d015      	beq.n	80069b4 <UART_SetConfig+0x128>
 8006988:	22c0      	movs	r2, #192	; 0xc0
 800698a:	0112      	lsls	r2, r2, #4
 800698c:	4293      	cmp	r3, r2
 800698e:	d107      	bne.n	80069a0 <UART_SetConfig+0x114>
 8006990:	2508      	movs	r5, #8
 8006992:	e7ae      	b.n	80068f2 <UART_SetConfig+0x66>
 8006994:	2b00      	cmp	r3, #0
 8006996:	d103      	bne.n	80069a0 <UART_SetConfig+0x114>
 8006998:	2500      	movs	r5, #0
 800699a:	e7aa      	b.n	80068f2 <UART_SetConfig+0x66>
 800699c:	2504      	movs	r5, #4
 800699e:	e7a8      	b.n	80068f2 <UART_SetConfig+0x66>
 80069a0:	2510      	movs	r5, #16
 80069a2:	e7a6      	b.n	80068f2 <UART_SetConfig+0x66>
 80069a4:	2502      	movs	r5, #2
 80069a6:	e7a4      	b.n	80068f2 <UART_SetConfig+0x66>
 80069a8:	2502      	movs	r5, #2
 80069aa:	e7a2      	b.n	80068f2 <UART_SetConfig+0x66>
 80069ac:	2500      	movs	r5, #0
 80069ae:	e7a0      	b.n	80068f2 <UART_SetConfig+0x66>
 80069b0:	2500      	movs	r5, #0
 80069b2:	e79e      	b.n	80068f2 <UART_SetConfig+0x66>
 80069b4:	2502      	movs	r5, #2
 80069b6:	e79c      	b.n	80068f2 <UART_SetConfig+0x66>
    switch (clocksource)
 80069b8:	2d02      	cmp	r5, #2
 80069ba:	d02d      	beq.n	8006a18 <UART_SetConfig+0x18c>
 80069bc:	d907      	bls.n	80069ce <UART_SetConfig+0x142>
 80069be:	2d04      	cmp	r5, #4
 80069c0:	d030      	beq.n	8006a24 <UART_SetConfig+0x198>
 80069c2:	2d08      	cmp	r5, #8
 80069c4:	d000      	beq.n	80069c8 <UART_SetConfig+0x13c>
 80069c6:	e0df      	b.n	8006b88 <UART_SetConfig+0x2fc>
      tmpreg = (uint32_t) LSE_VALUE;
 80069c8:	2080      	movs	r0, #128	; 0x80
 80069ca:	0200      	lsls	r0, r0, #8
 80069cc:	e007      	b.n	80069de <UART_SetConfig+0x152>
    switch (clocksource)
 80069ce:	2d00      	cmp	r5, #0
 80069d0:	d000      	beq.n	80069d4 <UART_SetConfig+0x148>
 80069d2:	e0d9      	b.n	8006b88 <UART_SetConfig+0x2fc>
      tmpreg = HAL_RCC_GetPCLK1Freq();
 80069d4:	f7fe f8ea 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
    if (tmpreg != 0)
 80069d8:	2800      	cmp	r0, #0
 80069da:	d100      	bne.n	80069de <UART_SetConfig+0x152>
 80069dc:	e0d6      	b.n	8006b8c <UART_SetConfig+0x300>
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80069de:	6862      	ldr	r2, [r4, #4]
 80069e0:	0053      	lsls	r3, r2, #1
 80069e2:	189b      	adds	r3, r3, r2
 80069e4:	4283      	cmp	r3, r0
 80069e6:	d900      	bls.n	80069ea <UART_SetConfig+0x15e>
 80069e8:	e0d2      	b.n	8006b90 <UART_SetConfig+0x304>
           (tmpreg > (4096 * huart->Init.BaudRate) ))
 80069ea:	0313      	lsls	r3, r2, #12
      if ( (tmpreg < (3 * huart->Init.BaudRate) ) ||
 80069ec:	4283      	cmp	r3, r0
 80069ee:	d200      	bcs.n	80069f2 <UART_SetConfig+0x166>
 80069f0:	e0d0      	b.n	8006b94 <UART_SetConfig+0x308>
        tmpreg = (uint32_t)(UART_DIV_LPUART(tmpreg, huart->Init.BaudRate));
 80069f2:	0e07      	lsrs	r7, r0, #24
 80069f4:	0206      	lsls	r6, r0, #8
 80069f6:	0850      	lsrs	r0, r2, #1
 80069f8:	2100      	movs	r1, #0
 80069fa:	1980      	adds	r0, r0, r6
 80069fc:	4179      	adcs	r1, r7
 80069fe:	2300      	movs	r3, #0
 8006a00:	f7f9 fd48 	bl	8000494 <__aeabi_uldivmod>
        if ((tmpreg >= UART_LPUART_BRR_MIN) && (tmpreg <= UART_LPUART_BRR_MAX))
 8006a04:	4b6f      	ldr	r3, [pc, #444]	; (8006bc4 <UART_SetConfig+0x338>)
 8006a06:	18c2      	adds	r2, r0, r3
 8006a08:	4b6f      	ldr	r3, [pc, #444]	; (8006bc8 <UART_SetConfig+0x33c>)
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d900      	bls.n	8006a10 <UART_SetConfig+0x184>
 8006a0e:	e0c3      	b.n	8006b98 <UART_SetConfig+0x30c>
           huart->Instance->BRR = tmpreg;
 8006a10:	6823      	ldr	r3, [r4, #0]
 8006a12:	60d8      	str	r0, [r3, #12]
 8006a14:	2000      	movs	r0, #0
 8006a16:	e022      	b.n	8006a5e <UART_SetConfig+0x1d2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a18:	4b69      	ldr	r3, [pc, #420]	; (8006bc0 <UART_SetConfig+0x334>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	06db      	lsls	r3, r3, #27
 8006a1e:	d404      	bmi.n	8006a2a <UART_SetConfig+0x19e>
        tmpreg = (uint32_t) HSI_VALUE;
 8006a20:	486a      	ldr	r0, [pc, #424]	; (8006bcc <UART_SetConfig+0x340>)
 8006a22:	e7dc      	b.n	80069de <UART_SetConfig+0x152>
      tmpreg = HAL_RCC_GetSysClockFreq();
 8006a24:	f7fd ff94 	bl	8004950 <HAL_RCC_GetSysClockFreq>
      break;
 8006a28:	e7d6      	b.n	80069d8 <UART_SetConfig+0x14c>
        tmpreg = (uint32_t) (HSI_VALUE >> 2U);
 8006a2a:	4869      	ldr	r0, [pc, #420]	; (8006bd0 <UART_SetConfig+0x344>)
 8006a2c:	e7d7      	b.n	80069de <UART_SetConfig+0x152>
    switch (clocksource)
 8006a2e:	2d08      	cmp	r5, #8
 8006a30:	d854      	bhi.n	8006adc <UART_SetConfig+0x250>
 8006a32:	00ad      	lsls	r5, r5, #2
 8006a34:	4b67      	ldr	r3, [pc, #412]	; (8006bd4 <UART_SetConfig+0x348>)
 8006a36:	595b      	ldr	r3, [r3, r5]
 8006a38:	469f      	mov	pc, r3
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(frequency, huart->Init.BaudRate));
 8006a3a:	0040      	lsls	r0, r0, #1
 8006a3c:	6863      	ldr	r3, [r4, #4]
 8006a3e:	085b      	lsrs	r3, r3, #1
 8006a40:	18c0      	adds	r0, r0, r3
 8006a42:	6861      	ldr	r1, [r4, #4]
 8006a44:	f7f9 fb72 	bl	800012c <__udivsi3>
 8006a48:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a4a:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8006a4c:	220f      	movs	r2, #15
 8006a4e:	0019      	movs	r1, r3
 8006a50:	4391      	bics	r1, r2
    brrtemp |= (uint16_t)((uint16_t)(usartdiv & (uint16_t)0x000FU) >> (uint16_t)1U);
 8006a52:	105b      	asrs	r3, r3, #1
 8006a54:	3a08      	subs	r2, #8
 8006a56:	4013      	ands	r3, r2
 8006a58:	430b      	orrs	r3, r1
    huart->Instance->BRR = brrtemp;
 8006a5a:	6822      	ldr	r2, [r4, #0]
 8006a5c:	60d3      	str	r3, [r2, #12]
}
 8006a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8006a60:	f7fe f8b4 	bl	8004bcc <HAL_RCC_GetPCLK2Freq>
 8006a64:	0040      	lsls	r0, r0, #1
 8006a66:	6863      	ldr	r3, [r4, #4]
 8006a68:	085b      	lsrs	r3, r3, #1
 8006a6a:	18c0      	adds	r0, r0, r3
 8006a6c:	6861      	ldr	r1, [r4, #4]
 8006a6e:	f7f9 fb5d 	bl	800012c <__udivsi3>
 8006a72:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a74:	2000      	movs	r0, #0
      break;
 8006a76:	e7e9      	b.n	8006a4c <UART_SetConfig+0x1c0>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006a78:	4b51      	ldr	r3, [pc, #324]	; (8006bc0 <UART_SetConfig+0x334>)
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	06db      	lsls	r3, r3, #27
 8006a7e:	d50a      	bpl.n	8006a96 <UART_SetConfig+0x20a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8006a80:	6863      	ldr	r3, [r4, #4]
 8006a82:	0858      	lsrs	r0, r3, #1
 8006a84:	4b54      	ldr	r3, [pc, #336]	; (8006bd8 <UART_SetConfig+0x34c>)
 8006a86:	469c      	mov	ip, r3
 8006a88:	4460      	add	r0, ip
 8006a8a:	6861      	ldr	r1, [r4, #4]
 8006a8c:	f7f9 fb4e 	bl	800012c <__udivsi3>
 8006a90:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8006a92:	2000      	movs	r0, #0
 8006a94:	e7da      	b.n	8006a4c <UART_SetConfig+0x1c0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate)); 
 8006a96:	6863      	ldr	r3, [r4, #4]
 8006a98:	0858      	lsrs	r0, r3, #1
 8006a9a:	4b50      	ldr	r3, [pc, #320]	; (8006bdc <UART_SetConfig+0x350>)
 8006a9c:	469c      	mov	ip, r3
 8006a9e:	4460      	add	r0, ip
 8006aa0:	6861      	ldr	r1, [r4, #4]
 8006aa2:	f7f9 fb43 	bl	800012c <__udivsi3>
 8006aa6:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8006aa8:	2000      	movs	r0, #0
 8006aaa:	e7cf      	b.n	8006a4c <UART_SetConfig+0x1c0>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006aac:	f7fd ff50 	bl	8004950 <HAL_RCC_GetSysClockFreq>
 8006ab0:	0040      	lsls	r0, r0, #1
 8006ab2:	6863      	ldr	r3, [r4, #4]
 8006ab4:	085b      	lsrs	r3, r3, #1
 8006ab6:	18c0      	adds	r0, r0, r3
 8006ab8:	6861      	ldr	r1, [r4, #4]
 8006aba:	f7f9 fb37 	bl	800012c <__udivsi3>
 8006abe:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ac0:	2000      	movs	r0, #0
      break;
 8006ac2:	e7c3      	b.n	8006a4c <UART_SetConfig+0x1c0>
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8006ac4:	6863      	ldr	r3, [r4, #4]
 8006ac6:	0858      	lsrs	r0, r3, #1
 8006ac8:	2380      	movs	r3, #128	; 0x80
 8006aca:	025b      	lsls	r3, r3, #9
 8006acc:	469c      	mov	ip, r3
 8006ace:	4460      	add	r0, ip
 8006ad0:	6861      	ldr	r1, [r4, #4]
 8006ad2:	f7f9 fb2b 	bl	800012c <__udivsi3>
 8006ad6:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8006ad8:	2000      	movs	r0, #0
      break;
 8006ada:	e7b7      	b.n	8006a4c <UART_SetConfig+0x1c0>
        ret = HAL_ERROR;
 8006adc:	2001      	movs	r0, #1
  uint16_t usartdiv                   = 0x0000U;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	e7b4      	b.n	8006a4c <UART_SetConfig+0x1c0>
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8006ae2:	f7fe f863 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 8006ae6:	6863      	ldr	r3, [r4, #4]
 8006ae8:	085b      	lsrs	r3, r3, #1
 8006aea:	18c0      	adds	r0, r0, r3
 8006aec:	6861      	ldr	r1, [r4, #4]
 8006aee:	f7f9 fb1d 	bl	800012c <__udivsi3>
 8006af2:	6823      	ldr	r3, [r4, #0]
 8006af4:	0400      	lsls	r0, r0, #16
 8006af6:	0c00      	lsrs	r0, r0, #16
 8006af8:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006afa:	2000      	movs	r0, #0
      break;
 8006afc:	e7af      	b.n	8006a5e <UART_SetConfig+0x1d2>
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8006afe:	f7fe f865 	bl	8004bcc <HAL_RCC_GetPCLK2Freq>
 8006b02:	6863      	ldr	r3, [r4, #4]
 8006b04:	085b      	lsrs	r3, r3, #1
 8006b06:	18c0      	adds	r0, r0, r3
 8006b08:	6861      	ldr	r1, [r4, #4]
 8006b0a:	f7f9 fb0f 	bl	800012c <__udivsi3>
 8006b0e:	6823      	ldr	r3, [r4, #0]
 8006b10:	0400      	lsls	r0, r0, #16
 8006b12:	0c00      	lsrs	r0, r0, #16
 8006b14:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b16:	2000      	movs	r0, #0
      break;
 8006b18:	e7a1      	b.n	8006a5e <UART_SetConfig+0x1d2>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8006b1a:	4b29      	ldr	r3, [pc, #164]	; (8006bc0 <UART_SetConfig+0x334>)
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	06db      	lsls	r3, r3, #27
 8006b20:	d50b      	bpl.n	8006b3a <UART_SetConfig+0x2ae>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16((HSI_VALUE >> 2U), huart->Init.BaudRate));
 8006b22:	6861      	ldr	r1, [r4, #4]
 8006b24:	0848      	lsrs	r0, r1, #1
 8006b26:	4b2a      	ldr	r3, [pc, #168]	; (8006bd0 <UART_SetConfig+0x344>)
 8006b28:	469c      	mov	ip, r3
 8006b2a:	4460      	add	r0, ip
 8006b2c:	f7f9 fafe 	bl	800012c <__udivsi3>
 8006b30:	0400      	lsls	r0, r0, #16
 8006b32:	0c00      	lsrs	r0, r0, #16
 8006b34:	60f0      	str	r0, [r6, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b36:	2000      	movs	r0, #0
 8006b38:	e791      	b.n	8006a5e <UART_SetConfig+0x1d2>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8006b3a:	6861      	ldr	r1, [r4, #4]
 8006b3c:	0848      	lsrs	r0, r1, #1
 8006b3e:	4b23      	ldr	r3, [pc, #140]	; (8006bcc <UART_SetConfig+0x340>)
 8006b40:	469c      	mov	ip, r3
 8006b42:	4460      	add	r0, ip
 8006b44:	f7f9 faf2 	bl	800012c <__udivsi3>
 8006b48:	0400      	lsls	r0, r0, #16
 8006b4a:	0c00      	lsrs	r0, r0, #16
 8006b4c:	60f0      	str	r0, [r6, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b4e:	2000      	movs	r0, #0
 8006b50:	e785      	b.n	8006a5e <UART_SetConfig+0x1d2>
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8006b52:	f7fd fefd 	bl	8004950 <HAL_RCC_GetSysClockFreq>
 8006b56:	6863      	ldr	r3, [r4, #4]
 8006b58:	085b      	lsrs	r3, r3, #1
 8006b5a:	18c0      	adds	r0, r0, r3
 8006b5c:	6861      	ldr	r1, [r4, #4]
 8006b5e:	f7f9 fae5 	bl	800012c <__udivsi3>
 8006b62:	6823      	ldr	r3, [r4, #0]
 8006b64:	0400      	lsls	r0, r0, #16
 8006b66:	0c00      	lsrs	r0, r0, #16
 8006b68:	60d8      	str	r0, [r3, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b6a:	2000      	movs	r0, #0
      break;
 8006b6c:	e777      	b.n	8006a5e <UART_SetConfig+0x1d2>
      huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8006b6e:	6861      	ldr	r1, [r4, #4]
 8006b70:	0848      	lsrs	r0, r1, #1
 8006b72:	2380      	movs	r3, #128	; 0x80
 8006b74:	021b      	lsls	r3, r3, #8
 8006b76:	469c      	mov	ip, r3
 8006b78:	4460      	add	r0, ip
 8006b7a:	f7f9 fad7 	bl	800012c <__udivsi3>
 8006b7e:	0400      	lsls	r0, r0, #16
 8006b80:	0c00      	lsrs	r0, r0, #16
 8006b82:	60f0      	str	r0, [r6, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b84:	2000      	movs	r0, #0
      break;
 8006b86:	e76a      	b.n	8006a5e <UART_SetConfig+0x1d2>
        ret = HAL_ERROR;
 8006b88:	2001      	movs	r0, #1
 8006b8a:	e768      	b.n	8006a5e <UART_SetConfig+0x1d2>
 8006b8c:	2000      	movs	r0, #0
 8006b8e:	e766      	b.n	8006a5e <UART_SetConfig+0x1d2>
        ret = HAL_ERROR;
 8006b90:	2001      	movs	r0, #1
 8006b92:	e764      	b.n	8006a5e <UART_SetConfig+0x1d2>
 8006b94:	2001      	movs	r0, #1
 8006b96:	e762      	b.n	8006a5e <UART_SetConfig+0x1d2>
          ret = HAL_ERROR;
 8006b98:	2001      	movs	r0, #1
 8006b9a:	e760      	b.n	8006a5e <UART_SetConfig+0x1d2>
 8006b9c:	efff69f3 	.word	0xefff69f3
 8006ba0:	ffffcfff 	.word	0xffffcfff
 8006ba4:	40004800 	.word	0x40004800
 8006ba8:	fffff4ff 	.word	0xfffff4ff
 8006bac:	40013800 	.word	0x40013800
 8006bb0:	40004400 	.word	0x40004400
 8006bb4:	40004c00 	.word	0x40004c00
 8006bb8:	40005000 	.word	0x40005000
 8006bbc:	0800b250 	.word	0x0800b250
 8006bc0:	40021000 	.word	0x40021000
 8006bc4:	fffffd00 	.word	0xfffffd00
 8006bc8:	000ffcff 	.word	0x000ffcff
 8006bcc:	00f42400 	.word	0x00f42400
 8006bd0:	003d0900 	.word	0x003d0900
 8006bd4:	0800b274 	.word	0x0800b274
 8006bd8:	007a1200 	.word	0x007a1200
 8006bdc:	01e84800 	.word	0x01e84800
        ret = HAL_ERROR;
 8006be0:	2001      	movs	r0, #1
 8006be2:	e73c      	b.n	8006a5e <UART_SetConfig+0x1d2>

08006be4 <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006be4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006be6:	07db      	lsls	r3, r3, #31
 8006be8:	d506      	bpl.n	8006bf8 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006bea:	6802      	ldr	r2, [r0, #0]
 8006bec:	6853      	ldr	r3, [r2, #4]
 8006bee:	492c      	ldr	r1, [pc, #176]	; (8006ca0 <UART_AdvFeatureConfig+0xbc>)
 8006bf0:	400b      	ands	r3, r1
 8006bf2:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8006bf4:	430b      	orrs	r3, r1
 8006bf6:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006bf8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006bfa:	079b      	lsls	r3, r3, #30
 8006bfc:	d506      	bpl.n	8006c0c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006bfe:	6802      	ldr	r2, [r0, #0]
 8006c00:	6853      	ldr	r3, [r2, #4]
 8006c02:	4928      	ldr	r1, [pc, #160]	; (8006ca4 <UART_AdvFeatureConfig+0xc0>)
 8006c04:	400b      	ands	r3, r1
 8006c06:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8006c08:	430b      	orrs	r3, r1
 8006c0a:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006c0c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c0e:	075b      	lsls	r3, r3, #29
 8006c10:	d506      	bpl.n	8006c20 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006c12:	6802      	ldr	r2, [r0, #0]
 8006c14:	6853      	ldr	r3, [r2, #4]
 8006c16:	4924      	ldr	r1, [pc, #144]	; (8006ca8 <UART_AdvFeatureConfig+0xc4>)
 8006c18:	400b      	ands	r3, r1
 8006c1a:	6b01      	ldr	r1, [r0, #48]	; 0x30
 8006c1c:	430b      	orrs	r3, r1
 8006c1e:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006c20:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c22:	071b      	lsls	r3, r3, #28
 8006c24:	d506      	bpl.n	8006c34 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006c26:	6802      	ldr	r2, [r0, #0]
 8006c28:	6853      	ldr	r3, [r2, #4]
 8006c2a:	4920      	ldr	r1, [pc, #128]	; (8006cac <UART_AdvFeatureConfig+0xc8>)
 8006c2c:	400b      	ands	r3, r1
 8006c2e:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8006c30:	430b      	orrs	r3, r1
 8006c32:	6053      	str	r3, [r2, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006c34:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c36:	06db      	lsls	r3, r3, #27
 8006c38:	d506      	bpl.n	8006c48 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006c3a:	6802      	ldr	r2, [r0, #0]
 8006c3c:	6893      	ldr	r3, [r2, #8]
 8006c3e:	491c      	ldr	r1, [pc, #112]	; (8006cb0 <UART_AdvFeatureConfig+0xcc>)
 8006c40:	400b      	ands	r3, r1
 8006c42:	6b81      	ldr	r1, [r0, #56]	; 0x38
 8006c44:	430b      	orrs	r3, r1
 8006c46:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006c48:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c4a:	069b      	lsls	r3, r3, #26
 8006c4c:	d506      	bpl.n	8006c5c <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006c4e:	6802      	ldr	r2, [r0, #0]
 8006c50:	6893      	ldr	r3, [r2, #8]
 8006c52:	4918      	ldr	r1, [pc, #96]	; (8006cb4 <UART_AdvFeatureConfig+0xd0>)
 8006c54:	400b      	ands	r3, r1
 8006c56:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
 8006c58:	430b      	orrs	r3, r1
 8006c5a:	6093      	str	r3, [r2, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006c5c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c5e:	065b      	lsls	r3, r3, #25
 8006c60:	d50b      	bpl.n	8006c7a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006c62:	6802      	ldr	r2, [r0, #0]
 8006c64:	6853      	ldr	r3, [r2, #4]
 8006c66:	4914      	ldr	r1, [pc, #80]	; (8006cb8 <UART_AdvFeatureConfig+0xd4>)
 8006c68:	400b      	ands	r3, r1
 8006c6a:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8006c6c:	430b      	orrs	r3, r1
 8006c6e:	6053      	str	r3, [r2, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006c70:	2380      	movs	r3, #128	; 0x80
 8006c72:	035b      	lsls	r3, r3, #13
 8006c74:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8006c76:	429a      	cmp	r2, r3
 8006c78:	d00a      	beq.n	8006c90 <UART_AdvFeatureConfig+0xac>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006c7a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8006c7c:	061b      	lsls	r3, r3, #24
 8006c7e:	d506      	bpl.n	8006c8e <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006c80:	6802      	ldr	r2, [r0, #0]
 8006c82:	6853      	ldr	r3, [r2, #4]
 8006c84:	490d      	ldr	r1, [pc, #52]	; (8006cbc <UART_AdvFeatureConfig+0xd8>)
 8006c86:	400b      	ands	r3, r1
 8006c88:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8006c8a:	430b      	orrs	r3, r1
 8006c8c:	6053      	str	r3, [r2, #4]
}
 8006c8e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006c90:	6802      	ldr	r2, [r0, #0]
 8006c92:	6853      	ldr	r3, [r2, #4]
 8006c94:	490a      	ldr	r1, [pc, #40]	; (8006cc0 <UART_AdvFeatureConfig+0xdc>)
 8006c96:	400b      	ands	r3, r1
 8006c98:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8006c9a:	430b      	orrs	r3, r1
 8006c9c:	6053      	str	r3, [r2, #4]
 8006c9e:	e7ec      	b.n	8006c7a <UART_AdvFeatureConfig+0x96>
 8006ca0:	fffdffff 	.word	0xfffdffff
 8006ca4:	fffeffff 	.word	0xfffeffff
 8006ca8:	fffbffff 	.word	0xfffbffff
 8006cac:	ffff7fff 	.word	0xffff7fff
 8006cb0:	ffffefff 	.word	0xffffefff
 8006cb4:	ffffdfff 	.word	0xffffdfff
 8006cb8:	ffefffff 	.word	0xffefffff
 8006cbc:	fff7ffff 	.word	0xfff7ffff
 8006cc0:	ff9fffff 	.word	0xff9fffff

08006cc4 <UART_WaitOnFlagUntilTimeout>:
{
 8006cc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cc6:	46c6      	mov	lr, r8
 8006cc8:	b500      	push	{lr}
 8006cca:	0006      	movs	r6, r0
 8006ccc:	000c      	movs	r4, r1
 8006cce:	0017      	movs	r7, r2
 8006cd0:	4698      	mov	r8, r3
 8006cd2:	9d06      	ldr	r5, [sp, #24]
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006cd4:	6833      	ldr	r3, [r6, #0]
 8006cd6:	69db      	ldr	r3, [r3, #28]
 8006cd8:	4023      	ands	r3, r4
 8006cda:	1b1b      	subs	r3, r3, r4
 8006cdc:	425a      	negs	r2, r3
 8006cde:	4153      	adcs	r3, r2
 8006ce0:	42bb      	cmp	r3, r7
 8006ce2:	d11e      	bne.n	8006d22 <UART_WaitOnFlagUntilTimeout+0x5e>
    if(Timeout != HAL_MAX_DELAY)
 8006ce4:	1c6b      	adds	r3, r5, #1
 8006ce6:	d0f5      	beq.n	8006cd4 <UART_WaitOnFlagUntilTimeout+0x10>
      if((Timeout == 0) || ((HAL_GetTick()-Tickstart) > Timeout))
 8006ce8:	2d00      	cmp	r5, #0
 8006cea:	d005      	beq.n	8006cf8 <UART_WaitOnFlagUntilTimeout+0x34>
 8006cec:	f7fc f8fe 	bl	8002eec <HAL_GetTick>
 8006cf0:	4643      	mov	r3, r8
 8006cf2:	1ac0      	subs	r0, r0, r3
 8006cf4:	42a8      	cmp	r0, r5
 8006cf6:	d9ed      	bls.n	8006cd4 <UART_WaitOnFlagUntilTimeout+0x10>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006cf8:	6832      	ldr	r2, [r6, #0]
 8006cfa:	6813      	ldr	r3, [r2, #0]
 8006cfc:	490b      	ldr	r1, [pc, #44]	; (8006d2c <UART_WaitOnFlagUntilTimeout+0x68>)
 8006cfe:	400b      	ands	r3, r1
 8006d00:	6013      	str	r3, [r2, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006d02:	6832      	ldr	r2, [r6, #0]
 8006d04:	6893      	ldr	r3, [r2, #8]
 8006d06:	31a3      	adds	r1, #163	; 0xa3
 8006d08:	31ff      	adds	r1, #255	; 0xff
 8006d0a:	438b      	bics	r3, r1
 8006d0c:	6093      	str	r3, [r2, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8006d0e:	2320      	movs	r3, #32
 8006d10:	2269      	movs	r2, #105	; 0x69
 8006d12:	54b3      	strb	r3, [r6, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8006d14:	3201      	adds	r2, #1
 8006d16:	54b3      	strb	r3, [r6, r2]
        __HAL_UNLOCK(huart);
 8006d18:	3348      	adds	r3, #72	; 0x48
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	54f2      	strb	r2, [r6, r3]
        return HAL_TIMEOUT;
 8006d1e:	2003      	movs	r0, #3
 8006d20:	e000      	b.n	8006d24 <UART_WaitOnFlagUntilTimeout+0x60>
  return HAL_OK;
 8006d22:	2000      	movs	r0, #0
}
 8006d24:	bc04      	pop	{r2}
 8006d26:	4690      	mov	r8, r2
 8006d28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d2a:	46c0      	nop			; (mov r8, r8)
 8006d2c:	fffffe5f 	.word	0xfffffe5f

08006d30 <HAL_UART_Transmit>:
{
 8006d30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006d32:	b085      	sub	sp, #20
 8006d34:	0004      	movs	r4, r0
 8006d36:	000e      	movs	r6, r1
 8006d38:	0017      	movs	r7, r2
 8006d3a:	001d      	movs	r5, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8006d3c:	2369      	movs	r3, #105	; 0x69
 8006d3e:	5cc3      	ldrb	r3, [r0, r3]
 8006d40:	2b20      	cmp	r3, #32
 8006d42:	d159      	bne.n	8006df8 <HAL_UART_Transmit+0xc8>
    if((pData == NULL ) || (Size == 0U))
 8006d44:	2900      	cmp	r1, #0
 8006d46:	d05a      	beq.n	8006dfe <HAL_UART_Transmit+0xce>
 8006d48:	2a00      	cmp	r2, #0
 8006d4a:	d05a      	beq.n	8006e02 <HAL_UART_Transmit+0xd2>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d4c:	2380      	movs	r3, #128	; 0x80
 8006d4e:	015b      	lsls	r3, r3, #5
 8006d50:	6882      	ldr	r2, [r0, #8]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	d013      	beq.n	8006d7e <HAL_UART_Transmit+0x4e>
    __HAL_LOCK(huart);
 8006d56:	2368      	movs	r3, #104	; 0x68
 8006d58:	5ce3      	ldrb	r3, [r4, r3]
 8006d5a:	2b01      	cmp	r3, #1
 8006d5c:	d053      	beq.n	8006e06 <HAL_UART_Transmit+0xd6>
 8006d5e:	2368      	movs	r3, #104	; 0x68
 8006d60:	2201      	movs	r2, #1
 8006d62:	54e2      	strb	r2, [r4, r3]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d64:	2300      	movs	r3, #0
 8006d66:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d68:	3369      	adds	r3, #105	; 0x69
 8006d6a:	3220      	adds	r2, #32
 8006d6c:	54e2      	strb	r2, [r4, r3]
    tickstart = HAL_GetTick();
 8006d6e:	f7fc f8bd 	bl	8002eec <HAL_GetTick>
 8006d72:	9003      	str	r0, [sp, #12]
    huart->TxXferSize = Size;
 8006d74:	2350      	movs	r3, #80	; 0x50
 8006d76:	52e7      	strh	r7, [r4, r3]
    huart->TxXferCount = Size;
 8006d78:	3302      	adds	r3, #2
 8006d7a:	52e7      	strh	r7, [r4, r3]
    while(huart->TxXferCount > 0U)
 8006d7c:	e00a      	b.n	8006d94 <HAL_UART_Transmit+0x64>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d7e:	6903      	ldr	r3, [r0, #16]
 8006d80:	2b00      	cmp	r3, #0
 8006d82:	d1e8      	bne.n	8006d56 <HAL_UART_Transmit+0x26>
      if((((uint32_t)pData)&1) != 0)
 8006d84:	07cb      	lsls	r3, r1, #31
 8006d86:	d5e6      	bpl.n	8006d56 <HAL_UART_Transmit+0x26>
        return  HAL_ERROR;
 8006d88:	2001      	movs	r0, #1
 8006d8a:	e036      	b.n	8006dfa <HAL_UART_Transmit+0xca>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8006d8c:	7832      	ldrb	r2, [r6, #0]
 8006d8e:	6823      	ldr	r3, [r4, #0]
 8006d90:	629a      	str	r2, [r3, #40]	; 0x28
 8006d92:	3601      	adds	r6, #1
    while(huart->TxXferCount > 0U)
 8006d94:	2352      	movs	r3, #82	; 0x52
 8006d96:	5ae3      	ldrh	r3, [r4, r3]
 8006d98:	b29b      	uxth	r3, r3
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d01c      	beq.n	8006dd8 <HAL_UART_Transmit+0xa8>
      huart->TxXferCount--;
 8006d9e:	2252      	movs	r2, #82	; 0x52
 8006da0:	5aa3      	ldrh	r3, [r4, r2]
 8006da2:	3b01      	subs	r3, #1
 8006da4:	b29b      	uxth	r3, r3
 8006da6:	52a3      	strh	r3, [r4, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006da8:	9500      	str	r5, [sp, #0]
 8006daa:	9b03      	ldr	r3, [sp, #12]
 8006dac:	2200      	movs	r2, #0
 8006dae:	2180      	movs	r1, #128	; 0x80
 8006db0:	0020      	movs	r0, r4
 8006db2:	f7ff ff87 	bl	8006cc4 <UART_WaitOnFlagUntilTimeout>
 8006db6:	2800      	cmp	r0, #0
 8006db8:	d127      	bne.n	8006e0a <HAL_UART_Transmit+0xda>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006dba:	2380      	movs	r3, #128	; 0x80
 8006dbc:	015b      	lsls	r3, r3, #5
 8006dbe:	68a2      	ldr	r2, [r4, #8]
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	d1e3      	bne.n	8006d8c <HAL_UART_Transmit+0x5c>
 8006dc4:	6923      	ldr	r3, [r4, #16]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d1e0      	bne.n	8006d8c <HAL_UART_Transmit+0x5c>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 8006dca:	8833      	ldrh	r3, [r6, #0]
 8006dcc:	6822      	ldr	r2, [r4, #0]
 8006dce:	05db      	lsls	r3, r3, #23
 8006dd0:	0ddb      	lsrs	r3, r3, #23
 8006dd2:	6293      	str	r3, [r2, #40]	; 0x28
        pData += 2U;
 8006dd4:	3602      	adds	r6, #2
 8006dd6:	e7dd      	b.n	8006d94 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006dd8:	9500      	str	r5, [sp, #0]
 8006dda:	9b03      	ldr	r3, [sp, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	2140      	movs	r1, #64	; 0x40
 8006de0:	0020      	movs	r0, r4
 8006de2:	f7ff ff6f 	bl	8006cc4 <UART_WaitOnFlagUntilTimeout>
 8006de6:	2800      	cmp	r0, #0
 8006de8:	d111      	bne.n	8006e0e <HAL_UART_Transmit+0xde>
    huart->gState = HAL_UART_STATE_READY;
 8006dea:	2369      	movs	r3, #105	; 0x69
 8006dec:	2220      	movs	r2, #32
 8006dee:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(huart);
 8006df0:	3b01      	subs	r3, #1
 8006df2:	2200      	movs	r2, #0
 8006df4:	54e2      	strb	r2, [r4, r3]
    return HAL_OK;
 8006df6:	e000      	b.n	8006dfa <HAL_UART_Transmit+0xca>
    return HAL_BUSY;
 8006df8:	2002      	movs	r0, #2
}
 8006dfa:	b005      	add	sp, #20
 8006dfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8006dfe:	2001      	movs	r0, #1
 8006e00:	e7fb      	b.n	8006dfa <HAL_UART_Transmit+0xca>
 8006e02:	2001      	movs	r0, #1
 8006e04:	e7f9      	b.n	8006dfa <HAL_UART_Transmit+0xca>
    __HAL_LOCK(huart);
 8006e06:	2002      	movs	r0, #2
 8006e08:	e7f7      	b.n	8006dfa <HAL_UART_Transmit+0xca>
        return HAL_TIMEOUT;
 8006e0a:	2003      	movs	r0, #3
 8006e0c:	e7f5      	b.n	8006dfa <HAL_UART_Transmit+0xca>
      return HAL_TIMEOUT;
 8006e0e:	2003      	movs	r0, #3
 8006e10:	e7f3      	b.n	8006dfa <HAL_UART_Transmit+0xca>
	...

08006e14 <HAL_UART_Receive>:
{
 8006e14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006e16:	b085      	sub	sp, #20
 8006e18:	0004      	movs	r4, r0
 8006e1a:	000f      	movs	r7, r1
 8006e1c:	0016      	movs	r6, r2
 8006e1e:	001d      	movs	r5, r3
  if(huart->RxState == HAL_UART_STATE_READY)
 8006e20:	236a      	movs	r3, #106	; 0x6a
 8006e22:	5cc3      	ldrb	r3, [r0, r3]
 8006e24:	2b20      	cmp	r3, #32
 8006e26:	d000      	beq.n	8006e2a <HAL_UART_Receive+0x16>
 8006e28:	e083      	b.n	8006f32 <HAL_UART_Receive+0x11e>
    if((pData == NULL ) || (Size == 0U))
 8006e2a:	2900      	cmp	r1, #0
 8006e2c:	d100      	bne.n	8006e30 <HAL_UART_Receive+0x1c>
 8006e2e:	e083      	b.n	8006f38 <HAL_UART_Receive+0x124>
 8006e30:	2a00      	cmp	r2, #0
 8006e32:	d100      	bne.n	8006e36 <HAL_UART_Receive+0x22>
 8006e34:	e082      	b.n	8006f3c <HAL_UART_Receive+0x128>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e36:	2380      	movs	r3, #128	; 0x80
 8006e38:	015b      	lsls	r3, r3, #5
 8006e3a:	6882      	ldr	r2, [r0, #8]
 8006e3c:	429a      	cmp	r2, r3
 8006e3e:	d021      	beq.n	8006e84 <HAL_UART_Receive+0x70>
    __HAL_LOCK(huart);
 8006e40:	2368      	movs	r3, #104	; 0x68
 8006e42:	5ce3      	ldrb	r3, [r4, r3]
 8006e44:	2b01      	cmp	r3, #1
 8006e46:	d100      	bne.n	8006e4a <HAL_UART_Receive+0x36>
 8006e48:	e07a      	b.n	8006f40 <HAL_UART_Receive+0x12c>
 8006e4a:	2368      	movs	r3, #104	; 0x68
 8006e4c:	2201      	movs	r2, #1
 8006e4e:	54e2      	strb	r2, [r4, r3]
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e50:	2300      	movs	r3, #0
 8006e52:	66e3      	str	r3, [r4, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e54:	336a      	adds	r3, #106	; 0x6a
 8006e56:	3221      	adds	r2, #33	; 0x21
 8006e58:	54e2      	strb	r2, [r4, r3]
    tickstart = HAL_GetTick();
 8006e5a:	f7fc f847 	bl	8002eec <HAL_GetTick>
 8006e5e:	9003      	str	r0, [sp, #12]
    huart->RxXferSize = Size;
 8006e60:	2358      	movs	r3, #88	; 0x58
 8006e62:	52e6      	strh	r6, [r4, r3]
    huart->RxXferCount = Size;
 8006e64:	3302      	adds	r3, #2
 8006e66:	52e6      	strh	r6, [r4, r3]
    UART_MASK_COMPUTATION(huart);
 8006e68:	68a3      	ldr	r3, [r4, #8]
 8006e6a:	2280      	movs	r2, #128	; 0x80
 8006e6c:	0152      	lsls	r2, r2, #5
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d00f      	beq.n	8006e92 <HAL_UART_Receive+0x7e>
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d11c      	bne.n	8006eb0 <HAL_UART_Receive+0x9c>
 8006e76:	6923      	ldr	r3, [r4, #16]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d115      	bne.n	8006ea8 <HAL_UART_Receive+0x94>
 8006e7c:	335c      	adds	r3, #92	; 0x5c
 8006e7e:	22ff      	movs	r2, #255	; 0xff
 8006e80:	52e2      	strh	r2, [r4, r3]
 8006e82:	e019      	b.n	8006eb8 <HAL_UART_Receive+0xa4>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e84:	6903      	ldr	r3, [r0, #16]
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d1da      	bne.n	8006e40 <HAL_UART_Receive+0x2c>
      if((((uint32_t)pData)&1) != 0)
 8006e8a:	07cb      	lsls	r3, r1, #31
 8006e8c:	d5d8      	bpl.n	8006e40 <HAL_UART_Receive+0x2c>
        return  HAL_ERROR;
 8006e8e:	2001      	movs	r0, #1
 8006e90:	e050      	b.n	8006f34 <HAL_UART_Receive+0x120>
    UART_MASK_COMPUTATION(huart);
 8006e92:	6923      	ldr	r3, [r4, #16]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d103      	bne.n	8006ea0 <HAL_UART_Receive+0x8c>
 8006e98:	335c      	adds	r3, #92	; 0x5c
 8006e9a:	4a2b      	ldr	r2, [pc, #172]	; (8006f48 <HAL_UART_Receive+0x134>)
 8006e9c:	52e2      	strh	r2, [r4, r3]
 8006e9e:	e00b      	b.n	8006eb8 <HAL_UART_Receive+0xa4>
 8006ea0:	235c      	movs	r3, #92	; 0x5c
 8006ea2:	22ff      	movs	r2, #255	; 0xff
 8006ea4:	52e2      	strh	r2, [r4, r3]
 8006ea6:	e007      	b.n	8006eb8 <HAL_UART_Receive+0xa4>
 8006ea8:	235c      	movs	r3, #92	; 0x5c
 8006eaa:	227f      	movs	r2, #127	; 0x7f
 8006eac:	52e2      	strh	r2, [r4, r3]
 8006eae:	e003      	b.n	8006eb8 <HAL_UART_Receive+0xa4>
 8006eb0:	2280      	movs	r2, #128	; 0x80
 8006eb2:	0552      	lsls	r2, r2, #21
 8006eb4:	4293      	cmp	r3, r2
 8006eb6:	d002      	beq.n	8006ebe <HAL_UART_Receive+0xaa>
    uhMask = huart->Mask;
 8006eb8:	235c      	movs	r3, #92	; 0x5c
 8006eba:	5ae6      	ldrh	r6, [r4, r3]
    while(huart->RxXferCount > 0U)
 8006ebc:	e010      	b.n	8006ee0 <HAL_UART_Receive+0xcc>
    UART_MASK_COMPUTATION(huart);
 8006ebe:	6923      	ldr	r3, [r4, #16]
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d103      	bne.n	8006ecc <HAL_UART_Receive+0xb8>
 8006ec4:	335c      	adds	r3, #92	; 0x5c
 8006ec6:	227f      	movs	r2, #127	; 0x7f
 8006ec8:	52e2      	strh	r2, [r4, r3]
 8006eca:	e7f5      	b.n	8006eb8 <HAL_UART_Receive+0xa4>
 8006ecc:	235c      	movs	r3, #92	; 0x5c
 8006ece:	223f      	movs	r2, #63	; 0x3f
 8006ed0:	52e2      	strh	r2, [r4, r3]
 8006ed2:	e7f1      	b.n	8006eb8 <HAL_UART_Receive+0xa4>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8006ed4:	6823      	ldr	r3, [r4, #0]
 8006ed6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ed8:	b2f2      	uxtb	r2, r6
 8006eda:	4013      	ands	r3, r2
 8006edc:	703b      	strb	r3, [r7, #0]
 8006ede:	3701      	adds	r7, #1
    while(huart->RxXferCount > 0U)
 8006ee0:	235a      	movs	r3, #90	; 0x5a
 8006ee2:	5ae3      	ldrh	r3, [r4, r3]
 8006ee4:	b29b      	uxth	r3, r3
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d01b      	beq.n	8006f22 <HAL_UART_Receive+0x10e>
      huart->RxXferCount--;
 8006eea:	225a      	movs	r2, #90	; 0x5a
 8006eec:	5aa3      	ldrh	r3, [r4, r2]
 8006eee:	3b01      	subs	r3, #1
 8006ef0:	b29b      	uxth	r3, r3
 8006ef2:	52a3      	strh	r3, [r4, r2]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8006ef4:	9500      	str	r5, [sp, #0]
 8006ef6:	9b03      	ldr	r3, [sp, #12]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	2120      	movs	r1, #32
 8006efc:	0020      	movs	r0, r4
 8006efe:	f7ff fee1 	bl	8006cc4 <UART_WaitOnFlagUntilTimeout>
 8006f02:	2800      	cmp	r0, #0
 8006f04:	d11e      	bne.n	8006f44 <HAL_UART_Receive+0x130>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f06:	2380      	movs	r3, #128	; 0x80
 8006f08:	015b      	lsls	r3, r3, #5
 8006f0a:	68a2      	ldr	r2, [r4, #8]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d1e1      	bne.n	8006ed4 <HAL_UART_Receive+0xc0>
 8006f10:	6923      	ldr	r3, [r4, #16]
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d1de      	bne.n	8006ed4 <HAL_UART_Receive+0xc0>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8006f16:	6823      	ldr	r3, [r4, #0]
 8006f18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1a:	4033      	ands	r3, r6
 8006f1c:	803b      	strh	r3, [r7, #0]
        pData +=2U;
 8006f1e:	3702      	adds	r7, #2
 8006f20:	e7de      	b.n	8006ee0 <HAL_UART_Receive+0xcc>
    huart->RxState = HAL_UART_STATE_READY;
 8006f22:	336a      	adds	r3, #106	; 0x6a
 8006f24:	2220      	movs	r2, #32
 8006f26:	54e2      	strb	r2, [r4, r3]
    __HAL_UNLOCK(huart);
 8006f28:	3b02      	subs	r3, #2
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	54e2      	strb	r2, [r4, r3]
    return HAL_OK;
 8006f2e:	2000      	movs	r0, #0
 8006f30:	e000      	b.n	8006f34 <HAL_UART_Receive+0x120>
    return HAL_BUSY;
 8006f32:	2002      	movs	r0, #2
}
 8006f34:	b005      	add	sp, #20
 8006f36:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8006f38:	2001      	movs	r0, #1
 8006f3a:	e7fb      	b.n	8006f34 <HAL_UART_Receive+0x120>
 8006f3c:	2001      	movs	r0, #1
 8006f3e:	e7f9      	b.n	8006f34 <HAL_UART_Receive+0x120>
    __HAL_LOCK(huart);
 8006f40:	2002      	movs	r0, #2
 8006f42:	e7f7      	b.n	8006f34 <HAL_UART_Receive+0x120>
        return HAL_TIMEOUT;
 8006f44:	2003      	movs	r0, #3
 8006f46:	e7f5      	b.n	8006f34 <HAL_UART_Receive+0x120>
 8006f48:	000001ff 	.word	0x000001ff

08006f4c <UART_CheckIdleState>:
{
 8006f4c:	b530      	push	{r4, r5, lr}
 8006f4e:	b083      	sub	sp, #12
 8006f50:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006f52:	2300      	movs	r3, #0
 8006f54:	66c3      	str	r3, [r0, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8006f56:	f7fb ffc9 	bl	8002eec <HAL_GetTick>
 8006f5a:	0005      	movs	r5, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006f5c:	6823      	ldr	r3, [r4, #0]
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	071b      	lsls	r3, r3, #28
 8006f62:	d40e      	bmi.n	8006f82 <UART_CheckIdleState+0x36>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006f64:	6823      	ldr	r3, [r4, #0]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	075b      	lsls	r3, r3, #29
 8006f6a:	d417      	bmi.n	8006f9c <UART_CheckIdleState+0x50>
  huart->gState  = HAL_UART_STATE_READY;
 8006f6c:	2320      	movs	r3, #32
 8006f6e:	2269      	movs	r2, #105	; 0x69
 8006f70:	54a3      	strb	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8006f72:	3201      	adds	r2, #1
 8006f74:	54a3      	strb	r3, [r4, r2]
  __HAL_UNLOCK(huart);
 8006f76:	3348      	adds	r3, #72	; 0x48
 8006f78:	2200      	movs	r2, #0
 8006f7a:	54e2      	strb	r2, [r4, r3]
  return HAL_OK;
 8006f7c:	2000      	movs	r0, #0
}
 8006f7e:	b003      	add	sp, #12
 8006f80:	bd30      	pop	{r4, r5, pc}
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f82:	2180      	movs	r1, #128	; 0x80
 8006f84:	4b0c      	ldr	r3, [pc, #48]	; (8006fb8 <UART_CheckIdleState+0x6c>)
 8006f86:	9300      	str	r3, [sp, #0]
 8006f88:	0003      	movs	r3, r0
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	0389      	lsls	r1, r1, #14
 8006f8e:	0020      	movs	r0, r4
 8006f90:	f7ff fe98 	bl	8006cc4 <UART_WaitOnFlagUntilTimeout>
 8006f94:	2800      	cmp	r0, #0
 8006f96:	d0e5      	beq.n	8006f64 <UART_CheckIdleState+0x18>
      return HAL_TIMEOUT;
 8006f98:	2003      	movs	r0, #3
 8006f9a:	e7f0      	b.n	8006f7e <UART_CheckIdleState+0x32>
    if(UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006f9c:	2180      	movs	r1, #128	; 0x80
 8006f9e:	4b06      	ldr	r3, [pc, #24]	; (8006fb8 <UART_CheckIdleState+0x6c>)
 8006fa0:	9300      	str	r3, [sp, #0]
 8006fa2:	002b      	movs	r3, r5
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	03c9      	lsls	r1, r1, #15
 8006fa8:	0020      	movs	r0, r4
 8006faa:	f7ff fe8b 	bl	8006cc4 <UART_WaitOnFlagUntilTimeout>
 8006fae:	2800      	cmp	r0, #0
 8006fb0:	d0dc      	beq.n	8006f6c <UART_CheckIdleState+0x20>
      return HAL_TIMEOUT;
 8006fb2:	2003      	movs	r0, #3
 8006fb4:	e7e3      	b.n	8006f7e <UART_CheckIdleState+0x32>
 8006fb6:	46c0      	nop			; (mov r8, r8)
 8006fb8:	01ffffff 	.word	0x01ffffff

08006fbc <HAL_UART_Init>:
{
 8006fbc:	b510      	push	{r4, lr}
 8006fbe:	1e04      	subs	r4, r0, #0
  if(huart == NULL)
 8006fc0:	d030      	beq.n	8007024 <HAL_UART_Init+0x68>
  if(huart->gState == HAL_UART_STATE_RESET)
 8006fc2:	2369      	movs	r3, #105	; 0x69
 8006fc4:	5cc3      	ldrb	r3, [r0, r3]
 8006fc6:	2b00      	cmp	r3, #0
 8006fc8:	d022      	beq.n	8007010 <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 8006fca:	2369      	movs	r3, #105	; 0x69
 8006fcc:	2224      	movs	r2, #36	; 0x24
 8006fce:	54e2      	strb	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 8006fd0:	6822      	ldr	r2, [r4, #0]
 8006fd2:	6813      	ldr	r3, [r2, #0]
 8006fd4:	2101      	movs	r1, #1
 8006fd6:	438b      	bics	r3, r1
 8006fd8:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006fda:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d11d      	bne.n	800701c <HAL_UART_Init+0x60>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006fe0:	0020      	movs	r0, r4
 8006fe2:	f7ff fc53 	bl	800688c <UART_SetConfig>
 8006fe6:	2801      	cmp	r0, #1
 8006fe8:	d011      	beq.n	800700e <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006fea:	6822      	ldr	r2, [r4, #0]
 8006fec:	6853      	ldr	r3, [r2, #4]
 8006fee:	490e      	ldr	r1, [pc, #56]	; (8007028 <HAL_UART_Init+0x6c>)
 8006ff0:	400b      	ands	r3, r1
 8006ff2:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ff4:	6822      	ldr	r2, [r4, #0]
 8006ff6:	6893      	ldr	r3, [r2, #8]
 8006ff8:	212a      	movs	r1, #42	; 0x2a
 8006ffa:	438b      	bics	r3, r1
 8006ffc:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8006ffe:	6822      	ldr	r2, [r4, #0]
 8007000:	6813      	ldr	r3, [r2, #0]
 8007002:	3929      	subs	r1, #41	; 0x29
 8007004:	430b      	orrs	r3, r1
 8007006:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8007008:	0020      	movs	r0, r4
 800700a:	f7ff ff9f 	bl	8006f4c <UART_CheckIdleState>
}
 800700e:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8007010:	3368      	adds	r3, #104	; 0x68
 8007012:	2200      	movs	r2, #0
 8007014:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8007016:	f001 fb3f 	bl	8008698 <HAL_UART_MspInit>
 800701a:	e7d6      	b.n	8006fca <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 800701c:	0020      	movs	r0, r4
 800701e:	f7ff fde1 	bl	8006be4 <UART_AdvFeatureConfig>
 8007022:	e7dd      	b.n	8006fe0 <HAL_UART_Init+0x24>
    return HAL_ERROR;
 8007024:	2001      	movs	r0, #1
 8007026:	e7f2      	b.n	800700e <HAL_UART_Init+0x52>
 8007028:	ffffb7ff 	.word	0xffffb7ff

0800702c <HAL_UARTEx_WakeupCallback>:
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800702c:	4770      	bx	lr
	...

08007030 <test_adc>:
 *      Author: Sylvain
 */

#include "adc.h"

void test_adc(state etat){
 8007030:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007032:	b08b      	sub	sp, #44	; 0x2c
	uint16_t value_IN1, value_TEMP, value_CALIB,value_DAC=0;
	uint16_t tab_value_DAC[]={0,500,1000,1500,2000,2500,3000,3500,4000,4095};
 8007034:	a905      	add	r1, sp, #20
 8007036:	4cb7      	ldr	r4, [pc, #732]	; (8007314 <test_adc+0x2e4>)
 8007038:	000b      	movs	r3, r1
 800703a:	0022      	movs	r2, r4
 800703c:	ca32      	ldmia	r2!, {r1, r4, r5}
 800703e:	c332      	stmia	r3!, {r1, r4, r5}
 8007040:	ca12      	ldmia	r2!, {r1, r4}
 8007042:	c312      	stmia	r3!, {r1, r4}
	int32_t temperature;
	uint32_t i;
	float tension;

	switch(etat){
 8007044:	2806      	cmp	r0, #6
 8007046:	d006      	beq.n	8007056 <test_adc+0x26>
 8007048:	2807      	cmp	r0, #7
 800704a:	d100      	bne.n	800704e <test_adc+0x1e>
 800704c:	e0d4      	b.n	80071f8 <test_adc+0x1c8>
 800704e:	2805      	cmp	r0, #5
 8007050:	d05d      	beq.n	800710e <test_adc+0xde>
			AttenteSortieEtat=0;
			break;

	}

}
 8007052:	b00b      	add	sp, #44	; 0x2c
 8007054:	bdf0      	pop	{r4, r5, r6, r7, pc}
			PRINTF(RED);
 8007056:	48b0      	ldr	r0, [pc, #704]	; (8007318 <test_adc+0x2e8>)
 8007058:	f000 feb6 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("ADC : Lecture analogique channel IN1\r\n");
 800705c:	48af      	ldr	r0, [pc, #700]	; (800731c <test_adc+0x2ec>)
 800705e:	f000 feb3 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("Relier DAC_OUT [PA4 / A2]  a IN1 [PA1 / A1] \r\n");
 8007062:	48af      	ldr	r0, [pc, #700]	; (8007320 <test_adc+0x2f0>)
 8007064:	f000 feb0 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF(BLACK);
 8007068:	48ae      	ldr	r0, [pc, #696]	; (8007324 <test_adc+0x2f4>)
 800706a:	f000 fead 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("Press enter to Hold one acquisition\r\n");
 800706e:	48ae      	ldr	r0, [pc, #696]	; (8007328 <test_adc+0x2f8>)
 8007070:	f000 feaa 	bl	8007dc8 <VirtualCOM_Transmit>
			SortieEtat=0;
 8007074:	4bad      	ldr	r3, [pc, #692]	; (800732c <test_adc+0x2fc>)
 8007076:	2200      	movs	r2, #0
 8007078:	701a      	strb	r2, [r3, #0]
	uint16_t value_IN1, value_TEMP, value_CALIB,value_DAC=0;
 800707a:	2400      	movs	r4, #0
			while(SortieEtat==0){
 800707c:	e039      	b.n	80070f2 <test_adc+0xc2>
				HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R,value_DAC);
 800707e:	0023      	movs	r3, r4
 8007080:	2200      	movs	r2, #0
 8007082:	2100      	movs	r1, #0
 8007084:	48aa      	ldr	r0, [pc, #680]	; (8007330 <test_adc+0x300>)
 8007086:	f7fc fb87 	bl	8003798 <HAL_DAC_SetValue>
				HAL_Delay(4);
 800708a:	2004      	movs	r0, #4
 800708c:	f7fb ff34 	bl	8002ef8 <HAL_Delay>
				value_DAC=(value_DAC+20)%4096;
 8007090:	3414      	adds	r4, #20
 8007092:	17e3      	asrs	r3, r4, #31
 8007094:	0d1b      	lsrs	r3, r3, #20
 8007096:	18e4      	adds	r4, r4, r3
 8007098:	0524      	lsls	r4, r4, #20
 800709a:	0d24      	lsrs	r4, r4, #20
 800709c:	1ae4      	subs	r4, r4, r3
 800709e:	b2a4      	uxth	r4, r4
				HAL_ADC_Start(&hadc);
 80070a0:	4da4      	ldr	r5, [pc, #656]	; (8007334 <test_adc+0x304>)
 80070a2:	0028      	movs	r0, r5
 80070a4:	f7fc f8e2 	bl	800326c <HAL_ADC_Start>
				HAL_ADC_PollForConversion(&hadc,HAL_MAX_DELAY);
 80070a8:	2101      	movs	r1, #1
 80070aa:	4249      	negs	r1, r1
 80070ac:	0028      	movs	r0, r5
 80070ae:	f7fc f92f 	bl	8003310 <HAL_ADC_PollForConversion>
				value_IN1=HAL_ADC_GetValue(&hadc);
 80070b2:	0028      	movs	r0, r5
 80070b4:	f7fc f98c 	bl	80033d0 <HAL_ADC_GetValue>
				tension=value_IN1*3.3/4096;
 80070b8:	0405      	lsls	r5, r0, #16
 80070ba:	0c2d      	lsrs	r5, r5, #16
 80070bc:	0028      	movs	r0, r5
 80070be:	f7fb fc7d 	bl	80029bc <__aeabi_i2d>
 80070c2:	4a9d      	ldr	r2, [pc, #628]	; (8007338 <test_adc+0x308>)
 80070c4:	4b9d      	ldr	r3, [pc, #628]	; (800733c <test_adc+0x30c>)
 80070c6:	f7fa fe6d 	bl	8001da4 <__aeabi_dmul>
 80070ca:	2200      	movs	r2, #0
 80070cc:	4b9c      	ldr	r3, [pc, #624]	; (8007340 <test_adc+0x310>)
 80070ce:	f7fa fe69 	bl	8001da4 <__aeabi_dmul>
 80070d2:	f7fb fd31 	bl	8002b38 <__aeabi_d2f>
				PRINTF("Tension : %5.3f Volt \t ADC[%4u] \t\t                  \r", tension, value_IN1);
 80070d6:	f7fb fcdd 	bl	8002a94 <__aeabi_f2d>
 80070da:	0002      	movs	r2, r0
 80070dc:	000b      	movs	r3, r1
 80070de:	9500      	str	r5, [sp, #0]
 80070e0:	4898      	ldr	r0, [pc, #608]	; (8007344 <test_adc+0x314>)
 80070e2:	f000 fe71 	bl	8007dc8 <VirtualCOM_Transmit>
				HAL_Delay(100);
 80070e6:	2064      	movs	r0, #100	; 0x64
 80070e8:	f7fb ff06 	bl	8002ef8 <HAL_Delay>
				AttenteSortieEtat=1;
 80070ec:	4b96      	ldr	r3, [pc, #600]	; (8007348 <test_adc+0x318>)
 80070ee:	2201      	movs	r2, #1
 80070f0:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 80070f2:	4b8e      	ldr	r3, [pc, #568]	; (800732c <test_adc+0x2fc>)
 80070f4:	781b      	ldrb	r3, [r3, #0]
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d0c1      	beq.n	800707e <test_adc+0x4e>
			AttenteSortieEtat=0;
 80070fa:	4b93      	ldr	r3, [pc, #588]	; (8007348 <test_adc+0x318>)
 80070fc:	2200      	movs	r2, #0
 80070fe:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Stop(&hadc);
 8007100:	488c      	ldr	r0, [pc, #560]	; (8007334 <test_adc+0x304>)
 8007102:	f7fc f8e3 	bl	80032cc <HAL_ADC_Stop>
			PRINTF("\r\n");
 8007106:	4891      	ldr	r0, [pc, #580]	; (800734c <test_adc+0x31c>)
 8007108:	f000 fe5e 	bl	8007dc8 <VirtualCOM_Transmit>
			break;
 800710c:	e7a1      	b.n	8007052 <test_adc+0x22>
			PRINTF(RED);
 800710e:	4882      	ldr	r0, [pc, #520]	; (8007318 <test_adc+0x2e8>)
 8007110:	f000 fe5a 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("ADC : Lecture IN1 et Lecture Temperature Sensor (Internal)\r\n");
 8007114:	488e      	ldr	r0, [pc, #568]	; (8007350 <test_adc+0x320>)
 8007116:	f000 fe57 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF(BLACK);
 800711a:	4882      	ldr	r0, [pc, #520]	; (8007324 <test_adc+0x2f4>)
 800711c:	f000 fe54 	bl	8007dc8 <VirtualCOM_Transmit>
			SortieEtat=0;
 8007120:	4b82      	ldr	r3, [pc, #520]	; (800732c <test_adc+0x2fc>)
 8007122:	2200      	movs	r2, #0
 8007124:	701a      	strb	r2, [r3, #0]
	uint16_t value_IN1, value_TEMP, value_CALIB,value_DAC=0;
 8007126:	2400      	movs	r4, #0
			while(SortieEtat==0){
 8007128:	e058      	b.n	80071dc <test_adc+0x1ac>
				HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R,value_DAC);
 800712a:	0023      	movs	r3, r4
 800712c:	2200      	movs	r2, #0
 800712e:	2100      	movs	r1, #0
 8007130:	487f      	ldr	r0, [pc, #508]	; (8007330 <test_adc+0x300>)
 8007132:	f7fc fb31 	bl	8003798 <HAL_DAC_SetValue>
				HAL_Delay(4);
 8007136:	2004      	movs	r0, #4
 8007138:	f7fb fede 	bl	8002ef8 <HAL_Delay>
				value_DAC=(value_DAC+500)%4096;
 800713c:	34f5      	adds	r4, #245	; 0xf5
 800713e:	34ff      	adds	r4, #255	; 0xff
 8007140:	17e3      	asrs	r3, r4, #31
 8007142:	0d1b      	lsrs	r3, r3, #20
 8007144:	18e4      	adds	r4, r4, r3
 8007146:	0524      	lsls	r4, r4, #20
 8007148:	0d24      	lsrs	r4, r4, #20
 800714a:	1ae4      	subs	r4, r4, r3
 800714c:	b2a4      	uxth	r4, r4
				HAL_ADC_Start(&hadc);
 800714e:	4e79      	ldr	r6, [pc, #484]	; (8007334 <test_adc+0x304>)
 8007150:	0030      	movs	r0, r6
 8007152:	f7fc f88b 	bl	800326c <HAL_ADC_Start>
				HAL_ADC_PollForConversion(&hadc,1000);
 8007156:	27fa      	movs	r7, #250	; 0xfa
 8007158:	00bf      	lsls	r7, r7, #2
 800715a:	0039      	movs	r1, r7
 800715c:	0030      	movs	r0, r6
 800715e:	f7fc f8d7 	bl	8003310 <HAL_ADC_PollForConversion>
				value_IN1=HAL_ADC_GetValue(&hadc);
 8007162:	0030      	movs	r0, r6
 8007164:	f7fc f934 	bl	80033d0 <HAL_ADC_GetValue>
 8007168:	0005      	movs	r5, r0
				HAL_ADC_PollForConversion(&hadc,1000);
 800716a:	0039      	movs	r1, r7
 800716c:	0030      	movs	r0, r6
 800716e:	f7fc f8cf 	bl	8003310 <HAL_ADC_PollForConversion>
				value_TEMP=HAL_ADC_GetValue(&hadc);
 8007172:	0030      	movs	r0, r6
 8007174:	f7fc f92c 	bl	80033d0 <HAL_ADC_GetValue>
 8007178:	0006      	movs	r6, r0
				tension=value_IN1*3.3/4096;
 800717a:	042d      	lsls	r5, r5, #16
 800717c:	0c2d      	lsrs	r5, r5, #16
 800717e:	0028      	movs	r0, r5
 8007180:	f7fb fc1c 	bl	80029bc <__aeabi_i2d>
 8007184:	4a6c      	ldr	r2, [pc, #432]	; (8007338 <test_adc+0x308>)
 8007186:	4b6d      	ldr	r3, [pc, #436]	; (800733c <test_adc+0x30c>)
 8007188:	f7fa fe0c 	bl	8001da4 <__aeabi_dmul>
 800718c:	2200      	movs	r2, #0
 800718e:	4b6c      	ldr	r3, [pc, #432]	; (8007340 <test_adc+0x310>)
 8007190:	f7fa fe08 	bl	8001da4 <__aeabi_dmul>
 8007194:	f7fb fcd0 	bl	8002b38 <__aeabi_d2f>
 8007198:	1c07      	adds	r7, r0, #0
				temperature = ( (130-30) * (value_TEMP - *TS_CAL1_ADDR) / (*TS_CAL2_ADDR - *TS_CAL1_ADDR) ) + 30;
 800719a:	0436      	lsls	r6, r6, #16
 800719c:	0c36      	lsrs	r6, r6, #16
 800719e:	4b6d      	ldr	r3, [pc, #436]	; (8007354 <test_adc+0x324>)
 80071a0:	881b      	ldrh	r3, [r3, #0]
 80071a2:	1af2      	subs	r2, r6, r3
 80071a4:	2064      	movs	r0, #100	; 0x64
 80071a6:	4350      	muls	r0, r2
 80071a8:	4a6b      	ldr	r2, [pc, #428]	; (8007358 <test_adc+0x328>)
 80071aa:	8811      	ldrh	r1, [r2, #0]
 80071ac:	1ac9      	subs	r1, r1, r3
 80071ae:	f7f9 f847 	bl	8000240 <__divsi3>
 80071b2:	0001      	movs	r1, r0
 80071b4:	311e      	adds	r1, #30
				PRINTF("Temperature :\t%5d Celsius\tADC[%4u]                   \n\r", temperature, value_TEMP);
 80071b6:	0032      	movs	r2, r6
 80071b8:	4868      	ldr	r0, [pc, #416]	; (800735c <test_adc+0x32c>)
 80071ba:	f000 fe05 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("Tension :\t%5.3f Volt\tADC[%4u]                   \n\r\r\n", tension,  value_IN1);
 80071be:	1c38      	adds	r0, r7, #0
 80071c0:	f7fb fc68 	bl	8002a94 <__aeabi_f2d>
 80071c4:	0002      	movs	r2, r0
 80071c6:	000b      	movs	r3, r1
 80071c8:	9500      	str	r5, [sp, #0]
 80071ca:	4865      	ldr	r0, [pc, #404]	; (8007360 <test_adc+0x330>)
 80071cc:	f000 fdfc 	bl	8007dc8 <VirtualCOM_Transmit>
				HAL_Delay(3000);
 80071d0:	4864      	ldr	r0, [pc, #400]	; (8007364 <test_adc+0x334>)
 80071d2:	f7fb fe91 	bl	8002ef8 <HAL_Delay>
				AttenteSortieEtat=1;
 80071d6:	4b5c      	ldr	r3, [pc, #368]	; (8007348 <test_adc+0x318>)
 80071d8:	2201      	movs	r2, #1
 80071da:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 80071dc:	4b53      	ldr	r3, [pc, #332]	; (800732c <test_adc+0x2fc>)
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	2b00      	cmp	r3, #0
 80071e2:	d0a2      	beq.n	800712a <test_adc+0xfa>
			AttenteSortieEtat=0;
 80071e4:	4b58      	ldr	r3, [pc, #352]	; (8007348 <test_adc+0x318>)
 80071e6:	2200      	movs	r2, #0
 80071e8:	701a      	strb	r2, [r3, #0]
			HAL_ADC_Stop(&hadc);
 80071ea:	4852      	ldr	r0, [pc, #328]	; (8007334 <test_adc+0x304>)
 80071ec:	f7fc f86e 	bl	80032cc <HAL_ADC_Stop>
			PRINTF("\r\n");
 80071f0:	4856      	ldr	r0, [pc, #344]	; (800734c <test_adc+0x31c>)
 80071f2:	f000 fde9 	bl	8007dc8 <VirtualCOM_Transmit>
			break;
 80071f6:	e72c      	b.n	8007052 <test_adc+0x22>
			PRINTF("Conversion AVANT Calibration\r\n");
 80071f8:	485b      	ldr	r0, [pc, #364]	; (8007368 <test_adc+0x338>)
 80071fa:	f000 fde5 	bl	8007dc8 <VirtualCOM_Transmit>
			for(i=0;i<10;i++){
 80071fe:	2600      	movs	r6, #0
 8007200:	e032      	b.n	8007268 <test_adc+0x238>
						HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R,tab_value_DAC[i]);
 8007202:	0072      	lsls	r2, r6, #1
 8007204:	ab05      	add	r3, sp, #20
 8007206:	5ad7      	ldrh	r7, [r2, r3]
 8007208:	003b      	movs	r3, r7
 800720a:	2200      	movs	r2, #0
 800720c:	2100      	movs	r1, #0
 800720e:	4848      	ldr	r0, [pc, #288]	; (8007330 <test_adc+0x300>)
 8007210:	f7fc fac2 	bl	8003798 <HAL_DAC_SetValue>
						HAL_Delay(4);
 8007214:	2004      	movs	r0, #4
 8007216:	f7fb fe6f 	bl	8002ef8 <HAL_Delay>
						HAL_ADC_Start(&hadc);
 800721a:	4d46      	ldr	r5, [pc, #280]	; (8007334 <test_adc+0x304>)
 800721c:	0028      	movs	r0, r5
 800721e:	f7fc f825 	bl	800326c <HAL_ADC_Start>
						HAL_ADC_PollForConversion(&hadc,HAL_MAX_DELAY);
 8007222:	2101      	movs	r1, #1
 8007224:	4249      	negs	r1, r1
 8007226:	0028      	movs	r0, r5
 8007228:	f7fc f872 	bl	8003310 <HAL_ADC_PollForConversion>
						value_IN1=HAL_ADC_GetValue(&hadc);
 800722c:	0028      	movs	r0, r5
 800722e:	f7fc f8cf 	bl	80033d0 <HAL_ADC_GetValue>
						PRINTF("DAC[%4u]\tADC[%4u]\tDAC-ADC[%4d][%6.1f mV]   \t\t\t\t  \r\n",tab_value_DAC[i],value_IN1,(int32_t)tab_value_DAC[i]-(int32_t)value_IN1, ((int32_t)tab_value_DAC[i]-(int32_t)value_IN1)*3300.0/4096);
 8007232:	0404      	lsls	r4, r0, #16
 8007234:	0c24      	lsrs	r4, r4, #16
 8007236:	1b3b      	subs	r3, r7, r4
 8007238:	9303      	str	r3, [sp, #12]
 800723a:	0018      	movs	r0, r3
 800723c:	f7fb fbbe 	bl	80029bc <__aeabi_i2d>
 8007240:	2200      	movs	r2, #0
 8007242:	4b4a      	ldr	r3, [pc, #296]	; (800736c <test_adc+0x33c>)
 8007244:	f7fa fdae 	bl	8001da4 <__aeabi_dmul>
 8007248:	2200      	movs	r2, #0
 800724a:	4b3d      	ldr	r3, [pc, #244]	; (8007340 <test_adc+0x310>)
 800724c:	f7fa fdaa 	bl	8001da4 <__aeabi_dmul>
 8007250:	9000      	str	r0, [sp, #0]
 8007252:	9101      	str	r1, [sp, #4]
 8007254:	9b03      	ldr	r3, [sp, #12]
 8007256:	0022      	movs	r2, r4
 8007258:	0039      	movs	r1, r7
 800725a:	4845      	ldr	r0, [pc, #276]	; (8007370 <test_adc+0x340>)
 800725c:	f000 fdb4 	bl	8007dc8 <VirtualCOM_Transmit>
						HAL_ADC_Stop(&hadc);
 8007260:	0028      	movs	r0, r5
 8007262:	f7fc f833 	bl	80032cc <HAL_ADC_Stop>
			for(i=0;i<10;i++){
 8007266:	3601      	adds	r6, #1
 8007268:	2e09      	cmp	r6, #9
 800726a:	d9ca      	bls.n	8007202 <test_adc+0x1d2>
			PRINTF("\r\nConversion APRES Calibration\r\n");
 800726c:	4841      	ldr	r0, [pc, #260]	; (8007374 <test_adc+0x344>)
 800726e:	f000 fdab 	bl	8007dc8 <VirtualCOM_Transmit>
			HAL_ADCEx_Calibration_Start(&hadc,ADC_SINGLE_ENDED);
 8007272:	4c30      	ldr	r4, [pc, #192]	; (8007334 <test_adc+0x304>)
 8007274:	2100      	movs	r1, #0
 8007276:	0020      	movs	r0, r4
 8007278:	f7fc f91e 	bl	80034b8 <HAL_ADCEx_Calibration_Start>
			value_CALIB=HAL_ADCEx_Calibration_GetValue(&hadc,ADC_SINGLE_ENDED);
 800727c:	2100      	movs	r1, #0
 800727e:	0020      	movs	r0, r4
 8007280:	f7fc f96e 	bl	8003560 <HAL_ADCEx_Calibration_GetValue>
			PRINTF("Calibrating process...... valeur : %u \r\n", value_CALIB);
 8007284:	0401      	lsls	r1, r0, #16
 8007286:	0c09      	lsrs	r1, r1, #16
 8007288:	483b      	ldr	r0, [pc, #236]	; (8007378 <test_adc+0x348>)
 800728a:	f000 fd9d 	bl	8007dc8 <VirtualCOM_Transmit>
			for(i=0;i<10;i++){
 800728e:	2600      	movs	r6, #0
 8007290:	e032      	b.n	80072f8 <test_adc+0x2c8>
				HAL_DAC_SetValue(&hdac,DAC_CHANNEL_1,DAC_ALIGN_12B_R,tab_value_DAC[i]);
 8007292:	0072      	lsls	r2, r6, #1
 8007294:	ab05      	add	r3, sp, #20
 8007296:	5ad7      	ldrh	r7, [r2, r3]
 8007298:	003b      	movs	r3, r7
 800729a:	2200      	movs	r2, #0
 800729c:	2100      	movs	r1, #0
 800729e:	4824      	ldr	r0, [pc, #144]	; (8007330 <test_adc+0x300>)
 80072a0:	f7fc fa7a 	bl	8003798 <HAL_DAC_SetValue>
				HAL_Delay(4);
 80072a4:	2004      	movs	r0, #4
 80072a6:	f7fb fe27 	bl	8002ef8 <HAL_Delay>
				HAL_ADC_Start(&hadc);
 80072aa:	4d22      	ldr	r5, [pc, #136]	; (8007334 <test_adc+0x304>)
 80072ac:	0028      	movs	r0, r5
 80072ae:	f7fb ffdd 	bl	800326c <HAL_ADC_Start>
				HAL_ADC_PollForConversion(&hadc,HAL_MAX_DELAY);
 80072b2:	2101      	movs	r1, #1
 80072b4:	4249      	negs	r1, r1
 80072b6:	0028      	movs	r0, r5
 80072b8:	f7fc f82a 	bl	8003310 <HAL_ADC_PollForConversion>
				value_IN1=HAL_ADC_GetValue(&hadc);
 80072bc:	0028      	movs	r0, r5
 80072be:	f7fc f887 	bl	80033d0 <HAL_ADC_GetValue>
				PRINTF("DAC[%4u]\tADC[%4u]\tDAC-ADC[%4d][%6.1f mV]   \t\t\t\t  \r\n",tab_value_DAC[i],value_IN1,(int32_t)tab_value_DAC[i]-(int32_t)value_IN1, ((int32_t)tab_value_DAC[i]-(int32_t)value_IN1)*3300.0/4096);
 80072c2:	0404      	lsls	r4, r0, #16
 80072c4:	0c24      	lsrs	r4, r4, #16
 80072c6:	1b3b      	subs	r3, r7, r4
 80072c8:	9303      	str	r3, [sp, #12]
 80072ca:	0018      	movs	r0, r3
 80072cc:	f7fb fb76 	bl	80029bc <__aeabi_i2d>
 80072d0:	2200      	movs	r2, #0
 80072d2:	4b26      	ldr	r3, [pc, #152]	; (800736c <test_adc+0x33c>)
 80072d4:	f7fa fd66 	bl	8001da4 <__aeabi_dmul>
 80072d8:	2200      	movs	r2, #0
 80072da:	4b19      	ldr	r3, [pc, #100]	; (8007340 <test_adc+0x310>)
 80072dc:	f7fa fd62 	bl	8001da4 <__aeabi_dmul>
 80072e0:	9000      	str	r0, [sp, #0]
 80072e2:	9101      	str	r1, [sp, #4]
 80072e4:	9b03      	ldr	r3, [sp, #12]
 80072e6:	0022      	movs	r2, r4
 80072e8:	0039      	movs	r1, r7
 80072ea:	4821      	ldr	r0, [pc, #132]	; (8007370 <test_adc+0x340>)
 80072ec:	f000 fd6c 	bl	8007dc8 <VirtualCOM_Transmit>
				HAL_ADC_Stop(&hadc);
 80072f0:	0028      	movs	r0, r5
 80072f2:	f7fb ffeb 	bl	80032cc <HAL_ADC_Stop>
			for(i=0;i<10;i++){
 80072f6:	3601      	adds	r6, #1
 80072f8:	2e09      	cmp	r6, #9
 80072fa:	d9ca      	bls.n	8007292 <test_adc+0x262>
			SortieEtat=0;
 80072fc:	4b0b      	ldr	r3, [pc, #44]	; (800732c <test_adc+0x2fc>)
 80072fe:	2200      	movs	r2, #0
 8007300:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0);
 8007302:	4b0a      	ldr	r3, [pc, #40]	; (800732c <test_adc+0x2fc>)
 8007304:	781b      	ldrb	r3, [r3, #0]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d0fb      	beq.n	8007302 <test_adc+0x2d2>
			AttenteSortieEtat=0;
 800730a:	4b0f      	ldr	r3, [pc, #60]	; (8007348 <test_adc+0x318>)
 800730c:	2200      	movs	r2, #0
 800730e:	701a      	strb	r2, [r3, #0]
}
 8007310:	e69f      	b.n	8007052 <test_adc+0x22>
 8007312:	46c0      	nop			; (mov r8, r8)
 8007314:	0800b298 	.word	0x0800b298
 8007318:	0800b4b8 	.word	0x0800b4b8
 800731c:	0800b4c0 	.word	0x0800b4c0
 8007320:	0800b4e8 	.word	0x0800b4e8
 8007324:	0800b518 	.word	0x0800b518
 8007328:	0800b520 	.word	0x0800b520
 800732c:	2000020d 	.word	0x2000020d
 8007330:	200004e0 	.word	0x200004e0
 8007334:	20000658 	.word	0x20000658
 8007338:	66666666 	.word	0x66666666
 800733c:	400a6666 	.word	0x400a6666
 8007340:	3f300000 	.word	0x3f300000
 8007344:	0800b548 	.word	0x0800b548
 8007348:	2000020e 	.word	0x2000020e
 800734c:	0800b514 	.word	0x0800b514
 8007350:	0800b580 	.word	0x0800b580
 8007354:	1ff8007a 	.word	0x1ff8007a
 8007358:	1ff8007e 	.word	0x1ff8007e
 800735c:	0800b5c0 	.word	0x0800b5c0
 8007360:	0800b5f8 	.word	0x0800b5f8
 8007364:	00000bb8 	.word	0x00000bb8
 8007368:	0800b630 	.word	0x0800b630
 800736c:	40a9c800 	.word	0x40a9c800
 8007370:	0800b650 	.word	0x0800b650
 8007374:	0800b684 	.word	0x0800b684
 8007378:	0800b6a8 	.word	0x0800b6a8

0800737c <HAL_UART_RxCpltCallback>:
 */

#include "callback.h"


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800737c:	b510      	push	{r4, lr}

if(huart==&huart2){
 800737e:	4b48      	ldr	r3, [pc, #288]	; (80074a0 <HAL_UART_RxCpltCallback+0x124>)
 8007380:	4298      	cmp	r0, r3
 8007382:	d004      	beq.n	800738e <HAL_UART_RxCpltCallback+0x12>
/***** Relance d'interruption prochain caractre *****/
	if(HAL_UART_Receive_IT(&huart2,&UART2_CaractereRecu,1) != HAL_OK) PRINTF("\n HAL_UART_IT NOK\n");
}


else if(huart==&hlpuart1){
 8007384:	4b47      	ldr	r3, [pc, #284]	; (80074a4 <HAL_UART_RxCpltCallback+0x128>)
 8007386:	4298      	cmp	r0, r3
 8007388:	d100      	bne.n	800738c <HAL_UART_RxCpltCallback+0x10>
 800738a:	e072      	b.n	8007472 <HAL_UART_RxCpltCallback+0xf6>
			LPUART_IsDMAReceived=1;
		break;
	}
}

}
 800738c:	bd10      	pop	{r4, pc}
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 800738e:	20a0      	movs	r0, #160	; 0xa0
 8007390:	2120      	movs	r1, #32
 8007392:	05c0      	lsls	r0, r0, #23
 8007394:	f7fc ff0d 	bl	80041b2 <HAL_GPIO_TogglePin>
	PRINTF("%c",UART2_CaractereRecu);
 8007398:	4c43      	ldr	r4, [pc, #268]	; (80074a8 <HAL_UART_RxCpltCallback+0x12c>)
 800739a:	7821      	ldrb	r1, [r4, #0]
 800739c:	4843      	ldr	r0, [pc, #268]	; (80074ac <HAL_UART_RxCpltCallback+0x130>)
 800739e:	f000 fd13 	bl	8007dc8 <VirtualCOM_Transmit>
	rx_buffer_uart[UART2_NbrCaractereRecu]=UART2_CaractereRecu;
 80073a2:	4943      	ldr	r1, [pc, #268]	; (80074b0 <HAL_UART_RxCpltCallback+0x134>)
 80073a4:	680b      	ldr	r3, [r1, #0]
 80073a6:	7822      	ldrb	r2, [r4, #0]
 80073a8:	4842      	ldr	r0, [pc, #264]	; (80074b4 <HAL_UART_RxCpltCallback+0x138>)
 80073aa:	54c2      	strb	r2, [r0, r3]
	UART2_NbrCaractereRecu++;
 80073ac:	1c58      	adds	r0, r3, #1
 80073ae:	6008      	str	r0, [r1, #0]
	if(UART2_CaractereRecu=='\b'){
 80073b0:	2a08      	cmp	r2, #8
 80073b2:	d012      	beq.n	80073da <HAL_UART_RxCpltCallback+0x5e>
	if(UART2_CaractereRecu==13){
 80073b4:	4b3c      	ldr	r3, [pc, #240]	; (80074a8 <HAL_UART_RxCpltCallback+0x12c>)
 80073b6:	781b      	ldrb	r3, [r3, #0]
 80073b8:	2b0d      	cmp	r3, #13
 80073ba:	d013      	beq.n	80073e4 <HAL_UART_RxCpltCallback+0x68>
	if(UART2_NbrCaractereRecu==TAILLE_BUF_UART_RX){
 80073bc:	4b3c      	ldr	r3, [pc, #240]	; (80074b0 <HAL_UART_RxCpltCallback+0x134>)
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	2b64      	cmp	r3, #100	; 0x64
 80073c2:	d052      	beq.n	800746a <HAL_UART_RxCpltCallback+0xee>
	if(HAL_UART_Receive_IT(&huart2,&UART2_CaractereRecu,1) != HAL_OK) PRINTF("\n HAL_UART_IT NOK\n");
 80073c4:	2201      	movs	r2, #1
 80073c6:	4938      	ldr	r1, [pc, #224]	; (80074a8 <HAL_UART_RxCpltCallback+0x12c>)
 80073c8:	4835      	ldr	r0, [pc, #212]	; (80074a0 <HAL_UART_RxCpltCallback+0x124>)
 80073ca:	f7ff f84d 	bl	8006468 <HAL_UART_Receive_IT>
 80073ce:	2800      	cmp	r0, #0
 80073d0:	d0dc      	beq.n	800738c <HAL_UART_RxCpltCallback+0x10>
 80073d2:	4839      	ldr	r0, [pc, #228]	; (80074b8 <HAL_UART_RxCpltCallback+0x13c>)
 80073d4:	f000 fcf8 	bl	8007dc8 <VirtualCOM_Transmit>
 80073d8:	e7d8      	b.n	800738c <HAL_UART_RxCpltCallback+0x10>
		UART2_NbrCaractereRecu--;
 80073da:	600b      	str	r3, [r1, #0]
		PRINTF(" \b");
 80073dc:	4837      	ldr	r0, [pc, #220]	; (80074bc <HAL_UART_RxCpltCallback+0x140>)
 80073de:	f000 fcf3 	bl	8007dc8 <VirtualCOM_Transmit>
 80073e2:	e7e7      	b.n	80073b4 <HAL_UART_RxCpltCallback+0x38>
		PRINTF("\r\n");
 80073e4:	4836      	ldr	r0, [pc, #216]	; (80074c0 <HAL_UART_RxCpltCallback+0x144>)
 80073e6:	f000 fcef 	bl	8007dc8 <VirtualCOM_Transmit>
		UART2_IsStringValid=1;
 80073ea:	4b36      	ldr	r3, [pc, #216]	; (80074c4 <HAL_UART_RxCpltCallback+0x148>)
 80073ec:	2201      	movs	r2, #1
 80073ee:	701a      	strb	r2, [r3, #0]
		if(etat_courant==TEST_RTC_SET && UART2_NbrCaractereRecu!=9 && AttenteSortieEtat!=1){
 80073f0:	4b35      	ldr	r3, [pc, #212]	; (80074c8 <HAL_UART_RxCpltCallback+0x14c>)
 80073f2:	781b      	ldrb	r3, [r3, #0]
 80073f4:	2b0a      	cmp	r3, #10
 80073f6:	d01a      	beq.n	800742e <HAL_UART_RxCpltCallback+0xb2>
		if( 	(( etat_courant==MENU_START_PRINT || etat_courant==MENU_GPIO_PRINT ||
 80073f8:	4b33      	ldr	r3, [pc, #204]	; (80074c8 <HAL_UART_RxCpltCallback+0x14c>)
 80073fa:	781b      	ldrb	r3, [r3, #0]
 80073fc:	2b01      	cmp	r3, #1
 80073fe:	d907      	bls.n	8007410 <HAL_UART_RxCpltCallback+0x94>
 8007400:	2b04      	cmp	r3, #4
 8007402:	d005      	beq.n	8007410 <HAL_UART_RxCpltCallback+0x94>
				  etat_courant==MENU_ADC_PRINT   || etat_courant==MENU_RTC_PRINT  ||
 8007404:	2b08      	cmp	r3, #8
 8007406:	d003      	beq.n	8007410 <HAL_UART_RxCpltCallback+0x94>
 8007408:	2b0c      	cmp	r3, #12
 800740a:	d001      	beq.n	8007410 <HAL_UART_RxCpltCallback+0x94>
				  etat_courant==MENU_TIMER_PRINT || etat_courant==MENU_UART_PRINT ) && UART2_NbrCaractereRecu!=2)){
 800740c:	2b11      	cmp	r3, #17
 800740e:	d106      	bne.n	800741e <HAL_UART_RxCpltCallback+0xa2>
 8007410:	4b27      	ldr	r3, [pc, #156]	; (80074b0 <HAL_UART_RxCpltCallback+0x134>)
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b02      	cmp	r3, #2
 8007416:	d002      	beq.n	800741e <HAL_UART_RxCpltCallback+0xa2>
			UART2_IsStringValid=0;
 8007418:	4b2a      	ldr	r3, [pc, #168]	; (80074c4 <HAL_UART_RxCpltCallback+0x148>)
 800741a:	2200      	movs	r2, #0
 800741c:	701a      	strb	r2, [r3, #0]
		if(AttenteSortieEtat==1 && UART2_NbrCaractereRecu==2 && rx_buffer_uart[0]=='c'){
 800741e:	4b2b      	ldr	r3, [pc, #172]	; (80074cc <HAL_UART_RxCpltCallback+0x150>)
 8007420:	781b      	ldrb	r3, [r3, #0]
 8007422:	2b01      	cmp	r3, #1
 8007424:	d012      	beq.n	800744c <HAL_UART_RxCpltCallback+0xd0>
		UART2_NbrCaractereRecu=0;
 8007426:	4b22      	ldr	r3, [pc, #136]	; (80074b0 <HAL_UART_RxCpltCallback+0x134>)
 8007428:	2200      	movs	r2, #0
 800742a:	601a      	str	r2, [r3, #0]
 800742c:	e7c6      	b.n	80073bc <HAL_UART_RxCpltCallback+0x40>
		if(etat_courant==TEST_RTC_SET && UART2_NbrCaractereRecu!=9 && AttenteSortieEtat!=1){
 800742e:	4b20      	ldr	r3, [pc, #128]	; (80074b0 <HAL_UART_RxCpltCallback+0x134>)
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	2b09      	cmp	r3, #9
 8007434:	d0e0      	beq.n	80073f8 <HAL_UART_RxCpltCallback+0x7c>
 8007436:	4b25      	ldr	r3, [pc, #148]	; (80074cc <HAL_UART_RxCpltCallback+0x150>)
 8007438:	781b      	ldrb	r3, [r3, #0]
 800743a:	2b01      	cmp	r3, #1
 800743c:	d0dc      	beq.n	80073f8 <HAL_UART_RxCpltCallback+0x7c>
				UART2_IsStringValid=0;
 800743e:	4b21      	ldr	r3, [pc, #132]	; (80074c4 <HAL_UART_RxCpltCallback+0x148>)
 8007440:	2200      	movs	r2, #0
 8007442:	701a      	strb	r2, [r3, #0]
				PRINTF("Nombre de caractere saisi invalide\r\n");
 8007444:	4822      	ldr	r0, [pc, #136]	; (80074d0 <HAL_UART_RxCpltCallback+0x154>)
 8007446:	f000 fcbf 	bl	8007dc8 <VirtualCOM_Transmit>
 800744a:	e7d5      	b.n	80073f8 <HAL_UART_RxCpltCallback+0x7c>
		if(AttenteSortieEtat==1 && UART2_NbrCaractereRecu==2 && rx_buffer_uart[0]=='c'){
 800744c:	4b18      	ldr	r3, [pc, #96]	; (80074b0 <HAL_UART_RxCpltCallback+0x134>)
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	2b02      	cmp	r3, #2
 8007452:	d1e8      	bne.n	8007426 <HAL_UART_RxCpltCallback+0xaa>
 8007454:	4b17      	ldr	r3, [pc, #92]	; (80074b4 <HAL_UART_RxCpltCallback+0x138>)
 8007456:	781b      	ldrb	r3, [r3, #0]
 8007458:	2b63      	cmp	r3, #99	; 0x63
 800745a:	d1e4      	bne.n	8007426 <HAL_UART_RxCpltCallback+0xaa>
				SortieEtat=1;
 800745c:	4b1d      	ldr	r3, [pc, #116]	; (80074d4 <HAL_UART_RxCpltCallback+0x158>)
 800745e:	2201      	movs	r2, #1
 8007460:	701a      	strb	r2, [r3, #0]
				UART2_IsStringValid=0;
 8007462:	4b18      	ldr	r3, [pc, #96]	; (80074c4 <HAL_UART_RxCpltCallback+0x148>)
 8007464:	2200      	movs	r2, #0
 8007466:	701a      	strb	r2, [r3, #0]
 8007468:	e7dd      	b.n	8007426 <HAL_UART_RxCpltCallback+0xaa>
		UART2_NbrCaractereRecu=0;
 800746a:	4b11      	ldr	r3, [pc, #68]	; (80074b0 <HAL_UART_RxCpltCallback+0x134>)
 800746c:	2200      	movs	r2, #0
 800746e:	601a      	str	r2, [r3, #0]
 8007470:	e7a8      	b.n	80073c4 <HAL_UART_RxCpltCallback+0x48>
	switch(etat_courant){
 8007472:	4b15      	ldr	r3, [pc, #84]	; (80074c8 <HAL_UART_RxCpltCallback+0x14c>)
 8007474:	781b      	ldrb	r3, [r3, #0]
 8007476:	2b13      	cmp	r3, #19
 8007478:	d00a      	beq.n	8007490 <HAL_UART_RxCpltCallback+0x114>
 800747a:	2b14      	cmp	r3, #20
 800747c:	d000      	beq.n	8007480 <HAL_UART_RxCpltCallback+0x104>
 800747e:	e785      	b.n	800738c <HAL_UART_RxCpltCallback+0x10>
			PRINTF("\r\nLP_UART Receive  (DMA) :\t%s\r\n",rx_buffer_lpuart);
 8007480:	4915      	ldr	r1, [pc, #84]	; (80074d8 <HAL_UART_RxCpltCallback+0x15c>)
 8007482:	4816      	ldr	r0, [pc, #88]	; (80074dc <HAL_UART_RxCpltCallback+0x160>)
 8007484:	f000 fca0 	bl	8007dc8 <VirtualCOM_Transmit>
			LPUART_IsDMAReceived=1;
 8007488:	4b15      	ldr	r3, [pc, #84]	; (80074e0 <HAL_UART_RxCpltCallback+0x164>)
 800748a:	2201      	movs	r2, #1
 800748c:	701a      	strb	r2, [r3, #0]
}
 800748e:	e77d      	b.n	800738c <HAL_UART_RxCpltCallback+0x10>
			PRINTF("\r\nLP_UART Receive (INTERRUPT) :\t%s\r\n",rx_buffer_lpuart);
 8007490:	4911      	ldr	r1, [pc, #68]	; (80074d8 <HAL_UART_RxCpltCallback+0x15c>)
 8007492:	4814      	ldr	r0, [pc, #80]	; (80074e4 <HAL_UART_RxCpltCallback+0x168>)
 8007494:	f000 fc98 	bl	8007dc8 <VirtualCOM_Transmit>
			LPUART_IsITReceived=1;
 8007498:	4b13      	ldr	r3, [pc, #76]	; (80074e8 <HAL_UART_RxCpltCallback+0x16c>)
 800749a:	2201      	movs	r2, #1
 800749c:	701a      	strb	r2, [r3, #0]
		break;
 800749e:	e775      	b.n	800738c <HAL_UART_RxCpltCallback+0x10>
 80074a0:	200005a8 	.word	0x200005a8
 80074a4:	20000430 	.word	0x20000430
 80074a8:	20000368 	.word	0x20000368
 80074ac:	0800b6d4 	.word	0x0800b6d4
 80074b0:	20000214 	.word	0x20000214
 80074b4:	20000298 	.word	0x20000298
 80074b8:	0800b704 	.word	0x0800b704
 80074bc:	0800b6d8 	.word	0x0800b6d8
 80074c0:	0800b514 	.word	0x0800b514
 80074c4:	20000218 	.word	0x20000218
 80074c8:	2000020c 	.word	0x2000020c
 80074cc:	2000020e 	.word	0x2000020e
 80074d0:	0800b6dc 	.word	0x0800b6dc
 80074d4:	2000020d 	.word	0x2000020d
 80074d8:	20000228 	.word	0x20000228
 80074dc:	0800b740 	.word	0x0800b740
 80074e0:	2000020f 	.word	0x2000020f
 80074e4:	0800b718 	.word	0x0800b718
 80074e8:	20000210 	.word	0x20000210

080074ec <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80074ec:	b510      	push	{r4, lr}
	if (GPIO_Pin==GPIO_PIN_13){
 80074ee:	2380      	movs	r3, #128	; 0x80
 80074f0:	019b      	lsls	r3, r3, #6
 80074f2:	4298      	cmp	r0, r3
 80074f4:	d000      	beq.n	80074f8 <HAL_GPIO_EXTI_Callback+0xc>
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
		PRINTF("IT BP Pin PC13 (Rising Edge) \r\n");

	}
}
 80074f6:	bd10      	pop	{r4, pc}
		HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 80074f8:	20a0      	movs	r0, #160	; 0xa0
 80074fa:	2120      	movs	r1, #32
 80074fc:	05c0      	lsls	r0, r0, #23
 80074fe:	f7fc fe58 	bl	80041b2 <HAL_GPIO_TogglePin>
		PRINTF("IT BP Pin PC13 (Rising Edge) \r\n");
 8007502:	4802      	ldr	r0, [pc, #8]	; (800750c <HAL_GPIO_EXTI_Callback+0x20>)
 8007504:	f000 fc60 	bl	8007dc8 <VirtualCOM_Transmit>
}
 8007508:	e7f5      	b.n	80074f6 <HAL_GPIO_EXTI_Callback+0xa>
 800750a:	46c0      	nop			; (mov r8, r8)
 800750c:	0800b760 	.word	0x0800b760

08007510 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8007510:	b570      	push	{r4, r5, r6, lr}
 8007512:	0005      	movs	r5, r0
	/***** Rcupration Time et Date *****/
	HAL_RTC_GetTime(hrtc,&my_time,RTC_FORMAT_BIN);
 8007514:	4c0a      	ldr	r4, [pc, #40]	; (8007540 <HAL_RTC_AlarmAEventCallback+0x30>)
 8007516:	2200      	movs	r2, #0
 8007518:	0021      	movs	r1, r4
 800751a:	f7fe f883 	bl	8005624 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(hrtc,&my_date,RTC_FORMAT_BIN);					// GetDate doit obligatoirement suivre un GetTime, sinon GetTime reste  la meme valeur
 800751e:	2200      	movs	r2, #0
 8007520:	4908      	ldr	r1, [pc, #32]	; (8007544 <HAL_RTC_AlarmAEventCallback+0x34>)
 8007522:	0028      	movs	r0, r5
 8007524:	f7fe f8aa 	bl	800567c <HAL_RTC_GetDate>
	PRINTF("RTC interrupt \t\t Time : %02u:%02u:%02u                   \r\n",my_time.Hours,my_time.Minutes,my_time.Seconds);
 8007528:	7821      	ldrb	r1, [r4, #0]
 800752a:	7862      	ldrb	r2, [r4, #1]
 800752c:	78a3      	ldrb	r3, [r4, #2]
 800752e:	4806      	ldr	r0, [pc, #24]	; (8007548 <HAL_RTC_AlarmAEventCallback+0x38>)
 8007530:	f000 fc4a 	bl	8007dc8 <VirtualCOM_Transmit>
	HAL_RTC_GetTime(hrtc,& my_time,RTC_FORMAT_BIN);			// hrtc et non pas &hrtc (hrtc est ici une variable locale)
 8007534:	2200      	movs	r2, #0
 8007536:	0021      	movs	r1, r4
 8007538:	0028      	movs	r0, r5
 800753a:	f7fe f873 	bl	8005624 <HAL_RTC_GetTime>
}
 800753e:	bd70      	pop	{r4, r5, r6, pc}
 8007540:	20000518 	.word	0x20000518
 8007544:	200005a4 	.word	0x200005a4
 8007548:	0800b780 	.word	0x0800b780

0800754c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800754c:	b510      	push	{r4, lr}
	HAL_GPIO_TogglePin(GPIOA,GPIO_PIN_5);
 800754e:	20a0      	movs	r0, #160	; 0xa0
 8007550:	2120      	movs	r1, #32
 8007552:	05c0      	lsls	r0, r0, #23
 8007554:	f7fc fe2d 	bl	80041b2 <HAL_GPIO_TogglePin>
}
 8007558:	bd10      	pop	{r4, pc}
	...

0800755c <HAL_TIM_IC_CaptureCallback>:


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
	if(etat_courant == TEST_TIM3_IC_PA5){
 800755c:	4b07      	ldr	r3, [pc, #28]	; (800757c <HAL_TIM_IC_CaptureCallback+0x20>)
 800755e:	781b      	ldrb	r3, [r3, #0]
 8007560:	2b0e      	cmp	r3, #14
 8007562:	d006      	beq.n	8007572 <HAL_TIM_IC_CaptureCallback+0x16>
		IC_IsCaptureDone=1;
	}else {
		IC_PA11Start=0;
 8007564:	4b06      	ldr	r3, [pc, #24]	; (8007580 <HAL_TIM_IC_CaptureCallback+0x24>)
 8007566:	2200      	movs	r2, #0
 8007568:	701a      	strb	r2, [r3, #0]
		IC_PA11Calculate=1;
 800756a:	4b06      	ldr	r3, [pc, #24]	; (8007584 <HAL_TIM_IC_CaptureCallback+0x28>)
 800756c:	3201      	adds	r2, #1
 800756e:	701a      	strb	r2, [r3, #0]
		}
}
 8007570:	4770      	bx	lr
		IC_IsCaptureDone=1;
 8007572:	4b05      	ldr	r3, [pc, #20]	; (8007588 <HAL_TIM_IC_CaptureCallback+0x2c>)
 8007574:	2201      	movs	r2, #1
 8007576:	701a      	strb	r2, [r3, #0]
 8007578:	e7fa      	b.n	8007570 <HAL_TIM_IC_CaptureCallback+0x14>
 800757a:	46c0      	nop			; (mov r8, r8)
 800757c:	2000020c 	.word	0x2000020c
 8007580:	20000000 	.word	0x20000000
 8007584:	20000211 	.word	0x20000211
 8007588:	20000212 	.word	0x20000212

0800758c <HAL_SPI_TxRxCpltCallback>:


void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi){
 800758c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800758e:	46ce      	mov	lr, r9
 8007590:	4647      	mov	r7, r8
 8007592:	b580      	push	{r7, lr}
 8007594:	b089      	sub	sp, #36	; 0x24
	PRINTF("\r\nPassage dans IT DMA (SPI)\r\n");
 8007596:	4821      	ldr	r0, [pc, #132]	; (800761c <HAL_SPI_TxRxCpltCallback+0x90>)
 8007598:	f000 fc16 	bl	8007dc8 <VirtualCOM_Transmit>
	/***** Buffer RX et TX APRES transmission *****/
	PRINTF("+------------------------------------------------------+\r\n");
 800759c:	4820      	ldr	r0, [pc, #128]	; (8007620 <HAL_SPI_TxRxCpltCallback+0x94>)
 800759e:	f000 fc13 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("| TX | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u |\r\n", tx_buffer_spi[0],tx_buffer_spi[1],tx_buffer_spi[2],tx_buffer_spi[3],tx_buffer_spi[4],tx_buffer_spi[5],tx_buffer_spi[6],tx_buffer_spi[7],tx_buffer_spi[8],tx_buffer_spi[9]);
 80075a2:	4820      	ldr	r0, [pc, #128]	; (8007624 <HAL_SPI_TxRxCpltCallback+0x98>)
 80075a4:	7801      	ldrb	r1, [r0, #0]
 80075a6:	7842      	ldrb	r2, [r0, #1]
 80075a8:	7883      	ldrb	r3, [r0, #2]
 80075aa:	78c5      	ldrb	r5, [r0, #3]
 80075ac:	7906      	ldrb	r6, [r0, #4]
 80075ae:	7947      	ldrb	r7, [r0, #5]
 80075b0:	7984      	ldrb	r4, [r0, #6]
 80075b2:	46a4      	mov	ip, r4
 80075b4:	79c4      	ldrb	r4, [r0, #7]
 80075b6:	46a0      	mov	r8, r4
 80075b8:	7a04      	ldrb	r4, [r0, #8]
 80075ba:	7a40      	ldrb	r0, [r0, #9]
 80075bc:	9006      	str	r0, [sp, #24]
 80075be:	9405      	str	r4, [sp, #20]
 80075c0:	4640      	mov	r0, r8
 80075c2:	9004      	str	r0, [sp, #16]
 80075c4:	4660      	mov	r0, ip
 80075c6:	9003      	str	r0, [sp, #12]
 80075c8:	9702      	str	r7, [sp, #8]
 80075ca:	9601      	str	r6, [sp, #4]
 80075cc:	9500      	str	r5, [sp, #0]
 80075ce:	4816      	ldr	r0, [pc, #88]	; (8007628 <HAL_SPI_TxRxCpltCallback+0x9c>)
 80075d0:	f000 fbfa 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("+------------------------------------------------------+\r\n");
 80075d4:	4812      	ldr	r0, [pc, #72]	; (8007620 <HAL_SPI_TxRxCpltCallback+0x94>)
 80075d6:	f000 fbf7 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("| RX | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u |\r\n", rx_buffer_spi[0],rx_buffer_spi[1],rx_buffer_spi[2],rx_buffer_spi[3],rx_buffer_spi[4],rx_buffer_spi[5],rx_buffer_spi[6],rx_buffer_spi[7],rx_buffer_spi[8],rx_buffer_spi[9]);
 80075da:	4814      	ldr	r0, [pc, #80]	; (800762c <HAL_SPI_TxRxCpltCallback+0xa0>)
 80075dc:	7801      	ldrb	r1, [r0, #0]
 80075de:	7842      	ldrb	r2, [r0, #1]
 80075e0:	7883      	ldrb	r3, [r0, #2]
 80075e2:	78c5      	ldrb	r5, [r0, #3]
 80075e4:	7906      	ldrb	r6, [r0, #4]
 80075e6:	7947      	ldrb	r7, [r0, #5]
 80075e8:	7984      	ldrb	r4, [r0, #6]
 80075ea:	46a4      	mov	ip, r4
 80075ec:	79c4      	ldrb	r4, [r0, #7]
 80075ee:	46a0      	mov	r8, r4
 80075f0:	7a04      	ldrb	r4, [r0, #8]
 80075f2:	7a40      	ldrb	r0, [r0, #9]
 80075f4:	9006      	str	r0, [sp, #24]
 80075f6:	9405      	str	r4, [sp, #20]
 80075f8:	4640      	mov	r0, r8
 80075fa:	9004      	str	r0, [sp, #16]
 80075fc:	4660      	mov	r0, ip
 80075fe:	9003      	str	r0, [sp, #12]
 8007600:	9702      	str	r7, [sp, #8]
 8007602:	9601      	str	r6, [sp, #4]
 8007604:	9500      	str	r5, [sp, #0]
 8007606:	480a      	ldr	r0, [pc, #40]	; (8007630 <HAL_SPI_TxRxCpltCallback+0xa4>)
 8007608:	f000 fbde 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("+------------------------------------------------------+\r\n");
 800760c:	4804      	ldr	r0, [pc, #16]	; (8007620 <HAL_SPI_TxRxCpltCallback+0x94>)
 800760e:	f000 fbdb 	bl	8007dc8 <VirtualCOM_Transmit>
}
 8007612:	b009      	add	sp, #36	; 0x24
 8007614:	bc0c      	pop	{r2, r3}
 8007616:	4690      	mov	r8, r2
 8007618:	4699      	mov	r9, r3
 800761a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800761c:	0800b7bc 	.word	0x0800b7bc
 8007620:	0800b7dc 	.word	0x0800b7dc
 8007624:	20000004 	.word	0x20000004
 8007628:	0800b818 	.word	0x0800b818
 800762c:	2000021c 	.word	0x2000021c
 8007630:	0800b860 	.word	0x0800b860

08007634 <test_gpio>:
 *      Author: Sylvain
 */

#include "gpio.h"

void test_gpio(state etat){
 8007634:	b530      	push	{r4, r5, lr}
 8007636:	b087      	sub	sp, #28
	GPIO_InitTypeDef GPIO_InitStruct;

	switch(etat){
 8007638:	2802      	cmp	r0, #2
 800763a:	d003      	beq.n	8007644 <test_gpio+0x10>
 800763c:	2803      	cmp	r0, #3
 800763e:	d035      	beq.n	80076ac <test_gpio+0x78>
		break;

	default:
		break;
	}
}
 8007640:	b007      	add	sp, #28
 8007642:	bd30      	pop	{r4, r5, pc}
		PRINTF(RED);
 8007644:	4832      	ldr	r0, [pc, #200]	; (8007710 <test_gpio+0xdc>)
 8007646:	f000 fbbf 	bl	8007dc8 <VirtualCOM_Transmit>
		PRINTF("Mode Scrutation\r\nLED (LD3) ON si BP (USER) ON\r\n");
 800764a:	4832      	ldr	r0, [pc, #200]	; (8007714 <test_gpio+0xe0>)
 800764c:	f000 fbbc 	bl	8007dc8 <VirtualCOM_Transmit>
		PRINTF(BLACK);
 8007650:	4831      	ldr	r0, [pc, #196]	; (8007718 <test_gpio+0xe4>)
 8007652:	f000 fbb9 	bl	8007dc8 <VirtualCOM_Transmit>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8007656:	20a0      	movs	r0, #160	; 0xa0
 8007658:	2200      	movs	r2, #0
 800765a:	2120      	movs	r1, #32
 800765c:	05c0      	lsls	r0, r0, #23
 800765e:	f7fc fda2 	bl	80041a6 <HAL_GPIO_WritePin>
		GPIO_InitStruct.Pin = GPIO_PIN_13;
 8007662:	2380      	movs	r3, #128	; 0x80
 8007664:	019b      	lsls	r3, r3, #6
 8007666:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007668:	2400      	movs	r4, #0
 800766a:	9402      	str	r4, [sp, #8]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 800766c:	9403      	str	r4, [sp, #12]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800766e:	a901      	add	r1, sp, #4
 8007670:	482a      	ldr	r0, [pc, #168]	; (800771c <test_gpio+0xe8>)
 8007672:	f7fc fc37 	bl	8003ee4 <HAL_GPIO_Init>
		SortieEtat=0;
 8007676:	4b2a      	ldr	r3, [pc, #168]	; (8007720 <test_gpio+0xec>)
 8007678:	701c      	strb	r4, [r3, #0]
		AttenteSortieEtat=1;
 800767a:	4b2a      	ldr	r3, [pc, #168]	; (8007724 <test_gpio+0xf0>)
 800767c:	2201      	movs	r2, #1
 800767e:	701a      	strb	r2, [r3, #0]
		while(SortieEtat==0){
 8007680:	e00c      	b.n	800769c <test_gpio+0x68>
			HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,!HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13));
 8007682:	2180      	movs	r1, #128	; 0x80
 8007684:	0189      	lsls	r1, r1, #6
 8007686:	4825      	ldr	r0, [pc, #148]	; (800771c <test_gpio+0xe8>)
 8007688:	f7fc fd86 	bl	8004198 <HAL_GPIO_ReadPin>
 800768c:	4242      	negs	r2, r0
 800768e:	4142      	adcs	r2, r0
 8007690:	b2d2      	uxtb	r2, r2
 8007692:	20a0      	movs	r0, #160	; 0xa0
 8007694:	2120      	movs	r1, #32
 8007696:	05c0      	lsls	r0, r0, #23
 8007698:	f7fc fd85 	bl	80041a6 <HAL_GPIO_WritePin>
		while(SortieEtat==0){
 800769c:	4b20      	ldr	r3, [pc, #128]	; (8007720 <test_gpio+0xec>)
 800769e:	781b      	ldrb	r3, [r3, #0]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d0ee      	beq.n	8007682 <test_gpio+0x4e>
		AttenteSortieEtat=0;
 80076a4:	4b1f      	ldr	r3, [pc, #124]	; (8007724 <test_gpio+0xf0>)
 80076a6:	2200      	movs	r2, #0
 80076a8:	701a      	strb	r2, [r3, #0]
		break;
 80076aa:	e7c9      	b.n	8007640 <test_gpio+0xc>
		PRINTF(RED);
 80076ac:	4818      	ldr	r0, [pc, #96]	; (8007710 <test_gpio+0xdc>)
 80076ae:	f000 fb8b 	bl	8007dc8 <VirtualCOM_Transmit>
		PRINTF("Mode Interruption\r\nUn appuis sur le BP (USER) Toggle la LED (LD3) \r\n");
 80076b2:	481d      	ldr	r0, [pc, #116]	; (8007728 <test_gpio+0xf4>)
 80076b4:	f000 fb88 	bl	8007dc8 <VirtualCOM_Transmit>
		PRINTF(BLACK);
 80076b8:	4817      	ldr	r0, [pc, #92]	; (8007718 <test_gpio+0xe4>)
 80076ba:	f000 fb85 	bl	8007dc8 <VirtualCOM_Transmit>
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80076be:	20a0      	movs	r0, #160	; 0xa0
 80076c0:	2200      	movs	r2, #0
 80076c2:	2120      	movs	r1, #32
 80076c4:	05c0      	lsls	r0, r0, #23
 80076c6:	f7fc fd6e 	bl	80041a6 <HAL_GPIO_WritePin>
		GPIO_InitStruct.Pin = GPIO_PIN_13;
 80076ca:	2580      	movs	r5, #128	; 0x80
 80076cc:	01ad      	lsls	r5, r5, #6
 80076ce:	9501      	str	r5, [sp, #4]
		GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80076d0:	4b16      	ldr	r3, [pc, #88]	; (800772c <test_gpio+0xf8>)
 80076d2:	9302      	str	r3, [sp, #8]
		GPIO_InitStruct.Pull = GPIO_NOPULL;
 80076d4:	2400      	movs	r4, #0
 80076d6:	9403      	str	r4, [sp, #12]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80076d8:	a901      	add	r1, sp, #4
 80076da:	4810      	ldr	r0, [pc, #64]	; (800771c <test_gpio+0xe8>)
 80076dc:	f7fc fc02 	bl	8003ee4 <HAL_GPIO_Init>
		HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80076e0:	2200      	movs	r2, #0
 80076e2:	2100      	movs	r1, #0
 80076e4:	2007      	movs	r0, #7
 80076e6:	f7fb ff41 	bl	800356c <HAL_NVIC_SetPriority>
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_13);
 80076ea:	4b11      	ldr	r3, [pc, #68]	; (8007730 <test_gpio+0xfc>)
 80076ec:	615d      	str	r5, [r3, #20]
		HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80076ee:	2007      	movs	r0, #7
 80076f0:	f7fb ff6c 	bl	80035cc <HAL_NVIC_EnableIRQ>
		SortieEtat=0;
 80076f4:	4b0a      	ldr	r3, [pc, #40]	; (8007720 <test_gpio+0xec>)
 80076f6:	701c      	strb	r4, [r3, #0]
		while(SortieEtat==0);
 80076f8:	4b09      	ldr	r3, [pc, #36]	; (8007720 <test_gpio+0xec>)
 80076fa:	781b      	ldrb	r3, [r3, #0]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d0fb      	beq.n	80076f8 <test_gpio+0xc4>
		AttenteSortieEtat=0;
 8007700:	4b08      	ldr	r3, [pc, #32]	; (8007724 <test_gpio+0xf0>)
 8007702:	2200      	movs	r2, #0
 8007704:	701a      	strb	r2, [r3, #0]
		HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 8007706:	2007      	movs	r0, #7
 8007708:	f7fb ff6a 	bl	80035e0 <HAL_NVIC_DisableIRQ>
}
 800770c:	e798      	b.n	8007640 <test_gpio+0xc>
 800770e:	46c0      	nop			; (mov r8, r8)
 8007710:	0800b4b8 	.word	0x0800b4b8
 8007714:	0800b8a8 	.word	0x0800b8a8
 8007718:	0800b518 	.word	0x0800b518
 800771c:	50000800 	.word	0x50000800
 8007720:	2000020d 	.word	0x2000020d
 8007724:	2000020e 	.word	0x2000020e
 8007728:	0800b8d8 	.word	0x0800b8d8
 800772c:	10110000 	.word	0x10110000
 8007730:	40010400 	.word	0x40010400

08007734 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 8007734:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007736:	b08b      	sub	sp, #44	; 0x2c

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8007738:	4b23      	ldr	r3, [pc, #140]	; (80077c8 <MX_GPIO_Init+0x94>)
 800773a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800773c:	2204      	movs	r2, #4
 800773e:	4311      	orrs	r1, r2
 8007740:	62d9      	str	r1, [r3, #44]	; 0x2c
 8007742:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007744:	400a      	ands	r2, r1
 8007746:	9201      	str	r2, [sp, #4]
 8007748:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800774a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800774c:	2280      	movs	r2, #128	; 0x80
 800774e:	4311      	orrs	r1, r2
 8007750:	62d9      	str	r1, [r3, #44]	; 0x2c
 8007752:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007754:	400a      	ands	r2, r1
 8007756:	9202      	str	r2, [sp, #8]
 8007758:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800775a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800775c:	2501      	movs	r5, #1
 800775e:	432a      	orrs	r2, r5
 8007760:	62da      	str	r2, [r3, #44]	; 0x2c
 8007762:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007764:	402a      	ands	r2, r5
 8007766:	9203      	str	r2, [sp, #12]
 8007768:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800776a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800776c:	2202      	movs	r2, #2
 800776e:	4311      	orrs	r1, r2
 8007770:	62d9      	str	r1, [r3, #44]	; 0x2c
 8007772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007774:	401a      	ands	r2, r3
 8007776:	9204      	str	r2, [sp, #16]
 8007778:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|MESURE_Pin, GPIO_PIN_RESET);
 800777a:	2782      	movs	r7, #130	; 0x82
 800777c:	013f      	lsls	r7, r7, #4
 800777e:	26a0      	movs	r6, #160	; 0xa0
 8007780:	05f6      	lsls	r6, r6, #23
 8007782:	2200      	movs	r2, #0
 8007784:	0039      	movs	r1, r7
 8007786:	0030      	movs	r0, r6
 8007788:	f7fc fd0d 	bl	80041a6 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800778c:	2380      	movs	r3, #128	; 0x80
 800778e:	019b      	lsls	r3, r3, #6
 8007790:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8007792:	4b0e      	ldr	r3, [pc, #56]	; (80077cc <MX_GPIO_Init+0x98>)
 8007794:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007796:	2400      	movs	r4, #0
 8007798:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800779a:	a905      	add	r1, sp, #20
 800779c:	480c      	ldr	r0, [pc, #48]	; (80077d0 <MX_GPIO_Init+0x9c>)
 800779e:	f7fc fba1 	bl	8003ee4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin MESURE_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|MESURE_Pin;
 80077a2:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80077a4:	9506      	str	r5, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077a6:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077a8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077aa:	a905      	add	r1, sp, #20
 80077ac:	0030      	movs	r0, r6
 80077ae:	f7fc fb99 	bl	8003ee4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 80077b2:	2200      	movs	r2, #0
 80077b4:	2100      	movs	r1, #0
 80077b6:	2007      	movs	r0, #7
 80077b8:	f7fb fed8 	bl	800356c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 80077bc:	2007      	movs	r0, #7
 80077be:	f7fb ff05 	bl	80035cc <HAL_NVIC_EnableIRQ>

}
 80077c2:	b00b      	add	sp, #44	; 0x2c
 80077c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80077c6:	46c0      	nop			; (mov r8, r8)
 80077c8:	40021000 	.word	0x40021000
 80077cc:	10110000 	.word	0x10110000
 80077d0:	50000800 	.word	0x50000800

080077d4 <MX_DMA_Init>:
{
 80077d4:	b500      	push	{lr}
 80077d6:	b083      	sub	sp, #12
  __HAL_RCC_DMA1_CLK_ENABLE();
 80077d8:	4a0d      	ldr	r2, [pc, #52]	; (8007810 <MX_DMA_Init+0x3c>)
 80077da:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80077dc:	2301      	movs	r3, #1
 80077de:	4319      	orrs	r1, r3
 80077e0:	6311      	str	r1, [r2, #48]	; 0x30
 80077e2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80077e4:	4013      	ands	r3, r2
 80077e6:	9301      	str	r3, [sp, #4]
 80077e8:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80077ea:	2200      	movs	r2, #0
 80077ec:	2100      	movs	r1, #0
 80077ee:	200a      	movs	r0, #10
 80077f0:	f7fb febc 	bl	800356c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80077f4:	200a      	movs	r0, #10
 80077f6:	f7fb fee9 	bl	80035cc <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 2, 0);
 80077fa:	2200      	movs	r2, #0
 80077fc:	2102      	movs	r1, #2
 80077fe:	200b      	movs	r0, #11
 8007800:	f7fb feb4 	bl	800356c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 8007804:	200b      	movs	r0, #11
 8007806:	f7fb fee1 	bl	80035cc <HAL_NVIC_EnableIRQ>
}
 800780a:	b003      	add	sp, #12
 800780c:	bd00      	pop	{pc}
 800780e:	46c0      	nop			; (mov r8, r8)
 8007810:	40021000 	.word	0x40021000

08007814 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8007814:	e7fe      	b.n	8007814 <Error_Handler>
	...

08007818 <MX_USART2_UART_Init>:
{
 8007818:	b510      	push	{r4, lr}
  huart2.Instance = USART2;
 800781a:	480d      	ldr	r0, [pc, #52]	; (8007850 <MX_USART2_UART_Init+0x38>)
 800781c:	4b0d      	ldr	r3, [pc, #52]	; (8007854 <MX_USART2_UART_Init+0x3c>)
 800781e:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 115200;
 8007820:	23e1      	movs	r3, #225	; 0xe1
 8007822:	025b      	lsls	r3, r3, #9
 8007824:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8007826:	2300      	movs	r3, #0
 8007828:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800782a:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800782c:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800782e:	220c      	movs	r2, #12
 8007830:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007832:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007834:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007836:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8007838:	3310      	adds	r3, #16
 800783a:	6243      	str	r3, [r0, #36]	; 0x24
  huart2.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 800783c:	2380      	movs	r3, #128	; 0x80
 800783e:	015b      	lsls	r3, r3, #5
 8007840:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8007842:	f7ff fbbb 	bl	8006fbc <HAL_UART_Init>
 8007846:	2800      	cmp	r0, #0
 8007848:	d100      	bne.n	800784c <MX_USART2_UART_Init+0x34>
}
 800784a:	bd10      	pop	{r4, pc}
    Error_Handler();
 800784c:	f7ff ffe2 	bl	8007814 <Error_Handler>
 8007850:	200005a8 	.word	0x200005a8
 8007854:	40004400 	.word	0x40004400

08007858 <MX_ADC_Init>:
{
 8007858:	b500      	push	{lr}
 800785a:	b083      	sub	sp, #12
  hadc.Instance = ADC1;
 800785c:	481d      	ldr	r0, [pc, #116]	; (80078d4 <MX_ADC_Init+0x7c>)
 800785e:	4b1e      	ldr	r3, [pc, #120]	; (80078d8 <MX_ADC_Init+0x80>)
 8007860:	6003      	str	r3, [r0, #0]
  hadc.Init.OversamplingMode = DISABLE;
 8007862:	2300      	movs	r3, #0
 8007864:	6403      	str	r3, [r0, #64]	; 0x40
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8007866:	2280      	movs	r2, #128	; 0x80
 8007868:	05d2      	lsls	r2, r2, #23
 800786a:	6042      	str	r2, [r0, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 800786c:	6083      	str	r3, [r0, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 800786e:	2207      	movs	r2, #7
 8007870:	63c2      	str	r2, [r0, #60]	; 0x3c
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8007872:	3a06      	subs	r2, #6
 8007874:	6102      	str	r2, [r0, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007876:	60c3      	str	r3, [r0, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 8007878:	6203      	str	r3, [r0, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800787a:	6243      	str	r3, [r0, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800787c:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800787e:	22c2      	movs	r2, #194	; 0xc2
 8007880:	32ff      	adds	r2, #255	; 0xff
 8007882:	6282      	str	r2, [r0, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8007884:	6303      	str	r3, [r0, #48]	; 0x30
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007886:	3abe      	subs	r2, #190	; 0xbe
 8007888:	3aff      	subs	r2, #255	; 0xff
 800788a:	6142      	str	r2, [r0, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800788c:	6343      	str	r3, [r0, #52]	; 0x34
  hadc.Init.LowPowerAutoWait = DISABLE;
 800788e:	6183      	str	r3, [r0, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 8007890:	6383      	str	r3, [r0, #56]	; 0x38
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8007892:	61c3      	str	r3, [r0, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8007894:	f7fb fbfa 	bl	800308c <HAL_ADC_Init>
 8007898:	2800      	cmp	r0, #0
 800789a:	d114      	bne.n	80078c6 <MX_ADC_Init+0x6e>
  sConfig.Channel = ADC_CHANNEL_1;
 800789c:	4b0f      	ldr	r3, [pc, #60]	; (80078dc <MX_ADC_Init+0x84>)
 800789e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80078a0:	2380      	movs	r3, #128	; 0x80
 80078a2:	015b      	lsls	r3, r3, #5
 80078a4:	9301      	str	r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80078a6:	4669      	mov	r1, sp
 80078a8:	480a      	ldr	r0, [pc, #40]	; (80078d4 <MX_ADC_Init+0x7c>)
 80078aa:	f7fb fd95 	bl	80033d8 <HAL_ADC_ConfigChannel>
 80078ae:	2800      	cmp	r0, #0
 80078b0:	d10b      	bne.n	80078ca <MX_ADC_Init+0x72>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80078b2:	4b0b      	ldr	r3, [pc, #44]	; (80078e0 <MX_ADC_Init+0x88>)
 80078b4:	9300      	str	r3, [sp, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80078b6:	4669      	mov	r1, sp
 80078b8:	4806      	ldr	r0, [pc, #24]	; (80078d4 <MX_ADC_Init+0x7c>)
 80078ba:	f7fb fd8d 	bl	80033d8 <HAL_ADC_ConfigChannel>
 80078be:	2800      	cmp	r0, #0
 80078c0:	d105      	bne.n	80078ce <MX_ADC_Init+0x76>
}
 80078c2:	b003      	add	sp, #12
 80078c4:	bd00      	pop	{pc}
    Error_Handler();
 80078c6:	f7ff ffa5 	bl	8007814 <Error_Handler>
    Error_Handler();
 80078ca:	f7ff ffa3 	bl	8007814 <Error_Handler>
    Error_Handler();
 80078ce:	f7ff ffa1 	bl	8007814 <Error_Handler>
 80078d2:	46c0      	nop			; (mov r8, r8)
 80078d4:	20000658 	.word	0x20000658
 80078d8:	40012400 	.word	0x40012400
 80078dc:	04000002 	.word	0x04000002
 80078e0:	48040000 	.word	0x48040000

080078e4 <MX_DAC_Init>:
{
 80078e4:	b500      	push	{lr}
 80078e6:	b083      	sub	sp, #12
  hdac.Instance = DAC;
 80078e8:	480b      	ldr	r0, [pc, #44]	; (8007918 <MX_DAC_Init+0x34>)
 80078ea:	4b0c      	ldr	r3, [pc, #48]	; (800791c <MX_DAC_Init+0x38>)
 80078ec:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80078ee:	f7fb feb2 	bl	8003656 <HAL_DAC_Init>
 80078f2:	2800      	cmp	r0, #0
 80078f4:	d10b      	bne.n	800790e <MX_DAC_Init+0x2a>
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80078f6:	2300      	movs	r3, #0
 80078f8:	9300      	str	r3, [sp, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80078fa:	9301      	str	r3, [sp, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80078fc:	2200      	movs	r2, #0
 80078fe:	4669      	mov	r1, sp
 8007900:	4805      	ldr	r0, [pc, #20]	; (8007918 <MX_DAC_Init+0x34>)
 8007902:	f7fb febd 	bl	8003680 <HAL_DAC_ConfigChannel>
 8007906:	2800      	cmp	r0, #0
 8007908:	d103      	bne.n	8007912 <MX_DAC_Init+0x2e>
}
 800790a:	b003      	add	sp, #12
 800790c:	bd00      	pop	{pc}
    Error_Handler();
 800790e:	f7ff ff81 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007912:	f7ff ff7f 	bl	8007814 <Error_Handler>
 8007916:	46c0      	nop			; (mov r8, r8)
 8007918:	200004e0 	.word	0x200004e0
 800791c:	40007400 	.word	0x40007400

08007920 <MX_RTC_Init>:
{
 8007920:	b500      	push	{lr}
 8007922:	b091      	sub	sp, #68	; 0x44
  hrtc.Instance = RTC;
 8007924:	482c      	ldr	r0, [pc, #176]	; (80079d8 <MX_RTC_Init+0xb8>)
 8007926:	4b2d      	ldr	r3, [pc, #180]	; (80079dc <MX_RTC_Init+0xbc>)
 8007928:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800792a:	2300      	movs	r3, #0
 800792c:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 800792e:	227f      	movs	r2, #127	; 0x7f
 8007930:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 8007932:	3280      	adds	r2, #128	; 0x80
 8007934:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8007936:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8007938:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800793a:	6183      	str	r3, [r0, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800793c:	61c3      	str	r3, [r0, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800793e:	f7fd fc27 	bl	8005190 <HAL_RTC_Init>
 8007942:	2800      	cmp	r0, #0
 8007944:	d140      	bne.n	80079c8 <MX_RTC_Init+0xa8>
  if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) != 0x32F2){
 8007946:	2100      	movs	r1, #0
 8007948:	4823      	ldr	r0, [pc, #140]	; (80079d8 <MX_RTC_Init+0xb8>)
 800794a:	f7fd fec1 	bl	80056d0 <HAL_RTCEx_BKUPRead>
 800794e:	4b24      	ldr	r3, [pc, #144]	; (80079e0 <MX_RTC_Init+0xc0>)
 8007950:	4298      	cmp	r0, r3
 8007952:	d01f      	beq.n	8007994 <MX_RTC_Init+0x74>
  sTime.Hours = 0x0;
 8007954:	a90b      	add	r1, sp, #44	; 0x2c
 8007956:	2300      	movs	r3, #0
 8007958:	700b      	strb	r3, [r1, #0]
  sTime.Minutes = 0x0;
 800795a:	704b      	strb	r3, [r1, #1]
  sTime.Seconds = 0x0;
 800795c:	708b      	strb	r3, [r1, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800795e:	60cb      	str	r3, [r1, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007960:	610b      	str	r3, [r1, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8007962:	2201      	movs	r2, #1
 8007964:	481c      	ldr	r0, [pc, #112]	; (80079d8 <MX_RTC_Init+0xb8>)
 8007966:	f7fd fc75 	bl	8005254 <HAL_RTC_SetTime>
 800796a:	2800      	cmp	r0, #0
 800796c:	d12e      	bne.n	80079cc <MX_RTC_Init+0xac>
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800796e:	a90a      	add	r1, sp, #40	; 0x28
 8007970:	2305      	movs	r3, #5
 8007972:	700b      	strb	r3, [r1, #0]
  sDate.Month = RTC_MONTH_NOVEMBER;
 8007974:	330c      	adds	r3, #12
 8007976:	704b      	strb	r3, [r1, #1]
  sDate.Date = 0x17;
 8007978:	3306      	adds	r3, #6
 800797a:	708b      	strb	r3, [r1, #2]
  sDate.Year = 0x17;
 800797c:	70cb      	strb	r3, [r1, #3]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800797e:	2201      	movs	r2, #1
 8007980:	4815      	ldr	r0, [pc, #84]	; (80079d8 <MX_RTC_Init+0xb8>)
 8007982:	f7fd fcef 	bl	8005364 <HAL_RTC_SetDate>
 8007986:	2800      	cmp	r0, #0
 8007988:	d122      	bne.n	80079d0 <MX_RTC_Init+0xb0>
    HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR0,0x32F2);
 800798a:	4a15      	ldr	r2, [pc, #84]	; (80079e0 <MX_RTC_Init+0xc0>)
 800798c:	2100      	movs	r1, #0
 800798e:	4812      	ldr	r0, [pc, #72]	; (80079d8 <MX_RTC_Init+0xb8>)
 8007990:	f7fd fe98 	bl	80056c4 <HAL_RTCEx_BKUPWrite>
  sAlarm.AlarmTime.Hours = 0x0;
 8007994:	2300      	movs	r3, #0
 8007996:	466a      	mov	r2, sp
 8007998:	7013      	strb	r3, [r2, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 800799a:	7053      	strb	r3, [r2, #1]
  sAlarm.AlarmTime.Seconds = 0x2;
 800799c:	2202      	movs	r2, #2
 800799e:	4669      	mov	r1, sp
 80079a0:	708a      	strb	r2, [r1, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 80079a2:	9301      	str	r3, [sp, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80079a4:	9303      	str	r3, [sp, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80079a6:	9304      	str	r3, [sp, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_ALL;
 80079a8:	4a0e      	ldr	r2, [pc, #56]	; (80079e4 <MX_RTC_Init+0xc4>)
 80079aa:	9205      	str	r2, [sp, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 80079ac:	9306      	str	r3, [sp, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 80079ae:	9307      	str	r3, [sp, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 80079b0:	3320      	adds	r3, #32
 80079b2:	2201      	movs	r2, #1
 80079b4:	54ca      	strb	r2, [r1, r3]
  sAlarm.Alarm = RTC_ALARM_A;
 80079b6:	33e0      	adds	r3, #224	; 0xe0
 80079b8:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80079ba:	4807      	ldr	r0, [pc, #28]	; (80079d8 <MX_RTC_Init+0xb8>)
 80079bc:	f7fd fd48 	bl	8005450 <HAL_RTC_SetAlarm_IT>
 80079c0:	2800      	cmp	r0, #0
 80079c2:	d107      	bne.n	80079d4 <MX_RTC_Init+0xb4>
}
 80079c4:	b011      	add	sp, #68	; 0x44
 80079c6:	bd00      	pop	{pc}
    Error_Handler();
 80079c8:	f7ff ff24 	bl	8007814 <Error_Handler>
    Error_Handler();
 80079cc:	f7ff ff22 	bl	8007814 <Error_Handler>
    Error_Handler();
 80079d0:	f7ff ff20 	bl	8007814 <Error_Handler>
    Error_Handler();
 80079d4:	f7ff ff1e 	bl	8007814 <Error_Handler>
 80079d8:	200004f4 	.word	0x200004f4
 80079dc:	40002800 	.word	0x40002800
 80079e0:	000032f2 	.word	0x000032f2
 80079e4:	80808080 	.word	0x80808080

080079e8 <MX_TIM6_Init>:
{
 80079e8:	b500      	push	{lr}
 80079ea:	b083      	sub	sp, #12
  htim6.Instance = TIM6;
 80079ec:	480e      	ldr	r0, [pc, #56]	; (8007a28 <MX_TIM6_Init+0x40>)
 80079ee:	4b0f      	ldr	r3, [pc, #60]	; (8007a2c <MX_TIM6_Init+0x44>)
 80079f0:	6003      	str	r3, [r0, #0]
  htim6.Init.Prescaler = 2096;
 80079f2:	2383      	movs	r3, #131	; 0x83
 80079f4:	011b      	lsls	r3, r3, #4
 80079f6:	6043      	str	r3, [r0, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80079f8:	2300      	movs	r3, #0
 80079fa:	6083      	str	r3, [r0, #8]
  htim6.Init.Period = 100;
 80079fc:	3364      	adds	r3, #100	; 0x64
 80079fe:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8007a00:	f7fe f9c9 	bl	8005d96 <HAL_TIM_Base_Init>
 8007a04:	2800      	cmp	r0, #0
 8007a06:	d10a      	bne.n	8007a1e <MX_TIM6_Init+0x36>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a08:	2300      	movs	r3, #0
 8007a0a:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a0c:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8007a0e:	4669      	mov	r1, sp
 8007a10:	4805      	ldr	r0, [pc, #20]	; (8007a28 <MX_TIM6_Init+0x40>)
 8007a12:	f7fe fc84 	bl	800631e <HAL_TIMEx_MasterConfigSynchronization>
 8007a16:	2800      	cmp	r0, #0
 8007a18:	d103      	bne.n	8007a22 <MX_TIM6_Init+0x3a>
}
 8007a1a:	b003      	add	sp, #12
 8007a1c:	bd00      	pop	{pc}
    Error_Handler();
 8007a1e:	f7ff fef9 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007a22:	f7ff fef7 	bl	8007814 <Error_Handler>
 8007a26:	46c0      	nop			; (mov r8, r8)
 8007a28:	2000052c 	.word	0x2000052c
 8007a2c:	40001000 	.word	0x40001000

08007a30 <MX_TIM3_Init>:
{
 8007a30:	b500      	push	{lr}
 8007a32:	b08b      	sub	sp, #44	; 0x2c
  htim3.Instance = TIM3;
 8007a34:	4823      	ldr	r0, [pc, #140]	; (8007ac4 <MX_TIM3_Init+0x94>)
 8007a36:	4b24      	ldr	r3, [pc, #144]	; (8007ac8 <MX_TIM3_Init+0x98>)
 8007a38:	6003      	str	r3, [r0, #0]
  htim3.Init.Prescaler = 9;
 8007a3a:	2309      	movs	r3, #9
 8007a3c:	6043      	str	r3, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 65535;
 8007a42:	4a22      	ldr	r2, [pc, #136]	; (8007acc <MX_TIM3_Init+0x9c>)
 8007a44:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007a46:	6103      	str	r3, [r0, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8007a48:	f7fe f9a5 	bl	8005d96 <HAL_TIM_Base_Init>
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	d12c      	bne.n	8007aaa <MX_TIM3_Init+0x7a>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8007a50:	2380      	movs	r3, #128	; 0x80
 8007a52:	015b      	lsls	r3, r3, #5
 8007a54:	9306      	str	r3, [sp, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007a56:	a906      	add	r1, sp, #24
 8007a58:	481a      	ldr	r0, [pc, #104]	; (8007ac4 <MX_TIM3_Init+0x94>)
 8007a5a:	f7fe fb15 	bl	8006088 <HAL_TIM_ConfigClockSource>
 8007a5e:	2800      	cmp	r0, #0
 8007a60:	d125      	bne.n	8007aae <MX_TIM3_Init+0x7e>
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8007a62:	4818      	ldr	r0, [pc, #96]	; (8007ac4 <MX_TIM3_Init+0x94>)
 8007a64:	f7fe f9db 	bl	8005e1e <HAL_TIM_IC_Init>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	d122      	bne.n	8007ab2 <MX_TIM3_Init+0x82>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	9304      	str	r3, [sp, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8007a70:	9305      	str	r3, [sp, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8007a72:	a904      	add	r1, sp, #16
 8007a74:	4813      	ldr	r0, [pc, #76]	; (8007ac4 <MX_TIM3_Init+0x94>)
 8007a76:	f7fe fc52 	bl	800631e <HAL_TIMEx_MasterConfigSynchronization>
 8007a7a:	2800      	cmp	r0, #0
 8007a7c:	d11b      	bne.n	8007ab6 <MX_TIM3_Init+0x86>
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8007a7e:	230a      	movs	r3, #10
 8007a80:	9300      	str	r3, [sp, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8007a82:	3b09      	subs	r3, #9
 8007a84:	9301      	str	r3, [sp, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8007a86:	2300      	movs	r3, #0
 8007a88:	9302      	str	r3, [sp, #8]
  sConfigIC.ICFilter = 0;
 8007a8a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	4669      	mov	r1, sp
 8007a90:	480c      	ldr	r0, [pc, #48]	; (8007ac4 <MX_TIM3_Init+0x94>)
 8007a92:	f7fe fa95 	bl	8005fc0 <HAL_TIM_IC_ConfigChannel>
 8007a96:	2800      	cmp	r0, #0
 8007a98:	d10f      	bne.n	8007aba <MX_TIM3_Init+0x8a>
  if (HAL_TIMEx_RemapConfig(&htim3, TIM3_TI1_GPIO) != HAL_OK)
 8007a9a:	2104      	movs	r1, #4
 8007a9c:	4809      	ldr	r0, [pc, #36]	; (8007ac4 <MX_TIM3_Init+0x94>)
 8007a9e:	f7fe fc64 	bl	800636a <HAL_TIMEx_RemapConfig>
 8007aa2:	2800      	cmp	r0, #0
 8007aa4:	d10b      	bne.n	8007abe <MX_TIM3_Init+0x8e>
}
 8007aa6:	b00b      	add	sp, #44	; 0x2c
 8007aa8:	bd00      	pop	{pc}
    Error_Handler();
 8007aaa:	f7ff feb3 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007aae:	f7ff feb1 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007ab2:	f7ff feaf 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007ab6:	f7ff fead 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007aba:	f7ff feab 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007abe:	f7ff fea9 	bl	8007814 <Error_Handler>
 8007ac2:	46c0      	nop			; (mov r8, r8)
 8007ac4:	200003f8 	.word	0x200003f8
 8007ac8:	40000400 	.word	0x40000400
 8007acc:	0000ffff 	.word	0x0000ffff

08007ad0 <MX_SPI2_Init>:
{
 8007ad0:	b510      	push	{r4, lr}
  hspi2.Instance = SPI2;
 8007ad2:	480e      	ldr	r0, [pc, #56]	; (8007b0c <MX_SPI2_Init+0x3c>)
 8007ad4:	4b0e      	ldr	r3, [pc, #56]	; (8007b10 <MX_SPI2_Init+0x40>)
 8007ad6:	6003      	str	r3, [r0, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007ad8:	2382      	movs	r3, #130	; 0x82
 8007ada:	005b      	lsls	r3, r3, #1
 8007adc:	6043      	str	r3, [r0, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	6083      	str	r3, [r0, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8007ae2:	60c3      	str	r3, [r0, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007ae4:	6103      	str	r3, [r0, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007ae6:	6143      	str	r3, [r0, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007ae8:	2280      	movs	r2, #128	; 0x80
 8007aea:	0092      	lsls	r2, r2, #2
 8007aec:	6182      	str	r2, [r0, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8007aee:	3ae1      	subs	r2, #225	; 0xe1
 8007af0:	3aff      	subs	r2, #255	; 0xff
 8007af2:	61c2      	str	r2, [r0, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007af4:	6203      	str	r3, [r0, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007af6:	6243      	str	r3, [r0, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007af8:	6283      	str	r3, [r0, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8007afa:	3307      	adds	r3, #7
 8007afc:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007afe:	f7fd fe67 	bl	80057d0 <HAL_SPI_Init>
 8007b02:	2800      	cmp	r0, #0
 8007b04:	d100      	bne.n	8007b08 <MX_SPI2_Init+0x38>
}
 8007b06:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007b08:	f7ff fe84 	bl	8007814 <Error_Handler>
 8007b0c:	20000310 	.word	0x20000310
 8007b10:	40003800 	.word	0x40003800

08007b14 <MX_I2C2_Init>:
{
 8007b14:	b510      	push	{r4, lr}
  hi2c2.Instance = I2C2;
 8007b16:	4813      	ldr	r0, [pc, #76]	; (8007b64 <MX_I2C2_Init+0x50>)
 8007b18:	4b13      	ldr	r3, [pc, #76]	; (8007b68 <MX_I2C2_Init+0x54>)
 8007b1a:	6003      	str	r3, [r0, #0]
  hi2c2.Init.Timing = 0x00000708;
 8007b1c:	23e1      	movs	r3, #225	; 0xe1
 8007b1e:	00db      	lsls	r3, r3, #3
 8007b20:	6043      	str	r3, [r0, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8007b22:	2300      	movs	r3, #0
 8007b24:	6083      	str	r3, [r0, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007b26:	2201      	movs	r2, #1
 8007b28:	60c2      	str	r2, [r0, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007b2a:	6103      	str	r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8007b2c:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8007b2e:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8007b30:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007b32:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8007b34:	f7fc fb50 	bl	80041d8 <HAL_I2C_Init>
 8007b38:	2800      	cmp	r0, #0
 8007b3a:	d10c      	bne.n	8007b56 <MX_I2C2_Init+0x42>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8007b3c:	2100      	movs	r1, #0
 8007b3e:	4809      	ldr	r0, [pc, #36]	; (8007b64 <MX_I2C2_Init+0x50>)
 8007b40:	f7fc fbb0 	bl	80042a4 <HAL_I2CEx_ConfigAnalogFilter>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	d108      	bne.n	8007b5a <MX_I2C2_Init+0x46>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8007b48:	2100      	movs	r1, #0
 8007b4a:	4806      	ldr	r0, [pc, #24]	; (8007b64 <MX_I2C2_Init+0x50>)
 8007b4c:	f7fc fbd6 	bl	80042fc <HAL_I2CEx_ConfigDigitalFilter>
 8007b50:	2800      	cmp	r0, #0
 8007b52:	d104      	bne.n	8007b5e <MX_I2C2_Init+0x4a>
}
 8007b54:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007b56:	f7ff fe5d 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007b5a:	f7ff fe5b 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007b5e:	f7ff fe59 	bl	8007814 <Error_Handler>
 8007b62:	46c0      	nop			; (mov r8, r8)
 8007b64:	2000036c 	.word	0x2000036c
 8007b68:	40005800 	.word	0x40005800

08007b6c <MX_LPUART1_UART_Init>:
{
 8007b6c:	b510      	push	{r4, lr}
  hlpuart1.Instance = LPUART1;
 8007b6e:	480d      	ldr	r0, [pc, #52]	; (8007ba4 <MX_LPUART1_UART_Init+0x38>)
 8007b70:	4b0d      	ldr	r3, [pc, #52]	; (8007ba8 <MX_LPUART1_UART_Init+0x3c>)
 8007b72:	6003      	str	r3, [r0, #0]
  hlpuart1.Init.BaudRate = 9600;
 8007b74:	2396      	movs	r3, #150	; 0x96
 8007b76:	019b      	lsls	r3, r3, #6
 8007b78:	6043      	str	r3, [r0, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	6083      	str	r3, [r0, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8007b7e:	60c3      	str	r3, [r0, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8007b80:	6103      	str	r3, [r0, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8007b82:	220c      	movs	r2, #12
 8007b84:	6142      	str	r2, [r0, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007b86:	6183      	str	r3, [r0, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007b88:	6203      	str	r3, [r0, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8007b8a:	3310      	adds	r3, #16
 8007b8c:	6243      	str	r3, [r0, #36]	; 0x24
  hlpuart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8007b8e:	2380      	movs	r3, #128	; 0x80
 8007b90:	015b      	lsls	r3, r3, #5
 8007b92:	6383      	str	r3, [r0, #56]	; 0x38
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8007b94:	f7ff fa12 	bl	8006fbc <HAL_UART_Init>
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	d100      	bne.n	8007b9e <MX_LPUART1_UART_Init+0x32>
}
 8007b9c:	bd10      	pop	{r4, pc}
    Error_Handler();
 8007b9e:	f7ff fe39 	bl	8007814 <Error_Handler>
 8007ba2:	46c0      	nop			; (mov r8, r8)
 8007ba4:	20000430 	.word	0x20000430
 8007ba8:	40004800 	.word	0x40004800

08007bac <SystemClock_Config>:
{
 8007bac:	b500      	push	{lr}
 8007bae:	b09f      	sub	sp, #124	; 0x7c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007bb0:	4925      	ldr	r1, [pc, #148]	; (8007c48 <SystemClock_Config+0x9c>)
 8007bb2:	680b      	ldr	r3, [r1, #0]
 8007bb4:	4a25      	ldr	r2, [pc, #148]	; (8007c4c <SystemClock_Config+0xa0>)
 8007bb6:	401a      	ands	r2, r3
 8007bb8:	2380      	movs	r3, #128	; 0x80
 8007bba:	011b      	lsls	r3, r3, #4
 8007bbc:	4313      	orrs	r3, r2
 8007bbe:	600b      	str	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_MSI;
 8007bc0:	2318      	movs	r3, #24
 8007bc2:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8007bc4:	3b17      	subs	r3, #23
 8007bc6:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007bc8:	9317      	str	r3, [sp, #92]	; 0x5c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8007bca:	2300      	movs	r3, #0
 8007bcc:	9318      	str	r3, [sp, #96]	; 0x60
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8007bce:	22a0      	movs	r2, #160	; 0xa0
 8007bd0:	0212      	lsls	r2, r2, #8
 8007bd2:	9219      	str	r2, [sp, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8007bd4:	931a      	str	r3, [sp, #104]	; 0x68
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007bd6:	a810      	add	r0, sp, #64	; 0x40
 8007bd8:	f7fc fbfa 	bl	80043d0 <HAL_RCC_OscConfig>
 8007bdc:	2800      	cmp	r0, #0
 8007bde:	d12c      	bne.n	8007c3a <SystemClock_Config+0x8e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007be0:	230f      	movs	r3, #15
 8007be2:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8007be4:	2300      	movs	r3, #0
 8007be6:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007be8:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007bea:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8007bec:	930f      	str	r3, [sp, #60]	; 0x3c
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8007bee:	2100      	movs	r1, #0
 8007bf0:	a80b      	add	r0, sp, #44	; 0x2c
 8007bf2:	f7fc ff05 	bl	8004a00 <HAL_RCC_ClockConfig>
 8007bf6:	2800      	cmp	r0, #0
 8007bf8:	d121      	bne.n	8007c3e <SystemClock_Config+0x92>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_LPUART1
 8007bfa:	2366      	movs	r3, #102	; 0x66
 8007bfc:	9301      	str	r3, [sp, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8007bfe:	2300      	movs	r3, #0
 8007c00:	9305      	str	r3, [sp, #20]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8007c02:	9306      	str	r3, [sp, #24]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8007c04:	2380      	movs	r3, #128	; 0x80
 8007c06:	029b      	lsls	r3, r3, #10
 8007c08:	9302      	str	r3, [sp, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007c0a:	a801      	add	r0, sp, #4
 8007c0c:	f7fc ffee 	bl	8004bec <HAL_RCCEx_PeriphCLKConfig>
 8007c10:	2800      	cmp	r0, #0
 8007c12:	d116      	bne.n	8007c42 <SystemClock_Config+0x96>
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8007c14:	f7fc ffc4 	bl	8004ba0 <HAL_RCC_GetHCLKFreq>
 8007c18:	21fa      	movs	r1, #250	; 0xfa
 8007c1a:	0089      	lsls	r1, r1, #2
 8007c1c:	f7f8 fa86 	bl	800012c <__udivsi3>
 8007c20:	f7fb fce8 	bl	80035f4 <HAL_SYSTICK_Config>
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8007c24:	2004      	movs	r0, #4
 8007c26:	f7fb fd01 	bl	800362c <HAL_SYSTICK_CLKSourceConfig>
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8007c2a:	2001      	movs	r0, #1
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	2100      	movs	r1, #0
 8007c30:	4240      	negs	r0, r0
 8007c32:	f7fb fc9b 	bl	800356c <HAL_NVIC_SetPriority>
}
 8007c36:	b01f      	add	sp, #124	; 0x7c
 8007c38:	bd00      	pop	{pc}
    Error_Handler();
 8007c3a:	f7ff fdeb 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007c3e:	f7ff fde9 	bl	8007814 <Error_Handler>
    Error_Handler();
 8007c42:	f7ff fde7 	bl	8007814 <Error_Handler>
 8007c46:	46c0      	nop			; (mov r8, r8)
 8007c48:	40007000 	.word	0x40007000
 8007c4c:	ffffe7ff 	.word	0xffffe7ff

08007c50 <main>:
{
 8007c50:	b510      	push	{r4, lr}
  HAL_Init();
 8007c52:	f7fb f933 	bl	8002ebc <HAL_Init>
  SystemClock_Config();
 8007c56:	f7ff ffa9 	bl	8007bac <SystemClock_Config>
  MX_GPIO_Init();
 8007c5a:	f7ff fd6b 	bl	8007734 <MX_GPIO_Init>
  MX_DMA_Init();
 8007c5e:	f7ff fdb9 	bl	80077d4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8007c62:	f7ff fdd9 	bl	8007818 <MX_USART2_UART_Init>
  MX_ADC_Init();
 8007c66:	f7ff fdf7 	bl	8007858 <MX_ADC_Init>
  MX_DAC_Init();
 8007c6a:	f7ff fe3b 	bl	80078e4 <MX_DAC_Init>
  MX_RTC_Init();
 8007c6e:	f7ff fe57 	bl	8007920 <MX_RTC_Init>
  MX_TIM6_Init();
 8007c72:	f7ff feb9 	bl	80079e8 <MX_TIM6_Init>
  MX_TIM3_Init();
 8007c76:	f7ff fedb 	bl	8007a30 <MX_TIM3_Init>
  MX_SPI2_Init();
 8007c7a:	f7ff ff29 	bl	8007ad0 <MX_SPI2_Init>
  MX_I2C2_Init();
 8007c7e:	f7ff ff49 	bl	8007b14 <MX_I2C2_Init>
  MX_LPUART1_UART_Init();
 8007c82:	f7ff ff73 	bl	8007b6c <MX_LPUART1_UART_Init>
  HAL_DAC_Start(&hdac,DAC_CHANNEL_1);
 8007c86:	2100      	movs	r1, #0
 8007c88:	4849      	ldr	r0, [pc, #292]	; (8007db0 <main+0x160>)
 8007c8a:	f7fb fd1e 	bl	80036ca <HAL_DAC_Start>
  HAL_TIM_Base_Start(&htim3);
 8007c8e:	4849      	ldr	r0, [pc, #292]	; (8007db4 <main+0x164>)
 8007c90:	f7fe f89b 	bl	8005dca <HAL_TIM_Base_Start>
  HAL_NVIC_DisableIRQ(EXTI4_15_IRQn);
 8007c94:	2007      	movs	r0, #7
 8007c96:	f7fb fca3 	bl	80035e0 <HAL_NVIC_DisableIRQ>
  HAL_NVIC_DisableIRQ(RTC_IRQn);
 8007c9a:	2002      	movs	r0, #2
 8007c9c:	f7fb fca0 	bl	80035e0 <HAL_NVIC_DisableIRQ>
  HAL_UART_DeInit(&hlpuart1);
 8007ca0:	4845      	ldr	r0, [pc, #276]	; (8007db8 <main+0x168>)
 8007ca2:	f7fe fbc3 	bl	800642c <HAL_UART_DeInit>
 PRINTF(TERMINAL_RESET);
 8007ca6:	4845      	ldr	r0, [pc, #276]	; (8007dbc <main+0x16c>)
 8007ca8:	f000 f88e 	bl	8007dc8 <VirtualCOM_Transmit>
 8007cac:	e001      	b.n	8007cb2 <main+0x62>
	  case MENU_START_PRINT 		: print_menu();															break;
 8007cae:	f000 f8ab 	bl	8007e08 <print_menu>
	  switch(etat_courant){
 8007cb2:	4b43      	ldr	r3, [pc, #268]	; (8007dc0 <main+0x170>)
 8007cb4:	781a      	ldrb	r2, [r3, #0]
 8007cb6:	2a14      	cmp	r2, #20
 8007cb8:	d8fb      	bhi.n	8007cb2 <main+0x62>
 8007cba:	0093      	lsls	r3, r2, #2
 8007cbc:	4a41      	ldr	r2, [pc, #260]	; (8007dc4 <main+0x174>)
 8007cbe:	58d3      	ldr	r3, [r2, r3]
 8007cc0:	469f      	mov	pc, r3
	  case MENU_GPIO_PRINT			: print_menu_gpio();													break;
 8007cc2:	f000 f91b 	bl	8007efc <print_menu_gpio>
 8007cc6:	e7f4      	b.n	8007cb2 <main+0x62>
	  case TEST_GPIO_POLLING		: test_gpio(TEST_GPIO_POLLING);			etat_courant=MENU_GPIO_PRINT;	break;
 8007cc8:	2002      	movs	r0, #2
 8007cca:	f7ff fcb3 	bl	8007634 <test_gpio>
 8007cce:	4b3c      	ldr	r3, [pc, #240]	; (8007dc0 <main+0x170>)
 8007cd0:	2201      	movs	r2, #1
 8007cd2:	701a      	strb	r2, [r3, #0]
 8007cd4:	e7ed      	b.n	8007cb2 <main+0x62>
	  case TEST_GPIO_IT				: test_gpio(TEST_GPIO_IT);				etat_courant=MENU_GPIO_PRINT;	break;
 8007cd6:	2003      	movs	r0, #3
 8007cd8:	f7ff fcac 	bl	8007634 <test_gpio>
 8007cdc:	4b38      	ldr	r3, [pc, #224]	; (8007dc0 <main+0x170>)
 8007cde:	2201      	movs	r2, #1
 8007ce0:	701a      	strb	r2, [r3, #0]
 8007ce2:	e7e6      	b.n	8007cb2 <main+0x62>
	  case MENU_ADC_PRINT			: print_menu_adc();														break;
 8007ce4:	f000 f9a6 	bl	8008034 <print_menu_adc>
 8007ce8:	e7e3      	b.n	8007cb2 <main+0x62>
	  case TEST_ADC_IN1				: test_adc(TEST_ADC_IN1);				etat_courant=MENU_ADC_PRINT;	break;
 8007cea:	2006      	movs	r0, #6
 8007cec:	f7ff f9a0 	bl	8007030 <test_adc>
 8007cf0:	4b33      	ldr	r3, [pc, #204]	; (8007dc0 <main+0x170>)
 8007cf2:	2204      	movs	r2, #4
 8007cf4:	701a      	strb	r2, [r3, #0]
 8007cf6:	e7dc      	b.n	8007cb2 <main+0x62>
	  case TEST_ADC_TEMPERATURE 	: test_adc(TEST_ADC_TEMPERATURE); 		etat_courant=MENU_ADC_PRINT; 	break;
 8007cf8:	2005      	movs	r0, #5
 8007cfa:	f7ff f999 	bl	8007030 <test_adc>
 8007cfe:	4b30      	ldr	r3, [pc, #192]	; (8007dc0 <main+0x170>)
 8007d00:	2204      	movs	r2, #4
 8007d02:	701a      	strb	r2, [r3, #0]
 8007d04:	e7d5      	b.n	8007cb2 <main+0x62>
	  case TEST_ADC_CALIB			: test_adc(TEST_ADC_CALIB);				etat_courant=MENU_ADC_PRINT; 	break;
 8007d06:	2007      	movs	r0, #7
 8007d08:	f7ff f992 	bl	8007030 <test_adc>
 8007d0c:	4b2c      	ldr	r3, [pc, #176]	; (8007dc0 <main+0x170>)
 8007d0e:	2204      	movs	r2, #4
 8007d10:	701a      	strb	r2, [r3, #0]
 8007d12:	e7ce      	b.n	8007cb2 <main+0x62>
	  case MENU_RTC_PRINT			: print_menu_rtc();														break;
 8007d14:	f000 f93a 	bl	8007f8c <print_menu_rtc>
 8007d18:	e7cb      	b.n	8007cb2 <main+0x62>
	  case TEST_RTC_GET				: test_rtc(TEST_RTC_GET);				etat_courant=MENU_RTC_PRINT;	break;
 8007d1a:	2009      	movs	r0, #9
 8007d1c:	f000 fa86 	bl	800822c <test_rtc>
 8007d20:	4b27      	ldr	r3, [pc, #156]	; (8007dc0 <main+0x170>)
 8007d22:	2208      	movs	r2, #8
 8007d24:	701a      	strb	r2, [r3, #0]
 8007d26:	e7c4      	b.n	8007cb2 <main+0x62>
	  case TEST_RTC_SET				: test_rtc(TEST_RTC_SET);				etat_courant=MENU_RTC_PRINT;	break;
 8007d28:	200a      	movs	r0, #10
 8007d2a:	f000 fa7f 	bl	800822c <test_rtc>
 8007d2e:	4b24      	ldr	r3, [pc, #144]	; (8007dc0 <main+0x170>)
 8007d30:	2208      	movs	r2, #8
 8007d32:	701a      	strb	r2, [r3, #0]
 8007d34:	e7bd      	b.n	8007cb2 <main+0x62>
	  case TEST_RTC_ALARM			: test_rtc(TEST_RTC_ALARM);				etat_courant=MENU_RTC_PRINT;	break;
 8007d36:	200b      	movs	r0, #11
 8007d38:	f000 fa78 	bl	800822c <test_rtc>
 8007d3c:	4b20      	ldr	r3, [pc, #128]	; (8007dc0 <main+0x170>)
 8007d3e:	2208      	movs	r2, #8
 8007d40:	701a      	strb	r2, [r3, #0]
 8007d42:	e7b6      	b.n	8007cb2 <main+0x62>
	  case MENU_TIMER_PRINT			: print_menu_timer();													break;
 8007d44:	f000 fa1e 	bl	8008184 <print_menu_timer>
 8007d48:	e7b3      	b.n	8007cb2 <main+0x62>
	  case TEST_TIM6_BASIC			: test_timer(TEST_TIM6_BASIC);			etat_courant=MENU_TIMER_PRINT;	break;
 8007d4a:	200d      	movs	r0, #13
 8007d4c:	f000 fe9e 	bl	8008a8c <test_timer>
 8007d50:	4b1b      	ldr	r3, [pc, #108]	; (8007dc0 <main+0x170>)
 8007d52:	220c      	movs	r2, #12
 8007d54:	701a      	strb	r2, [r3, #0]
 8007d56:	e7ac      	b.n	8007cb2 <main+0x62>
	  case TEST_TIM3_IC_PA5			: test_timer(TEST_TIM3_IC_PA5);			etat_courant=MENU_TIMER_PRINT;	break;
 8007d58:	200e      	movs	r0, #14
 8007d5a:	f000 fe97 	bl	8008a8c <test_timer>
 8007d5e:	4b18      	ldr	r3, [pc, #96]	; (8007dc0 <main+0x170>)
 8007d60:	220c      	movs	r2, #12
 8007d62:	701a      	strb	r2, [r3, #0]
 8007d64:	e7a5      	b.n	8007cb2 <main+0x62>
	  case TEST_TIM3_IC_PA11		: test_timer(TEST_TIM3_IC_PA11);		etat_courant=MENU_TIMER_PRINT;	break;
 8007d66:	200f      	movs	r0, #15
 8007d68:	f000 fe90 	bl	8008a8c <test_timer>
 8007d6c:	4b14      	ldr	r3, [pc, #80]	; (8007dc0 <main+0x170>)
 8007d6e:	220c      	movs	r2, #12
 8007d70:	701a      	strb	r2, [r3, #0]
 8007d72:	e79e      	b.n	8007cb2 <main+0x62>
	  case TEST_SPI					: test_spi();							etat_courant=MENU_START_PRINT;	break;
 8007d74:	f000 fb5c 	bl	8008430 <test_spi>
 8007d78:	4b11      	ldr	r3, [pc, #68]	; (8007dc0 <main+0x170>)
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	701a      	strb	r2, [r3, #0]
 8007d7e:	e798      	b.n	8007cb2 <main+0x62>
	  case MENU_UART_PRINT			: print_menu_uart();													break;
 8007d80:	f000 f9ac 	bl	80080dc <print_menu_uart>
 8007d84:	e795      	b.n	8007cb2 <main+0x62>
	  case TEST_UART_POLLING		: test_uart(TEST_UART_POLLING);			etat_courant=MENU_UART_PRINT;	break;
 8007d86:	2012      	movs	r0, #18
 8007d88:	f000 ffea 	bl	8008d60 <test_uart>
 8007d8c:	4b0c      	ldr	r3, [pc, #48]	; (8007dc0 <main+0x170>)
 8007d8e:	2211      	movs	r2, #17
 8007d90:	701a      	strb	r2, [r3, #0]
 8007d92:	e78e      	b.n	8007cb2 <main+0x62>
	  case TEST_UART_IT				: test_uart(TEST_UART_IT);				etat_courant=MENU_UART_PRINT;	break;
 8007d94:	2013      	movs	r0, #19
 8007d96:	f000 ffe3 	bl	8008d60 <test_uart>
 8007d9a:	4b09      	ldr	r3, [pc, #36]	; (8007dc0 <main+0x170>)
 8007d9c:	2211      	movs	r2, #17
 8007d9e:	701a      	strb	r2, [r3, #0]
 8007da0:	e787      	b.n	8007cb2 <main+0x62>
	  case TEST_UART_DMA			: test_uart(TEST_UART_DMA);				etat_courant=MENU_UART_PRINT;	break;
 8007da2:	2014      	movs	r0, #20
 8007da4:	f000 ffdc 	bl	8008d60 <test_uart>
 8007da8:	4b05      	ldr	r3, [pc, #20]	; (8007dc0 <main+0x170>)
 8007daa:	2211      	movs	r2, #17
 8007dac:	701a      	strb	r2, [r3, #0]
 8007dae:	e780      	b.n	8007cb2 <main+0x62>
 8007db0:	200004e0 	.word	0x200004e0
 8007db4:	200003f8 	.word	0x200003f8
 8007db8:	20000430 	.word	0x20000430
 8007dbc:	0800b920 	.word	0x0800b920
 8007dc0:	2000020c 	.word	0x2000020c
 8007dc4:	0800b2ac 	.word	0x0800b2ac

08007dc8 <VirtualCOM_Transmit>:
	}

}


void VirtualCOM_Transmit( char *format, ... ){
 8007dc8:	b40f      	push	{r0, r1, r2, r3}
 8007dca:	b510      	push	{r4, lr}
 8007dcc:	b0a2      	sub	sp, #136	; 0x88
 8007dce:	ab24      	add	r3, sp, #144	; 0x90
 8007dd0:	cb02      	ldmia	r3!, {r1}
	char buffer[128];
	va_list args;
	va_start(args, format);
 8007dd2:	9301      	str	r3, [sp, #4]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8007dd4:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8007dd8:	b672      	cpsid	i

	BACKUP_PRIMASK();	// Sauvegarde valeur "IT Enable"
	DISABLE_IRQ();		// Reset  "IT Enable"
	vsprintf(buffer,format,args);
 8007dda:	9a01      	ldr	r2, [sp, #4]
 8007ddc:	a802      	add	r0, sp, #8
 8007dde:	f001 fe09 	bl	80099f4 <vsiprintf>
	HAL_UART_Transmit(&huart2,buffer,strlen(buffer),200);
 8007de2:	a802      	add	r0, sp, #8
 8007de4:	f7f8 f990 	bl	8000108 <strlen>
 8007de8:	b282      	uxth	r2, r0
 8007dea:	23c8      	movs	r3, #200	; 0xc8
 8007dec:	a902      	add	r1, sp, #8
 8007dee:	4805      	ldr	r0, [pc, #20]	; (8007e04 <VirtualCOM_Transmit+0x3c>)
 8007df0:	f7fe ff9e 	bl	8006d30 <HAL_UART_Transmit>
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007df4:	f384 8810 	msr	PRIMASK, r4
	RESTORE_PRIMASK();	// Restore la valeur sauvegarde de "IT Enable"
  	va_end(args);
}
 8007df8:	b022      	add	sp, #136	; 0x88
 8007dfa:	bc10      	pop	{r4}
 8007dfc:	bc08      	pop	{r3}
 8007dfe:	b004      	add	sp, #16
 8007e00:	4718      	bx	r3
 8007e02:	46c0      	nop			; (mov r8, r8)
 8007e04:	200005a8 	.word	0x200005a8

08007e08 <print_menu>:
void print_menu(void){
 8007e08:	b510      	push	{r4, lr}
	PRINTF(CLEAR_SCREEN);
 8007e0a:	482c      	ldr	r0, [pc, #176]	; (8007ebc <print_menu+0xb4>)
 8007e0c:	f7ff ffdc 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(RED);
 8007e10:	482b      	ldr	r0, [pc, #172]	; (8007ec0 <print_menu+0xb8>)
 8007e12:	f7ff ffd9 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\r\n\r\n***** Programme TEST des peripheriques *****\r\n ");
 8007e16:	482b      	ldr	r0, [pc, #172]	; (8007ec4 <print_menu+0xbc>)
 8007e18:	f7ff ffd6 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(TERMINAL_RESET);
 8007e1c:	482a      	ldr	r0, [pc, #168]	; (8007ec8 <print_menu+0xc0>)
 8007e1e:	f7ff ffd3 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\t(g) GPIO\r\n");
 8007e22:	482a      	ldr	r0, [pc, #168]	; (8007ecc <print_menu+0xc4>)
 8007e24:	f7ff ffd0 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\t(a) ADC\r\n");
 8007e28:	4829      	ldr	r0, [pc, #164]	; (8007ed0 <print_menu+0xc8>)
 8007e2a:	f7ff ffcd 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\t(r) RTC\r\n");
 8007e2e:	4829      	ldr	r0, [pc, #164]	; (8007ed4 <print_menu+0xcc>)
 8007e30:	f7ff ffca 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\t(t) TIMER\r\n");
 8007e34:	4828      	ldr	r0, [pc, #160]	; (8007ed8 <print_menu+0xd0>)
 8007e36:	f7ff ffc7 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\t(s) SPI\r\n");
 8007e3a:	4828      	ldr	r0, [pc, #160]	; (8007edc <print_menu+0xd4>)
 8007e3c:	f7ff ffc4 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\t(u) UART\r\n");
 8007e40:	4827      	ldr	r0, [pc, #156]	; (8007ee0 <print_menu+0xd8>)
 8007e42:	f7ff ffc1 	bl	8007dc8 <VirtualCOM_Transmit>
	HAL_UART_Receive_IT(&huart2,&UART2_CaractereRecu,1);
 8007e46:	2201      	movs	r2, #1
 8007e48:	4926      	ldr	r1, [pc, #152]	; (8007ee4 <print_menu+0xdc>)
 8007e4a:	4827      	ldr	r0, [pc, #156]	; (8007ee8 <print_menu+0xe0>)
 8007e4c:	f7fe fb0c 	bl	8006468 <HAL_UART_Receive_IT>
		while(UART2_IsStringValid!=1);
 8007e50:	4b26      	ldr	r3, [pc, #152]	; (8007eec <print_menu+0xe4>)
 8007e52:	781b      	ldrb	r3, [r3, #0]
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d1fb      	bne.n	8007e50 <print_menu+0x48>
		UART2_IsStringValid=0;
 8007e58:	4b24      	ldr	r3, [pc, #144]	; (8007eec <print_menu+0xe4>)
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	701a      	strb	r2, [r3, #0]
	while(	rx_buffer_uart[0]!='g' && rx_buffer_uart[0]!='a' &&
 8007e5e:	4b24      	ldr	r3, [pc, #144]	; (8007ef0 <print_menu+0xe8>)
 8007e60:	781b      	ldrb	r3, [r3, #0]
			rx_buffer_uart[0]!='s' && rx_buffer_uart[0]!='u');
 8007e62:	2b67      	cmp	r3, #103	; 0x67
 8007e64:	d009      	beq.n	8007e7a <print_menu+0x72>
	while(	rx_buffer_uart[0]!='g' && rx_buffer_uart[0]!='a' &&
 8007e66:	2b61      	cmp	r3, #97	; 0x61
 8007e68:	d007      	beq.n	8007e7a <print_menu+0x72>
 8007e6a:	2b72      	cmp	r3, #114	; 0x72
 8007e6c:	d005      	beq.n	8007e7a <print_menu+0x72>
			rx_buffer_uart[0]!='r' && rx_buffer_uart[0]!='t' &&
 8007e6e:	2b74      	cmp	r3, #116	; 0x74
 8007e70:	d003      	beq.n	8007e7a <print_menu+0x72>
 8007e72:	2b73      	cmp	r3, #115	; 0x73
 8007e74:	d001      	beq.n	8007e7a <print_menu+0x72>
			rx_buffer_uart[0]!='s' && rx_buffer_uart[0]!='u');
 8007e76:	2b75      	cmp	r3, #117	; 0x75
 8007e78:	d1ea      	bne.n	8007e50 <print_menu+0x48>
	switch(rx_buffer_uart[0]){
 8007e7a:	3b61      	subs	r3, #97	; 0x61
 8007e7c:	b2da      	uxtb	r2, r3
 8007e7e:	2a14      	cmp	r2, #20
 8007e80:	d806      	bhi.n	8007e90 <print_menu+0x88>
 8007e82:	0093      	lsls	r3, r2, #2
 8007e84:	4a1b      	ldr	r2, [pc, #108]	; (8007ef4 <print_menu+0xec>)
 8007e86:	58d3      	ldr	r3, [r2, r3]
 8007e88:	469f      	mov	pc, r3
		case 'g' :etat_courant=MENU_GPIO_PRINT;			break;
 8007e8a:	4b1b      	ldr	r3, [pc, #108]	; (8007ef8 <print_menu+0xf0>)
 8007e8c:	2201      	movs	r2, #1
 8007e8e:	701a      	strb	r2, [r3, #0]
}
 8007e90:	bd10      	pop	{r4, pc}
		case 'a' :etat_courant=MENU_ADC_PRINT;			break;
 8007e92:	4b19      	ldr	r3, [pc, #100]	; (8007ef8 <print_menu+0xf0>)
 8007e94:	2204      	movs	r2, #4
 8007e96:	701a      	strb	r2, [r3, #0]
 8007e98:	e7fa      	b.n	8007e90 <print_menu+0x88>
		case 'r' :etat_courant=MENU_RTC_PRINT;			break;
 8007e9a:	4b17      	ldr	r3, [pc, #92]	; (8007ef8 <print_menu+0xf0>)
 8007e9c:	2208      	movs	r2, #8
 8007e9e:	701a      	strb	r2, [r3, #0]
 8007ea0:	e7f6      	b.n	8007e90 <print_menu+0x88>
		case 't' :etat_courant=MENU_TIMER_PRINT;		break;
 8007ea2:	4b15      	ldr	r3, [pc, #84]	; (8007ef8 <print_menu+0xf0>)
 8007ea4:	220c      	movs	r2, #12
 8007ea6:	701a      	strb	r2, [r3, #0]
 8007ea8:	e7f2      	b.n	8007e90 <print_menu+0x88>
		case 's' :etat_courant=TEST_SPI;				break;
 8007eaa:	4b13      	ldr	r3, [pc, #76]	; (8007ef8 <print_menu+0xf0>)
 8007eac:	2210      	movs	r2, #16
 8007eae:	701a      	strb	r2, [r3, #0]
 8007eb0:	e7ee      	b.n	8007e90 <print_menu+0x88>
		case 'u' :etat_courant=MENU_UART_PRINT;			break;
 8007eb2:	4b11      	ldr	r3, [pc, #68]	; (8007ef8 <print_menu+0xf0>)
 8007eb4:	2211      	movs	r2, #17
 8007eb6:	701a      	strb	r2, [r3, #0]
}
 8007eb8:	e7ea      	b.n	8007e90 <print_menu+0x88>
 8007eba:	46c0      	nop			; (mov r8, r8)
 8007ebc:	0800b928 	.word	0x0800b928
 8007ec0:	0800b4b8 	.word	0x0800b4b8
 8007ec4:	0800b934 	.word	0x0800b934
 8007ec8:	0800b920 	.word	0x0800b920
 8007ecc:	0800b968 	.word	0x0800b968
 8007ed0:	0800b974 	.word	0x0800b974
 8007ed4:	0800b980 	.word	0x0800b980
 8007ed8:	0800b98c 	.word	0x0800b98c
 8007edc:	0800b99c 	.word	0x0800b99c
 8007ee0:	0800b9a8 	.word	0x0800b9a8
 8007ee4:	20000368 	.word	0x20000368
 8007ee8:	200005a8 	.word	0x200005a8
 8007eec:	20000218 	.word	0x20000218
 8007ef0:	20000298 	.word	0x20000298
 8007ef4:	0800b300 	.word	0x0800b300
 8007ef8:	2000020c 	.word	0x2000020c

08007efc <print_menu_gpio>:
void print_menu_gpio(void){
 8007efc:	b510      	push	{r4, lr}
	PRINTF(CLEAR_SCREEN);
 8007efe:	481a      	ldr	r0, [pc, #104]	; (8007f68 <print_menu_gpio+0x6c>)
 8007f00:	f7ff ff62 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(RED);
 8007f04:	4819      	ldr	r0, [pc, #100]	; (8007f6c <print_menu_gpio+0x70>)
 8007f06:	f7ff ff5f 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\r\n***** Test des GPIO ***** Touche 'c' pour sortir\r\n");
 8007f0a:	4819      	ldr	r0, [pc, #100]	; (8007f70 <print_menu_gpio+0x74>)
 8007f0c:	f7ff ff5c 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(TERMINAL_RESET);
 8007f10:	4818      	ldr	r0, [pc, #96]	; (8007f74 <print_menu_gpio+0x78>)
 8007f12:	f7ff ff59 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(P) Mode Polling (scrutation)\r\n");
 8007f16:	4818      	ldr	r0, [pc, #96]	; (8007f78 <print_menu_gpio+0x7c>)
 8007f18:	f7ff ff56 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(I) Mode Interrupt (Interruption)\r\n");
 8007f1c:	4817      	ldr	r0, [pc, #92]	; (8007f7c <print_menu_gpio+0x80>)
 8007f1e:	f7ff ff53 	bl	8007dc8 <VirtualCOM_Transmit>
		while(UART2_IsStringValid!=1);
 8007f22:	4b17      	ldr	r3, [pc, #92]	; (8007f80 <print_menu_gpio+0x84>)
 8007f24:	781b      	ldrb	r3, [r3, #0]
 8007f26:	2b01      	cmp	r3, #1
 8007f28:	d1fb      	bne.n	8007f22 <print_menu_gpio+0x26>
		UART2_IsStringValid=0;
 8007f2a:	4b15      	ldr	r3, [pc, #84]	; (8007f80 <print_menu_gpio+0x84>)
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	701a      	strb	r2, [r3, #0]
	while(rx_buffer_uart[0]!='P' && rx_buffer_uart[0]!='I' && rx_buffer_uart[0]!='c');
 8007f30:	4b14      	ldr	r3, [pc, #80]	; (8007f84 <print_menu_gpio+0x88>)
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	2b50      	cmp	r3, #80	; 0x50
 8007f36:	d003      	beq.n	8007f40 <print_menu_gpio+0x44>
 8007f38:	2b49      	cmp	r3, #73	; 0x49
 8007f3a:	d001      	beq.n	8007f40 <print_menu_gpio+0x44>
 8007f3c:	2b63      	cmp	r3, #99	; 0x63
 8007f3e:	d1f0      	bne.n	8007f22 <print_menu_gpio+0x26>
	switch(rx_buffer_uart[0]){
 8007f40:	2b50      	cmp	r3, #80	; 0x50
 8007f42:	d004      	beq.n	8007f4e <print_menu_gpio+0x52>
 8007f44:	2b63      	cmp	r3, #99	; 0x63
 8007f46:	d00a      	beq.n	8007f5e <print_menu_gpio+0x62>
 8007f48:	2b49      	cmp	r3, #73	; 0x49
 8007f4a:	d004      	beq.n	8007f56 <print_menu_gpio+0x5a>
}
 8007f4c:	bd10      	pop	{r4, pc}
		case 'P' :etat_courant=TEST_GPIO_POLLING;	break;
 8007f4e:	4b0e      	ldr	r3, [pc, #56]	; (8007f88 <print_menu_gpio+0x8c>)
 8007f50:	2202      	movs	r2, #2
 8007f52:	701a      	strb	r2, [r3, #0]
 8007f54:	e7fa      	b.n	8007f4c <print_menu_gpio+0x50>
		case 'I' :etat_courant=TEST_GPIO_IT;		break;
 8007f56:	4b0c      	ldr	r3, [pc, #48]	; (8007f88 <print_menu_gpio+0x8c>)
 8007f58:	2203      	movs	r2, #3
 8007f5a:	701a      	strb	r2, [r3, #0]
 8007f5c:	e7f6      	b.n	8007f4c <print_menu_gpio+0x50>
		case 'c' :etat_courant=MENU_START_PRINT; 	break;
 8007f5e:	4b0a      	ldr	r3, [pc, #40]	; (8007f88 <print_menu_gpio+0x8c>)
 8007f60:	2200      	movs	r2, #0
 8007f62:	701a      	strb	r2, [r3, #0]
}
 8007f64:	e7f2      	b.n	8007f4c <print_menu_gpio+0x50>
 8007f66:	46c0      	nop			; (mov r8, r8)
 8007f68:	0800b928 	.word	0x0800b928
 8007f6c:	0800b4b8 	.word	0x0800b4b8
 8007f70:	0800b9b4 	.word	0x0800b9b4
 8007f74:	0800b920 	.word	0x0800b920
 8007f78:	0800b9ec 	.word	0x0800b9ec
 8007f7c:	0800ba0c 	.word	0x0800ba0c
 8007f80:	20000218 	.word	0x20000218
 8007f84:	20000298 	.word	0x20000298
 8007f88:	2000020c 	.word	0x2000020c

08007f8c <print_menu_rtc>:
void print_menu_rtc(void){
 8007f8c:	b510      	push	{r4, lr}
	PRINTF(CLEAR_SCREEN);
 8007f8e:	481f      	ldr	r0, [pc, #124]	; (800800c <print_menu_rtc+0x80>)
 8007f90:	f7ff ff1a 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(RED);
 8007f94:	481e      	ldr	r0, [pc, #120]	; (8008010 <print_menu_rtc+0x84>)
 8007f96:	f7ff ff17 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\r\n***** Test de la RTC ***** Touche 'c' pour sortir\r\n");
 8007f9a:	481e      	ldr	r0, [pc, #120]	; (8008014 <print_menu_rtc+0x88>)
 8007f9c:	f7ff ff14 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(TERMINAL_RESET);
 8007fa0:	481d      	ldr	r0, [pc, #116]	; (8008018 <print_menu_rtc+0x8c>)
 8007fa2:	f7ff ff11 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(G) Get Date-Heure\r\n");
 8007fa6:	481d      	ldr	r0, [pc, #116]	; (800801c <print_menu_rtc+0x90>)
 8007fa8:	f7ff ff0e 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(S) Set Date-Heure\r\n");
 8007fac:	481c      	ldr	r0, [pc, #112]	; (8008020 <print_menu_rtc+0x94>)
 8007fae:	f7ff ff0b 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(A) Alarme (IT) toutes les secondes\r\n");
 8007fb2:	481c      	ldr	r0, [pc, #112]	; (8008024 <print_menu_rtc+0x98>)
 8007fb4:	f7ff ff08 	bl	8007dc8 <VirtualCOM_Transmit>
		while(UART2_IsStringValid!=1);
 8007fb8:	4b1b      	ldr	r3, [pc, #108]	; (8008028 <print_menu_rtc+0x9c>)
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	2b01      	cmp	r3, #1
 8007fbe:	d1fb      	bne.n	8007fb8 <print_menu_rtc+0x2c>
		UART2_IsStringValid=0;
 8007fc0:	4b19      	ldr	r3, [pc, #100]	; (8008028 <print_menu_rtc+0x9c>)
 8007fc2:	2200      	movs	r2, #0
 8007fc4:	701a      	strb	r2, [r3, #0]
	while(rx_buffer_uart[0]!='G' && rx_buffer_uart[0]!='S' && rx_buffer_uart[0]!='A' && rx_buffer_uart[0]!='c');
 8007fc6:	4b19      	ldr	r3, [pc, #100]	; (800802c <print_menu_rtc+0xa0>)
 8007fc8:	781b      	ldrb	r3, [r3, #0]
 8007fca:	2b47      	cmp	r3, #71	; 0x47
 8007fcc:	d005      	beq.n	8007fda <print_menu_rtc+0x4e>
 8007fce:	2b53      	cmp	r3, #83	; 0x53
 8007fd0:	d003      	beq.n	8007fda <print_menu_rtc+0x4e>
 8007fd2:	2b41      	cmp	r3, #65	; 0x41
 8007fd4:	d001      	beq.n	8007fda <print_menu_rtc+0x4e>
 8007fd6:	2b63      	cmp	r3, #99	; 0x63
 8007fd8:	d1ee      	bne.n	8007fb8 <print_menu_rtc+0x2c>
	switch(rx_buffer_uart[0]){
 8007fda:	2b47      	cmp	r3, #71	; 0x47
 8007fdc:	d00e      	beq.n	8007ffc <print_menu_rtc+0x70>
 8007fde:	d907      	bls.n	8007ff0 <print_menu_rtc+0x64>
 8007fe0:	2b53      	cmp	r3, #83	; 0x53
 8007fe2:	d00f      	beq.n	8008004 <print_menu_rtc+0x78>
 8007fe4:	2b63      	cmp	r3, #99	; 0x63
 8007fe6:	d10c      	bne.n	8008002 <print_menu_rtc+0x76>
		case 'c' :etat_courant=MENU_START_PRINT; 	break;
 8007fe8:	4b11      	ldr	r3, [pc, #68]	; (8008030 <print_menu_rtc+0xa4>)
 8007fea:	2200      	movs	r2, #0
 8007fec:	701a      	strb	r2, [r3, #0]
}
 8007fee:	e008      	b.n	8008002 <print_menu_rtc+0x76>
	switch(rx_buffer_uart[0]){
 8007ff0:	2b41      	cmp	r3, #65	; 0x41
 8007ff2:	d106      	bne.n	8008002 <print_menu_rtc+0x76>
		case 'A' :etat_courant=TEST_RTC_ALARM;		break;
 8007ff4:	4b0e      	ldr	r3, [pc, #56]	; (8008030 <print_menu_rtc+0xa4>)
 8007ff6:	220b      	movs	r2, #11
 8007ff8:	701a      	strb	r2, [r3, #0]
 8007ffa:	e002      	b.n	8008002 <print_menu_rtc+0x76>
		case 'G' :etat_courant=TEST_RTC_GET;		break;
 8007ffc:	4b0c      	ldr	r3, [pc, #48]	; (8008030 <print_menu_rtc+0xa4>)
 8007ffe:	2209      	movs	r2, #9
 8008000:	701a      	strb	r2, [r3, #0]
}
 8008002:	bd10      	pop	{r4, pc}
		case 'S' :etat_courant=TEST_RTC_SET;		break;
 8008004:	4b0a      	ldr	r3, [pc, #40]	; (8008030 <print_menu_rtc+0xa4>)
 8008006:	220a      	movs	r2, #10
 8008008:	701a      	strb	r2, [r3, #0]
 800800a:	e7fa      	b.n	8008002 <print_menu_rtc+0x76>
 800800c:	0800b928 	.word	0x0800b928
 8008010:	0800b4b8 	.word	0x0800b4b8
 8008014:	0800ba30 	.word	0x0800ba30
 8008018:	0800b920 	.word	0x0800b920
 800801c:	0800ba68 	.word	0x0800ba68
 8008020:	0800ba80 	.word	0x0800ba80
 8008024:	0800ba98 	.word	0x0800ba98
 8008028:	20000218 	.word	0x20000218
 800802c:	20000298 	.word	0x20000298
 8008030:	2000020c 	.word	0x2000020c

08008034 <print_menu_adc>:
void print_menu_adc(void){
 8008034:	b510      	push	{r4, lr}
	PRINTF(CLEAR_SCREEN);
 8008036:	481f      	ldr	r0, [pc, #124]	; (80080b4 <print_menu_adc+0x80>)
 8008038:	f7ff fec6 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(RED);
 800803c:	481e      	ldr	r0, [pc, #120]	; (80080b8 <print_menu_adc+0x84>)
 800803e:	f7ff fec3 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\r\n***** Test de l'ADC ***** Touche 'c' pour sortir\r\n");
 8008042:	481e      	ldr	r0, [pc, #120]	; (80080bc <print_menu_adc+0x88>)
 8008044:	f7ff fec0 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(TERMINAL_RESET);
 8008048:	481d      	ldr	r0, [pc, #116]	; (80080c0 <print_menu_adc+0x8c>)
 800804a:	f7ff febd 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(I) IN1 Channel : PA0 (A0 Nucleo)\r\n");
 800804e:	481d      	ldr	r0, [pc, #116]	; (80080c4 <print_menu_adc+0x90>)
 8008050:	f7ff feba 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(T) Temperature Internal\r\n");
 8008054:	481c      	ldr	r0, [pc, #112]	; (80080c8 <print_menu_adc+0x94>)
 8008056:	f7ff feb7 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(C) Calibration ADC\r\n");
 800805a:	481c      	ldr	r0, [pc, #112]	; (80080cc <print_menu_adc+0x98>)
 800805c:	f7ff feb4 	bl	8007dc8 <VirtualCOM_Transmit>
			while(UART2_IsStringValid!=1);
 8008060:	4b1b      	ldr	r3, [pc, #108]	; (80080d0 <print_menu_adc+0x9c>)
 8008062:	781b      	ldrb	r3, [r3, #0]
 8008064:	2b01      	cmp	r3, #1
 8008066:	d1fb      	bne.n	8008060 <print_menu_adc+0x2c>
			UART2_IsStringValid=0;
 8008068:	4b19      	ldr	r3, [pc, #100]	; (80080d0 <print_menu_adc+0x9c>)
 800806a:	2200      	movs	r2, #0
 800806c:	701a      	strb	r2, [r3, #0]
		while(rx_buffer_uart[0]!='I' && rx_buffer_uart[0]!='T' && rx_buffer_uart[0]!='C' && rx_buffer_uart[0]!='c');
 800806e:	4b19      	ldr	r3, [pc, #100]	; (80080d4 <print_menu_adc+0xa0>)
 8008070:	781b      	ldrb	r3, [r3, #0]
 8008072:	2b49      	cmp	r3, #73	; 0x49
 8008074:	d005      	beq.n	8008082 <print_menu_adc+0x4e>
 8008076:	2b54      	cmp	r3, #84	; 0x54
 8008078:	d003      	beq.n	8008082 <print_menu_adc+0x4e>
 800807a:	2b43      	cmp	r3, #67	; 0x43
 800807c:	d001      	beq.n	8008082 <print_menu_adc+0x4e>
 800807e:	2b63      	cmp	r3, #99	; 0x63
 8008080:	d1ee      	bne.n	8008060 <print_menu_adc+0x2c>
		switch(rx_buffer_uart[0]){
 8008082:	2b49      	cmp	r3, #73	; 0x49
 8008084:	d00e      	beq.n	80080a4 <print_menu_adc+0x70>
 8008086:	d907      	bls.n	8008098 <print_menu_adc+0x64>
 8008088:	2b54      	cmp	r3, #84	; 0x54
 800808a:	d00f      	beq.n	80080ac <print_menu_adc+0x78>
 800808c:	2b63      	cmp	r3, #99	; 0x63
 800808e:	d10c      	bne.n	80080aa <print_menu_adc+0x76>
			case 'c' :etat_courant=MENU_START_PRINT; 		break;
 8008090:	4b11      	ldr	r3, [pc, #68]	; (80080d8 <print_menu_adc+0xa4>)
 8008092:	2200      	movs	r2, #0
 8008094:	701a      	strb	r2, [r3, #0]
}
 8008096:	e008      	b.n	80080aa <print_menu_adc+0x76>
		switch(rx_buffer_uart[0]){
 8008098:	2b43      	cmp	r3, #67	; 0x43
 800809a:	d106      	bne.n	80080aa <print_menu_adc+0x76>
			case 'C' :etat_courant=TEST_ADC_CALIB;			break;
 800809c:	4b0e      	ldr	r3, [pc, #56]	; (80080d8 <print_menu_adc+0xa4>)
 800809e:	2207      	movs	r2, #7
 80080a0:	701a      	strb	r2, [r3, #0]
 80080a2:	e002      	b.n	80080aa <print_menu_adc+0x76>
			case 'I' :etat_courant=TEST_ADC_IN1;			break;
 80080a4:	4b0c      	ldr	r3, [pc, #48]	; (80080d8 <print_menu_adc+0xa4>)
 80080a6:	2206      	movs	r2, #6
 80080a8:	701a      	strb	r2, [r3, #0]
}
 80080aa:	bd10      	pop	{r4, pc}
			case 'T' :etat_courant=TEST_ADC_TEMPERATURE;	break;
 80080ac:	4b0a      	ldr	r3, [pc, #40]	; (80080d8 <print_menu_adc+0xa4>)
 80080ae:	2205      	movs	r2, #5
 80080b0:	701a      	strb	r2, [r3, #0]
 80080b2:	e7fa      	b.n	80080aa <print_menu_adc+0x76>
 80080b4:	0800b928 	.word	0x0800b928
 80080b8:	0800b4b8 	.word	0x0800b4b8
 80080bc:	0800bac0 	.word	0x0800bac0
 80080c0:	0800b920 	.word	0x0800b920
 80080c4:	0800baf8 	.word	0x0800baf8
 80080c8:	0800bb1c 	.word	0x0800bb1c
 80080cc:	0800bb38 	.word	0x0800bb38
 80080d0:	20000218 	.word	0x20000218
 80080d4:	20000298 	.word	0x20000298
 80080d8:	2000020c 	.word	0x2000020c

080080dc <print_menu_uart>:
void print_menu_uart(void){
 80080dc:	b510      	push	{r4, lr}
	PRINTF(CLEAR_SCREEN);
 80080de:	481f      	ldr	r0, [pc, #124]	; (800815c <print_menu_uart+0x80>)
 80080e0:	f7ff fe72 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(RED);
 80080e4:	481e      	ldr	r0, [pc, #120]	; (8008160 <print_menu_uart+0x84>)
 80080e6:	f7ff fe6f 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\r\n***** Test UART (Low Power) ***** Touche 'c' pour sortir\r\n");
 80080ea:	481e      	ldr	r0, [pc, #120]	; (8008164 <print_menu_uart+0x88>)
 80080ec:	f7ff fe6c 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(TERMINAL_RESET);
 80080f0:	481d      	ldr	r0, [pc, #116]	; (8008168 <print_menu_uart+0x8c>)
 80080f2:	f7ff fe69 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(P) Mode Polling (scrutation)\r\n");
 80080f6:	481d      	ldr	r0, [pc, #116]	; (800816c <print_menu_uart+0x90>)
 80080f8:	f7ff fe66 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(I) Mode Iterrupt (Interruption)\r\n");
 80080fc:	481c      	ldr	r0, [pc, #112]	; (8008170 <print_menu_uart+0x94>)
 80080fe:	f7ff fe63 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("(D) Mode DMA\r\n");
 8008102:	481c      	ldr	r0, [pc, #112]	; (8008174 <print_menu_uart+0x98>)
 8008104:	f7ff fe60 	bl	8007dc8 <VirtualCOM_Transmit>
		while(UART2_IsStringValid!=1);
 8008108:	4b1b      	ldr	r3, [pc, #108]	; (8008178 <print_menu_uart+0x9c>)
 800810a:	781b      	ldrb	r3, [r3, #0]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d1fb      	bne.n	8008108 <print_menu_uart+0x2c>
		UART2_IsStringValid=0;
 8008110:	4b19      	ldr	r3, [pc, #100]	; (8008178 <print_menu_uart+0x9c>)
 8008112:	2200      	movs	r2, #0
 8008114:	701a      	strb	r2, [r3, #0]
	while(rx_buffer_uart[0]!='P' && rx_buffer_uart[0]!='I' && rx_buffer_uart[0]!='D' && rx_buffer_uart[0]!='c');
 8008116:	4b19      	ldr	r3, [pc, #100]	; (800817c <print_menu_uart+0xa0>)
 8008118:	781b      	ldrb	r3, [r3, #0]
 800811a:	2b50      	cmp	r3, #80	; 0x50
 800811c:	d005      	beq.n	800812a <print_menu_uart+0x4e>
 800811e:	2b49      	cmp	r3, #73	; 0x49
 8008120:	d003      	beq.n	800812a <print_menu_uart+0x4e>
 8008122:	2b44      	cmp	r3, #68	; 0x44
 8008124:	d001      	beq.n	800812a <print_menu_uart+0x4e>
 8008126:	2b63      	cmp	r3, #99	; 0x63
 8008128:	d1ee      	bne.n	8008108 <print_menu_uart+0x2c>
	switch(rx_buffer_uart[0]){
 800812a:	2b49      	cmp	r3, #73	; 0x49
 800812c:	d012      	beq.n	8008154 <print_menu_uart+0x78>
 800812e:	d907      	bls.n	8008140 <print_menu_uart+0x64>
 8008130:	2b50      	cmp	r3, #80	; 0x50
 8008132:	d00b      	beq.n	800814c <print_menu_uart+0x70>
 8008134:	2b63      	cmp	r3, #99	; 0x63
 8008136:	d10c      	bne.n	8008152 <print_menu_uart+0x76>
		case 'c' :etat_courant=MENU_START_PRINT; 	break;
 8008138:	4b11      	ldr	r3, [pc, #68]	; (8008180 <print_menu_uart+0xa4>)
 800813a:	2200      	movs	r2, #0
 800813c:	701a      	strb	r2, [r3, #0]
}
 800813e:	e008      	b.n	8008152 <print_menu_uart+0x76>
	switch(rx_buffer_uart[0]){
 8008140:	2b44      	cmp	r3, #68	; 0x44
 8008142:	d106      	bne.n	8008152 <print_menu_uart+0x76>
		case 'D' :etat_courant=TEST_UART_DMA; 		break;
 8008144:	4b0e      	ldr	r3, [pc, #56]	; (8008180 <print_menu_uart+0xa4>)
 8008146:	2214      	movs	r2, #20
 8008148:	701a      	strb	r2, [r3, #0]
 800814a:	e002      	b.n	8008152 <print_menu_uart+0x76>
		case 'P' :etat_courant=TEST_UART_POLLING;	break;
 800814c:	4b0c      	ldr	r3, [pc, #48]	; (8008180 <print_menu_uart+0xa4>)
 800814e:	2212      	movs	r2, #18
 8008150:	701a      	strb	r2, [r3, #0]
}
 8008152:	bd10      	pop	{r4, pc}
		case 'I' :etat_courant=TEST_UART_IT;		break;
 8008154:	4b0a      	ldr	r3, [pc, #40]	; (8008180 <print_menu_uart+0xa4>)
 8008156:	2213      	movs	r2, #19
 8008158:	701a      	strb	r2, [r3, #0]
 800815a:	e7fa      	b.n	8008152 <print_menu_uart+0x76>
 800815c:	0800b928 	.word	0x0800b928
 8008160:	0800b4b8 	.word	0x0800b4b8
 8008164:	0800bb50 	.word	0x0800bb50
 8008168:	0800b920 	.word	0x0800b920
 800816c:	0800b9ec 	.word	0x0800b9ec
 8008170:	0800bb90 	.word	0x0800bb90
 8008174:	0800bbb4 	.word	0x0800bbb4
 8008178:	20000218 	.word	0x20000218
 800817c:	20000298 	.word	0x20000298
 8008180:	2000020c 	.word	0x2000020c

08008184 <print_menu_timer>:
void print_menu_timer(void){
 8008184:	b510      	push	{r4, lr}
	PRINTF(CLEAR_SCREEN);
 8008186:	481f      	ldr	r0, [pc, #124]	; (8008204 <print_menu_timer+0x80>)
 8008188:	f7ff fe1e 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(RED);
 800818c:	481e      	ldr	r0, [pc, #120]	; (8008208 <print_menu_timer+0x84>)
 800818e:	f7ff fe1b 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\r\n***** Test des Timers ***** Touche 'c' pour sortir\r\n");
 8008192:	481e      	ldr	r0, [pc, #120]	; (800820c <print_menu_timer+0x88>)
 8008194:	f7ff fe18 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(TERMINAL_RESET);
 8008198:	481d      	ldr	r0, [pc, #116]	; (8008210 <print_menu_timer+0x8c>)
 800819a:	f7ff fe15 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\t(B) Basic Timer TIM6\r\n");
 800819e:	481d      	ldr	r0, [pc, #116]	; (8008214 <print_menu_timer+0x90>)
 80081a0:	f7ff fe12 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\t(I) Input Capture TIM3 LED\r\n");
 80081a4:	481c      	ldr	r0, [pc, #112]	; (8008218 <print_menu_timer+0x94>)
 80081a6:	f7ff fe0f 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\t(M) Input Capture TIM3 PA11\r\n");
 80081aa:	481c      	ldr	r0, [pc, #112]	; (800821c <print_menu_timer+0x98>)
 80081ac:	f7ff fe0c 	bl	8007dc8 <VirtualCOM_Transmit>
		while(UART2_IsStringValid!=1);
 80081b0:	4b1b      	ldr	r3, [pc, #108]	; (8008220 <print_menu_timer+0x9c>)
 80081b2:	781b      	ldrb	r3, [r3, #0]
 80081b4:	2b01      	cmp	r3, #1
 80081b6:	d1fb      	bne.n	80081b0 <print_menu_timer+0x2c>
		UART2_IsStringValid=0;
 80081b8:	4b19      	ldr	r3, [pc, #100]	; (8008220 <print_menu_timer+0x9c>)
 80081ba:	2200      	movs	r2, #0
 80081bc:	701a      	strb	r2, [r3, #0]
	while(rx_buffer_uart[0]!='B' && rx_buffer_uart[0]!='I' && rx_buffer_uart[0]!='M' && rx_buffer_uart[0]!='c');
 80081be:	4b19      	ldr	r3, [pc, #100]	; (8008224 <print_menu_timer+0xa0>)
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	2b42      	cmp	r3, #66	; 0x42
 80081c4:	d005      	beq.n	80081d2 <print_menu_timer+0x4e>
 80081c6:	2b49      	cmp	r3, #73	; 0x49
 80081c8:	d003      	beq.n	80081d2 <print_menu_timer+0x4e>
 80081ca:	2b4d      	cmp	r3, #77	; 0x4d
 80081cc:	d001      	beq.n	80081d2 <print_menu_timer+0x4e>
 80081ce:	2b63      	cmp	r3, #99	; 0x63
 80081d0:	d1ee      	bne.n	80081b0 <print_menu_timer+0x2c>
	switch(rx_buffer_uart[0]){
 80081d2:	2b49      	cmp	r3, #73	; 0x49
 80081d4:	d00e      	beq.n	80081f4 <print_menu_timer+0x70>
 80081d6:	d907      	bls.n	80081e8 <print_menu_timer+0x64>
 80081d8:	2b4d      	cmp	r3, #77	; 0x4d
 80081da:	d00f      	beq.n	80081fc <print_menu_timer+0x78>
 80081dc:	2b63      	cmp	r3, #99	; 0x63
 80081de:	d108      	bne.n	80081f2 <print_menu_timer+0x6e>
		case 'c' :etat_courant=MENU_START_PRINT; 			break;
 80081e0:	4b11      	ldr	r3, [pc, #68]	; (8008228 <print_menu_timer+0xa4>)
 80081e2:	2200      	movs	r2, #0
 80081e4:	701a      	strb	r2, [r3, #0]
}
 80081e6:	e004      	b.n	80081f2 <print_menu_timer+0x6e>
	switch(rx_buffer_uart[0]){
 80081e8:	2b42      	cmp	r3, #66	; 0x42
 80081ea:	d102      	bne.n	80081f2 <print_menu_timer+0x6e>
		case 'B' :etat_courant=TEST_TIM6_BASIC;				break;
 80081ec:	4b0e      	ldr	r3, [pc, #56]	; (8008228 <print_menu_timer+0xa4>)
 80081ee:	220d      	movs	r2, #13
 80081f0:	701a      	strb	r2, [r3, #0]
}
 80081f2:	bd10      	pop	{r4, pc}
		case 'I' :etat_courant=TEST_TIM3_IC_PA5; 			break;
 80081f4:	4b0c      	ldr	r3, [pc, #48]	; (8008228 <print_menu_timer+0xa4>)
 80081f6:	220e      	movs	r2, #14
 80081f8:	701a      	strb	r2, [r3, #0]
 80081fa:	e7fa      	b.n	80081f2 <print_menu_timer+0x6e>
		case 'M' :etat_courant=TEST_TIM3_IC_PA11;			break;
 80081fc:	4b0a      	ldr	r3, [pc, #40]	; (8008228 <print_menu_timer+0xa4>)
 80081fe:	220f      	movs	r2, #15
 8008200:	701a      	strb	r2, [r3, #0]
 8008202:	e7f6      	b.n	80081f2 <print_menu_timer+0x6e>
 8008204:	0800b928 	.word	0x0800b928
 8008208:	0800b4b8 	.word	0x0800b4b8
 800820c:	0800bbc4 	.word	0x0800bbc4
 8008210:	0800b920 	.word	0x0800b920
 8008214:	0800bbfc 	.word	0x0800bbfc
 8008218:	0800bc14 	.word	0x0800bc14
 800821c:	0800bc34 	.word	0x0800bc34
 8008220:	20000218 	.word	0x20000218
 8008224:	20000298 	.word	0x20000298
 8008228:	2000020c 	.word	0x2000020c

0800822c <test_rtc>:
 */

#include "rtc.h"


void test_rtc(state etat){
 800822c:	b570      	push	{r4, r5, r6, lr}
 800822e:	b092      	sub	sp, #72	; 0x48
	char jour_str[3], mois_str[3], annee_str[3];
	char heure_str[3], minute_str[3], seconde_str[3];

	char *tail_ptr;

	switch (etat){
 8008230:	280a      	cmp	r0, #10
 8008232:	d037      	beq.n	80082a4 <test_rtc+0x78>
 8008234:	280b      	cmp	r0, #11
 8008236:	d100      	bne.n	800823a <test_rtc+0xe>
 8008238:	e0c3      	b.n	80083c2 <test_rtc+0x196>
 800823a:	2809      	cmp	r0, #9
 800823c:	d001      	beq.n	8008242 <test_rtc+0x16>
			break;

		default:
			break;
	}
}
 800823e:	b012      	add	sp, #72	; 0x48
 8008240:	bd70      	pop	{r4, r5, r6, pc}
			SortieEtat=0;
 8008242:	4b6c      	ldr	r3, [pc, #432]	; (80083f4 <test_rtc+0x1c8>)
 8008244:	2200      	movs	r2, #0
 8008246:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 8008248:	e01e      	b.n	8008288 <test_rtc+0x5c>
				HAL_RTC_GetTime(&hrtc,&my_time,RTC_FORMAT_BIN);
 800824a:	4c6b      	ldr	r4, [pc, #428]	; (80083f8 <test_rtc+0x1cc>)
 800824c:	4e6b      	ldr	r6, [pc, #428]	; (80083fc <test_rtc+0x1d0>)
 800824e:	2200      	movs	r2, #0
 8008250:	0021      	movs	r1, r4
 8008252:	0030      	movs	r0, r6
 8008254:	f7fd f9e6 	bl	8005624 <HAL_RTC_GetTime>
				HAL_RTC_GetDate(&hrtc,&my_date,RTC_FORMAT_BIN);
 8008258:	4d69      	ldr	r5, [pc, #420]	; (8008400 <test_rtc+0x1d4>)
 800825a:	2200      	movs	r2, #0
 800825c:	0029      	movs	r1, r5
 800825e:	0030      	movs	r0, r6
 8008260:	f7fd fa0c 	bl	800567c <HAL_RTC_GetDate>
				PRINTF("Date : %02u/%02u/%02u \t\t Time : %02u:%02u:%02u                   \r", my_date.Date,my_date.Month,my_date.Year,my_time.Hours,my_time.Minutes,my_time.Seconds);
 8008264:	78a9      	ldrb	r1, [r5, #2]
 8008266:	786a      	ldrb	r2, [r5, #1]
 8008268:	78eb      	ldrb	r3, [r5, #3]
 800826a:	7820      	ldrb	r0, [r4, #0]
 800826c:	7865      	ldrb	r5, [r4, #1]
 800826e:	78a4      	ldrb	r4, [r4, #2]
 8008270:	9402      	str	r4, [sp, #8]
 8008272:	9501      	str	r5, [sp, #4]
 8008274:	9000      	str	r0, [sp, #0]
 8008276:	4863      	ldr	r0, [pc, #396]	; (8008404 <test_rtc+0x1d8>)
 8008278:	f7ff fda6 	bl	8007dc8 <VirtualCOM_Transmit>
				HAL_Delay(100);
 800827c:	2064      	movs	r0, #100	; 0x64
 800827e:	f7fa fe3b 	bl	8002ef8 <HAL_Delay>
				AttenteSortieEtat=1;
 8008282:	4b61      	ldr	r3, [pc, #388]	; (8008408 <test_rtc+0x1dc>)
 8008284:	2201      	movs	r2, #1
 8008286:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 8008288:	4b5a      	ldr	r3, [pc, #360]	; (80083f4 <test_rtc+0x1c8>)
 800828a:	781b      	ldrb	r3, [r3, #0]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d0dc      	beq.n	800824a <test_rtc+0x1e>
			AttenteSortieEtat=0;
 8008290:	4b5d      	ldr	r3, [pc, #372]	; (8008408 <test_rtc+0x1dc>)
 8008292:	2200      	movs	r2, #0
 8008294:	701a      	strb	r2, [r3, #0]
			PRINTF("\r\n");
 8008296:	485d      	ldr	r0, [pc, #372]	; (800840c <test_rtc+0x1e0>)
 8008298:	f7ff fd96 	bl	8007dc8 <VirtualCOM_Transmit>
			break;
 800829c:	e7cf      	b.n	800823e <test_rtc+0x12>
					PRINTF("\r\nErreur de saisie\r\n");
 800829e:	485c      	ldr	r0, [pc, #368]	; (8008410 <test_rtc+0x1e4>)
 80082a0:	f7ff fd92 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("\r\nSaisir la date au format xx/xx/xx\r\n");
 80082a4:	485b      	ldr	r0, [pc, #364]	; (8008414 <test_rtc+0x1e8>)
 80082a6:	f7ff fd8f 	bl	8007dc8 <VirtualCOM_Transmit>
				while(UART2_IsStringValid==0);
 80082aa:	4b5b      	ldr	r3, [pc, #364]	; (8008418 <test_rtc+0x1ec>)
 80082ac:	781b      	ldrb	r3, [r3, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d0fb      	beq.n	80082aa <test_rtc+0x7e>
				UART2_IsStringValid=0;
 80082b2:	4b59      	ldr	r3, [pc, #356]	; (8008418 <test_rtc+0x1ec>)
 80082b4:	2200      	movs	r2, #0
 80082b6:	701a      	strb	r2, [r3, #0]
				jour_str[0]=rx_buffer_uart[0];
 80082b8:	4c58      	ldr	r4, [pc, #352]	; (800841c <test_rtc+0x1f0>)
 80082ba:	7823      	ldrb	r3, [r4, #0]
 80082bc:	a80b      	add	r0, sp, #44	; 0x2c
 80082be:	7003      	strb	r3, [r0, #0]
				jour_str[1]=rx_buffer_uart[1];
 80082c0:	7863      	ldrb	r3, [r4, #1]
 80082c2:	7043      	strb	r3, [r0, #1]
				sDate.Date=strtol(jour_str, &tail_ptr,10);
 80082c4:	320a      	adds	r2, #10
 80082c6:	a905      	add	r1, sp, #20
 80082c8:	f001 fb6a 	bl	80099a0 <strtol>
 80082cc:	ad0c      	add	r5, sp, #48	; 0x30
 80082ce:	70a8      	strb	r0, [r5, #2]
				mois_str[0]=rx_buffer_uart[3];
 80082d0:	78e3      	ldrb	r3, [r4, #3]
 80082d2:	a80a      	add	r0, sp, #40	; 0x28
 80082d4:	7003      	strb	r3, [r0, #0]
				mois_str[1]=rx_buffer_uart[4];
 80082d6:	7923      	ldrb	r3, [r4, #4]
 80082d8:	7043      	strb	r3, [r0, #1]
				sDate.Month= strtol(mois_str, &tail_ptr,10);
 80082da:	220a      	movs	r2, #10
 80082dc:	a905      	add	r1, sp, #20
 80082de:	f001 fb5f 	bl	80099a0 <strtol>
 80082e2:	7068      	strb	r0, [r5, #1]
				annee_str[0]=rx_buffer_uart[6];
 80082e4:	79a3      	ldrb	r3, [r4, #6]
 80082e6:	a809      	add	r0, sp, #36	; 0x24
 80082e8:	7003      	strb	r3, [r0, #0]
				annee_str[1]=rx_buffer_uart[7];
 80082ea:	79e3      	ldrb	r3, [r4, #7]
 80082ec:	7043      	strb	r3, [r0, #1]
				sDate.Year= strtol(annee_str, &tail_ptr,10);
 80082ee:	220a      	movs	r2, #10
 80082f0:	a905      	add	r1, sp, #20
 80082f2:	f001 fb55 	bl	80099a0 <strtol>
 80082f6:	b2c0      	uxtb	r0, r0
 80082f8:	70e8      	strb	r0, [r5, #3]
				if( 	(sDate.Date<=0)		|| 	(sDate.Date>31)	||
 80082fa:	78ab      	ldrb	r3, [r5, #2]
 80082fc:	3b01      	subs	r3, #1
 80082fe:	b2db      	uxtb	r3, r3
 8008300:	2b1e      	cmp	r3, #30
 8008302:	d8cc      	bhi.n	800829e <test_rtc+0x72>
						(sDate.Month<=0)	||	(sDate.Month>12)||
 8008304:	ab0c      	add	r3, sp, #48	; 0x30
 8008306:	785b      	ldrb	r3, [r3, #1]
				if( 	(sDate.Date<=0)		|| 	(sDate.Date>31)	||
 8008308:	2b00      	cmp	r3, #0
 800830a:	d0c8      	beq.n	800829e <test_rtc+0x72>
						(sDate.Month<=0)	||	(sDate.Month>12)||
 800830c:	2b0c      	cmp	r3, #12
 800830e:	d8c6      	bhi.n	800829e <test_rtc+0x72>
						(sDate.Year<0)		||	(sDate.Year>99) ||
 8008310:	2863      	cmp	r0, #99	; 0x63
 8008312:	d8c4      	bhi.n	800829e <test_rtc+0x72>
						(HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN)!=HAL_OK)){
 8008314:	2200      	movs	r2, #0
 8008316:	a90c      	add	r1, sp, #48	; 0x30
 8008318:	4838      	ldr	r0, [pc, #224]	; (80083fc <test_rtc+0x1d0>)
 800831a:	f7fd f823 	bl	8005364 <HAL_RTC_SetDate>
						(sDate.Year<0)		||	(sDate.Year>99) ||
 800831e:	2800      	cmp	r0, #0
 8008320:	d1bd      	bne.n	800829e <test_rtc+0x72>
					PRINTF("Date saved in RTC\r\n");
 8008322:	483f      	ldr	r0, [pc, #252]	; (8008420 <test_rtc+0x1f4>)
 8008324:	f7ff fd50 	bl	8007dc8 <VirtualCOM_Transmit>
 8008328:	e002      	b.n	8008330 <test_rtc+0x104>
					PRINTF("\r\nErreur de saisie\r\n");
 800832a:	4839      	ldr	r0, [pc, #228]	; (8008410 <test_rtc+0x1e4>)
 800832c:	f7ff fd4c 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("\r\nEnter Time with format xx:xx:xx\r\n");
 8008330:	483c      	ldr	r0, [pc, #240]	; (8008424 <test_rtc+0x1f8>)
 8008332:	f7ff fd49 	bl	8007dc8 <VirtualCOM_Transmit>
				while(UART2_IsStringValid==0);
 8008336:	4b38      	ldr	r3, [pc, #224]	; (8008418 <test_rtc+0x1ec>)
 8008338:	781b      	ldrb	r3, [r3, #0]
 800833a:	2b00      	cmp	r3, #0
 800833c:	d0fb      	beq.n	8008336 <test_rtc+0x10a>
				UART2_IsStringValid=0;
 800833e:	4b36      	ldr	r3, [pc, #216]	; (8008418 <test_rtc+0x1ec>)
 8008340:	2200      	movs	r2, #0
 8008342:	701a      	strb	r2, [r3, #0]
				heure_str[0]=rx_buffer_uart[0];
 8008344:	4c35      	ldr	r4, [pc, #212]	; (800841c <test_rtc+0x1f0>)
 8008346:	7823      	ldrb	r3, [r4, #0]
 8008348:	a808      	add	r0, sp, #32
 800834a:	7003      	strb	r3, [r0, #0]
				heure_str[1]=rx_buffer_uart[1];
 800834c:	7863      	ldrb	r3, [r4, #1]
 800834e:	7043      	strb	r3, [r0, #1]
				sTime.Hours=strtol(heure_str, &tail_ptr,10);
 8008350:	320a      	adds	r2, #10
 8008352:	a905      	add	r1, sp, #20
 8008354:	f001 fb24 	bl	80099a0 <strtol>
 8008358:	ad0d      	add	r5, sp, #52	; 0x34
 800835a:	7028      	strb	r0, [r5, #0]
				minute_str[0]=rx_buffer_uart[3];
 800835c:	78e3      	ldrb	r3, [r4, #3]
 800835e:	a807      	add	r0, sp, #28
 8008360:	7003      	strb	r3, [r0, #0]
				minute_str[1]=rx_buffer_uart[4];
 8008362:	7923      	ldrb	r3, [r4, #4]
 8008364:	7043      	strb	r3, [r0, #1]
				sTime.Minutes= strtol(minute_str, &tail_ptr,10);
 8008366:	220a      	movs	r2, #10
 8008368:	a905      	add	r1, sp, #20
 800836a:	f001 fb19 	bl	80099a0 <strtol>
 800836e:	7068      	strb	r0, [r5, #1]
				seconde_str[0]=rx_buffer_uart[6];
 8008370:	79a3      	ldrb	r3, [r4, #6]
 8008372:	a806      	add	r0, sp, #24
 8008374:	7003      	strb	r3, [r0, #0]
				seconde_str[1]=rx_buffer_uart[7];
 8008376:	79e3      	ldrb	r3, [r4, #7]
 8008378:	7043      	strb	r3, [r0, #1]
				sTime.Seconds= strtol(seconde_str, &tail_ptr,10);
 800837a:	220a      	movs	r2, #10
 800837c:	a905      	add	r1, sp, #20
 800837e:	f001 fb0f 	bl	80099a0 <strtol>
 8008382:	b2c0      	uxtb	r0, r0
 8008384:	70a8      	strb	r0, [r5, #2]
				if( 	(sTime.Hours<0)		|| 	(sTime.Hours>23)	||
 8008386:	782b      	ldrb	r3, [r5, #0]
 8008388:	2b17      	cmp	r3, #23
 800838a:	d8ce      	bhi.n	800832a <test_rtc+0xfe>
						(sTime.Minutes<0)	||	(sTime.Minutes>59)	||
 800838c:	ab0d      	add	r3, sp, #52	; 0x34
 800838e:	785b      	ldrb	r3, [r3, #1]
 8008390:	2b3b      	cmp	r3, #59	; 0x3b
 8008392:	d8ca      	bhi.n	800832a <test_rtc+0xfe>
						(sTime.Seconds<0)	||	(sTime.Seconds>59) 	||
 8008394:	283b      	cmp	r0, #59	; 0x3b
 8008396:	d8c8      	bhi.n	800832a <test_rtc+0xfe>
						(HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN)!=HAL_OK)){
 8008398:	2200      	movs	r2, #0
 800839a:	a90d      	add	r1, sp, #52	; 0x34
 800839c:	4817      	ldr	r0, [pc, #92]	; (80083fc <test_rtc+0x1d0>)
 800839e:	f7fc ff59 	bl	8005254 <HAL_RTC_SetTime>
						(sTime.Seconds<0)	||	(sTime.Seconds>59) 	||
 80083a2:	2800      	cmp	r0, #0
 80083a4:	d1c1      	bne.n	800832a <test_rtc+0xfe>
					PRINTF("Time saved in RTC\r\n");
 80083a6:	4820      	ldr	r0, [pc, #128]	; (8008428 <test_rtc+0x1fc>)
 80083a8:	f7ff fd0e 	bl	8007dc8 <VirtualCOM_Transmit>
			SortieEtat=0;
 80083ac:	4b11      	ldr	r3, [pc, #68]	; (80083f4 <test_rtc+0x1c8>)
 80083ae:	2200      	movs	r2, #0
 80083b0:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0);
 80083b2:	4b10      	ldr	r3, [pc, #64]	; (80083f4 <test_rtc+0x1c8>)
 80083b4:	781b      	ldrb	r3, [r3, #0]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d0fb      	beq.n	80083b2 <test_rtc+0x186>
			AttenteSortieEtat=0;
 80083ba:	4b13      	ldr	r3, [pc, #76]	; (8008408 <test_rtc+0x1dc>)
 80083bc:	2200      	movs	r2, #0
 80083be:	701a      	strb	r2, [r3, #0]
			break;
 80083c0:	e73d      	b.n	800823e <test_rtc+0x12>
			HAL_NVIC_EnableIRQ(RTC_IRQn);
 80083c2:	2002      	movs	r0, #2
 80083c4:	f7fb f902 	bl	80035cc <HAL_NVIC_EnableIRQ>
			SortieEtat=0;
 80083c8:	4b0a      	ldr	r3, [pc, #40]	; (80083f4 <test_rtc+0x1c8>)
 80083ca:	2200      	movs	r2, #0
 80083cc:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0);
 80083ce:	4b09      	ldr	r3, [pc, #36]	; (80083f4 <test_rtc+0x1c8>)
 80083d0:	781b      	ldrb	r3, [r3, #0]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d0fb      	beq.n	80083ce <test_rtc+0x1a2>
			AttenteSortieEtat=0;
 80083d6:	4b0c      	ldr	r3, [pc, #48]	; (8008408 <test_rtc+0x1dc>)
 80083d8:	2200      	movs	r2, #0
 80083da:	701a      	strb	r2, [r3, #0]
			HAL_NVIC_DisableIRQ(RTC_IRQn);
 80083dc:	2002      	movs	r0, #2
 80083de:	f7fb f8ff 	bl	80035e0 <HAL_NVIC_DisableIRQ>
			__HAL_RTC_ALARM_CLEAR_FLAG(&hrtc,RTC_FLAG_ALRAF);
 80083e2:	4b06      	ldr	r3, [pc, #24]	; (80083fc <test_rtc+0x1d0>)
 80083e4:	6819      	ldr	r1, [r3, #0]
 80083e6:	68ca      	ldr	r2, [r1, #12]
 80083e8:	23ff      	movs	r3, #255	; 0xff
 80083ea:	401a      	ands	r2, r3
 80083ec:	4b0f      	ldr	r3, [pc, #60]	; (800842c <test_rtc+0x200>)
 80083ee:	4313      	orrs	r3, r2
 80083f0:	60cb      	str	r3, [r1, #12]
}
 80083f2:	e724      	b.n	800823e <test_rtc+0x12>
 80083f4:	2000020d 	.word	0x2000020d
 80083f8:	20000518 	.word	0x20000518
 80083fc:	200004f4 	.word	0x200004f4
 8008400:	200005a4 	.word	0x200005a4
 8008404:	0800bc54 	.word	0x0800bc54
 8008408:	2000020e 	.word	0x2000020e
 800840c:	0800b514 	.word	0x0800b514
 8008410:	0800bc98 	.word	0x0800bc98
 8008414:	0800bcc4 	.word	0x0800bcc4
 8008418:	20000218 	.word	0x20000218
 800841c:	20000298 	.word	0x20000298
 8008420:	0800bcb0 	.word	0x0800bcb0
 8008424:	0800bd00 	.word	0x0800bd00
 8008428:	0800bcec 	.word	0x0800bcec
 800842c:	fffffe7f 	.word	0xfffffe7f

08008430 <test_spi>:
 */

#include "spi.h"


void test_spi(void){
 8008430:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008432:	46de      	mov	lr, fp
 8008434:	4657      	mov	r7, sl
 8008436:	464e      	mov	r6, r9
 8008438:	4645      	mov	r5, r8
 800843a:	b5e0      	push	{r5, r6, r7, lr}
 800843c:	b089      	sub	sp, #36	; 0x24
	uint8_t SpiTransmitValide=1;
	uint32_t i;

	PRINTF(CLEAR_SCREEN);
 800843e:	4842      	ldr	r0, [pc, #264]	; (8008548 <test_spi+0x118>)
 8008440:	f7ff fcc2 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(RED);
 8008444:	4841      	ldr	r0, [pc, #260]	; (800854c <test_spi+0x11c>)
 8008446:	f7ff fcbf 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("\r\n***** SPI (DMA) *****\r\n");
 800844a:	4841      	ldr	r0, [pc, #260]	; (8008550 <test_spi+0x120>)
 800844c:	f7ff fcbc 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("Connect MOSI(PC3) with MISO (PC2)\r\n\r\n");
 8008450:	4840      	ldr	r0, [pc, #256]	; (8008554 <test_spi+0x124>)
 8008452:	f7ff fcb9 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF(BLACK);
 8008456:	4840      	ldr	r0, [pc, #256]	; (8008558 <test_spi+0x128>)
 8008458:	f7ff fcb6 	bl	8007dc8 <VirtualCOM_Transmit>
	/***** Buffer RX et TX AVANT transmission *****/
	PRINTF("Buffer RX et TX avant transmission :\r\n");
 800845c:	483f      	ldr	r0, [pc, #252]	; (800855c <test_spi+0x12c>)
 800845e:	f7ff fcb3 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("+------------------------------------------------------+\r\n");
 8008462:	483f      	ldr	r0, [pc, #252]	; (8008560 <test_spi+0x130>)
 8008464:	f7ff fcb0 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("| TX | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u |\r\n", tx_buffer_spi[0],tx_buffer_spi[1],tx_buffer_spi[2],tx_buffer_spi[3],tx_buffer_spi[4],tx_buffer_spi[5],tx_buffer_spi[6],tx_buffer_spi[7],tx_buffer_spi[8],tx_buffer_spi[9]);
 8008468:	4c3e      	ldr	r4, [pc, #248]	; (8008564 <test_spi+0x134>)
 800846a:	7821      	ldrb	r1, [r4, #0]
 800846c:	7862      	ldrb	r2, [r4, #1]
 800846e:	78a3      	ldrb	r3, [r4, #2]
 8008470:	78e0      	ldrb	r0, [r4, #3]
 8008472:	7925      	ldrb	r5, [r4, #4]
 8008474:	7967      	ldrb	r7, [r4, #5]
 8008476:	79a6      	ldrb	r6, [r4, #6]
 8008478:	46b4      	mov	ip, r6
 800847a:	79e6      	ldrb	r6, [r4, #7]
 800847c:	46b0      	mov	r8, r6
 800847e:	7a26      	ldrb	r6, [r4, #8]
 8008480:	46b1      	mov	r9, r6
 8008482:	7a66      	ldrb	r6, [r4, #9]
 8008484:	9606      	str	r6, [sp, #24]
 8008486:	464e      	mov	r6, r9
 8008488:	9605      	str	r6, [sp, #20]
 800848a:	4646      	mov	r6, r8
 800848c:	9604      	str	r6, [sp, #16]
 800848e:	4666      	mov	r6, ip
 8008490:	9603      	str	r6, [sp, #12]
 8008492:	9702      	str	r7, [sp, #8]
 8008494:	9501      	str	r5, [sp, #4]
 8008496:	9000      	str	r0, [sp, #0]
 8008498:	4833      	ldr	r0, [pc, #204]	; (8008568 <test_spi+0x138>)
 800849a:	f7ff fc95 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("+------------------------------------------------------+\r\n");
 800849e:	4830      	ldr	r0, [pc, #192]	; (8008560 <test_spi+0x130>)
 80084a0:	f7ff fc92 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("| RX | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u | %2u |\r\n", rx_buffer_spi[0],rx_buffer_spi[1],rx_buffer_spi[2],rx_buffer_spi[3],rx_buffer_spi[4],rx_buffer_spi[5],rx_buffer_spi[6],rx_buffer_spi[7],rx_buffer_spi[8],rx_buffer_spi[9]);
 80084a4:	4d31      	ldr	r5, [pc, #196]	; (800856c <test_spi+0x13c>)
 80084a6:	7829      	ldrb	r1, [r5, #0]
 80084a8:	786a      	ldrb	r2, [r5, #1]
 80084aa:	78ab      	ldrb	r3, [r5, #2]
 80084ac:	78e8      	ldrb	r0, [r5, #3]
 80084ae:	792f      	ldrb	r7, [r5, #4]
 80084b0:	796e      	ldrb	r6, [r5, #5]
 80084b2:	46b4      	mov	ip, r6
 80084b4:	79ae      	ldrb	r6, [r5, #6]
 80084b6:	46b0      	mov	r8, r6
 80084b8:	79ee      	ldrb	r6, [r5, #7]
 80084ba:	46b1      	mov	r9, r6
 80084bc:	7a2e      	ldrb	r6, [r5, #8]
 80084be:	46b2      	mov	sl, r6
 80084c0:	7a6e      	ldrb	r6, [r5, #9]
 80084c2:	9606      	str	r6, [sp, #24]
 80084c4:	4656      	mov	r6, sl
 80084c6:	9605      	str	r6, [sp, #20]
 80084c8:	464e      	mov	r6, r9
 80084ca:	9604      	str	r6, [sp, #16]
 80084cc:	4646      	mov	r6, r8
 80084ce:	9603      	str	r6, [sp, #12]
 80084d0:	4666      	mov	r6, ip
 80084d2:	9602      	str	r6, [sp, #8]
 80084d4:	9701      	str	r7, [sp, #4]
 80084d6:	9000      	str	r0, [sp, #0]
 80084d8:	4825      	ldr	r0, [pc, #148]	; (8008570 <test_spi+0x140>)
 80084da:	f7ff fc75 	bl	8007dc8 <VirtualCOM_Transmit>
	PRINTF("+------------------------------------------------------+\r\n");
 80084de:	4820      	ldr	r0, [pc, #128]	; (8008560 <test_spi+0x130>)
 80084e0:	f7ff fc72 	bl	8007dc8 <VirtualCOM_Transmit>
	/***** Transmission ET Reception SPI en mode DMA *****/
	HAL_SPI_TransmitReceive_DMA(&hspi2,(uint8_t*)tx_buffer_spi,(uint8_t*)rx_buffer_spi,10);
 80084e4:	230a      	movs	r3, #10
 80084e6:	002a      	movs	r2, r5
 80084e8:	0021      	movs	r1, r4
 80084ea:	4822      	ldr	r0, [pc, #136]	; (8008574 <test_spi+0x144>)
 80084ec:	f7fd f9b4 	bl	8005858 <HAL_SPI_TransmitReceive_DMA>

	/***** Sortie du menu *****/
	HAL_Delay(20);				// Permet de laisser le temps au callback d'afficher tout le texte.
 80084f0:	2014      	movs	r0, #20
 80084f2:	f7fa fd01 	bl	8002ef8 <HAL_Delay>
	for(i=0;i<10;i++){
 80084f6:	2300      	movs	r3, #0
	uint8_t SpiTransmitValide=1;
 80084f8:	2001      	movs	r0, #1
	for(i=0;i<10;i++){
 80084fa:	e000      	b.n	80084fe <test_spi+0xce>
 80084fc:	3301      	adds	r3, #1
 80084fe:	2b09      	cmp	r3, #9
 8008500:	d807      	bhi.n	8008512 <test_spi+0xe2>
		if(rx_buffer_spi[i]!=tx_buffer_spi[i]){
 8008502:	4a1a      	ldr	r2, [pc, #104]	; (800856c <test_spi+0x13c>)
 8008504:	5cd1      	ldrb	r1, [r2, r3]
 8008506:	4a17      	ldr	r2, [pc, #92]	; (8008564 <test_spi+0x134>)
 8008508:	5cd2      	ldrb	r2, [r2, r3]
 800850a:	4291      	cmp	r1, r2
 800850c:	d0f6      	beq.n	80084fc <test_spi+0xcc>
			SpiTransmitValide=0;
 800850e:	2000      	movs	r0, #0
 8008510:	e7f4      	b.n	80084fc <test_spi+0xcc>
		}
	}
	if(SpiTransmitValide==1){
 8008512:	2801      	cmp	r0, #1
 8008514:	d013      	beq.n	800853e <test_spi+0x10e>
		PRINTF("\r\nTransmission SPI OK !!!\r\n");
	}
	else{
		PRINTF("\r\nTransmission SPI Failed !\r\n");
 8008516:	4818      	ldr	r0, [pc, #96]	; (8008578 <test_spi+0x148>)
 8008518:	f7ff fc56 	bl	8007dc8 <VirtualCOM_Transmit>
	}
	SortieEtat=0;
 800851c:	4b17      	ldr	r3, [pc, #92]	; (800857c <test_spi+0x14c>)
 800851e:	2200      	movs	r2, #0
 8008520:	701a      	strb	r2, [r3, #0]
	AttenteSortieEtat=1;
	while(SortieEtat==0);
 8008522:	4b16      	ldr	r3, [pc, #88]	; (800857c <test_spi+0x14c>)
 8008524:	781b      	ldrb	r3, [r3, #0]
 8008526:	2b00      	cmp	r3, #0
 8008528:	d0fb      	beq.n	8008522 <test_spi+0xf2>
	AttenteSortieEtat=0;
 800852a:	4b15      	ldr	r3, [pc, #84]	; (8008580 <test_spi+0x150>)
 800852c:	2200      	movs	r2, #0
 800852e:	701a      	strb	r2, [r3, #0]
}
 8008530:	b009      	add	sp, #36	; 0x24
 8008532:	bc3c      	pop	{r2, r3, r4, r5}
 8008534:	4690      	mov	r8, r2
 8008536:	4699      	mov	r9, r3
 8008538:	46a2      	mov	sl, r4
 800853a:	46ab      	mov	fp, r5
 800853c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		PRINTF("\r\nTransmission SPI OK !!!\r\n");
 800853e:	4811      	ldr	r0, [pc, #68]	; (8008584 <test_spi+0x154>)
 8008540:	f7ff fc42 	bl	8007dc8 <VirtualCOM_Transmit>
 8008544:	e7ea      	b.n	800851c <test_spi+0xec>
 8008546:	46c0      	nop			; (mov r8, r8)
 8008548:	0800b928 	.word	0x0800b928
 800854c:	0800b4b8 	.word	0x0800b4b8
 8008550:	0800bd24 	.word	0x0800bd24
 8008554:	0800bd40 	.word	0x0800bd40
 8008558:	0800b518 	.word	0x0800b518
 800855c:	0800bd68 	.word	0x0800bd68
 8008560:	0800b7dc 	.word	0x0800b7dc
 8008564:	20000004 	.word	0x20000004
 8008568:	0800b818 	.word	0x0800b818
 800856c:	2000021c 	.word	0x2000021c
 8008570:	0800b860 	.word	0x0800b860
 8008574:	20000310 	.word	0x20000310
 8008578:	0800bdac 	.word	0x0800bdac
 800857c:	2000020d 	.word	0x2000020d
 8008580:	2000020e 	.word	0x2000020e
 8008584:	0800bd90 	.word	0x0800bd90

08008588 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8008588:	b510      	push	{r4, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800858a:	4b0e      	ldr	r3, [pc, #56]	; (80085c4 <HAL_MspInit+0x3c>)
 800858c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800858e:	2101      	movs	r1, #1
 8008590:	430a      	orrs	r2, r1
 8008592:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8008594:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8008596:	2280      	movs	r2, #128	; 0x80
 8008598:	0552      	lsls	r2, r2, #21
 800859a:	430a      	orrs	r2, r1
 800859c:	639a      	str	r2, [r3, #56]	; 0x38

  /* System interrupt init*/
  /* SVC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVC_IRQn, 0, 0);
 800859e:	2005      	movs	r0, #5
 80085a0:	2200      	movs	r2, #0
 80085a2:	2100      	movs	r1, #0
 80085a4:	4240      	negs	r0, r0
 80085a6:	f7fa ffe1 	bl	800356c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 80085aa:	2002      	movs	r0, #2
 80085ac:	2200      	movs	r2, #0
 80085ae:	2100      	movs	r1, #0
 80085b0:	4240      	negs	r0, r0
 80085b2:	f7fa ffdb 	bl	800356c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80085b6:	2001      	movs	r0, #1
 80085b8:	2200      	movs	r2, #0
 80085ba:	2100      	movs	r1, #0
 80085bc:	4240      	negs	r0, r0
 80085be:	f7fa ffd5 	bl	800356c <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80085c2:	bd10      	pop	{r4, pc}
 80085c4:	40021000 	.word	0x40021000

080085c8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80085c8:	b500      	push	{lr}
 80085ca:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80085cc:	6802      	ldr	r2, [r0, #0]
 80085ce:	4b0b      	ldr	r3, [pc, #44]	; (80085fc <HAL_ADC_MspInit+0x34>)
 80085d0:	429a      	cmp	r2, r3
 80085d2:	d001      	beq.n	80085d8 <HAL_ADC_MspInit+0x10>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80085d4:	b007      	add	sp, #28
 80085d6:	bd00      	pop	{pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 80085d8:	4a09      	ldr	r2, [pc, #36]	; (8008600 <HAL_ADC_MspInit+0x38>)
 80085da:	6b51      	ldr	r1, [r2, #52]	; 0x34
 80085dc:	2380      	movs	r3, #128	; 0x80
 80085de:	009b      	lsls	r3, r3, #2
 80085e0:	430b      	orrs	r3, r1
 80085e2:	6353      	str	r3, [r2, #52]	; 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80085e4:	2302      	movs	r3, #2
 80085e6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80085e8:	3301      	adds	r3, #1
 80085ea:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085ec:	2300      	movs	r3, #0
 80085ee:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80085f0:	20a0      	movs	r0, #160	; 0xa0
 80085f2:	a901      	add	r1, sp, #4
 80085f4:	05c0      	lsls	r0, r0, #23
 80085f6:	f7fb fc75 	bl	8003ee4 <HAL_GPIO_Init>
}
 80085fa:	e7eb      	b.n	80085d4 <HAL_ADC_MspInit+0xc>
 80085fc:	40012400 	.word	0x40012400
 8008600:	40021000 	.word	0x40021000

08008604 <HAL_DAC_MspInit>:
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8008604:	b500      	push	{lr}
 8008606:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hdac->Instance==DAC)
 8008608:	6802      	ldr	r2, [r0, #0]
 800860a:	4b0f      	ldr	r3, [pc, #60]	; (8008648 <HAL_DAC_MspInit+0x44>)
 800860c:	429a      	cmp	r2, r3
 800860e:	d001      	beq.n	8008614 <HAL_DAC_MspInit+0x10>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8008610:	b007      	add	sp, #28
 8008612:	bd00      	pop	{pc}
    __HAL_RCC_DAC_CLK_ENABLE();
 8008614:	4a0d      	ldr	r2, [pc, #52]	; (800864c <HAL_DAC_MspInit+0x48>)
 8008616:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8008618:	2380      	movs	r3, #128	; 0x80
 800861a:	059b      	lsls	r3, r3, #22
 800861c:	430b      	orrs	r3, r1
 800861e:	6393      	str	r3, [r2, #56]	; 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8008620:	2310      	movs	r3, #16
 8008622:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008624:	3b0d      	subs	r3, #13
 8008626:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008628:	2300      	movs	r3, #0
 800862a:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800862c:	20a0      	movs	r0, #160	; 0xa0
 800862e:	a901      	add	r1, sp, #4
 8008630:	05c0      	lsls	r0, r0, #23
 8008632:	f7fb fc57 	bl	8003ee4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8008636:	2200      	movs	r2, #0
 8008638:	2100      	movs	r1, #0
 800863a:	2011      	movs	r0, #17
 800863c:	f7fa ff96 	bl	800356c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8008640:	2011      	movs	r0, #17
 8008642:	f7fa ffc3 	bl	80035cc <HAL_NVIC_EnableIRQ>
}
 8008646:	e7e3      	b.n	8008610 <HAL_DAC_MspInit+0xc>
 8008648:	40007400 	.word	0x40007400
 800864c:	40021000 	.word	0x40021000

08008650 <HAL_I2C_MspInit>:
  /* USER CODE END DAC_MspDeInit 1 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8008650:	b500      	push	{lr}
 8008652:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C2)
 8008654:	6802      	ldr	r2, [r0, #0]
 8008656:	4b0d      	ldr	r3, [pc, #52]	; (800868c <HAL_I2C_MspInit+0x3c>)
 8008658:	429a      	cmp	r2, r3
 800865a:	d001      	beq.n	8008660 <HAL_I2C_MspInit+0x10>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800865c:	b007      	add	sp, #28
 800865e:	bd00      	pop	{pc}
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8008660:	23c0      	movs	r3, #192	; 0xc0
 8008662:	011b      	lsls	r3, r3, #4
 8008664:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8008666:	2312      	movs	r3, #18
 8008668:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800866a:	3b11      	subs	r3, #17
 800866c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800866e:	3302      	adds	r3, #2
 8008670:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C2;
 8008672:	3303      	adds	r3, #3
 8008674:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008676:	a901      	add	r1, sp, #4
 8008678:	4805      	ldr	r0, [pc, #20]	; (8008690 <HAL_I2C_MspInit+0x40>)
 800867a:	f7fb fc33 	bl	8003ee4 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800867e:	4a05      	ldr	r2, [pc, #20]	; (8008694 <HAL_I2C_MspInit+0x44>)
 8008680:	6b91      	ldr	r1, [r2, #56]	; 0x38
 8008682:	2380      	movs	r3, #128	; 0x80
 8008684:	03db      	lsls	r3, r3, #15
 8008686:	430b      	orrs	r3, r1
 8008688:	6393      	str	r3, [r2, #56]	; 0x38
}
 800868a:	e7e7      	b.n	800865c <HAL_I2C_MspInit+0xc>
 800868c:	40005800 	.word	0x40005800
 8008690:	50000400 	.word	0x50000400
 8008694:	40021000 	.word	0x40021000

08008698 <HAL_UART_MspInit>:
  /* USER CODE END I2C2_MspDeInit 1 */

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8008698:	b510      	push	{r4, lr}
 800869a:	b086      	sub	sp, #24
 800869c:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==LPUART1)
 800869e:	6803      	ldr	r3, [r0, #0]
 80086a0:	4a2c      	ldr	r2, [pc, #176]	; (8008754 <HAL_UART_MspInit+0xbc>)
 80086a2:	4293      	cmp	r3, r2
 80086a4:	d004      	beq.n	80086b0 <HAL_UART_MspInit+0x18>
    HAL_NVIC_EnableIRQ(AES_RNG_LPUART1_IRQn);
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 80086a6:	4a2c      	ldr	r2, [pc, #176]	; (8008758 <HAL_UART_MspInit+0xc0>)
 80086a8:	4293      	cmp	r3, r2
 80086aa:	d035      	beq.n	8008718 <HAL_UART_MspInit+0x80>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80086ac:	b006      	add	sp, #24
 80086ae:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80086b0:	4a2a      	ldr	r2, [pc, #168]	; (800875c <HAL_UART_MspInit+0xc4>)
 80086b2:	6b91      	ldr	r1, [r2, #56]	; 0x38
 80086b4:	2380      	movs	r3, #128	; 0x80
 80086b6:	02db      	lsls	r3, r3, #11
 80086b8:	430b      	orrs	r3, r1
 80086ba:	6393      	str	r3, [r2, #56]	; 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80086bc:	2303      	movs	r3, #3
 80086be:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086c0:	2202      	movs	r2, #2
 80086c2:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80086c4:	3a01      	subs	r2, #1
 80086c6:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80086c8:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF6_LPUART1;
 80086ca:	3303      	adds	r3, #3
 80086cc:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80086ce:	a901      	add	r1, sp, #4
 80086d0:	4823      	ldr	r0, [pc, #140]	; (8008760 <HAL_UART_MspInit+0xc8>)
 80086d2:	f7fb fc07 	bl	8003ee4 <HAL_GPIO_Init>
    hdma_lpuart1_rx.Instance = DMA1_Channel3;
 80086d6:	4823      	ldr	r0, [pc, #140]	; (8008764 <HAL_UART_MspInit+0xcc>)
 80086d8:	4b23      	ldr	r3, [pc, #140]	; (8008768 <HAL_UART_MspInit+0xd0>)
 80086da:	6003      	str	r3, [r0, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_5;
 80086dc:	2305      	movs	r3, #5
 80086de:	6043      	str	r3, [r0, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80086e0:	2300      	movs	r3, #0
 80086e2:	6083      	str	r3, [r0, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80086e4:	60c3      	str	r3, [r0, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80086e6:	2280      	movs	r2, #128	; 0x80
 80086e8:	6102      	str	r2, [r0, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80086ea:	6143      	str	r3, [r0, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80086ec:	6183      	str	r3, [r0, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 80086ee:	61c3      	str	r3, [r0, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80086f0:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 80086f2:	f7fb f877 	bl	80037e4 <HAL_DMA_Init>
 80086f6:	2800      	cmp	r0, #0
 80086f8:	d10b      	bne.n	8008712 <HAL_UART_MspInit+0x7a>
    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 80086fa:	4b1a      	ldr	r3, [pc, #104]	; (8008764 <HAL_UART_MspInit+0xcc>)
 80086fc:	6663      	str	r3, [r4, #100]	; 0x64
 80086fe:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(AES_RNG_LPUART1_IRQn, 0, 0);
 8008700:	2200      	movs	r2, #0
 8008702:	2100      	movs	r1, #0
 8008704:	201d      	movs	r0, #29
 8008706:	f7fa ff31 	bl	800356c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(AES_RNG_LPUART1_IRQn);
 800870a:	201d      	movs	r0, #29
 800870c:	f7fa ff5e 	bl	80035cc <HAL_NVIC_EnableIRQ>
 8008710:	e7cc      	b.n	80086ac <HAL_UART_MspInit+0x14>
      Error_Handler();
 8008712:	f7ff f87f 	bl	8007814 <Error_Handler>
 8008716:	e7f0      	b.n	80086fa <HAL_UART_MspInit+0x62>
    __HAL_RCC_USART2_CLK_ENABLE();
 8008718:	4a10      	ldr	r2, [pc, #64]	; (800875c <HAL_UART_MspInit+0xc4>)
 800871a:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800871c:	2380      	movs	r3, #128	; 0x80
 800871e:	029b      	lsls	r3, r3, #10
 8008720:	430b      	orrs	r3, r1
 8008722:	6393      	str	r3, [r2, #56]	; 0x38
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8008724:	230c      	movs	r3, #12
 8008726:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008728:	3b0a      	subs	r3, #10
 800872a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800872c:	3b01      	subs	r3, #1
 800872e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008730:	3302      	adds	r3, #2
 8008732:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8008734:	3301      	adds	r3, #1
 8008736:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008738:	20a0      	movs	r0, #160	; 0xa0
 800873a:	a901      	add	r1, sp, #4
 800873c:	05c0      	lsls	r0, r0, #23
 800873e:	f7fb fbd1 	bl	8003ee4 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8008742:	2200      	movs	r2, #0
 8008744:	2101      	movs	r1, #1
 8008746:	201c      	movs	r0, #28
 8008748:	f7fa ff10 	bl	800356c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800874c:	201c      	movs	r0, #28
 800874e:	f7fa ff3d 	bl	80035cc <HAL_NVIC_EnableIRQ>
}
 8008752:	e7ab      	b.n	80086ac <HAL_UART_MspInit+0x14>
 8008754:	40004800 	.word	0x40004800
 8008758:	40004400 	.word	0x40004400
 800875c:	40021000 	.word	0x40021000
 8008760:	50000800 	.word	0x50000800
 8008764:	20000564 	.word	0x20000564
 8008768:	40020030 	.word	0x40020030

0800876c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
{
 800876c:	b510      	push	{r4, lr}
 800876e:	0004      	movs	r4, r0

  if(huart->Instance==LPUART1)
 8008770:	6803      	ldr	r3, [r0, #0]
 8008772:	4a12      	ldr	r2, [pc, #72]	; (80087bc <HAL_UART_MspDeInit+0x50>)
 8008774:	4293      	cmp	r3, r2
 8008776:	d003      	beq.n	8008780 <HAL_UART_MspDeInit+0x14>

  /* USER CODE BEGIN LPUART1_MspDeInit 1 */

  /* USER CODE END LPUART1_MspDeInit 1 */
  }
  else if(huart->Instance==USART2)
 8008778:	4a11      	ldr	r2, [pc, #68]	; (80087c0 <HAL_UART_MspDeInit+0x54>)
 800877a:	4293      	cmp	r3, r2
 800877c:	d010      	beq.n	80087a0 <HAL_UART_MspDeInit+0x34>
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }

}
 800877e:	bd10      	pop	{r4, pc}
    __HAL_RCC_LPUART1_CLK_DISABLE();
 8008780:	4a10      	ldr	r2, [pc, #64]	; (80087c4 <HAL_UART_MspDeInit+0x58>)
 8008782:	6b93      	ldr	r3, [r2, #56]	; 0x38
 8008784:	4910      	ldr	r1, [pc, #64]	; (80087c8 <HAL_UART_MspDeInit+0x5c>)
 8008786:	400b      	ands	r3, r1
 8008788:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 800878a:	2103      	movs	r1, #3
 800878c:	480f      	ldr	r0, [pc, #60]	; (80087cc <HAL_UART_MspDeInit+0x60>)
 800878e:	f7fb fc77 	bl	8004080 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(huart->hdmarx);
 8008792:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8008794:	f7fb f8cc 	bl	8003930 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(AES_RNG_LPUART1_IRQn);
 8008798:	201d      	movs	r0, #29
 800879a:	f7fa ff21 	bl	80035e0 <HAL_NVIC_DisableIRQ>
 800879e:	e7ee      	b.n	800877e <HAL_UART_MspDeInit+0x12>
    __HAL_RCC_USART2_CLK_DISABLE();
 80087a0:	4a08      	ldr	r2, [pc, #32]	; (80087c4 <HAL_UART_MspDeInit+0x58>)
 80087a2:	6b93      	ldr	r3, [r2, #56]	; 0x38
 80087a4:	490a      	ldr	r1, [pc, #40]	; (80087d0 <HAL_UART_MspDeInit+0x64>)
 80087a6:	400b      	ands	r3, r1
 80087a8:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 80087aa:	20a0      	movs	r0, #160	; 0xa0
 80087ac:	210c      	movs	r1, #12
 80087ae:	05c0      	lsls	r0, r0, #23
 80087b0:	f7fb fc66 	bl	8004080 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 80087b4:	201c      	movs	r0, #28
 80087b6:	f7fa ff13 	bl	80035e0 <HAL_NVIC_DisableIRQ>
}
 80087ba:	e7e0      	b.n	800877e <HAL_UART_MspDeInit+0x12>
 80087bc:	40004800 	.word	0x40004800
 80087c0:	40004400 	.word	0x40004400
 80087c4:	40021000 	.word	0x40021000
 80087c8:	fffbffff 	.word	0xfffbffff
 80087cc:	50000800 	.word	0x50000800
 80087d0:	fffdffff 	.word	0xfffdffff

080087d4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80087d4:	b510      	push	{r4, lr}

  if(hrtc->Instance==RTC)
 80087d6:	6802      	ldr	r2, [r0, #0]
 80087d8:	4b09      	ldr	r3, [pc, #36]	; (8008800 <HAL_RTC_MspInit+0x2c>)
 80087da:	429a      	cmp	r2, r3
 80087dc:	d000      	beq.n	80087e0 <HAL_RTC_MspInit+0xc>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80087de:	bd10      	pop	{r4, pc}
    __HAL_RCC_RTC_ENABLE();
 80087e0:	4a08      	ldr	r2, [pc, #32]	; (8008804 <HAL_RTC_MspInit+0x30>)
 80087e2:	6d11      	ldr	r1, [r2, #80]	; 0x50
 80087e4:	2380      	movs	r3, #128	; 0x80
 80087e6:	02db      	lsls	r3, r3, #11
 80087e8:	430b      	orrs	r3, r1
 80087ea:	6513      	str	r3, [r2, #80]	; 0x50
    HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 80087ec:	2200      	movs	r2, #0
 80087ee:	2100      	movs	r1, #0
 80087f0:	2002      	movs	r0, #2
 80087f2:	f7fa febb 	bl	800356c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_IRQn);
 80087f6:	2002      	movs	r0, #2
 80087f8:	f7fa fee8 	bl	80035cc <HAL_NVIC_EnableIRQ>
}
 80087fc:	e7ef      	b.n	80087de <HAL_RTC_MspInit+0xa>
 80087fe:	46c0      	nop			; (mov r8, r8)
 8008800:	40002800 	.word	0x40002800
 8008804:	40021000 	.word	0x40021000

08008808 <HAL_SPI_MspInit>:
  /* USER CODE END RTC_MspDeInit 1 */

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8008808:	b5f0      	push	{r4, r5, r6, r7, lr}
 800880a:	b087      	sub	sp, #28
 800880c:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI2)
 800880e:	4b2a      	ldr	r3, [pc, #168]	; (80088b8 <HAL_SPI_MspInit+0xb0>)
 8008810:	6802      	ldr	r2, [r0, #0]
 8008812:	429a      	cmp	r2, r3
 8008814:	d001      	beq.n	800881a <HAL_SPI_MspInit+0x12>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8008816:	b007      	add	sp, #28
 8008818:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_RCC_SPI2_CLK_ENABLE();
 800881a:	4a28      	ldr	r2, [pc, #160]	; (80088bc <HAL_SPI_MspInit+0xb4>)
 800881c:	6b91      	ldr	r1, [r2, #56]	; 0x38
 800881e:	2380      	movs	r3, #128	; 0x80
 8008820:	01db      	lsls	r3, r3, #7
 8008822:	430b      	orrs	r3, r1
 8008824:	6393      	str	r3, [r2, #56]	; 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8008826:	230c      	movs	r3, #12
 8008828:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800882a:	2602      	movs	r6, #2
 800882c:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800882e:	2500      	movs	r5, #0
 8008830:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008832:	2703      	movs	r7, #3
 8008834:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_SPI2;
 8008836:	9605      	str	r6, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008838:	a901      	add	r1, sp, #4
 800883a:	4821      	ldr	r0, [pc, #132]	; (80088c0 <HAL_SPI_MspInit+0xb8>)
 800883c:	f7fb fb52 	bl	8003ee4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8008840:	2380      	movs	r3, #128	; 0x80
 8008842:	019b      	lsls	r3, r3, #6
 8008844:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008846:	9602      	str	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008848:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800884a:	9704      	str	r7, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800884c:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800884e:	a901      	add	r1, sp, #4
 8008850:	481c      	ldr	r0, [pc, #112]	; (80088c4 <HAL_SPI_MspInit+0xbc>)
 8008852:	f7fb fb47 	bl	8003ee4 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8008856:	481c      	ldr	r0, [pc, #112]	; (80088c8 <HAL_SPI_MspInit+0xc0>)
 8008858:	4b1c      	ldr	r3, [pc, #112]	; (80088cc <HAL_SPI_MspInit+0xc4>)
 800885a:	6003      	str	r3, [r0, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_2;
 800885c:	6046      	str	r6, [r0, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800885e:	6085      	str	r5, [r0, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8008860:	60c5      	str	r5, [r0, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8008862:	2380      	movs	r3, #128	; 0x80
 8008864:	6103      	str	r3, [r0, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008866:	6145      	str	r5, [r0, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008868:	6185      	str	r5, [r0, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 800886a:	61c5      	str	r5, [r0, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800886c:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800886e:	f7fa ffb9 	bl	80037e4 <HAL_DMA_Init>
 8008872:	2800      	cmp	r0, #0
 8008874:	d119      	bne.n	80088aa <HAL_SPI_MspInit+0xa2>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8008876:	4b14      	ldr	r3, [pc, #80]	; (80088c8 <HAL_SPI_MspInit+0xc0>)
 8008878:	6463      	str	r3, [r4, #68]	; 0x44
 800887a:	629c      	str	r4, [r3, #40]	; 0x28
    hdma_spi2_tx.Instance = DMA1_Channel7;
 800887c:	4814      	ldr	r0, [pc, #80]	; (80088d0 <HAL_SPI_MspInit+0xc8>)
 800887e:	4b15      	ldr	r3, [pc, #84]	; (80088d4 <HAL_SPI_MspInit+0xcc>)
 8008880:	6003      	str	r3, [r0, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 8008882:	2302      	movs	r3, #2
 8008884:	6043      	str	r3, [r0, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8008886:	330e      	adds	r3, #14
 8008888:	6083      	str	r3, [r0, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800888a:	2300      	movs	r3, #0
 800888c:	60c3      	str	r3, [r0, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800888e:	2280      	movs	r2, #128	; 0x80
 8008890:	6102      	str	r2, [r0, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8008892:	6143      	str	r3, [r0, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8008894:	6183      	str	r3, [r0, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8008896:	61c3      	str	r3, [r0, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8008898:	6203      	str	r3, [r0, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 800889a:	f7fa ffa3 	bl	80037e4 <HAL_DMA_Init>
 800889e:	2800      	cmp	r0, #0
 80088a0:	d106      	bne.n	80088b0 <HAL_SPI_MspInit+0xa8>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80088a2:	4b0b      	ldr	r3, [pc, #44]	; (80088d0 <HAL_SPI_MspInit+0xc8>)
 80088a4:	6423      	str	r3, [r4, #64]	; 0x40
 80088a6:	629c      	str	r4, [r3, #40]	; 0x28
}
 80088a8:	e7b5      	b.n	8008816 <HAL_SPI_MspInit+0xe>
      Error_Handler();
 80088aa:	f7fe ffb3 	bl	8007814 <Error_Handler>
 80088ae:	e7e2      	b.n	8008876 <HAL_SPI_MspInit+0x6e>
      Error_Handler();
 80088b0:	f7fe ffb0 	bl	8007814 <Error_Handler>
 80088b4:	e7f5      	b.n	80088a2 <HAL_SPI_MspInit+0x9a>
 80088b6:	46c0      	nop			; (mov r8, r8)
 80088b8:	40003800 	.word	0x40003800
 80088bc:	40021000 	.word	0x40021000
 80088c0:	50000800 	.word	0x50000800
 80088c4:	50000400 	.word	0x50000400
 80088c8:	200003b8 	.word	0x200003b8
 80088cc:	40020044 	.word	0x40020044
 80088d0:	20000618 	.word	0x20000618
 80088d4:	40020080 	.word	0x40020080

080088d8 <HAL_TIM_Base_MspInit>:
  /* USER CODE END SPI2_MspDeInit 1 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80088d8:	b530      	push	{r4, r5, lr}
 80088da:	b087      	sub	sp, #28
 80088dc:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim_base->Instance==TIM3)
 80088de:	6803      	ldr	r3, [r0, #0]
 80088e0:	4a24      	ldr	r2, [pc, #144]	; (8008974 <HAL_TIM_Base_MspInit+0x9c>)
 80088e2:	4293      	cmp	r3, r2
 80088e4:	d004      	beq.n	80088f0 <HAL_TIM_Base_MspInit+0x18>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
  else if(htim_base->Instance==TIM6)
 80088e6:	4a24      	ldr	r2, [pc, #144]	; (8008978 <HAL_TIM_Base_MspInit+0xa0>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d035      	beq.n	8008958 <HAL_TIM_Base_MspInit+0x80>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 80088ec:	b007      	add	sp, #28
 80088ee:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_TIM3_CLK_ENABLE();
 80088f0:	4922      	ldr	r1, [pc, #136]	; (800897c <HAL_TIM_Base_MspInit+0xa4>)
 80088f2:	6b8a      	ldr	r2, [r1, #56]	; 0x38
 80088f4:	2302      	movs	r3, #2
 80088f6:	431a      	orrs	r2, r3
 80088f8:	638a      	str	r2, [r1, #56]	; 0x38
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80088fa:	2240      	movs	r2, #64	; 0x40
 80088fc:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088fe:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008900:	2500      	movs	r5, #0
 8008902:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008904:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008906:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008908:	20a0      	movs	r0, #160	; 0xa0
 800890a:	a901      	add	r1, sp, #4
 800890c:	05c0      	lsls	r0, r0, #23
 800890e:	f7fb fae9 	bl	8003ee4 <HAL_GPIO_Init>
    hdma_tim3_ch1.Instance = DMA1_Channel5;
 8008912:	481b      	ldr	r0, [pc, #108]	; (8008980 <HAL_TIM_Base_MspInit+0xa8>)
 8008914:	4b1b      	ldr	r3, [pc, #108]	; (8008984 <HAL_TIM_Base_MspInit+0xac>)
 8008916:	6003      	str	r3, [r0, #0]
    hdma_tim3_ch1.Init.Request = DMA_REQUEST_10;
 8008918:	230a      	movs	r3, #10
 800891a:	6043      	str	r3, [r0, #4]
    hdma_tim3_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800891c:	6085      	str	r5, [r0, #8]
    hdma_tim3_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 800891e:	60c5      	str	r5, [r0, #12]
    hdma_tim3_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8008920:	3376      	adds	r3, #118	; 0x76
 8008922:	6103      	str	r3, [r0, #16]
    hdma_tim3_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8008924:	3380      	adds	r3, #128	; 0x80
 8008926:	6143      	str	r3, [r0, #20]
    hdma_tim3_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8008928:	2380      	movs	r3, #128	; 0x80
 800892a:	00db      	lsls	r3, r3, #3
 800892c:	6183      	str	r3, [r0, #24]
    hdma_tim3_ch1.Init.Mode = DMA_NORMAL;
 800892e:	61c5      	str	r5, [r0, #28]
    hdma_tim3_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8008930:	6205      	str	r5, [r0, #32]
    if (HAL_DMA_Init(&hdma_tim3_ch1) != HAL_OK)
 8008932:	f7fa ff57 	bl	80037e4 <HAL_DMA_Init>
 8008936:	2800      	cmp	r0, #0
 8008938:	d10b      	bne.n	8008952 <HAL_TIM_Base_MspInit+0x7a>
    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1);
 800893a:	4b11      	ldr	r3, [pc, #68]	; (8008980 <HAL_TIM_Base_MspInit+0xa8>)
 800893c:	61e3      	str	r3, [r4, #28]
 800893e:	629c      	str	r4, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8008940:	2200      	movs	r2, #0
 8008942:	2100      	movs	r1, #0
 8008944:	2010      	movs	r0, #16
 8008946:	f7fa fe11 	bl	800356c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800894a:	2010      	movs	r0, #16
 800894c:	f7fa fe3e 	bl	80035cc <HAL_NVIC_EnableIRQ>
 8008950:	e7cc      	b.n	80088ec <HAL_TIM_Base_MspInit+0x14>
      Error_Handler();
 8008952:	f7fe ff5f 	bl	8007814 <Error_Handler>
 8008956:	e7f0      	b.n	800893a <HAL_TIM_Base_MspInit+0x62>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008958:	4a08      	ldr	r2, [pc, #32]	; (800897c <HAL_TIM_Base_MspInit+0xa4>)
 800895a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800895c:	2110      	movs	r1, #16
 800895e:	430b      	orrs	r3, r1
 8008960:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8008962:	2200      	movs	r2, #0
 8008964:	2100      	movs	r1, #0
 8008966:	2011      	movs	r0, #17
 8008968:	f7fa fe00 	bl	800356c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800896c:	2011      	movs	r0, #17
 800896e:	f7fa fe2d 	bl	80035cc <HAL_NVIC_EnableIRQ>
}
 8008972:	e7bb      	b.n	80088ec <HAL_TIM_Base_MspInit+0x14>
 8008974:	40000400 	.word	0x40000400
 8008978:	40001000 	.word	0x40001000
 800897c:	40021000 	.word	0x40021000
 8008980:	200004a0 	.word	0x200004a0
 8008984:	40020058 	.word	0x40020058

08008988 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8008988:	4770      	bx	lr

0800898a <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800898a:	4770      	bx	lr

0800898c <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800898c:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800898e:	f7fa faa5 	bl	8002edc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8008992:	f7fa fe5c 	bl	800364e <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8008996:	bd10      	pop	{r4, pc}

08008998 <RTC_IRQHandler>:

/**
* @brief This function handles RTC global interrupt through EXTI lines 17, 19 and 20 and LSE CSS interrupt through EXTI line 19.
*/
void RTC_IRQHandler(void)
{
 8008998:	b510      	push	{r4, lr}
  /* USER CODE BEGIN RTC_IRQn 0 */

  /* USER CODE END RTC_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 800899a:	4802      	ldr	r0, [pc, #8]	; (80089a4 <RTC_IRQHandler+0xc>)
 800899c:	f7fc fb8e 	bl	80050bc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_IRQn 1 */

  /* USER CODE END RTC_IRQn 1 */
}
 80089a0:	bd10      	pop	{r4, pc}
 80089a2:	46c0      	nop			; (mov r8, r8)
 80089a4:	200004f4 	.word	0x200004f4

080089a8 <EXTI4_15_IRQHandler>:

/**
* @brief This function handles EXTI line 4 to 15 interrupts.
*/
void EXTI4_15_IRQHandler(void)
{
 80089a8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 80089aa:	2080      	movs	r0, #128	; 0x80
 80089ac:	0180      	lsls	r0, r0, #6
 80089ae:	f7fb fc05 	bl	80041bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 80089b2:	bd10      	pop	{r4, pc}

080089b4 <DMA1_Channel2_3_IRQHandler>:

/**
* @brief This function handles DMA1 channel 2 and channel 3 interrupts.
*/
void DMA1_Channel2_3_IRQHandler(void)
{
 80089b4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 80089b6:	4802      	ldr	r0, [pc, #8]	; (80089c0 <DMA1_Channel2_3_IRQHandler+0xc>)
 80089b8:	f7fb f954 	bl	8003c64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80089bc:	bd10      	pop	{r4, pc}
 80089be:	46c0      	nop			; (mov r8, r8)
 80089c0:	20000564 	.word	0x20000564

080089c4 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
* @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
*/
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 80089c4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80089c6:	4805      	ldr	r0, [pc, #20]	; (80089dc <DMA1_Channel4_5_6_7_IRQHandler+0x18>)
 80089c8:	f7fb f94c 	bl	8003c64 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_tim3_ch1);
 80089cc:	4804      	ldr	r0, [pc, #16]	; (80089e0 <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 80089ce:	f7fb f949 	bl	8003c64 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 80089d2:	4804      	ldr	r0, [pc, #16]	; (80089e4 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 80089d4:	f7fb f946 	bl	8003c64 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 80089d8:	bd10      	pop	{r4, pc}
 80089da:	46c0      	nop			; (mov r8, r8)
 80089dc:	200003b8 	.word	0x200003b8
 80089e0:	200004a0 	.word	0x200004a0
 80089e4:	20000618 	.word	0x20000618

080089e8 <TIM3_IRQHandler>:

/**
* @brief This function handles TIM3 global interrupt.
*/
void TIM3_IRQHandler(void)
{
 80089e8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80089ea:	4802      	ldr	r0, [pc, #8]	; (80089f4 <TIM3_IRQHandler+0xc>)
 80089ec:	f7fd fbfd 	bl	80061ea <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80089f0:	bd10      	pop	{r4, pc}
 80089f2:	46c0      	nop			; (mov r8, r8)
 80089f4:	200003f8 	.word	0x200003f8

080089f8 <TIM6_DAC_IRQHandler>:

/**
* @brief This function handles TIM6 global interrupt and DAC1/DAC2 underrun error interrupts.
*/
void TIM6_DAC_IRQHandler(void)
{
 80089f8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80089fa:	4803      	ldr	r0, [pc, #12]	; (8008a08 <TIM6_DAC_IRQHandler+0x10>)
 80089fc:	f7fd fbf5 	bl	80061ea <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac);
 8008a00:	4802      	ldr	r0, [pc, #8]	; (8008a0c <TIM6_DAC_IRQHandler+0x14>)
 8008a02:	f7fa fe97 	bl	8003734 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8008a06:	bd10      	pop	{r4, pc}
 8008a08:	2000052c 	.word	0x2000052c
 8008a0c:	200004e0 	.word	0x200004e0

08008a10 <USART2_IRQHandler>:

/**
* @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
*/
void USART2_IRQHandler(void)
{
 8008a10:	b510      	push	{r4, lr}
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8008a12:	4802      	ldr	r0, [pc, #8]	; (8008a1c <USART2_IRQHandler+0xc>)
 8008a14:	f7fd fe8e 	bl	8006734 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8008a18:	bd10      	pop	{r4, pc}
 8008a1a:	46c0      	nop			; (mov r8, r8)
 8008a1c:	200005a8 	.word	0x200005a8

08008a20 <RNG_LPUART1_IRQHandler>:

/**
* @brief This function handles AES, RNG and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
*/
void AES_RNG_LPUART1_IRQHandler(void)
{
 8008a20:	b510      	push	{r4, lr}
  /* USER CODE BEGIN AES_RNG_LPUART1_IRQn 0 */

  /* USER CODE END AES_RNG_LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8008a22:	4802      	ldr	r0, [pc, #8]	; (8008a2c <RNG_LPUART1_IRQHandler+0xc>)
 8008a24:	f7fd fe86 	bl	8006734 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN AES_RNG_LPUART1_IRQn 1 */

  /* USER CODE END AES_RNG_LPUART1_IRQn 1 */
}
 8008a28:	bd10      	pop	{r4, pc}
 8008a2a:	46c0      	nop			; (mov r8, r8)
 8008a2c:	20000430 	.word	0x20000430

08008a30 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{    
/*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100U;
 8008a30:	4b10      	ldr	r3, [pc, #64]	; (8008a74 <SystemInit+0x44>)
 8008a32:	6819      	ldr	r1, [r3, #0]
 8008a34:	2280      	movs	r2, #128	; 0x80
 8008a36:	0052      	lsls	r2, r2, #1
 8008a38:	430a      	orrs	r2, r1
 8008a3a:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t) 0x88FF400CU;
 8008a3c:	68da      	ldr	r2, [r3, #12]
 8008a3e:	490e      	ldr	r1, [pc, #56]	; (8008a78 <SystemInit+0x48>)
 8008a40:	400a      	ands	r2, r1
 8008a42:	60da      	str	r2, [r3, #12]
 
  /*!< Reset HSION, HSIDIVEN, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFF6U;
 8008a44:	681a      	ldr	r2, [r3, #0]
 8008a46:	490d      	ldr	r1, [pc, #52]	; (8008a7c <SystemInit+0x4c>)
 8008a48:	400a      	ands	r2, r1
 8008a4a:	601a      	str	r2, [r3, #0]
  
  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8008a4c:	689a      	ldr	r2, [r3, #8]
 8008a4e:	2101      	movs	r1, #1
 8008a50:	438a      	bics	r2, r1
 8008a52:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 8008a54:	681a      	ldr	r2, [r3, #0]
 8008a56:	490a      	ldr	r1, [pc, #40]	; (8008a80 <SystemInit+0x50>)
 8008a58:	400a      	ands	r2, r1
 8008a5a:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFFU;
 8008a5c:	68da      	ldr	r2, [r3, #12]
 8008a5e:	4909      	ldr	r1, [pc, #36]	; (8008a84 <SystemInit+0x54>)
 8008a60:	400a      	ands	r2, r1
 8008a62:	60da      	str	r2, [r3, #12]

  /*!< Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8008a64:	2200      	movs	r2, #0
 8008a66:	611a      	str	r2, [r3, #16]
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008a68:	4b07      	ldr	r3, [pc, #28]	; (8008a88 <SystemInit+0x58>)
 8008a6a:	2280      	movs	r2, #128	; 0x80
 8008a6c:	0512      	lsls	r2, r2, #20
 8008a6e:	609a      	str	r2, [r3, #8]
#endif
}
 8008a70:	4770      	bx	lr
 8008a72:	46c0      	nop			; (mov r8, r8)
 8008a74:	40021000 	.word	0x40021000
 8008a78:	88ff400c 	.word	0x88ff400c
 8008a7c:	fef6fff6 	.word	0xfef6fff6
 8008a80:	fffbffff 	.word	0xfffbffff
 8008a84:	ff02ffff 	.word	0xff02ffff
 8008a88:	e000ed00 	.word	0xe000ed00

08008a8c <test_timer>:
 *      Author: Sylvain
 */

#include "tim.h"

void test_timer(state etat){
 8008a8c:	b570      	push	{r4, r5, r6, lr}
	uint32_t diffCapture;
	float frequency;

	int i; //test

	switch(etat){
 8008a8e:	280e      	cmp	r0, #14
 8008a90:	d022      	beq.n	8008ad8 <test_timer+0x4c>
 8008a92:	280f      	cmp	r0, #15
 8008a94:	d100      	bne.n	8008a98 <test_timer+0xc>
 8008a96:	e096      	b.n	8008bc6 <test_timer+0x13a>
 8008a98:	280d      	cmp	r0, #13
 8008a9a:	d000      	beq.n	8008a9e <test_timer+0x12>
			while(SortieEtat==0);
			AttenteSortieEtat=0;

		break;
	}
}
 8008a9c:	bd70      	pop	{r4, r5, r6, pc}
			PRINTF(RED);
 8008a9e:	4897      	ldr	r0, [pc, #604]	; (8008cfc <test_timer+0x270>)
 8008aa0:	f7ff f992 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("\r\n***** Test Basic TIM6 ***** Touche 'c' pour sortir\r\n");
 8008aa4:	4896      	ldr	r0, [pc, #600]	; (8008d00 <test_timer+0x274>)
 8008aa6:	f7ff f98f 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("***** Clignotement USER LED par IT TIM6 *****\r\n");
 8008aaa:	4896      	ldr	r0, [pc, #600]	; (8008d04 <test_timer+0x278>)
 8008aac:	f7ff f98c 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF(BLACK);
 8008ab0:	4895      	ldr	r0, [pc, #596]	; (8008d08 <test_timer+0x27c>)
 8008ab2:	f7ff f989 	bl	8007dc8 <VirtualCOM_Transmit>
			HAL_TIM_Base_Start_IT(&htim6);
 8008ab6:	4895      	ldr	r0, [pc, #596]	; (8008d0c <test_timer+0x280>)
 8008ab8:	f7fd f993 	bl	8005de2 <HAL_TIM_Base_Start_IT>
			SortieEtat=0;
 8008abc:	4b94      	ldr	r3, [pc, #592]	; (8008d10 <test_timer+0x284>)
 8008abe:	2200      	movs	r2, #0
 8008ac0:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0);
 8008ac2:	4b93      	ldr	r3, [pc, #588]	; (8008d10 <test_timer+0x284>)
 8008ac4:	781b      	ldrb	r3, [r3, #0]
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d0fb      	beq.n	8008ac2 <test_timer+0x36>
			AttenteSortieEtat=0;
 8008aca:	4b92      	ldr	r3, [pc, #584]	; (8008d14 <test_timer+0x288>)
 8008acc:	2200      	movs	r2, #0
 8008ace:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim6);
 8008ad0:	488e      	ldr	r0, [pc, #568]	; (8008d0c <test_timer+0x280>)
 8008ad2:	f7fd f991 	bl	8005df8 <HAL_TIM_Base_Stop_IT>
		break;
 8008ad6:	e7e1      	b.n	8008a9c <test_timer+0x10>
			PRINTF(RED);
 8008ad8:	4888      	ldr	r0, [pc, #544]	; (8008cfc <test_timer+0x270>)
 8008ada:	f7ff f975 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("\r\n***** Test Input Capture TIM3 ***** Touche 'c' pour sortir\r\n");
 8008ade:	488e      	ldr	r0, [pc, #568]	; (8008d18 <test_timer+0x28c>)
 8008ae0:	f7ff f972 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("***** Mesure Frequence sur broche PA6 *****\r\n");
 8008ae4:	488d      	ldr	r0, [pc, #564]	; (8008d1c <test_timer+0x290>)
 8008ae6:	f7ff f96f 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF(BLACK);
 8008aea:	4887      	ldr	r0, [pc, #540]	; (8008d08 <test_timer+0x27c>)
 8008aec:	f7ff f96c 	bl	8007dc8 <VirtualCOM_Transmit>
			SortieEtat=0;
 8008af0:	4b87      	ldr	r3, [pc, #540]	; (8008d10 <test_timer+0x284>)
 8008af2:	2200      	movs	r2, #0
 8008af4:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 8008af6:	e039      	b.n	8008b6c <test_timer+0xe0>
				frequency= (float)(HAL_RCC_GetPCLK1Freq()) / (float)(htim3.Instance->PSC + 1);
 8008af8:	f7fc f858 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 8008afc:	f7f8 f9ec 	bl	8000ed8 <__aeabi_ui2f>
 8008b00:	1c05      	adds	r5, r0, #0
 8008b02:	4b87      	ldr	r3, [pc, #540]	; (8008d20 <test_timer+0x294>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008b08:	3001      	adds	r0, #1
 8008b0a:	f7f8 f9e5 	bl	8000ed8 <__aeabi_ui2f>
 8008b0e:	1c01      	adds	r1, r0, #0
 8008b10:	1c28      	adds	r0, r5, #0
 8008b12:	f7f7 fdb9 	bl	8000688 <__aeabi_fdiv>
 8008b16:	1c05      	adds	r5, r0, #0
				frequency=frequency /diffCapture;
 8008b18:	0020      	movs	r0, r4
 8008b1a:	f7f8 f9dd 	bl	8000ed8 <__aeabi_ui2f>
 8008b1e:	1c01      	adds	r1, r0, #0
 8008b20:	1c28      	adds	r0, r5, #0
 8008b22:	f7f7 fdb1 	bl	8000688 <__aeabi_fdiv>
 8008b26:	1c05      	adds	r5, r0, #0
				PRINTF("Capture 0 : %7u \r\nCapture 1 : %7u\r\n", IC_Captures[0], IC_Captures[1]);
 8008b28:	4b7e      	ldr	r3, [pc, #504]	; (8008d24 <test_timer+0x298>)
 8008b2a:	8819      	ldrh	r1, [r3, #0]
 8008b2c:	885a      	ldrh	r2, [r3, #2]
 8008b2e:	487e      	ldr	r0, [pc, #504]	; (8008d28 <test_timer+0x29c>)
 8008b30:	f7ff f94a 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("Frequence : %7.3f Hertz \r\n",frequency);
 8008b34:	1c28      	adds	r0, r5, #0
 8008b36:	f7f9 ffad 	bl	8002a94 <__aeabi_f2d>
 8008b3a:	0002      	movs	r2, r0
 8008b3c:	000b      	movs	r3, r1
 8008b3e:	487b      	ldr	r0, [pc, #492]	; (8008d2c <test_timer+0x2a0>)
 8008b40:	f7ff f942 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("Temps     : %7u us \r\n\r\n",(uint32_t)(1/frequency*1000000));
 8008b44:	1c29      	adds	r1, r5, #0
 8008b46:	20fe      	movs	r0, #254	; 0xfe
 8008b48:	0580      	lsls	r0, r0, #22
 8008b4a:	f7f7 fd9d 	bl	8000688 <__aeabi_fdiv>
 8008b4e:	4978      	ldr	r1, [pc, #480]	; (8008d30 <test_timer+0x2a4>)
 8008b50:	f7f7 feac 	bl	80008ac <__aeabi_fmul>
 8008b54:	f7f7 fcbe 	bl	80004d4 <__aeabi_f2uiz>
 8008b58:	0001      	movs	r1, r0
 8008b5a:	4876      	ldr	r0, [pc, #472]	; (8008d34 <test_timer+0x2a8>)
 8008b5c:	f7ff f934 	bl	8007dc8 <VirtualCOM_Transmit>
				HAL_Delay(2500);
 8008b60:	4875      	ldr	r0, [pc, #468]	; (8008d38 <test_timer+0x2ac>)
 8008b62:	f7fa f9c9 	bl	8002ef8 <HAL_Delay>
				AttenteSortieEtat=1;
 8008b66:	4b6b      	ldr	r3, [pc, #428]	; (8008d14 <test_timer+0x288>)
 8008b68:	2201      	movs	r2, #1
 8008b6a:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 8008b6c:	4b68      	ldr	r3, [pc, #416]	; (8008d10 <test_timer+0x284>)
 8008b6e:	781b      	ldrb	r3, [r3, #0]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d124      	bne.n	8008bbe <test_timer+0x132>
				HAL_TIM_IC_Start_DMA(&htim3,TIM_CHANNEL_1, IC_Captures,2);			// Demarrage du DMA pour capture de 2 fronts montants
 8008b74:	2302      	movs	r3, #2
 8008b76:	4a6b      	ldr	r2, [pc, #428]	; (8008d24 <test_timer+0x298>)
 8008b78:	2100      	movs	r1, #0
 8008b7a:	4869      	ldr	r0, [pc, #420]	; (8008d20 <test_timer+0x294>)
 8008b7c:	f7fd f96a 	bl	8005e54 <HAL_TIM_IC_Start_DMA>
				HAL_TIM_Base_Start_IT(&htim6);									// Demarrage de TIM6 pour clignotement LED si on souhaite mesurer la frquence de PA5 (LED)
 8008b80:	4862      	ldr	r0, [pc, #392]	; (8008d0c <test_timer+0x280>)
 8008b82:	f7fd f92e 	bl	8005de2 <HAL_TIM_Base_Start_IT>
				while(IC_IsCaptureDone==0);
 8008b86:	4b6d      	ldr	r3, [pc, #436]	; (8008d3c <test_timer+0x2b0>)
 8008b88:	781b      	ldrb	r3, [r3, #0]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d0fb      	beq.n	8008b86 <test_timer+0xfa>
				IC_IsCaptureDone=0;
 8008b8e:	4b6b      	ldr	r3, [pc, #428]	; (8008d3c <test_timer+0x2b0>)
 8008b90:	2200      	movs	r2, #0
 8008b92:	701a      	strb	r2, [r3, #0]
				HAL_TIM_Base_Stop_IT(&htim6);									// Arrt TIM6
 8008b94:	485d      	ldr	r0, [pc, #372]	; (8008d0c <test_timer+0x280>)
 8008b96:	f7fd f92f 	bl	8005df8 <HAL_TIM_Base_Stop_IT>
				HAL_TIM_IC_Stop_DMA(&htim3,TIM_CHANNEL_1);						// Arrt du DMA
 8008b9a:	2100      	movs	r1, #0
 8008b9c:	4860      	ldr	r0, [pc, #384]	; (8008d20 <test_timer+0x294>)
 8008b9e:	f7fd f9d1 	bl	8005f44 <HAL_TIM_IC_Stop_DMA>
				if(IC_Captures[0]<=IC_Captures[1]){
 8008ba2:	4a60      	ldr	r2, [pc, #384]	; (8008d24 <test_timer+0x298>)
 8008ba4:	8813      	ldrh	r3, [r2, #0]
 8008ba6:	8852      	ldrh	r2, [r2, #2]
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d800      	bhi.n	8008bae <test_timer+0x122>
					diffCapture=IC_Captures[1]-IC_Captures[0];
 8008bac:	1ad4      	subs	r4, r2, r3
				if(IC_Captures[0]>IC_Captures[1]){
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d9a2      	bls.n	8008af8 <test_timer+0x6c>
					diffCapture=htim3.Instance->ARR - (IC_Captures[0]-IC_Captures[1]);
 8008bb2:	495b      	ldr	r1, [pc, #364]	; (8008d20 <test_timer+0x294>)
 8008bb4:	6809      	ldr	r1, [r1, #0]
 8008bb6:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8008bb8:	1a9b      	subs	r3, r3, r2
 8008bba:	1ae4      	subs	r4, r4, r3
 8008bbc:	e79c      	b.n	8008af8 <test_timer+0x6c>
			AttenteSortieEtat=0;
 8008bbe:	4b55      	ldr	r3, [pc, #340]	; (8008d14 <test_timer+0x288>)
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	701a      	strb	r2, [r3, #0]
		break;
 8008bc4:	e76a      	b.n	8008a9c <test_timer+0x10>
			if(IC_PA11Start==1){
 8008bc6:	4b5e      	ldr	r3, [pc, #376]	; (8008d40 <test_timer+0x2b4>)
 8008bc8:	781b      	ldrb	r3, [r3, #0]
 8008bca:	2b01      	cmp	r3, #1
 8008bcc:	d00e      	beq.n	8008bec <test_timer+0x160>
			else if(IC_PA11Calculate==1){
 8008bce:	4b5d      	ldr	r3, [pc, #372]	; (8008d44 <test_timer+0x2b8>)
 8008bd0:	781b      	ldrb	r3, [r3, #0]
 8008bd2:	2b01      	cmp	r3, #1
 8008bd4:	d03a      	beq.n	8008c4c <test_timer+0x1c0>
			SortieEtat=0;
 8008bd6:	4b4e      	ldr	r3, [pc, #312]	; (8008d10 <test_timer+0x284>)
 8008bd8:	2200      	movs	r2, #0
 8008bda:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0);
 8008bdc:	4b4c      	ldr	r3, [pc, #304]	; (8008d10 <test_timer+0x284>)
 8008bde:	781b      	ldrb	r3, [r3, #0]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d0fb      	beq.n	8008bdc <test_timer+0x150>
			AttenteSortieEtat=0;
 8008be4:	4b4b      	ldr	r3, [pc, #300]	; (8008d14 <test_timer+0x288>)
 8008be6:	2200      	movs	r2, #0
 8008be8:	701a      	strb	r2, [r3, #0]
}
 8008bea:	e757      	b.n	8008a9c <test_timer+0x10>
				PRINTF(RED);
 8008bec:	4843      	ldr	r0, [pc, #268]	; (8008cfc <test_timer+0x270>)
 8008bee:	f7ff f8eb 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("\r\n***** Test Input Capture TIM3 ***** \r\n");
 8008bf2:	4855      	ldr	r0, [pc, #340]	; (8008d48 <test_timer+0x2bc>)
 8008bf4:	f7ff f8e8 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("***** Mesure Temps entre 2 fronts sur broche PA11 *****\r\n");
 8008bf8:	4854      	ldr	r0, [pc, #336]	; (8008d4c <test_timer+0x2c0>)
 8008bfa:	f7ff f8e5 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("***** 1. Appuyer sur 'c' pour sortir et lancer la mesure *****\r\n");
 8008bfe:	4854      	ldr	r0, [pc, #336]	; (8008d50 <test_timer+0x2c4>)
 8008c00:	f7ff f8e2 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("***** 2. Revenez dans le menu Input Capture TIM3 PA11 pour voir le resultat *****\r\n");
 8008c04:	4853      	ldr	r0, [pc, #332]	; (8008d54 <test_timer+0x2c8>)
 8008c06:	f7ff f8df 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF(BLACK);
 8008c0a:	483f      	ldr	r0, [pc, #252]	; (8008d08 <test_timer+0x27c>)
 8008c0c:	f7ff f8dc 	bl	8007dc8 <VirtualCOM_Transmit>
				HAL_GPIO_WritePin(GPIOA,GPIO_PIN_11,0);
 8008c10:	2580      	movs	r5, #128	; 0x80
 8008c12:	012d      	lsls	r5, r5, #4
 8008c14:	24a0      	movs	r4, #160	; 0xa0
 8008c16:	05e4      	lsls	r4, r4, #23
 8008c18:	2200      	movs	r2, #0
 8008c1a:	0029      	movs	r1, r5
 8008c1c:	0020      	movs	r0, r4
 8008c1e:	f7fb fac2 	bl	80041a6 <HAL_GPIO_WritePin>
				HAL_TIM_IC_Start_DMA(&htim3,TIM_CHANNEL_1, IC_Captures,2);			// Demarrage du DMA pour capturer 2 fronts
 8008c22:	2302      	movs	r3, #2
 8008c24:	4a3f      	ldr	r2, [pc, #252]	; (8008d24 <test_timer+0x298>)
 8008c26:	2100      	movs	r1, #0
 8008c28:	483d      	ldr	r0, [pc, #244]	; (8008d20 <test_timer+0x294>)
 8008c2a:	f7fd f913 	bl	8005e54 <HAL_TIM_IC_Start_DMA>
				HAL_Delay(200);
 8008c2e:	20c8      	movs	r0, #200	; 0xc8
 8008c30:	f7fa f962 	bl	8002ef8 <HAL_Delay>
				START_MESURE;
 8008c34:	61a5      	str	r5, [r4, #24]
				for(i=0;i<1;i++); // 200s ???????
 8008c36:	2300      	movs	r3, #0
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	dd05      	ble.n	8008c48 <test_timer+0x1bc>
				STOP_MESURE;
 8008c3c:	23a0      	movs	r3, #160	; 0xa0
 8008c3e:	05db      	lsls	r3, r3, #23
 8008c40:	2280      	movs	r2, #128	; 0x80
 8008c42:	0112      	lsls	r2, r2, #4
 8008c44:	629a      	str	r2, [r3, #40]	; 0x28
 8008c46:	e7c6      	b.n	8008bd6 <test_timer+0x14a>
				for(i=0;i<1;i++); // 200s ???????
 8008c48:	3301      	adds	r3, #1
 8008c4a:	e7f5      	b.n	8008c38 <test_timer+0x1ac>
				HAL_TIM_IC_Stop_DMA(&htim3,TIM_CHANNEL_1);						// Arrt du DMA
 8008c4c:	2100      	movs	r1, #0
 8008c4e:	4834      	ldr	r0, [pc, #208]	; (8008d20 <test_timer+0x294>)
 8008c50:	f7fd f978 	bl	8005f44 <HAL_TIM_IC_Stop_DMA>
				if(IC_Captures[0]<=IC_Captures[1]){
 8008c54:	4b33      	ldr	r3, [pc, #204]	; (8008d24 <test_timer+0x298>)
 8008c56:	881a      	ldrh	r2, [r3, #0]
 8008c58:	8859      	ldrh	r1, [r3, #2]
 8008c5a:	428a      	cmp	r2, r1
 8008c5c:	d800      	bhi.n	8008c60 <test_timer+0x1d4>
					diffCapture=IC_Captures[1]-IC_Captures[0];
 8008c5e:	1a8c      	subs	r4, r1, r2
				if(IC_Captures[0]>IC_Captures[1]){
 8008c60:	428a      	cmp	r2, r1
 8008c62:	d904      	bls.n	8008c6e <test_timer+0x1e2>
					diffCapture=htim3.Instance->ARR - (IC_Captures[0]-IC_Captures[1]);
 8008c64:	4b2e      	ldr	r3, [pc, #184]	; (8008d20 <test_timer+0x294>)
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8008c6a:	1a52      	subs	r2, r2, r1
 8008c6c:	1aa4      	subs	r4, r4, r2
				frequency= (float)(HAL_RCC_GetPCLK1Freq()) / (float)(htim3.Instance->PSC + 1);
 8008c6e:	f7fb ff9d 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 8008c72:	f7f8 f931 	bl	8000ed8 <__aeabi_ui2f>
 8008c76:	1c05      	adds	r5, r0, #0
 8008c78:	4b29      	ldr	r3, [pc, #164]	; (8008d20 <test_timer+0x294>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8008c7e:	3001      	adds	r0, #1
 8008c80:	f7f8 f92a 	bl	8000ed8 <__aeabi_ui2f>
 8008c84:	1c01      	adds	r1, r0, #0
 8008c86:	1c28      	adds	r0, r5, #0
 8008c88:	f7f7 fcfe 	bl	8000688 <__aeabi_fdiv>
 8008c8c:	1c05      	adds	r5, r0, #0
				frequency=frequency /diffCapture;
 8008c8e:	0020      	movs	r0, r4
 8008c90:	f7f8 f922 	bl	8000ed8 <__aeabi_ui2f>
 8008c94:	1c01      	adds	r1, r0, #0
 8008c96:	1c28      	adds	r0, r5, #0
 8008c98:	f7f7 fcf6 	bl	8000688 <__aeabi_fdiv>
 8008c9c:	1c04      	adds	r4, r0, #0
				PRINTF("Capture 0 : %7u \r\nCapture 1 : %7u\r\n", IC_Captures[0], IC_Captures[1]);
 8008c9e:	4b21      	ldr	r3, [pc, #132]	; (8008d24 <test_timer+0x298>)
 8008ca0:	8819      	ldrh	r1, [r3, #0]
 8008ca2:	885a      	ldrh	r2, [r3, #2]
 8008ca4:	4820      	ldr	r0, [pc, #128]	; (8008d28 <test_timer+0x29c>)
 8008ca6:	f7ff f88f 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("Frequence : %7.3f Hertz \r\n",frequency);
 8008caa:	1c20      	adds	r0, r4, #0
 8008cac:	f7f9 fef2 	bl	8002a94 <__aeabi_f2d>
 8008cb0:	0002      	movs	r2, r0
 8008cb2:	000b      	movs	r3, r1
 8008cb4:	481d      	ldr	r0, [pc, #116]	; (8008d2c <test_timer+0x2a0>)
 8008cb6:	f7ff f887 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("Temps     : %7u us \r\n\r\n",(uint32_t)(1/frequency*1000000));
 8008cba:	1c21      	adds	r1, r4, #0
 8008cbc:	20fe      	movs	r0, #254	; 0xfe
 8008cbe:	0580      	lsls	r0, r0, #22
 8008cc0:	f7f7 fce2 	bl	8000688 <__aeabi_fdiv>
 8008cc4:	491a      	ldr	r1, [pc, #104]	; (8008d30 <test_timer+0x2a4>)
 8008cc6:	f7f7 fdf1 	bl	80008ac <__aeabi_fmul>
 8008cca:	f7f7 fc03 	bl	80004d4 <__aeabi_f2uiz>
 8008cce:	0001      	movs	r1, r0
 8008cd0:	4818      	ldr	r0, [pc, #96]	; (8008d34 <test_timer+0x2a8>)
 8008cd2:	f7ff f879 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF(RED);
 8008cd6:	4809      	ldr	r0, [pc, #36]	; (8008cfc <test_timer+0x270>)
 8008cd8:	f7ff f876 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("***** 1. Appuyer sur 'c' pour sortir *****\r\n");
 8008cdc:	481e      	ldr	r0, [pc, #120]	; (8008d58 <test_timer+0x2cc>)
 8008cde:	f7ff f873 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF("***** 2. Revenez dans le menu Input Capture TIM3 PA11 pour lancer une nouvelle mesure *****\r\n");
 8008ce2:	481e      	ldr	r0, [pc, #120]	; (8008d5c <test_timer+0x2d0>)
 8008ce4:	f7ff f870 	bl	8007dc8 <VirtualCOM_Transmit>
				PRINTF(BLACK);
 8008ce8:	4807      	ldr	r0, [pc, #28]	; (8008d08 <test_timer+0x27c>)
 8008cea:	f7ff f86d 	bl	8007dc8 <VirtualCOM_Transmit>
				IC_PA11Start=1;
 8008cee:	4b14      	ldr	r3, [pc, #80]	; (8008d40 <test_timer+0x2b4>)
 8008cf0:	2201      	movs	r2, #1
 8008cf2:	701a      	strb	r2, [r3, #0]
				IC_PA11Calculate=0;
 8008cf4:	4b13      	ldr	r3, [pc, #76]	; (8008d44 <test_timer+0x2b8>)
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	701a      	strb	r2, [r3, #0]
 8008cfa:	e76c      	b.n	8008bd6 <test_timer+0x14a>
 8008cfc:	0800b4b8 	.word	0x0800b4b8
 8008d00:	0800bdcc 	.word	0x0800bdcc
 8008d04:	0800be04 	.word	0x0800be04
 8008d08:	0800b518 	.word	0x0800b518
 8008d0c:	2000052c 	.word	0x2000052c
 8008d10:	2000020d 	.word	0x2000020d
 8008d14:	2000020e 	.word	0x2000020e
 8008d18:	0800be34 	.word	0x0800be34
 8008d1c:	0800be74 	.word	0x0800be74
 8008d20:	200003f8 	.word	0x200003f8
 8008d24:	2000030c 	.word	0x2000030c
 8008d28:	0800bea4 	.word	0x0800bea4
 8008d2c:	0800bec8 	.word	0x0800bec8
 8008d30:	49742400 	.word	0x49742400
 8008d34:	0800bee4 	.word	0x0800bee4
 8008d38:	000009c4 	.word	0x000009c4
 8008d3c:	20000212 	.word	0x20000212
 8008d40:	20000000 	.word	0x20000000
 8008d44:	20000211 	.word	0x20000211
 8008d48:	0800befc 	.word	0x0800befc
 8008d4c:	0800bf28 	.word	0x0800bf28
 8008d50:	0800bf64 	.word	0x0800bf64
 8008d54:	0800bfa8 	.word	0x0800bfa8
 8008d58:	0800bffc 	.word	0x0800bffc
 8008d5c:	0800c02c 	.word	0x0800c02c

08008d60 <test_uart>:
 *      Author: Sylvain
 */

#include "uart.h"

void test_uart(state etat){
 8008d60:	b570      	push	{r4, r5, r6, lr}


	switch(etat){
 8008d62:	2813      	cmp	r0, #19
 8008d64:	d041      	beq.n	8008dea <test_uart+0x8a>
 8008d66:	2814      	cmp	r0, #20
 8008d68:	d100      	bne.n	8008d6c <test_uart+0xc>
 8008d6a:	e07f      	b.n	8008e6c <test_uart+0x10c>
 8008d6c:	2812      	cmp	r0, #18
 8008d6e:	d000      	beq.n	8008d72 <test_uart+0x12>
			HAL_UART_DeInit(&hlpuart1);
		break;

	}

}
 8008d70:	bd70      	pop	{r4, r5, r6, pc}
			HAL_UART_Init(&hlpuart1);
 8008d72:	485f      	ldr	r0, [pc, #380]	; (8008ef0 <test_uart+0x190>)
 8008d74:	f7fe f922 	bl	8006fbc <HAL_UART_Init>
			HAL_NVIC_DisableIRQ(AES_RNG_LPUART1_IRQn);
 8008d78:	201d      	movs	r0, #29
 8008d7a:	f7fa fc31 	bl	80035e0 <HAL_NVIC_DisableIRQ>
			PRINTF(RED);
 8008d7e:	485d      	ldr	r0, [pc, #372]	; (8008ef4 <test_uart+0x194>)
 8008d80:	f7ff f822 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("Mode Scrutation : Envoi/Reception d'un caractere\r\n");
 8008d84:	485c      	ldr	r0, [pc, #368]	; (8008ef8 <test_uart+0x198>)
 8008d86:	f7ff f81f 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("Connect TX_LPUART1 [PC1] with RX_LP_UART1 [PC0]\r\n");
 8008d8a:	485c      	ldr	r0, [pc, #368]	; (8008efc <test_uart+0x19c>)
 8008d8c:	f7ff f81c 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF(BLACK);
 8008d90:	485b      	ldr	r0, [pc, #364]	; (8008f00 <test_uart+0x1a0>)
 8008d92:	f7ff f819 	bl	8007dc8 <VirtualCOM_Transmit>
			SortieEtat=0;
 8008d96:	4b5b      	ldr	r3, [pc, #364]	; (8008f04 <test_uart+0x1a4>)
 8008d98:	2200      	movs	r2, #0
 8008d9a:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 8008d9c:	e01a      	b.n	8008dd4 <test_uart+0x74>
				HAL_UART_Transmit(&hlpuart1,tx_buffer_lpuart,1,100);
 8008d9e:	4d54      	ldr	r5, [pc, #336]	; (8008ef0 <test_uart+0x190>)
 8008da0:	2364      	movs	r3, #100	; 0x64
 8008da2:	2201      	movs	r2, #1
 8008da4:	4958      	ldr	r1, [pc, #352]	; (8008f08 <test_uart+0x1a8>)
 8008da6:	0028      	movs	r0, r5
 8008da8:	f7fd ffc2 	bl	8006d30 <HAL_UART_Transmit>
				HAL_UART_Receive(&hlpuart1,rx_buffer_lpuart,1,100);
 8008dac:	4c57      	ldr	r4, [pc, #348]	; (8008f0c <test_uart+0x1ac>)
 8008dae:	2364      	movs	r3, #100	; 0x64
 8008db0:	2201      	movs	r2, #1
 8008db2:	0021      	movs	r1, r4
 8008db4:	0028      	movs	r0, r5
 8008db6:	f7fe f82d 	bl	8006e14 <HAL_UART_Receive>
				HAL_UART_Transmit(&huart2,rx_buffer_lpuart,1,100);
 8008dba:	2364      	movs	r3, #100	; 0x64
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	0021      	movs	r1, r4
 8008dc0:	4853      	ldr	r0, [pc, #332]	; (8008f10 <test_uart+0x1b0>)
 8008dc2:	f7fd ffb5 	bl	8006d30 <HAL_UART_Transmit>
				HAL_Delay(1000);
 8008dc6:	20fa      	movs	r0, #250	; 0xfa
 8008dc8:	0080      	lsls	r0, r0, #2
 8008dca:	f7fa f895 	bl	8002ef8 <HAL_Delay>
				AttenteSortieEtat=1;
 8008dce:	4b51      	ldr	r3, [pc, #324]	; (8008f14 <test_uart+0x1b4>)
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 8008dd4:	4b4b      	ldr	r3, [pc, #300]	; (8008f04 <test_uart+0x1a4>)
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d0e0      	beq.n	8008d9e <test_uart+0x3e>
			AttenteSortieEtat=0;
 8008ddc:	4b4d      	ldr	r3, [pc, #308]	; (8008f14 <test_uart+0x1b4>)
 8008dde:	2200      	movs	r2, #0
 8008de0:	701a      	strb	r2, [r3, #0]
			HAL_UART_DeInit(&hlpuart1);
 8008de2:	4843      	ldr	r0, [pc, #268]	; (8008ef0 <test_uart+0x190>)
 8008de4:	f7fd fb22 	bl	800642c <HAL_UART_DeInit>
		break;
 8008de8:	e7c2      	b.n	8008d70 <test_uart+0x10>
			HAL_UART_Init(&hlpuart1);
 8008dea:	4c41      	ldr	r4, [pc, #260]	; (8008ef0 <test_uart+0x190>)
 8008dec:	0020      	movs	r0, r4
 8008dee:	f7fe f8e5 	bl	8006fbc <HAL_UART_Init>
			PRINTF(RED);
 8008df2:	4840      	ldr	r0, [pc, #256]	; (8008ef4 <test_uart+0x194>)
 8008df4:	f7fe ffe8 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("\r\nMode IT : Envoi / Reception de 5 caracteres\r\n");
 8008df8:	4847      	ldr	r0, [pc, #284]	; (8008f18 <test_uart+0x1b8>)
 8008dfa:	f7fe ffe5 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("Connect TX_LPUART1 [PC1]  with RX_LP_UART1 [PC0]\r\n\r\n");
 8008dfe:	4847      	ldr	r0, [pc, #284]	; (8008f1c <test_uart+0x1bc>)
 8008e00:	f7fe ffe2 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF(BLACK);
 8008e04:	483e      	ldr	r0, [pc, #248]	; (8008f00 <test_uart+0x1a0>)
 8008e06:	f7fe ffdf 	bl	8007dc8 <VirtualCOM_Transmit>
			HAL_UART_Receive_IT(&hlpuart1,rx_buffer_lpuart,4);
 8008e0a:	2204      	movs	r2, #4
 8008e0c:	493f      	ldr	r1, [pc, #252]	; (8008f0c <test_uart+0x1ac>)
 8008e0e:	0020      	movs	r0, r4
 8008e10:	f7fd fb2a 	bl	8006468 <HAL_UART_Receive_IT>
			SortieEtat=0;
 8008e14:	4b3b      	ldr	r3, [pc, #236]	; (8008f04 <test_uart+0x1a4>)
 8008e16:	2200      	movs	r2, #0
 8008e18:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 8008e1a:	e01c      	b.n	8008e56 <test_uart+0xf6>
				PRINTF("\r\nLP_UART Transmit (POLLING): \t%s",tx_buffer_lpuart);
 8008e1c:	4c3a      	ldr	r4, [pc, #232]	; (8008f08 <test_uart+0x1a8>)
 8008e1e:	0021      	movs	r1, r4
 8008e20:	483f      	ldr	r0, [pc, #252]	; (8008f20 <test_uart+0x1c0>)
 8008e22:	f7fe ffd1 	bl	8007dc8 <VirtualCOM_Transmit>
				HAL_UART_Transmit(&hlpuart1,tx_buffer_lpuart,4,100);
 8008e26:	2364      	movs	r3, #100	; 0x64
 8008e28:	2204      	movs	r2, #4
 8008e2a:	0021      	movs	r1, r4
 8008e2c:	4830      	ldr	r0, [pc, #192]	; (8008ef0 <test_uart+0x190>)
 8008e2e:	f7fd ff7f 	bl	8006d30 <HAL_UART_Transmit>
				while(LPUART_IsITReceived==0);
 8008e32:	4b3c      	ldr	r3, [pc, #240]	; (8008f24 <test_uart+0x1c4>)
 8008e34:	781b      	ldrb	r3, [r3, #0]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d0fb      	beq.n	8008e32 <test_uart+0xd2>
				LPUART_IsITReceived=0;
 8008e3a:	4b3a      	ldr	r3, [pc, #232]	; (8008f24 <test_uart+0x1c4>)
 8008e3c:	2200      	movs	r2, #0
 8008e3e:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(&hlpuart1,rx_buffer_lpuart,4);
 8008e40:	3204      	adds	r2, #4
 8008e42:	4932      	ldr	r1, [pc, #200]	; (8008f0c <test_uart+0x1ac>)
 8008e44:	482a      	ldr	r0, [pc, #168]	; (8008ef0 <test_uart+0x190>)
 8008e46:	f7fd fb0f 	bl	8006468 <HAL_UART_Receive_IT>
				HAL_Delay(3000);
 8008e4a:	4837      	ldr	r0, [pc, #220]	; (8008f28 <test_uart+0x1c8>)
 8008e4c:	f7fa f854 	bl	8002ef8 <HAL_Delay>
				AttenteSortieEtat=1;
 8008e50:	4b30      	ldr	r3, [pc, #192]	; (8008f14 <test_uart+0x1b4>)
 8008e52:	2201      	movs	r2, #1
 8008e54:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 8008e56:	4b2b      	ldr	r3, [pc, #172]	; (8008f04 <test_uart+0x1a4>)
 8008e58:	781b      	ldrb	r3, [r3, #0]
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	d0de      	beq.n	8008e1c <test_uart+0xbc>
			AttenteSortieEtat=0;
 8008e5e:	4b2d      	ldr	r3, [pc, #180]	; (8008f14 <test_uart+0x1b4>)
 8008e60:	2200      	movs	r2, #0
 8008e62:	701a      	strb	r2, [r3, #0]
			HAL_UART_DeInit(&hlpuart1);
 8008e64:	4822      	ldr	r0, [pc, #136]	; (8008ef0 <test_uart+0x190>)
 8008e66:	f7fd fae1 	bl	800642c <HAL_UART_DeInit>
		break;
 8008e6a:	e781      	b.n	8008d70 <test_uart+0x10>
			HAL_UART_Init(&hlpuart1);
 8008e6c:	4c20      	ldr	r4, [pc, #128]	; (8008ef0 <test_uart+0x190>)
 8008e6e:	0020      	movs	r0, r4
 8008e70:	f7fe f8a4 	bl	8006fbc <HAL_UART_Init>
			PRINTF(RED);
 8008e74:	481f      	ldr	r0, [pc, #124]	; (8008ef4 <test_uart+0x194>)
 8008e76:	f7fe ffa7 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("\r\nMode IT : Envoi / Reception de 5 caracteres\r\n");
 8008e7a:	4827      	ldr	r0, [pc, #156]	; (8008f18 <test_uart+0x1b8>)
 8008e7c:	f7fe ffa4 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF("Connect TX_LPUART1 [PC1]  with  RX_LP_UART1 [PC0]\r\n\r\n");
 8008e80:	482a      	ldr	r0, [pc, #168]	; (8008f2c <test_uart+0x1cc>)
 8008e82:	f7fe ffa1 	bl	8007dc8 <VirtualCOM_Transmit>
			PRINTF(BLACK);
 8008e86:	481e      	ldr	r0, [pc, #120]	; (8008f00 <test_uart+0x1a0>)
 8008e88:	f7fe ff9e 	bl	8007dc8 <VirtualCOM_Transmit>
			HAL_UART_Receive_DMA(&hlpuart1,rx_buffer_lpuart,4);
 8008e8c:	2204      	movs	r2, #4
 8008e8e:	491f      	ldr	r1, [pc, #124]	; (8008f0c <test_uart+0x1ac>)
 8008e90:	0020      	movs	r0, r4
 8008e92:	f7fd fb53 	bl	800653c <HAL_UART_Receive_DMA>
			SortieEtat=0;
 8008e96:	4b1b      	ldr	r3, [pc, #108]	; (8008f04 <test_uart+0x1a4>)
 8008e98:	2200      	movs	r2, #0
 8008e9a:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 8008e9c:	e01c      	b.n	8008ed8 <test_uart+0x178>
				PRINTF("\r\nLP_UART Transmit (POLLING): \t%s",tx_buffer_lpuart);
 8008e9e:	4c1a      	ldr	r4, [pc, #104]	; (8008f08 <test_uart+0x1a8>)
 8008ea0:	0021      	movs	r1, r4
 8008ea2:	481f      	ldr	r0, [pc, #124]	; (8008f20 <test_uart+0x1c0>)
 8008ea4:	f7fe ff90 	bl	8007dc8 <VirtualCOM_Transmit>
				HAL_UART_Transmit(&hlpuart1,tx_buffer_lpuart,4,100);
 8008ea8:	2364      	movs	r3, #100	; 0x64
 8008eaa:	2204      	movs	r2, #4
 8008eac:	0021      	movs	r1, r4
 8008eae:	4810      	ldr	r0, [pc, #64]	; (8008ef0 <test_uart+0x190>)
 8008eb0:	f7fd ff3e 	bl	8006d30 <HAL_UART_Transmit>
				while(LPUART_IsDMAReceived==0);
 8008eb4:	4b1e      	ldr	r3, [pc, #120]	; (8008f30 <test_uart+0x1d0>)
 8008eb6:	781b      	ldrb	r3, [r3, #0]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d0fb      	beq.n	8008eb4 <test_uart+0x154>
				LPUART_IsDMAReceived=0;
 8008ebc:	4b1c      	ldr	r3, [pc, #112]	; (8008f30 <test_uart+0x1d0>)
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_DMA(&hlpuart1,rx_buffer_lpuart,4);
 8008ec2:	3204      	adds	r2, #4
 8008ec4:	4911      	ldr	r1, [pc, #68]	; (8008f0c <test_uart+0x1ac>)
 8008ec6:	480a      	ldr	r0, [pc, #40]	; (8008ef0 <test_uart+0x190>)
 8008ec8:	f7fd fb38 	bl	800653c <HAL_UART_Receive_DMA>
				HAL_Delay(3000);
 8008ecc:	4816      	ldr	r0, [pc, #88]	; (8008f28 <test_uart+0x1c8>)
 8008ece:	f7fa f813 	bl	8002ef8 <HAL_Delay>
				AttenteSortieEtat=1;
 8008ed2:	4b10      	ldr	r3, [pc, #64]	; (8008f14 <test_uart+0x1b4>)
 8008ed4:	2201      	movs	r2, #1
 8008ed6:	701a      	strb	r2, [r3, #0]
			while(SortieEtat==0){
 8008ed8:	4b0a      	ldr	r3, [pc, #40]	; (8008f04 <test_uart+0x1a4>)
 8008eda:	781b      	ldrb	r3, [r3, #0]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d0de      	beq.n	8008e9e <test_uart+0x13e>
			AttenteSortieEtat=0;
 8008ee0:	4b0c      	ldr	r3, [pc, #48]	; (8008f14 <test_uart+0x1b4>)
 8008ee2:	2200      	movs	r2, #0
 8008ee4:	701a      	strb	r2, [r3, #0]
			HAL_UART_DeInit(&hlpuart1);
 8008ee6:	4802      	ldr	r0, [pc, #8]	; (8008ef0 <test_uart+0x190>)
 8008ee8:	f7fd faa0 	bl	800642c <HAL_UART_DeInit>
}
 8008eec:	e740      	b.n	8008d70 <test_uart+0x10>
 8008eee:	46c0      	nop			; (mov r8, r8)
 8008ef0:	20000430 	.word	0x20000430
 8008ef4:	0800b4b8 	.word	0x0800b4b8
 8008ef8:	0800c08c 	.word	0x0800c08c
 8008efc:	0800c0c0 	.word	0x0800c0c0
 8008f00:	0800b518 	.word	0x0800b518
 8008f04:	2000020d 	.word	0x2000020d
 8008f08:	20000010 	.word	0x20000010
 8008f0c:	20000228 	.word	0x20000228
 8008f10:	200005a8 	.word	0x200005a8
 8008f14:	2000020e 	.word	0x2000020e
 8008f18:	0800c0f4 	.word	0x0800c0f4
 8008f1c:	0800c124 	.word	0x0800c124
 8008f20:	0800c15c 	.word	0x0800c15c
 8008f24:	20000210 	.word	0x20000210
 8008f28:	00000bb8 	.word	0x00000bb8
 8008f2c:	0800c180 	.word	0x0800c180
 8008f30:	2000020f 	.word	0x2000020f

08008f34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8008f34:	480d      	ldr	r0, [pc, #52]	; (8008f6c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8008f36:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 8008f38:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008f3a:	e003      	b.n	8008f44 <LoopCopyDataInit>

08008f3c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008f3c:	4b0c      	ldr	r3, [pc, #48]	; (8008f70 <LoopForever+0x6>)
  ldr  r3, [r3, r1]
 8008f3e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008f40:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008f42:	3104      	adds	r1, #4

08008f44 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 8008f44:	480b      	ldr	r0, [pc, #44]	; (8008f74 <LoopForever+0xa>)
  ldr  r3, =_edata
 8008f46:	4b0c      	ldr	r3, [pc, #48]	; (8008f78 <LoopForever+0xe>)
  adds  r2, r0, r1
 8008f48:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008f4a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008f4c:	d3f6      	bcc.n	8008f3c <CopyDataInit>
  ldr  r2, =_sbss
 8008f4e:	4a0b      	ldr	r2, [pc, #44]	; (8008f7c <LoopForever+0x12>)
  b  LoopFillZerobss
 8008f50:	e002      	b.n	8008f58 <LoopFillZerobss>

08008f52 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 8008f52:	2300      	movs	r3, #0
  str  r3, [r2]
 8008f54:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8008f56:	3204      	adds	r2, #4

08008f58 <LoopFillZerobss>:


LoopFillZerobss:
  ldr  r3, = _ebss
 8008f58:	4b09      	ldr	r3, [pc, #36]	; (8008f80 <LoopForever+0x16>)
  cmp  r2, r3
 8008f5a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008f5c:	d3f9      	bcc.n	8008f52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8008f5e:	f7ff fd67 	bl	8008a30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008f62:	f000 f811 	bl	8008f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008f66:	f7fe fe73 	bl	8007c50 <main>

08008f6a <LoopForever>:

LoopForever:
    b LoopForever
 8008f6a:	e7fe      	b.n	8008f6a <LoopForever>
   ldr   r0, =_estack
 8008f6c:	20005000 	.word	0x20005000
  ldr  r3, =_sidata
 8008f70:	0800c428 	.word	0x0800c428
  ldr  r0, =_sdata
 8008f74:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008f78:	200001f0 	.word	0x200001f0
  ldr  r2, =_sbss
 8008f7c:	200001f0 	.word	0x200001f0
  ldr  r3, = _ebss
 8008f80:	200006bc 	.word	0x200006bc

08008f84 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008f84:	e7fe      	b.n	8008f84 <ADC1_COMP_IRQHandler>
	...

08008f88 <__libc_init_array>:
 8008f88:	b570      	push	{r4, r5, r6, lr}
 8008f8a:	2600      	movs	r6, #0
 8008f8c:	4d0c      	ldr	r5, [pc, #48]	; (8008fc0 <__libc_init_array+0x38>)
 8008f8e:	4c0d      	ldr	r4, [pc, #52]	; (8008fc4 <__libc_init_array+0x3c>)
 8008f90:	1b64      	subs	r4, r4, r5
 8008f92:	10a4      	asrs	r4, r4, #2
 8008f94:	42a6      	cmp	r6, r4
 8008f96:	d109      	bne.n	8008fac <__libc_init_array+0x24>
 8008f98:	2600      	movs	r6, #0
 8008f9a:	f002 f94b 	bl	800b234 <_init>
 8008f9e:	4d0a      	ldr	r5, [pc, #40]	; (8008fc8 <__libc_init_array+0x40>)
 8008fa0:	4c0a      	ldr	r4, [pc, #40]	; (8008fcc <__libc_init_array+0x44>)
 8008fa2:	1b64      	subs	r4, r4, r5
 8008fa4:	10a4      	asrs	r4, r4, #2
 8008fa6:	42a6      	cmp	r6, r4
 8008fa8:	d105      	bne.n	8008fb6 <__libc_init_array+0x2e>
 8008faa:	bd70      	pop	{r4, r5, r6, pc}
 8008fac:	00b3      	lsls	r3, r6, #2
 8008fae:	58eb      	ldr	r3, [r5, r3]
 8008fb0:	4798      	blx	r3
 8008fb2:	3601      	adds	r6, #1
 8008fb4:	e7ee      	b.n	8008f94 <__libc_init_array+0xc>
 8008fb6:	00b3      	lsls	r3, r6, #2
 8008fb8:	58eb      	ldr	r3, [r5, r3]
 8008fba:	4798      	blx	r3
 8008fbc:	3601      	adds	r6, #1
 8008fbe:	e7f2      	b.n	8008fa6 <__libc_init_array+0x1e>
 8008fc0:	0800c420 	.word	0x0800c420
 8008fc4:	0800c420 	.word	0x0800c420
 8008fc8:	0800c420 	.word	0x0800c420
 8008fcc:	0800c424 	.word	0x0800c424

08008fd0 <memset>:
 8008fd0:	0003      	movs	r3, r0
 8008fd2:	1812      	adds	r2, r2, r0
 8008fd4:	4293      	cmp	r3, r2
 8008fd6:	d100      	bne.n	8008fda <memset+0xa>
 8008fd8:	4770      	bx	lr
 8008fda:	7019      	strb	r1, [r3, #0]
 8008fdc:	3301      	adds	r3, #1
 8008fde:	e7f9      	b.n	8008fd4 <memset+0x4>

08008fe0 <__cvt>:
 8008fe0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008fe2:	b08b      	sub	sp, #44	; 0x2c
 8008fe4:	0014      	movs	r4, r2
 8008fe6:	1e1d      	subs	r5, r3, #0
 8008fe8:	9912      	ldr	r1, [sp, #72]	; 0x48
 8008fea:	da53      	bge.n	8009094 <__cvt+0xb4>
 8008fec:	2480      	movs	r4, #128	; 0x80
 8008fee:	0624      	lsls	r4, r4, #24
 8008ff0:	191b      	adds	r3, r3, r4
 8008ff2:	001d      	movs	r5, r3
 8008ff4:	0014      	movs	r4, r2
 8008ff6:	232d      	movs	r3, #45	; 0x2d
 8008ff8:	700b      	strb	r3, [r1, #0]
 8008ffa:	2320      	movs	r3, #32
 8008ffc:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8008ffe:	2203      	movs	r2, #3
 8009000:	439e      	bics	r6, r3
 8009002:	2e46      	cmp	r6, #70	; 0x46
 8009004:	d007      	beq.n	8009016 <__cvt+0x36>
 8009006:	0033      	movs	r3, r6
 8009008:	3b45      	subs	r3, #69	; 0x45
 800900a:	4259      	negs	r1, r3
 800900c:	414b      	adcs	r3, r1
 800900e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8009010:	3a01      	subs	r2, #1
 8009012:	18cb      	adds	r3, r1, r3
 8009014:	9310      	str	r3, [sp, #64]	; 0x40
 8009016:	ab09      	add	r3, sp, #36	; 0x24
 8009018:	9304      	str	r3, [sp, #16]
 800901a:	ab08      	add	r3, sp, #32
 800901c:	9303      	str	r3, [sp, #12]
 800901e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009020:	9200      	str	r2, [sp, #0]
 8009022:	9302      	str	r3, [sp, #8]
 8009024:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009026:	0022      	movs	r2, r4
 8009028:	9301      	str	r3, [sp, #4]
 800902a:	002b      	movs	r3, r5
 800902c:	f000 fd74 	bl	8009b18 <_dtoa_r>
 8009030:	0007      	movs	r7, r0
 8009032:	2e47      	cmp	r6, #71	; 0x47
 8009034:	d102      	bne.n	800903c <__cvt+0x5c>
 8009036:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009038:	07db      	lsls	r3, r3, #31
 800903a:	d524      	bpl.n	8009086 <__cvt+0xa6>
 800903c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800903e:	18fb      	adds	r3, r7, r3
 8009040:	9307      	str	r3, [sp, #28]
 8009042:	2e46      	cmp	r6, #70	; 0x46
 8009044:	d114      	bne.n	8009070 <__cvt+0x90>
 8009046:	783b      	ldrb	r3, [r7, #0]
 8009048:	2b30      	cmp	r3, #48	; 0x30
 800904a:	d10c      	bne.n	8009066 <__cvt+0x86>
 800904c:	2200      	movs	r2, #0
 800904e:	2300      	movs	r3, #0
 8009050:	0020      	movs	r0, r4
 8009052:	0029      	movs	r1, r5
 8009054:	f7f7 f9f0 	bl	8000438 <__aeabi_dcmpeq>
 8009058:	2800      	cmp	r0, #0
 800905a:	d104      	bne.n	8009066 <__cvt+0x86>
 800905c:	2301      	movs	r3, #1
 800905e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009060:	1a9b      	subs	r3, r3, r2
 8009062:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009064:	6013      	str	r3, [r2, #0]
 8009066:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8009068:	9a07      	ldr	r2, [sp, #28]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	18d3      	adds	r3, r2, r3
 800906e:	9307      	str	r3, [sp, #28]
 8009070:	2200      	movs	r2, #0
 8009072:	2300      	movs	r3, #0
 8009074:	0020      	movs	r0, r4
 8009076:	0029      	movs	r1, r5
 8009078:	f7f7 f9de 	bl	8000438 <__aeabi_dcmpeq>
 800907c:	2230      	movs	r2, #48	; 0x30
 800907e:	2800      	cmp	r0, #0
 8009080:	d00d      	beq.n	800909e <__cvt+0xbe>
 8009082:	9b07      	ldr	r3, [sp, #28]
 8009084:	9309      	str	r3, [sp, #36]	; 0x24
 8009086:	0038      	movs	r0, r7
 8009088:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800908a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800908c:	1bdb      	subs	r3, r3, r7
 800908e:	6013      	str	r3, [r2, #0]
 8009090:	b00b      	add	sp, #44	; 0x2c
 8009092:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009094:	2300      	movs	r3, #0
 8009096:	e7af      	b.n	8008ff8 <__cvt+0x18>
 8009098:	1c59      	adds	r1, r3, #1
 800909a:	9109      	str	r1, [sp, #36]	; 0x24
 800909c:	701a      	strb	r2, [r3, #0]
 800909e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090a0:	9907      	ldr	r1, [sp, #28]
 80090a2:	428b      	cmp	r3, r1
 80090a4:	d3f8      	bcc.n	8009098 <__cvt+0xb8>
 80090a6:	e7ee      	b.n	8009086 <__cvt+0xa6>

080090a8 <__exponent>:
 80090a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80090aa:	1c83      	adds	r3, r0, #2
 80090ac:	b085      	sub	sp, #20
 80090ae:	9301      	str	r3, [sp, #4]
 80090b0:	0006      	movs	r6, r0
 80090b2:	000c      	movs	r4, r1
 80090b4:	7002      	strb	r2, [r0, #0]
 80090b6:	232b      	movs	r3, #43	; 0x2b
 80090b8:	2900      	cmp	r1, #0
 80090ba:	da01      	bge.n	80090c0 <__exponent+0x18>
 80090bc:	232d      	movs	r3, #45	; 0x2d
 80090be:	424c      	negs	r4, r1
 80090c0:	7073      	strb	r3, [r6, #1]
 80090c2:	2c09      	cmp	r4, #9
 80090c4:	dd22      	ble.n	800910c <__exponent+0x64>
 80090c6:	ab02      	add	r3, sp, #8
 80090c8:	1ddd      	adds	r5, r3, #7
 80090ca:	0020      	movs	r0, r4
 80090cc:	210a      	movs	r1, #10
 80090ce:	f7f7 f99d 	bl	800040c <__aeabi_idivmod>
 80090d2:	1e6f      	subs	r7, r5, #1
 80090d4:	3130      	adds	r1, #48	; 0x30
 80090d6:	7039      	strb	r1, [r7, #0]
 80090d8:	0020      	movs	r0, r4
 80090da:	210a      	movs	r1, #10
 80090dc:	f7f7 f8b0 	bl	8000240 <__divsi3>
 80090e0:	0004      	movs	r4, r0
 80090e2:	2809      	cmp	r0, #9
 80090e4:	dc0b      	bgt.n	80090fe <__exponent+0x56>
 80090e6:	3d02      	subs	r5, #2
 80090e8:	3430      	adds	r4, #48	; 0x30
 80090ea:	9b01      	ldr	r3, [sp, #4]
 80090ec:	702c      	strb	r4, [r5, #0]
 80090ee:	aa02      	add	r2, sp, #8
 80090f0:	3207      	adds	r2, #7
 80090f2:	0018      	movs	r0, r3
 80090f4:	42aa      	cmp	r2, r5
 80090f6:	d804      	bhi.n	8009102 <__exponent+0x5a>
 80090f8:	1b80      	subs	r0, r0, r6
 80090fa:	b005      	add	sp, #20
 80090fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090fe:	003d      	movs	r5, r7
 8009100:	e7e3      	b.n	80090ca <__exponent+0x22>
 8009102:	782a      	ldrb	r2, [r5, #0]
 8009104:	3501      	adds	r5, #1
 8009106:	701a      	strb	r2, [r3, #0]
 8009108:	3301      	adds	r3, #1
 800910a:	e7f0      	b.n	80090ee <__exponent+0x46>
 800910c:	2330      	movs	r3, #48	; 0x30
 800910e:	18e4      	adds	r4, r4, r3
 8009110:	70b3      	strb	r3, [r6, #2]
 8009112:	1d30      	adds	r0, r6, #4
 8009114:	70f4      	strb	r4, [r6, #3]
 8009116:	e7ef      	b.n	80090f8 <__exponent+0x50>

08009118 <_printf_float>:
 8009118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800911a:	b095      	sub	sp, #84	; 0x54
 800911c:	000c      	movs	r4, r1
 800911e:	920a      	str	r2, [sp, #40]	; 0x28
 8009120:	930b      	str	r3, [sp, #44]	; 0x2c
 8009122:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8009124:	9009      	str	r0, [sp, #36]	; 0x24
 8009126:	f001 fadb 	bl	800a6e0 <_localeconv_r>
 800912a:	6803      	ldr	r3, [r0, #0]
 800912c:	0018      	movs	r0, r3
 800912e:	930c      	str	r3, [sp, #48]	; 0x30
 8009130:	f7f6 ffea 	bl	8000108 <strlen>
 8009134:	2300      	movs	r3, #0
 8009136:	9312      	str	r3, [sp, #72]	; 0x48
 8009138:	6823      	ldr	r3, [r4, #0]
 800913a:	900e      	str	r0, [sp, #56]	; 0x38
 800913c:	930d      	str	r3, [sp, #52]	; 0x34
 800913e:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009140:	7e27      	ldrb	r7, [r4, #24]
 8009142:	682b      	ldr	r3, [r5, #0]
 8009144:	2207      	movs	r2, #7
 8009146:	05c9      	lsls	r1, r1, #23
 8009148:	d545      	bpl.n	80091d6 <_printf_float+0xbe>
 800914a:	189b      	adds	r3, r3, r2
 800914c:	4393      	bics	r3, r2
 800914e:	001a      	movs	r2, r3
 8009150:	3208      	adds	r2, #8
 8009152:	602a      	str	r2, [r5, #0]
 8009154:	681a      	ldr	r2, [r3, #0]
 8009156:	685b      	ldr	r3, [r3, #4]
 8009158:	64a2      	str	r2, [r4, #72]	; 0x48
 800915a:	64e3      	str	r3, [r4, #76]	; 0x4c
 800915c:	2201      	movs	r2, #1
 800915e:	6ce5      	ldr	r5, [r4, #76]	; 0x4c
 8009160:	6ca6      	ldr	r6, [r4, #72]	; 0x48
 8009162:	006b      	lsls	r3, r5, #1
 8009164:	085b      	lsrs	r3, r3, #1
 8009166:	930f      	str	r3, [sp, #60]	; 0x3c
 8009168:	4252      	negs	r2, r2
 800916a:	4bac      	ldr	r3, [pc, #688]	; (800941c <_printf_float+0x304>)
 800916c:	0030      	movs	r0, r6
 800916e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009170:	f7f9 fbd2 	bl	8002918 <__aeabi_dcmpun>
 8009174:	2800      	cmp	r0, #0
 8009176:	d130      	bne.n	80091da <_printf_float+0xc2>
 8009178:	2201      	movs	r2, #1
 800917a:	4ba8      	ldr	r3, [pc, #672]	; (800941c <_printf_float+0x304>)
 800917c:	4252      	negs	r2, r2
 800917e:	0030      	movs	r0, r6
 8009180:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009182:	f7f7 f969 	bl	8000458 <__aeabi_dcmple>
 8009186:	2800      	cmp	r0, #0
 8009188:	d127      	bne.n	80091da <_printf_float+0xc2>
 800918a:	2200      	movs	r2, #0
 800918c:	2300      	movs	r3, #0
 800918e:	0030      	movs	r0, r6
 8009190:	0029      	movs	r1, r5
 8009192:	f7f7 f957 	bl	8000444 <__aeabi_dcmplt>
 8009196:	2800      	cmp	r0, #0
 8009198:	d003      	beq.n	80091a2 <_printf_float+0x8a>
 800919a:	0023      	movs	r3, r4
 800919c:	222d      	movs	r2, #45	; 0x2d
 800919e:	3343      	adds	r3, #67	; 0x43
 80091a0:	701a      	strb	r2, [r3, #0]
 80091a2:	4d9f      	ldr	r5, [pc, #636]	; (8009420 <_printf_float+0x308>)
 80091a4:	2f47      	cmp	r7, #71	; 0x47
 80091a6:	d800      	bhi.n	80091aa <_printf_float+0x92>
 80091a8:	4d9e      	ldr	r5, [pc, #632]	; (8009424 <_printf_float+0x30c>)
 80091aa:	2303      	movs	r3, #3
 80091ac:	2600      	movs	r6, #0
 80091ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80091b0:	6123      	str	r3, [r4, #16]
 80091b2:	3301      	adds	r3, #1
 80091b4:	439a      	bics	r2, r3
 80091b6:	6022      	str	r2, [r4, #0]
 80091b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091ba:	aa13      	add	r2, sp, #76	; 0x4c
 80091bc:	9300      	str	r3, [sp, #0]
 80091be:	0021      	movs	r1, r4
 80091c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80091c4:	f000 f9f4 	bl	80095b0 <_printf_common>
 80091c8:	1c43      	adds	r3, r0, #1
 80091ca:	d000      	beq.n	80091ce <_printf_float+0xb6>
 80091cc:	e093      	b.n	80092f6 <_printf_float+0x1de>
 80091ce:	2001      	movs	r0, #1
 80091d0:	4240      	negs	r0, r0
 80091d2:	b015      	add	sp, #84	; 0x54
 80091d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80091d6:	3307      	adds	r3, #7
 80091d8:	e7b8      	b.n	800914c <_printf_float+0x34>
 80091da:	0032      	movs	r2, r6
 80091dc:	002b      	movs	r3, r5
 80091de:	0030      	movs	r0, r6
 80091e0:	0029      	movs	r1, r5
 80091e2:	f7f9 fb99 	bl	8002918 <__aeabi_dcmpun>
 80091e6:	2800      	cmp	r0, #0
 80091e8:	d004      	beq.n	80091f4 <_printf_float+0xdc>
 80091ea:	4d8f      	ldr	r5, [pc, #572]	; (8009428 <_printf_float+0x310>)
 80091ec:	2f47      	cmp	r7, #71	; 0x47
 80091ee:	d8dc      	bhi.n	80091aa <_printf_float+0x92>
 80091f0:	4d8e      	ldr	r5, [pc, #568]	; (800942c <_printf_float+0x314>)
 80091f2:	e7da      	b.n	80091aa <_printf_float+0x92>
 80091f4:	2380      	movs	r3, #128	; 0x80
 80091f6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80091f8:	6862      	ldr	r2, [r4, #4]
 80091fa:	00db      	lsls	r3, r3, #3
 80091fc:	430b      	orrs	r3, r1
 80091fe:	1c51      	adds	r1, r2, #1
 8009200:	d143      	bne.n	800928a <_printf_float+0x172>
 8009202:	3207      	adds	r2, #7
 8009204:	6062      	str	r2, [r4, #4]
 8009206:	aa12      	add	r2, sp, #72	; 0x48
 8009208:	2100      	movs	r1, #0
 800920a:	9205      	str	r2, [sp, #20]
 800920c:	aa11      	add	r2, sp, #68	; 0x44
 800920e:	9203      	str	r2, [sp, #12]
 8009210:	2223      	movs	r2, #35	; 0x23
 8009212:	6023      	str	r3, [r4, #0]
 8009214:	9106      	str	r1, [sp, #24]
 8009216:	9301      	str	r3, [sp, #4]
 8009218:	a908      	add	r1, sp, #32
 800921a:	6863      	ldr	r3, [r4, #4]
 800921c:	1852      	adds	r2, r2, r1
 800921e:	9202      	str	r2, [sp, #8]
 8009220:	9300      	str	r3, [sp, #0]
 8009222:	0032      	movs	r2, r6
 8009224:	002b      	movs	r3, r5
 8009226:	9704      	str	r7, [sp, #16]
 8009228:	9809      	ldr	r0, [sp, #36]	; 0x24
 800922a:	f7ff fed9 	bl	8008fe0 <__cvt>
 800922e:	2320      	movs	r3, #32
 8009230:	003a      	movs	r2, r7
 8009232:	0005      	movs	r5, r0
 8009234:	439a      	bics	r2, r3
 8009236:	2a47      	cmp	r2, #71	; 0x47
 8009238:	d107      	bne.n	800924a <_printf_float+0x132>
 800923a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800923c:	1cda      	adds	r2, r3, #3
 800923e:	db02      	blt.n	8009246 <_printf_float+0x12e>
 8009240:	6862      	ldr	r2, [r4, #4]
 8009242:	4293      	cmp	r3, r2
 8009244:	dd45      	ble.n	80092d2 <_printf_float+0x1ba>
 8009246:	3f02      	subs	r7, #2
 8009248:	b2ff      	uxtb	r7, r7
 800924a:	9911      	ldr	r1, [sp, #68]	; 0x44
 800924c:	2f65      	cmp	r7, #101	; 0x65
 800924e:	d825      	bhi.n	800929c <_printf_float+0x184>
 8009250:	0020      	movs	r0, r4
 8009252:	3901      	subs	r1, #1
 8009254:	003a      	movs	r2, r7
 8009256:	3050      	adds	r0, #80	; 0x50
 8009258:	9111      	str	r1, [sp, #68]	; 0x44
 800925a:	f7ff ff25 	bl	80090a8 <__exponent>
 800925e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009260:	0006      	movs	r6, r0
 8009262:	1813      	adds	r3, r2, r0
 8009264:	6123      	str	r3, [r4, #16]
 8009266:	2a01      	cmp	r2, #1
 8009268:	dc02      	bgt.n	8009270 <_printf_float+0x158>
 800926a:	6822      	ldr	r2, [r4, #0]
 800926c:	07d2      	lsls	r2, r2, #31
 800926e:	d501      	bpl.n	8009274 <_printf_float+0x15c>
 8009270:	3301      	adds	r3, #1
 8009272:	6123      	str	r3, [r4, #16]
 8009274:	2323      	movs	r3, #35	; 0x23
 8009276:	aa08      	add	r2, sp, #32
 8009278:	189b      	adds	r3, r3, r2
 800927a:	781b      	ldrb	r3, [r3, #0]
 800927c:	2b00      	cmp	r3, #0
 800927e:	d09b      	beq.n	80091b8 <_printf_float+0xa0>
 8009280:	0023      	movs	r3, r4
 8009282:	222d      	movs	r2, #45	; 0x2d
 8009284:	3343      	adds	r3, #67	; 0x43
 8009286:	701a      	strb	r2, [r3, #0]
 8009288:	e796      	b.n	80091b8 <_printf_float+0xa0>
 800928a:	2f67      	cmp	r7, #103	; 0x67
 800928c:	d100      	bne.n	8009290 <_printf_float+0x178>
 800928e:	e176      	b.n	800957e <_printf_float+0x466>
 8009290:	2f47      	cmp	r7, #71	; 0x47
 8009292:	d1b8      	bne.n	8009206 <_printf_float+0xee>
 8009294:	2a00      	cmp	r2, #0
 8009296:	d1b6      	bne.n	8009206 <_printf_float+0xee>
 8009298:	2201      	movs	r2, #1
 800929a:	e7b3      	b.n	8009204 <_printf_float+0xec>
 800929c:	2f66      	cmp	r7, #102	; 0x66
 800929e:	d119      	bne.n	80092d4 <_printf_float+0x1bc>
 80092a0:	6863      	ldr	r3, [r4, #4]
 80092a2:	2900      	cmp	r1, #0
 80092a4:	dd0c      	ble.n	80092c0 <_printf_float+0x1a8>
 80092a6:	6121      	str	r1, [r4, #16]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d102      	bne.n	80092b2 <_printf_float+0x19a>
 80092ac:	6822      	ldr	r2, [r4, #0]
 80092ae:	07d2      	lsls	r2, r2, #31
 80092b0:	d502      	bpl.n	80092b8 <_printf_float+0x1a0>
 80092b2:	3301      	adds	r3, #1
 80092b4:	185b      	adds	r3, r3, r1
 80092b6:	6123      	str	r3, [r4, #16]
 80092b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092ba:	2600      	movs	r6, #0
 80092bc:	65a3      	str	r3, [r4, #88]	; 0x58
 80092be:	e7d9      	b.n	8009274 <_printf_float+0x15c>
 80092c0:	2b00      	cmp	r3, #0
 80092c2:	d103      	bne.n	80092cc <_printf_float+0x1b4>
 80092c4:	2201      	movs	r2, #1
 80092c6:	6821      	ldr	r1, [r4, #0]
 80092c8:	4211      	tst	r1, r2
 80092ca:	d000      	beq.n	80092ce <_printf_float+0x1b6>
 80092cc:	1c9a      	adds	r2, r3, #2
 80092ce:	6122      	str	r2, [r4, #16]
 80092d0:	e7f2      	b.n	80092b8 <_printf_float+0x1a0>
 80092d2:	2767      	movs	r7, #103	; 0x67
 80092d4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80092d6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80092d8:	4293      	cmp	r3, r2
 80092da:	db05      	blt.n	80092e8 <_printf_float+0x1d0>
 80092dc:	6822      	ldr	r2, [r4, #0]
 80092de:	6123      	str	r3, [r4, #16]
 80092e0:	07d2      	lsls	r2, r2, #31
 80092e2:	d5e9      	bpl.n	80092b8 <_printf_float+0x1a0>
 80092e4:	3301      	adds	r3, #1
 80092e6:	e7e6      	b.n	80092b6 <_printf_float+0x19e>
 80092e8:	2101      	movs	r1, #1
 80092ea:	2b00      	cmp	r3, #0
 80092ec:	dc01      	bgt.n	80092f2 <_printf_float+0x1da>
 80092ee:	1849      	adds	r1, r1, r1
 80092f0:	1ac9      	subs	r1, r1, r3
 80092f2:	1852      	adds	r2, r2, r1
 80092f4:	e7eb      	b.n	80092ce <_printf_float+0x1b6>
 80092f6:	6822      	ldr	r2, [r4, #0]
 80092f8:	0553      	lsls	r3, r2, #21
 80092fa:	d408      	bmi.n	800930e <_printf_float+0x1f6>
 80092fc:	6923      	ldr	r3, [r4, #16]
 80092fe:	002a      	movs	r2, r5
 8009300:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009302:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009304:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009306:	47a8      	blx	r5
 8009308:	1c43      	adds	r3, r0, #1
 800930a:	d129      	bne.n	8009360 <_printf_float+0x248>
 800930c:	e75f      	b.n	80091ce <_printf_float+0xb6>
 800930e:	2f65      	cmp	r7, #101	; 0x65
 8009310:	d800      	bhi.n	8009314 <_printf_float+0x1fc>
 8009312:	e0e0      	b.n	80094d6 <_printf_float+0x3be>
 8009314:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8009316:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8009318:	2200      	movs	r2, #0
 800931a:	2300      	movs	r3, #0
 800931c:	f7f7 f88c 	bl	8000438 <__aeabi_dcmpeq>
 8009320:	2800      	cmp	r0, #0
 8009322:	d034      	beq.n	800938e <_printf_float+0x276>
 8009324:	2301      	movs	r3, #1
 8009326:	4a42      	ldr	r2, [pc, #264]	; (8009430 <_printf_float+0x318>)
 8009328:	990a      	ldr	r1, [sp, #40]	; 0x28
 800932a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800932c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800932e:	47a8      	blx	r5
 8009330:	1c43      	adds	r3, r0, #1
 8009332:	d100      	bne.n	8009336 <_printf_float+0x21e>
 8009334:	e74b      	b.n	80091ce <_printf_float+0xb6>
 8009336:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009338:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800933a:	4293      	cmp	r3, r2
 800933c:	db02      	blt.n	8009344 <_printf_float+0x22c>
 800933e:	6823      	ldr	r3, [r4, #0]
 8009340:	07db      	lsls	r3, r3, #31
 8009342:	d50d      	bpl.n	8009360 <_printf_float+0x248>
 8009344:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009346:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009348:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800934a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800934c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800934e:	47a8      	blx	r5
 8009350:	2500      	movs	r5, #0
 8009352:	1c43      	adds	r3, r0, #1
 8009354:	d100      	bne.n	8009358 <_printf_float+0x240>
 8009356:	e73a      	b.n	80091ce <_printf_float+0xb6>
 8009358:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800935a:	3b01      	subs	r3, #1
 800935c:	42ab      	cmp	r3, r5
 800935e:	dc0a      	bgt.n	8009376 <_printf_float+0x25e>
 8009360:	6823      	ldr	r3, [r4, #0]
 8009362:	079b      	lsls	r3, r3, #30
 8009364:	d500      	bpl.n	8009368 <_printf_float+0x250>
 8009366:	e108      	b.n	800957a <_printf_float+0x462>
 8009368:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800936a:	68e0      	ldr	r0, [r4, #12]
 800936c:	4298      	cmp	r0, r3
 800936e:	db00      	blt.n	8009372 <_printf_float+0x25a>
 8009370:	e72f      	b.n	80091d2 <_printf_float+0xba>
 8009372:	0018      	movs	r0, r3
 8009374:	e72d      	b.n	80091d2 <_printf_float+0xba>
 8009376:	0022      	movs	r2, r4
 8009378:	2301      	movs	r3, #1
 800937a:	321a      	adds	r2, #26
 800937c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800937e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009380:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009382:	47b0      	blx	r6
 8009384:	1c43      	adds	r3, r0, #1
 8009386:	d100      	bne.n	800938a <_printf_float+0x272>
 8009388:	e721      	b.n	80091ce <_printf_float+0xb6>
 800938a:	3501      	adds	r5, #1
 800938c:	e7e4      	b.n	8009358 <_printf_float+0x240>
 800938e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009390:	2b00      	cmp	r3, #0
 8009392:	dc2d      	bgt.n	80093f0 <_printf_float+0x2d8>
 8009394:	2301      	movs	r3, #1
 8009396:	4a26      	ldr	r2, [pc, #152]	; (8009430 <_printf_float+0x318>)
 8009398:	990a      	ldr	r1, [sp, #40]	; 0x28
 800939a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800939c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800939e:	47b0      	blx	r6
 80093a0:	1c43      	adds	r3, r0, #1
 80093a2:	d100      	bne.n	80093a6 <_printf_float+0x28e>
 80093a4:	e713      	b.n	80091ce <_printf_float+0xb6>
 80093a6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d105      	bne.n	80093b8 <_printf_float+0x2a0>
 80093ac:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d102      	bne.n	80093b8 <_printf_float+0x2a0>
 80093b2:	6823      	ldr	r3, [r4, #0]
 80093b4:	07db      	lsls	r3, r3, #31
 80093b6:	d5d3      	bpl.n	8009360 <_printf_float+0x248>
 80093b8:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80093ba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80093bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80093be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80093c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80093c2:	47b0      	blx	r6
 80093c4:	2600      	movs	r6, #0
 80093c6:	1c43      	adds	r3, r0, #1
 80093c8:	d100      	bne.n	80093cc <_printf_float+0x2b4>
 80093ca:	e700      	b.n	80091ce <_printf_float+0xb6>
 80093cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80093ce:	425b      	negs	r3, r3
 80093d0:	42b3      	cmp	r3, r6
 80093d2:	dc01      	bgt.n	80093d8 <_printf_float+0x2c0>
 80093d4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80093d6:	e792      	b.n	80092fe <_printf_float+0x1e6>
 80093d8:	0022      	movs	r2, r4
 80093da:	2301      	movs	r3, #1
 80093dc:	321a      	adds	r2, #26
 80093de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80093e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80093e2:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80093e4:	47b8      	blx	r7
 80093e6:	1c43      	adds	r3, r0, #1
 80093e8:	d100      	bne.n	80093ec <_printf_float+0x2d4>
 80093ea:	e6f0      	b.n	80091ce <_printf_float+0xb6>
 80093ec:	3601      	adds	r6, #1
 80093ee:	e7ed      	b.n	80093cc <_printf_float+0x2b4>
 80093f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80093f2:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80093f4:	429f      	cmp	r7, r3
 80093f6:	dd00      	ble.n	80093fa <_printf_float+0x2e2>
 80093f8:	001f      	movs	r7, r3
 80093fa:	2f00      	cmp	r7, #0
 80093fc:	dd08      	ble.n	8009410 <_printf_float+0x2f8>
 80093fe:	003b      	movs	r3, r7
 8009400:	002a      	movs	r2, r5
 8009402:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009404:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009406:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009408:	47b0      	blx	r6
 800940a:	1c43      	adds	r3, r0, #1
 800940c:	d100      	bne.n	8009410 <_printf_float+0x2f8>
 800940e:	e6de      	b.n	80091ce <_printf_float+0xb6>
 8009410:	2300      	movs	r3, #0
 8009412:	930d      	str	r3, [sp, #52]	; 0x34
 8009414:	43fb      	mvns	r3, r7
 8009416:	17db      	asrs	r3, r3, #31
 8009418:	930f      	str	r3, [sp, #60]	; 0x3c
 800941a:	e018      	b.n	800944e <_printf_float+0x336>
 800941c:	7fefffff 	.word	0x7fefffff
 8009420:	0800c1bc 	.word	0x0800c1bc
 8009424:	0800c1b8 	.word	0x0800c1b8
 8009428:	0800c1c4 	.word	0x0800c1c4
 800942c:	0800c1c0 	.word	0x0800c1c0
 8009430:	0800c1c8 	.word	0x0800c1c8
 8009434:	0022      	movs	r2, r4
 8009436:	2301      	movs	r3, #1
 8009438:	321a      	adds	r2, #26
 800943a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800943c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800943e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009440:	47b0      	blx	r6
 8009442:	1c43      	adds	r3, r0, #1
 8009444:	d100      	bne.n	8009448 <_printf_float+0x330>
 8009446:	e6c2      	b.n	80091ce <_printf_float+0xb6>
 8009448:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800944a:	3301      	adds	r3, #1
 800944c:	930d      	str	r3, [sp, #52]	; 0x34
 800944e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009450:	6da6      	ldr	r6, [r4, #88]	; 0x58
 8009452:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009454:	403b      	ands	r3, r7
 8009456:	1af3      	subs	r3, r6, r3
 8009458:	4293      	cmp	r3, r2
 800945a:	dceb      	bgt.n	8009434 <_printf_float+0x31c>
 800945c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800945e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009460:	19ad      	adds	r5, r5, r6
 8009462:	4293      	cmp	r3, r2
 8009464:	db10      	blt.n	8009488 <_printf_float+0x370>
 8009466:	6823      	ldr	r3, [r4, #0]
 8009468:	07db      	lsls	r3, r3, #31
 800946a:	d40d      	bmi.n	8009488 <_printf_float+0x370>
 800946c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800946e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009470:	1bbe      	subs	r6, r7, r6
 8009472:	1aff      	subs	r7, r7, r3
 8009474:	42b7      	cmp	r7, r6
 8009476:	dd00      	ble.n	800947a <_printf_float+0x362>
 8009478:	0037      	movs	r7, r6
 800947a:	2f00      	cmp	r7, #0
 800947c:	dc0d      	bgt.n	800949a <_printf_float+0x382>
 800947e:	43fe      	mvns	r6, r7
 8009480:	17f3      	asrs	r3, r6, #31
 8009482:	2500      	movs	r5, #0
 8009484:	930c      	str	r3, [sp, #48]	; 0x30
 8009486:	e01c      	b.n	80094c2 <_printf_float+0x3aa>
 8009488:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800948a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800948c:	990a      	ldr	r1, [sp, #40]	; 0x28
 800948e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009490:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8009492:	47b8      	blx	r7
 8009494:	1c43      	adds	r3, r0, #1
 8009496:	d1e9      	bne.n	800946c <_printf_float+0x354>
 8009498:	e699      	b.n	80091ce <_printf_float+0xb6>
 800949a:	003b      	movs	r3, r7
 800949c:	002a      	movs	r2, r5
 800949e:	990a      	ldr	r1, [sp, #40]	; 0x28
 80094a0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094a2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80094a4:	47a8      	blx	r5
 80094a6:	1c43      	adds	r3, r0, #1
 80094a8:	d1e9      	bne.n	800947e <_printf_float+0x366>
 80094aa:	e690      	b.n	80091ce <_printf_float+0xb6>
 80094ac:	0022      	movs	r2, r4
 80094ae:	2301      	movs	r3, #1
 80094b0:	321a      	adds	r2, #26
 80094b2:	990a      	ldr	r1, [sp, #40]	; 0x28
 80094b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094b6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80094b8:	47b0      	blx	r6
 80094ba:	1c43      	adds	r3, r0, #1
 80094bc:	d100      	bne.n	80094c0 <_printf_float+0x3a8>
 80094be:	e686      	b.n	80091ce <_printf_float+0xb6>
 80094c0:	3501      	adds	r5, #1
 80094c2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80094c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80094c8:	1a9b      	subs	r3, r3, r2
 80094ca:	003a      	movs	r2, r7
 80094cc:	400a      	ands	r2, r1
 80094ce:	1a9b      	subs	r3, r3, r2
 80094d0:	42ab      	cmp	r3, r5
 80094d2:	dceb      	bgt.n	80094ac <_printf_float+0x394>
 80094d4:	e744      	b.n	8009360 <_printf_float+0x248>
 80094d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80094d8:	2b01      	cmp	r3, #1
 80094da:	dc02      	bgt.n	80094e2 <_printf_float+0x3ca>
 80094dc:	2301      	movs	r3, #1
 80094de:	421a      	tst	r2, r3
 80094e0:	d032      	beq.n	8009548 <_printf_float+0x430>
 80094e2:	2301      	movs	r3, #1
 80094e4:	002a      	movs	r2, r5
 80094e6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80094e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094ea:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80094ec:	47b8      	blx	r7
 80094ee:	1c43      	adds	r3, r0, #1
 80094f0:	d100      	bne.n	80094f4 <_printf_float+0x3dc>
 80094f2:	e66c      	b.n	80091ce <_printf_float+0xb6>
 80094f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80094f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80094f8:	990a      	ldr	r1, [sp, #40]	; 0x28
 80094fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80094fc:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 80094fe:	3501      	adds	r5, #1
 8009500:	47b8      	blx	r7
 8009502:	1c43      	adds	r3, r0, #1
 8009504:	d100      	bne.n	8009508 <_printf_float+0x3f0>
 8009506:	e662      	b.n	80091ce <_printf_float+0xb6>
 8009508:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800950a:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 800950c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800950e:	2200      	movs	r2, #0
 8009510:	1e5f      	subs	r7, r3, #1
 8009512:	2300      	movs	r3, #0
 8009514:	f7f6 ff90 	bl	8000438 <__aeabi_dcmpeq>
 8009518:	003b      	movs	r3, r7
 800951a:	2800      	cmp	r0, #0
 800951c:	d014      	beq.n	8009548 <_printf_float+0x430>
 800951e:	2500      	movs	r5, #0
 8009520:	e00a      	b.n	8009538 <_printf_float+0x420>
 8009522:	0022      	movs	r2, r4
 8009524:	2301      	movs	r3, #1
 8009526:	321a      	adds	r2, #26
 8009528:	990a      	ldr	r1, [sp, #40]	; 0x28
 800952a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800952c:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800952e:	47b8      	blx	r7
 8009530:	1c43      	adds	r3, r0, #1
 8009532:	d100      	bne.n	8009536 <_printf_float+0x41e>
 8009534:	e64b      	b.n	80091ce <_printf_float+0xb6>
 8009536:	3501      	adds	r5, #1
 8009538:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800953a:	3b01      	subs	r3, #1
 800953c:	42ab      	cmp	r3, r5
 800953e:	dcf0      	bgt.n	8009522 <_printf_float+0x40a>
 8009540:	0022      	movs	r2, r4
 8009542:	0033      	movs	r3, r6
 8009544:	3250      	adds	r2, #80	; 0x50
 8009546:	e6db      	b.n	8009300 <_printf_float+0x1e8>
 8009548:	002a      	movs	r2, r5
 800954a:	990a      	ldr	r1, [sp, #40]	; 0x28
 800954c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800954e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009550:	47a8      	blx	r5
 8009552:	1c43      	adds	r3, r0, #1
 8009554:	d1f4      	bne.n	8009540 <_printf_float+0x428>
 8009556:	e63a      	b.n	80091ce <_printf_float+0xb6>
 8009558:	0022      	movs	r2, r4
 800955a:	2301      	movs	r3, #1
 800955c:	3219      	adds	r2, #25
 800955e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009560:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009562:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009564:	47b0      	blx	r6
 8009566:	1c43      	adds	r3, r0, #1
 8009568:	d100      	bne.n	800956c <_printf_float+0x454>
 800956a:	e630      	b.n	80091ce <_printf_float+0xb6>
 800956c:	3501      	adds	r5, #1
 800956e:	68e3      	ldr	r3, [r4, #12]
 8009570:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009572:	1a9b      	subs	r3, r3, r2
 8009574:	42ab      	cmp	r3, r5
 8009576:	dcef      	bgt.n	8009558 <_printf_float+0x440>
 8009578:	e6f6      	b.n	8009368 <_printf_float+0x250>
 800957a:	2500      	movs	r5, #0
 800957c:	e7f7      	b.n	800956e <_printf_float+0x456>
 800957e:	2a00      	cmp	r2, #0
 8009580:	d100      	bne.n	8009584 <_printf_float+0x46c>
 8009582:	e689      	b.n	8009298 <_printf_float+0x180>
 8009584:	2100      	movs	r1, #0
 8009586:	9106      	str	r1, [sp, #24]
 8009588:	a912      	add	r1, sp, #72	; 0x48
 800958a:	9105      	str	r1, [sp, #20]
 800958c:	a911      	add	r1, sp, #68	; 0x44
 800958e:	9103      	str	r1, [sp, #12]
 8009590:	2123      	movs	r1, #35	; 0x23
 8009592:	a808      	add	r0, sp, #32
 8009594:	1809      	adds	r1, r1, r0
 8009596:	6023      	str	r3, [r4, #0]
 8009598:	9301      	str	r3, [sp, #4]
 800959a:	9200      	str	r2, [sp, #0]
 800959c:	002b      	movs	r3, r5
 800959e:	9704      	str	r7, [sp, #16]
 80095a0:	9102      	str	r1, [sp, #8]
 80095a2:	0032      	movs	r2, r6
 80095a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80095a6:	f7ff fd1b 	bl	8008fe0 <__cvt>
 80095aa:	0005      	movs	r5, r0
 80095ac:	e645      	b.n	800923a <_printf_float+0x122>
 80095ae:	46c0      	nop			; (mov r8, r8)

080095b0 <_printf_common>:
 80095b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80095b2:	0015      	movs	r5, r2
 80095b4:	9301      	str	r3, [sp, #4]
 80095b6:	688a      	ldr	r2, [r1, #8]
 80095b8:	690b      	ldr	r3, [r1, #16]
 80095ba:	9000      	str	r0, [sp, #0]
 80095bc:	000c      	movs	r4, r1
 80095be:	4293      	cmp	r3, r2
 80095c0:	da00      	bge.n	80095c4 <_printf_common+0x14>
 80095c2:	0013      	movs	r3, r2
 80095c4:	0022      	movs	r2, r4
 80095c6:	602b      	str	r3, [r5, #0]
 80095c8:	3243      	adds	r2, #67	; 0x43
 80095ca:	7812      	ldrb	r2, [r2, #0]
 80095cc:	2a00      	cmp	r2, #0
 80095ce:	d001      	beq.n	80095d4 <_printf_common+0x24>
 80095d0:	3301      	adds	r3, #1
 80095d2:	602b      	str	r3, [r5, #0]
 80095d4:	6823      	ldr	r3, [r4, #0]
 80095d6:	069b      	lsls	r3, r3, #26
 80095d8:	d502      	bpl.n	80095e0 <_printf_common+0x30>
 80095da:	682b      	ldr	r3, [r5, #0]
 80095dc:	3302      	adds	r3, #2
 80095de:	602b      	str	r3, [r5, #0]
 80095e0:	2706      	movs	r7, #6
 80095e2:	6823      	ldr	r3, [r4, #0]
 80095e4:	401f      	ands	r7, r3
 80095e6:	d027      	beq.n	8009638 <_printf_common+0x88>
 80095e8:	0023      	movs	r3, r4
 80095ea:	3343      	adds	r3, #67	; 0x43
 80095ec:	781b      	ldrb	r3, [r3, #0]
 80095ee:	1e5a      	subs	r2, r3, #1
 80095f0:	4193      	sbcs	r3, r2
 80095f2:	6822      	ldr	r2, [r4, #0]
 80095f4:	0692      	lsls	r2, r2, #26
 80095f6:	d430      	bmi.n	800965a <_printf_common+0xaa>
 80095f8:	0022      	movs	r2, r4
 80095fa:	9901      	ldr	r1, [sp, #4]
 80095fc:	3243      	adds	r2, #67	; 0x43
 80095fe:	9800      	ldr	r0, [sp, #0]
 8009600:	9e08      	ldr	r6, [sp, #32]
 8009602:	47b0      	blx	r6
 8009604:	1c43      	adds	r3, r0, #1
 8009606:	d025      	beq.n	8009654 <_printf_common+0xa4>
 8009608:	2306      	movs	r3, #6
 800960a:	6820      	ldr	r0, [r4, #0]
 800960c:	682a      	ldr	r2, [r5, #0]
 800960e:	68e1      	ldr	r1, [r4, #12]
 8009610:	4003      	ands	r3, r0
 8009612:	2500      	movs	r5, #0
 8009614:	2b04      	cmp	r3, #4
 8009616:	d103      	bne.n	8009620 <_printf_common+0x70>
 8009618:	1a8d      	subs	r5, r1, r2
 800961a:	43eb      	mvns	r3, r5
 800961c:	17db      	asrs	r3, r3, #31
 800961e:	401d      	ands	r5, r3
 8009620:	68a3      	ldr	r3, [r4, #8]
 8009622:	6922      	ldr	r2, [r4, #16]
 8009624:	4293      	cmp	r3, r2
 8009626:	dd01      	ble.n	800962c <_printf_common+0x7c>
 8009628:	1a9b      	subs	r3, r3, r2
 800962a:	18ed      	adds	r5, r5, r3
 800962c:	2700      	movs	r7, #0
 800962e:	42bd      	cmp	r5, r7
 8009630:	d120      	bne.n	8009674 <_printf_common+0xc4>
 8009632:	2000      	movs	r0, #0
 8009634:	e010      	b.n	8009658 <_printf_common+0xa8>
 8009636:	3701      	adds	r7, #1
 8009638:	68e3      	ldr	r3, [r4, #12]
 800963a:	682a      	ldr	r2, [r5, #0]
 800963c:	1a9b      	subs	r3, r3, r2
 800963e:	42bb      	cmp	r3, r7
 8009640:	ddd2      	ble.n	80095e8 <_printf_common+0x38>
 8009642:	0022      	movs	r2, r4
 8009644:	2301      	movs	r3, #1
 8009646:	3219      	adds	r2, #25
 8009648:	9901      	ldr	r1, [sp, #4]
 800964a:	9800      	ldr	r0, [sp, #0]
 800964c:	9e08      	ldr	r6, [sp, #32]
 800964e:	47b0      	blx	r6
 8009650:	1c43      	adds	r3, r0, #1
 8009652:	d1f0      	bne.n	8009636 <_printf_common+0x86>
 8009654:	2001      	movs	r0, #1
 8009656:	4240      	negs	r0, r0
 8009658:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800965a:	2030      	movs	r0, #48	; 0x30
 800965c:	18e1      	adds	r1, r4, r3
 800965e:	3143      	adds	r1, #67	; 0x43
 8009660:	7008      	strb	r0, [r1, #0]
 8009662:	0021      	movs	r1, r4
 8009664:	1c5a      	adds	r2, r3, #1
 8009666:	3145      	adds	r1, #69	; 0x45
 8009668:	7809      	ldrb	r1, [r1, #0]
 800966a:	18a2      	adds	r2, r4, r2
 800966c:	3243      	adds	r2, #67	; 0x43
 800966e:	3302      	adds	r3, #2
 8009670:	7011      	strb	r1, [r2, #0]
 8009672:	e7c1      	b.n	80095f8 <_printf_common+0x48>
 8009674:	0022      	movs	r2, r4
 8009676:	2301      	movs	r3, #1
 8009678:	321a      	adds	r2, #26
 800967a:	9901      	ldr	r1, [sp, #4]
 800967c:	9800      	ldr	r0, [sp, #0]
 800967e:	9e08      	ldr	r6, [sp, #32]
 8009680:	47b0      	blx	r6
 8009682:	1c43      	adds	r3, r0, #1
 8009684:	d0e6      	beq.n	8009654 <_printf_common+0xa4>
 8009686:	3701      	adds	r7, #1
 8009688:	e7d1      	b.n	800962e <_printf_common+0x7e>
	...

0800968c <_printf_i>:
 800968c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800968e:	b089      	sub	sp, #36	; 0x24
 8009690:	9204      	str	r2, [sp, #16]
 8009692:	000a      	movs	r2, r1
 8009694:	3243      	adds	r2, #67	; 0x43
 8009696:	9305      	str	r3, [sp, #20]
 8009698:	9003      	str	r0, [sp, #12]
 800969a:	9202      	str	r2, [sp, #8]
 800969c:	7e0a      	ldrb	r2, [r1, #24]
 800969e:	000c      	movs	r4, r1
 80096a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096a2:	2a6e      	cmp	r2, #110	; 0x6e
 80096a4:	d100      	bne.n	80096a8 <_printf_i+0x1c>
 80096a6:	e086      	b.n	80097b6 <_printf_i+0x12a>
 80096a8:	d81f      	bhi.n	80096ea <_printf_i+0x5e>
 80096aa:	2a63      	cmp	r2, #99	; 0x63
 80096ac:	d033      	beq.n	8009716 <_printf_i+0x8a>
 80096ae:	d808      	bhi.n	80096c2 <_printf_i+0x36>
 80096b0:	2a00      	cmp	r2, #0
 80096b2:	d100      	bne.n	80096b6 <_printf_i+0x2a>
 80096b4:	e08c      	b.n	80097d0 <_printf_i+0x144>
 80096b6:	2a58      	cmp	r2, #88	; 0x58
 80096b8:	d04d      	beq.n	8009756 <_printf_i+0xca>
 80096ba:	0025      	movs	r5, r4
 80096bc:	3542      	adds	r5, #66	; 0x42
 80096be:	702a      	strb	r2, [r5, #0]
 80096c0:	e030      	b.n	8009724 <_printf_i+0x98>
 80096c2:	2a64      	cmp	r2, #100	; 0x64
 80096c4:	d001      	beq.n	80096ca <_printf_i+0x3e>
 80096c6:	2a69      	cmp	r2, #105	; 0x69
 80096c8:	d1f7      	bne.n	80096ba <_printf_i+0x2e>
 80096ca:	6819      	ldr	r1, [r3, #0]
 80096cc:	6825      	ldr	r5, [r4, #0]
 80096ce:	1d0a      	adds	r2, r1, #4
 80096d0:	0628      	lsls	r0, r5, #24
 80096d2:	d529      	bpl.n	8009728 <_printf_i+0x9c>
 80096d4:	6808      	ldr	r0, [r1, #0]
 80096d6:	601a      	str	r2, [r3, #0]
 80096d8:	2800      	cmp	r0, #0
 80096da:	da03      	bge.n	80096e4 <_printf_i+0x58>
 80096dc:	232d      	movs	r3, #45	; 0x2d
 80096de:	9a02      	ldr	r2, [sp, #8]
 80096e0:	4240      	negs	r0, r0
 80096e2:	7013      	strb	r3, [r2, #0]
 80096e4:	4e6b      	ldr	r6, [pc, #428]	; (8009894 <_printf_i+0x208>)
 80096e6:	270a      	movs	r7, #10
 80096e8:	e04f      	b.n	800978a <_printf_i+0xfe>
 80096ea:	2a73      	cmp	r2, #115	; 0x73
 80096ec:	d074      	beq.n	80097d8 <_printf_i+0x14c>
 80096ee:	d808      	bhi.n	8009702 <_printf_i+0x76>
 80096f0:	2a6f      	cmp	r2, #111	; 0x6f
 80096f2:	d01f      	beq.n	8009734 <_printf_i+0xa8>
 80096f4:	2a70      	cmp	r2, #112	; 0x70
 80096f6:	d1e0      	bne.n	80096ba <_printf_i+0x2e>
 80096f8:	2220      	movs	r2, #32
 80096fa:	6809      	ldr	r1, [r1, #0]
 80096fc:	430a      	orrs	r2, r1
 80096fe:	6022      	str	r2, [r4, #0]
 8009700:	e003      	b.n	800970a <_printf_i+0x7e>
 8009702:	2a75      	cmp	r2, #117	; 0x75
 8009704:	d016      	beq.n	8009734 <_printf_i+0xa8>
 8009706:	2a78      	cmp	r2, #120	; 0x78
 8009708:	d1d7      	bne.n	80096ba <_printf_i+0x2e>
 800970a:	0022      	movs	r2, r4
 800970c:	2178      	movs	r1, #120	; 0x78
 800970e:	3245      	adds	r2, #69	; 0x45
 8009710:	7011      	strb	r1, [r2, #0]
 8009712:	4e61      	ldr	r6, [pc, #388]	; (8009898 <_printf_i+0x20c>)
 8009714:	e022      	b.n	800975c <_printf_i+0xd0>
 8009716:	0025      	movs	r5, r4
 8009718:	681a      	ldr	r2, [r3, #0]
 800971a:	3542      	adds	r5, #66	; 0x42
 800971c:	1d11      	adds	r1, r2, #4
 800971e:	6019      	str	r1, [r3, #0]
 8009720:	6813      	ldr	r3, [r2, #0]
 8009722:	702b      	strb	r3, [r5, #0]
 8009724:	2301      	movs	r3, #1
 8009726:	e065      	b.n	80097f4 <_printf_i+0x168>
 8009728:	6808      	ldr	r0, [r1, #0]
 800972a:	601a      	str	r2, [r3, #0]
 800972c:	0669      	lsls	r1, r5, #25
 800972e:	d5d3      	bpl.n	80096d8 <_printf_i+0x4c>
 8009730:	b200      	sxth	r0, r0
 8009732:	e7d1      	b.n	80096d8 <_printf_i+0x4c>
 8009734:	6819      	ldr	r1, [r3, #0]
 8009736:	6825      	ldr	r5, [r4, #0]
 8009738:	1d08      	adds	r0, r1, #4
 800973a:	6018      	str	r0, [r3, #0]
 800973c:	6808      	ldr	r0, [r1, #0]
 800973e:	062e      	lsls	r6, r5, #24
 8009740:	d505      	bpl.n	800974e <_printf_i+0xc2>
 8009742:	4e54      	ldr	r6, [pc, #336]	; (8009894 <_printf_i+0x208>)
 8009744:	2708      	movs	r7, #8
 8009746:	2a6f      	cmp	r2, #111	; 0x6f
 8009748:	d01b      	beq.n	8009782 <_printf_i+0xf6>
 800974a:	270a      	movs	r7, #10
 800974c:	e019      	b.n	8009782 <_printf_i+0xf6>
 800974e:	066d      	lsls	r5, r5, #25
 8009750:	d5f7      	bpl.n	8009742 <_printf_i+0xb6>
 8009752:	b280      	uxth	r0, r0
 8009754:	e7f5      	b.n	8009742 <_printf_i+0xb6>
 8009756:	3145      	adds	r1, #69	; 0x45
 8009758:	4e4e      	ldr	r6, [pc, #312]	; (8009894 <_printf_i+0x208>)
 800975a:	700a      	strb	r2, [r1, #0]
 800975c:	6818      	ldr	r0, [r3, #0]
 800975e:	6822      	ldr	r2, [r4, #0]
 8009760:	1d01      	adds	r1, r0, #4
 8009762:	6800      	ldr	r0, [r0, #0]
 8009764:	6019      	str	r1, [r3, #0]
 8009766:	0615      	lsls	r5, r2, #24
 8009768:	d521      	bpl.n	80097ae <_printf_i+0x122>
 800976a:	07d3      	lsls	r3, r2, #31
 800976c:	d502      	bpl.n	8009774 <_printf_i+0xe8>
 800976e:	2320      	movs	r3, #32
 8009770:	431a      	orrs	r2, r3
 8009772:	6022      	str	r2, [r4, #0]
 8009774:	2710      	movs	r7, #16
 8009776:	2800      	cmp	r0, #0
 8009778:	d103      	bne.n	8009782 <_printf_i+0xf6>
 800977a:	2320      	movs	r3, #32
 800977c:	6822      	ldr	r2, [r4, #0]
 800977e:	439a      	bics	r2, r3
 8009780:	6022      	str	r2, [r4, #0]
 8009782:	0023      	movs	r3, r4
 8009784:	2200      	movs	r2, #0
 8009786:	3343      	adds	r3, #67	; 0x43
 8009788:	701a      	strb	r2, [r3, #0]
 800978a:	6863      	ldr	r3, [r4, #4]
 800978c:	60a3      	str	r3, [r4, #8]
 800978e:	2b00      	cmp	r3, #0
 8009790:	db58      	blt.n	8009844 <_printf_i+0x1b8>
 8009792:	2204      	movs	r2, #4
 8009794:	6821      	ldr	r1, [r4, #0]
 8009796:	4391      	bics	r1, r2
 8009798:	6021      	str	r1, [r4, #0]
 800979a:	2800      	cmp	r0, #0
 800979c:	d154      	bne.n	8009848 <_printf_i+0x1bc>
 800979e:	9d02      	ldr	r5, [sp, #8]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d05a      	beq.n	800985a <_printf_i+0x1ce>
 80097a4:	0025      	movs	r5, r4
 80097a6:	7833      	ldrb	r3, [r6, #0]
 80097a8:	3542      	adds	r5, #66	; 0x42
 80097aa:	702b      	strb	r3, [r5, #0]
 80097ac:	e055      	b.n	800985a <_printf_i+0x1ce>
 80097ae:	0655      	lsls	r5, r2, #25
 80097b0:	d5db      	bpl.n	800976a <_printf_i+0xde>
 80097b2:	b280      	uxth	r0, r0
 80097b4:	e7d9      	b.n	800976a <_printf_i+0xde>
 80097b6:	681a      	ldr	r2, [r3, #0]
 80097b8:	680d      	ldr	r5, [r1, #0]
 80097ba:	1d10      	adds	r0, r2, #4
 80097bc:	6949      	ldr	r1, [r1, #20]
 80097be:	6018      	str	r0, [r3, #0]
 80097c0:	6813      	ldr	r3, [r2, #0]
 80097c2:	062e      	lsls	r6, r5, #24
 80097c4:	d501      	bpl.n	80097ca <_printf_i+0x13e>
 80097c6:	6019      	str	r1, [r3, #0]
 80097c8:	e002      	b.n	80097d0 <_printf_i+0x144>
 80097ca:	066d      	lsls	r5, r5, #25
 80097cc:	d5fb      	bpl.n	80097c6 <_printf_i+0x13a>
 80097ce:	8019      	strh	r1, [r3, #0]
 80097d0:	2300      	movs	r3, #0
 80097d2:	9d02      	ldr	r5, [sp, #8]
 80097d4:	6123      	str	r3, [r4, #16]
 80097d6:	e04f      	b.n	8009878 <_printf_i+0x1ec>
 80097d8:	681a      	ldr	r2, [r3, #0]
 80097da:	1d11      	adds	r1, r2, #4
 80097dc:	6019      	str	r1, [r3, #0]
 80097de:	6815      	ldr	r5, [r2, #0]
 80097e0:	2100      	movs	r1, #0
 80097e2:	6862      	ldr	r2, [r4, #4]
 80097e4:	0028      	movs	r0, r5
 80097e6:	f000 ffa3 	bl	800a730 <memchr>
 80097ea:	2800      	cmp	r0, #0
 80097ec:	d001      	beq.n	80097f2 <_printf_i+0x166>
 80097ee:	1b40      	subs	r0, r0, r5
 80097f0:	6060      	str	r0, [r4, #4]
 80097f2:	6863      	ldr	r3, [r4, #4]
 80097f4:	6123      	str	r3, [r4, #16]
 80097f6:	2300      	movs	r3, #0
 80097f8:	9a02      	ldr	r2, [sp, #8]
 80097fa:	7013      	strb	r3, [r2, #0]
 80097fc:	e03c      	b.n	8009878 <_printf_i+0x1ec>
 80097fe:	6923      	ldr	r3, [r4, #16]
 8009800:	002a      	movs	r2, r5
 8009802:	9904      	ldr	r1, [sp, #16]
 8009804:	9803      	ldr	r0, [sp, #12]
 8009806:	9d05      	ldr	r5, [sp, #20]
 8009808:	47a8      	blx	r5
 800980a:	1c43      	adds	r3, r0, #1
 800980c:	d03e      	beq.n	800988c <_printf_i+0x200>
 800980e:	6823      	ldr	r3, [r4, #0]
 8009810:	079b      	lsls	r3, r3, #30
 8009812:	d415      	bmi.n	8009840 <_printf_i+0x1b4>
 8009814:	9b07      	ldr	r3, [sp, #28]
 8009816:	68e0      	ldr	r0, [r4, #12]
 8009818:	4298      	cmp	r0, r3
 800981a:	da39      	bge.n	8009890 <_printf_i+0x204>
 800981c:	0018      	movs	r0, r3
 800981e:	e037      	b.n	8009890 <_printf_i+0x204>
 8009820:	0022      	movs	r2, r4
 8009822:	2301      	movs	r3, #1
 8009824:	3219      	adds	r2, #25
 8009826:	9904      	ldr	r1, [sp, #16]
 8009828:	9803      	ldr	r0, [sp, #12]
 800982a:	9e05      	ldr	r6, [sp, #20]
 800982c:	47b0      	blx	r6
 800982e:	1c43      	adds	r3, r0, #1
 8009830:	d02c      	beq.n	800988c <_printf_i+0x200>
 8009832:	3501      	adds	r5, #1
 8009834:	68e3      	ldr	r3, [r4, #12]
 8009836:	9a07      	ldr	r2, [sp, #28]
 8009838:	1a9b      	subs	r3, r3, r2
 800983a:	42ab      	cmp	r3, r5
 800983c:	dcf0      	bgt.n	8009820 <_printf_i+0x194>
 800983e:	e7e9      	b.n	8009814 <_printf_i+0x188>
 8009840:	2500      	movs	r5, #0
 8009842:	e7f7      	b.n	8009834 <_printf_i+0x1a8>
 8009844:	2800      	cmp	r0, #0
 8009846:	d0ad      	beq.n	80097a4 <_printf_i+0x118>
 8009848:	9d02      	ldr	r5, [sp, #8]
 800984a:	0039      	movs	r1, r7
 800984c:	f7f6 fcf4 	bl	8000238 <__aeabi_uidivmod>
 8009850:	5c73      	ldrb	r3, [r6, r1]
 8009852:	3d01      	subs	r5, #1
 8009854:	702b      	strb	r3, [r5, #0]
 8009856:	2800      	cmp	r0, #0
 8009858:	d1f7      	bne.n	800984a <_printf_i+0x1be>
 800985a:	2f08      	cmp	r7, #8
 800985c:	d109      	bne.n	8009872 <_printf_i+0x1e6>
 800985e:	6823      	ldr	r3, [r4, #0]
 8009860:	07db      	lsls	r3, r3, #31
 8009862:	d506      	bpl.n	8009872 <_printf_i+0x1e6>
 8009864:	6863      	ldr	r3, [r4, #4]
 8009866:	6922      	ldr	r2, [r4, #16]
 8009868:	4293      	cmp	r3, r2
 800986a:	dc02      	bgt.n	8009872 <_printf_i+0x1e6>
 800986c:	2330      	movs	r3, #48	; 0x30
 800986e:	3d01      	subs	r5, #1
 8009870:	702b      	strb	r3, [r5, #0]
 8009872:	9b02      	ldr	r3, [sp, #8]
 8009874:	1b5b      	subs	r3, r3, r5
 8009876:	6123      	str	r3, [r4, #16]
 8009878:	9b05      	ldr	r3, [sp, #20]
 800987a:	aa07      	add	r2, sp, #28
 800987c:	9300      	str	r3, [sp, #0]
 800987e:	0021      	movs	r1, r4
 8009880:	9b04      	ldr	r3, [sp, #16]
 8009882:	9803      	ldr	r0, [sp, #12]
 8009884:	f7ff fe94 	bl	80095b0 <_printf_common>
 8009888:	1c43      	adds	r3, r0, #1
 800988a:	d1b8      	bne.n	80097fe <_printf_i+0x172>
 800988c:	2001      	movs	r0, #1
 800988e:	4240      	negs	r0, r0
 8009890:	b009      	add	sp, #36	; 0x24
 8009892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009894:	0800c1ca 	.word	0x0800c1ca
 8009898:	0800c1db 	.word	0x0800c1db

0800989c <_strtol_l.isra.0>:
 800989c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800989e:	001f      	movs	r7, r3
 80098a0:	000e      	movs	r6, r1
 80098a2:	b087      	sub	sp, #28
 80098a4:	9005      	str	r0, [sp, #20]
 80098a6:	9101      	str	r1, [sp, #4]
 80098a8:	9202      	str	r2, [sp, #8]
 80098aa:	980c      	ldr	r0, [sp, #48]	; 0x30
 80098ac:	7834      	ldrb	r4, [r6, #0]
 80098ae:	f000 ff13 	bl	800a6d8 <__locale_ctype_ptr_l>
 80098b2:	2208      	movs	r2, #8
 80098b4:	1900      	adds	r0, r0, r4
 80098b6:	7843      	ldrb	r3, [r0, #1]
 80098b8:	1c75      	adds	r5, r6, #1
 80098ba:	4013      	ands	r3, r2
 80098bc:	d136      	bne.n	800992c <_strtol_l.isra.0+0x90>
 80098be:	2c2d      	cmp	r4, #45	; 0x2d
 80098c0:	d136      	bne.n	8009930 <_strtol_l.isra.0+0x94>
 80098c2:	1cb5      	adds	r5, r6, #2
 80098c4:	7874      	ldrb	r4, [r6, #1]
 80098c6:	2601      	movs	r6, #1
 80098c8:	2f00      	cmp	r7, #0
 80098ca:	d062      	beq.n	8009992 <_strtol_l.isra.0+0xf6>
 80098cc:	2f10      	cmp	r7, #16
 80098ce:	d109      	bne.n	80098e4 <_strtol_l.isra.0+0x48>
 80098d0:	2c30      	cmp	r4, #48	; 0x30
 80098d2:	d107      	bne.n	80098e4 <_strtol_l.isra.0+0x48>
 80098d4:	2220      	movs	r2, #32
 80098d6:	782b      	ldrb	r3, [r5, #0]
 80098d8:	4393      	bics	r3, r2
 80098da:	2b58      	cmp	r3, #88	; 0x58
 80098dc:	d154      	bne.n	8009988 <_strtol_l.isra.0+0xec>
 80098de:	2710      	movs	r7, #16
 80098e0:	786c      	ldrb	r4, [r5, #1]
 80098e2:	3502      	adds	r5, #2
 80098e4:	4b2d      	ldr	r3, [pc, #180]	; (800999c <_strtol_l.isra.0+0x100>)
 80098e6:	0039      	movs	r1, r7
 80098e8:	18f3      	adds	r3, r6, r3
 80098ea:	0018      	movs	r0, r3
 80098ec:	9303      	str	r3, [sp, #12]
 80098ee:	f7f6 fca3 	bl	8000238 <__aeabi_uidivmod>
 80098f2:	9104      	str	r1, [sp, #16]
 80098f4:	2101      	movs	r1, #1
 80098f6:	2300      	movs	r3, #0
 80098f8:	4249      	negs	r1, r1
 80098fa:	0002      	movs	r2, r0
 80098fc:	468c      	mov	ip, r1
 80098fe:	0018      	movs	r0, r3
 8009900:	0021      	movs	r1, r4
 8009902:	3930      	subs	r1, #48	; 0x30
 8009904:	2909      	cmp	r1, #9
 8009906:	d81a      	bhi.n	800993e <_strtol_l.isra.0+0xa2>
 8009908:	000c      	movs	r4, r1
 800990a:	42a7      	cmp	r7, r4
 800990c:	dd23      	ble.n	8009956 <_strtol_l.isra.0+0xba>
 800990e:	1c59      	adds	r1, r3, #1
 8009910:	d009      	beq.n	8009926 <_strtol_l.isra.0+0x8a>
 8009912:	4663      	mov	r3, ip
 8009914:	4282      	cmp	r2, r0
 8009916:	d306      	bcc.n	8009926 <_strtol_l.isra.0+0x8a>
 8009918:	d102      	bne.n	8009920 <_strtol_l.isra.0+0x84>
 800991a:	9904      	ldr	r1, [sp, #16]
 800991c:	42a1      	cmp	r1, r4
 800991e:	db02      	blt.n	8009926 <_strtol_l.isra.0+0x8a>
 8009920:	2301      	movs	r3, #1
 8009922:	4378      	muls	r0, r7
 8009924:	1820      	adds	r0, r4, r0
 8009926:	782c      	ldrb	r4, [r5, #0]
 8009928:	3501      	adds	r5, #1
 800992a:	e7e9      	b.n	8009900 <_strtol_l.isra.0+0x64>
 800992c:	002e      	movs	r6, r5
 800992e:	e7bc      	b.n	80098aa <_strtol_l.isra.0+0xe>
 8009930:	2c2b      	cmp	r4, #43	; 0x2b
 8009932:	d001      	beq.n	8009938 <_strtol_l.isra.0+0x9c>
 8009934:	001e      	movs	r6, r3
 8009936:	e7c7      	b.n	80098c8 <_strtol_l.isra.0+0x2c>
 8009938:	1cb5      	adds	r5, r6, #2
 800993a:	7874      	ldrb	r4, [r6, #1]
 800993c:	e7fa      	b.n	8009934 <_strtol_l.isra.0+0x98>
 800993e:	0021      	movs	r1, r4
 8009940:	3941      	subs	r1, #65	; 0x41
 8009942:	2919      	cmp	r1, #25
 8009944:	d801      	bhi.n	800994a <_strtol_l.isra.0+0xae>
 8009946:	3c37      	subs	r4, #55	; 0x37
 8009948:	e7df      	b.n	800990a <_strtol_l.isra.0+0x6e>
 800994a:	0021      	movs	r1, r4
 800994c:	3961      	subs	r1, #97	; 0x61
 800994e:	2919      	cmp	r1, #25
 8009950:	d801      	bhi.n	8009956 <_strtol_l.isra.0+0xba>
 8009952:	3c57      	subs	r4, #87	; 0x57
 8009954:	e7d9      	b.n	800990a <_strtol_l.isra.0+0x6e>
 8009956:	1c5a      	adds	r2, r3, #1
 8009958:	d108      	bne.n	800996c <_strtol_l.isra.0+0xd0>
 800995a:	9a05      	ldr	r2, [sp, #20]
 800995c:	3323      	adds	r3, #35	; 0x23
 800995e:	6013      	str	r3, [r2, #0]
 8009960:	9b02      	ldr	r3, [sp, #8]
 8009962:	9803      	ldr	r0, [sp, #12]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d109      	bne.n	800997c <_strtol_l.isra.0+0xe0>
 8009968:	b007      	add	sp, #28
 800996a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800996c:	2e00      	cmp	r6, #0
 800996e:	d000      	beq.n	8009972 <_strtol_l.isra.0+0xd6>
 8009970:	4240      	negs	r0, r0
 8009972:	9a02      	ldr	r2, [sp, #8]
 8009974:	2a00      	cmp	r2, #0
 8009976:	d0f7      	beq.n	8009968 <_strtol_l.isra.0+0xcc>
 8009978:	2b00      	cmp	r3, #0
 800997a:	d001      	beq.n	8009980 <_strtol_l.isra.0+0xe4>
 800997c:	1e6b      	subs	r3, r5, #1
 800997e:	9301      	str	r3, [sp, #4]
 8009980:	9b02      	ldr	r3, [sp, #8]
 8009982:	9a01      	ldr	r2, [sp, #4]
 8009984:	601a      	str	r2, [r3, #0]
 8009986:	e7ef      	b.n	8009968 <_strtol_l.isra.0+0xcc>
 8009988:	2430      	movs	r4, #48	; 0x30
 800998a:	2f00      	cmp	r7, #0
 800998c:	d1aa      	bne.n	80098e4 <_strtol_l.isra.0+0x48>
 800998e:	2708      	movs	r7, #8
 8009990:	e7a8      	b.n	80098e4 <_strtol_l.isra.0+0x48>
 8009992:	2c30      	cmp	r4, #48	; 0x30
 8009994:	d09e      	beq.n	80098d4 <_strtol_l.isra.0+0x38>
 8009996:	270a      	movs	r7, #10
 8009998:	e7a4      	b.n	80098e4 <_strtol_l.isra.0+0x48>
 800999a:	46c0      	nop			; (mov r8, r8)
 800999c:	7fffffff 	.word	0x7fffffff

080099a0 <strtol>:
 80099a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80099a2:	0013      	movs	r3, r2
 80099a4:	4a06      	ldr	r2, [pc, #24]	; (80099c0 <strtol+0x20>)
 80099a6:	0005      	movs	r5, r0
 80099a8:	6810      	ldr	r0, [r2, #0]
 80099aa:	6a04      	ldr	r4, [r0, #32]
 80099ac:	2c00      	cmp	r4, #0
 80099ae:	d100      	bne.n	80099b2 <strtol+0x12>
 80099b0:	4c04      	ldr	r4, [pc, #16]	; (80099c4 <strtol+0x24>)
 80099b2:	000a      	movs	r2, r1
 80099b4:	9400      	str	r4, [sp, #0]
 80099b6:	0029      	movs	r1, r5
 80099b8:	f7ff ff70 	bl	800989c <_strtol_l.isra.0>
 80099bc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
 80099be:	46c0      	nop			; (mov r8, r8)
 80099c0:	20000020 	.word	0x20000020
 80099c4:	20000084 	.word	0x20000084

080099c8 <_vsiprintf_r>:
 80099c8:	b500      	push	{lr}
 80099ca:	b09b      	sub	sp, #108	; 0x6c
 80099cc:	9100      	str	r1, [sp, #0]
 80099ce:	9104      	str	r1, [sp, #16]
 80099d0:	4906      	ldr	r1, [pc, #24]	; (80099ec <_vsiprintf_r+0x24>)
 80099d2:	9105      	str	r1, [sp, #20]
 80099d4:	9102      	str	r1, [sp, #8]
 80099d6:	4906      	ldr	r1, [pc, #24]	; (80099f0 <_vsiprintf_r+0x28>)
 80099d8:	9103      	str	r1, [sp, #12]
 80099da:	4669      	mov	r1, sp
 80099dc:	f001 faba 	bl	800af54 <_svfiprintf_r>
 80099e0:	2300      	movs	r3, #0
 80099e2:	9a00      	ldr	r2, [sp, #0]
 80099e4:	7013      	strb	r3, [r2, #0]
 80099e6:	b01b      	add	sp, #108	; 0x6c
 80099e8:	bd00      	pop	{pc}
 80099ea:	46c0      	nop			; (mov r8, r8)
 80099ec:	7fffffff 	.word	0x7fffffff
 80099f0:	ffff0208 	.word	0xffff0208

080099f4 <vsiprintf>:
 80099f4:	b510      	push	{r4, lr}
 80099f6:	0013      	movs	r3, r2
 80099f8:	000a      	movs	r2, r1
 80099fa:	0001      	movs	r1, r0
 80099fc:	4802      	ldr	r0, [pc, #8]	; (8009a08 <vsiprintf+0x14>)
 80099fe:	6800      	ldr	r0, [r0, #0]
 8009a00:	f7ff ffe2 	bl	80099c8 <_vsiprintf_r>
 8009a04:	bd10      	pop	{r4, pc}
 8009a06:	46c0      	nop			; (mov r8, r8)
 8009a08:	20000020 	.word	0x20000020

08009a0c <quorem>:
 8009a0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009a0e:	6903      	ldr	r3, [r0, #16]
 8009a10:	690c      	ldr	r4, [r1, #16]
 8009a12:	b089      	sub	sp, #36	; 0x24
 8009a14:	0007      	movs	r7, r0
 8009a16:	9105      	str	r1, [sp, #20]
 8009a18:	2600      	movs	r6, #0
 8009a1a:	42a3      	cmp	r3, r4
 8009a1c:	db65      	blt.n	8009aea <quorem+0xde>
 8009a1e:	000b      	movs	r3, r1
 8009a20:	3c01      	subs	r4, #1
 8009a22:	3314      	adds	r3, #20
 8009a24:	00a5      	lsls	r5, r4, #2
 8009a26:	9303      	str	r3, [sp, #12]
 8009a28:	195b      	adds	r3, r3, r5
 8009a2a:	9304      	str	r3, [sp, #16]
 8009a2c:	0003      	movs	r3, r0
 8009a2e:	3314      	adds	r3, #20
 8009a30:	9302      	str	r3, [sp, #8]
 8009a32:	195d      	adds	r5, r3, r5
 8009a34:	9b04      	ldr	r3, [sp, #16]
 8009a36:	6828      	ldr	r0, [r5, #0]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	1c59      	adds	r1, r3, #1
 8009a3c:	9301      	str	r3, [sp, #4]
 8009a3e:	f7f6 fb75 	bl	800012c <__udivsi3>
 8009a42:	9001      	str	r0, [sp, #4]
 8009a44:	42b0      	cmp	r0, r6
 8009a46:	d029      	beq.n	8009a9c <quorem+0x90>
 8009a48:	9b03      	ldr	r3, [sp, #12]
 8009a4a:	9802      	ldr	r0, [sp, #8]
 8009a4c:	469c      	mov	ip, r3
 8009a4e:	9606      	str	r6, [sp, #24]
 8009a50:	4662      	mov	r2, ip
 8009a52:	ca08      	ldmia	r2!, {r3}
 8009a54:	4694      	mov	ip, r2
 8009a56:	9a01      	ldr	r2, [sp, #4]
 8009a58:	b299      	uxth	r1, r3
 8009a5a:	4351      	muls	r1, r2
 8009a5c:	0c1b      	lsrs	r3, r3, #16
 8009a5e:	4353      	muls	r3, r2
 8009a60:	1989      	adds	r1, r1, r6
 8009a62:	0c0a      	lsrs	r2, r1, #16
 8009a64:	189b      	adds	r3, r3, r2
 8009a66:	9307      	str	r3, [sp, #28]
 8009a68:	0c1e      	lsrs	r6, r3, #16
 8009a6a:	6803      	ldr	r3, [r0, #0]
 8009a6c:	b289      	uxth	r1, r1
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	9b06      	ldr	r3, [sp, #24]
 8009a72:	18d2      	adds	r2, r2, r3
 8009a74:	6803      	ldr	r3, [r0, #0]
 8009a76:	1a52      	subs	r2, r2, r1
 8009a78:	0c19      	lsrs	r1, r3, #16
 8009a7a:	466b      	mov	r3, sp
 8009a7c:	8b9b      	ldrh	r3, [r3, #28]
 8009a7e:	1acb      	subs	r3, r1, r3
 8009a80:	1411      	asrs	r1, r2, #16
 8009a82:	185b      	adds	r3, r3, r1
 8009a84:	1419      	asrs	r1, r3, #16
 8009a86:	b292      	uxth	r2, r2
 8009a88:	041b      	lsls	r3, r3, #16
 8009a8a:	431a      	orrs	r2, r3
 8009a8c:	9b04      	ldr	r3, [sp, #16]
 8009a8e:	9106      	str	r1, [sp, #24]
 8009a90:	c004      	stmia	r0!, {r2}
 8009a92:	4563      	cmp	r3, ip
 8009a94:	d2dc      	bcs.n	8009a50 <quorem+0x44>
 8009a96:	682b      	ldr	r3, [r5, #0]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d02d      	beq.n	8009af8 <quorem+0xec>
 8009a9c:	9905      	ldr	r1, [sp, #20]
 8009a9e:	0038      	movs	r0, r7
 8009aa0:	f001 f86e 	bl	800ab80 <__mcmp>
 8009aa4:	2800      	cmp	r0, #0
 8009aa6:	db1f      	blt.n	8009ae8 <quorem+0xdc>
 8009aa8:	2500      	movs	r5, #0
 8009aaa:	9b01      	ldr	r3, [sp, #4]
 8009aac:	9802      	ldr	r0, [sp, #8]
 8009aae:	3301      	adds	r3, #1
 8009ab0:	9903      	ldr	r1, [sp, #12]
 8009ab2:	9301      	str	r3, [sp, #4]
 8009ab4:	6802      	ldr	r2, [r0, #0]
 8009ab6:	c908      	ldmia	r1!, {r3}
 8009ab8:	b292      	uxth	r2, r2
 8009aba:	1955      	adds	r5, r2, r5
 8009abc:	b29a      	uxth	r2, r3
 8009abe:	1aaa      	subs	r2, r5, r2
 8009ac0:	6805      	ldr	r5, [r0, #0]
 8009ac2:	0c1b      	lsrs	r3, r3, #16
 8009ac4:	0c2d      	lsrs	r5, r5, #16
 8009ac6:	1aeb      	subs	r3, r5, r3
 8009ac8:	1415      	asrs	r5, r2, #16
 8009aca:	195b      	adds	r3, r3, r5
 8009acc:	141d      	asrs	r5, r3, #16
 8009ace:	b292      	uxth	r2, r2
 8009ad0:	041b      	lsls	r3, r3, #16
 8009ad2:	4313      	orrs	r3, r2
 8009ad4:	c008      	stmia	r0!, {r3}
 8009ad6:	9b04      	ldr	r3, [sp, #16]
 8009ad8:	428b      	cmp	r3, r1
 8009ada:	d2eb      	bcs.n	8009ab4 <quorem+0xa8>
 8009adc:	9a02      	ldr	r2, [sp, #8]
 8009ade:	00a3      	lsls	r3, r4, #2
 8009ae0:	18d3      	adds	r3, r2, r3
 8009ae2:	681a      	ldr	r2, [r3, #0]
 8009ae4:	2a00      	cmp	r2, #0
 8009ae6:	d011      	beq.n	8009b0c <quorem+0x100>
 8009ae8:	9e01      	ldr	r6, [sp, #4]
 8009aea:	0030      	movs	r0, r6
 8009aec:	b009      	add	sp, #36	; 0x24
 8009aee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009af0:	682b      	ldr	r3, [r5, #0]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d104      	bne.n	8009b00 <quorem+0xf4>
 8009af6:	3c01      	subs	r4, #1
 8009af8:	9b02      	ldr	r3, [sp, #8]
 8009afa:	3d04      	subs	r5, #4
 8009afc:	42ab      	cmp	r3, r5
 8009afe:	d3f7      	bcc.n	8009af0 <quorem+0xe4>
 8009b00:	613c      	str	r4, [r7, #16]
 8009b02:	e7cb      	b.n	8009a9c <quorem+0x90>
 8009b04:	681a      	ldr	r2, [r3, #0]
 8009b06:	2a00      	cmp	r2, #0
 8009b08:	d104      	bne.n	8009b14 <quorem+0x108>
 8009b0a:	3c01      	subs	r4, #1
 8009b0c:	9a02      	ldr	r2, [sp, #8]
 8009b0e:	3b04      	subs	r3, #4
 8009b10:	429a      	cmp	r2, r3
 8009b12:	d3f7      	bcc.n	8009b04 <quorem+0xf8>
 8009b14:	613c      	str	r4, [r7, #16]
 8009b16:	e7e7      	b.n	8009ae8 <quorem+0xdc>

08009b18 <_dtoa_r>:
 8009b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b1a:	0016      	movs	r6, r2
 8009b1c:	001f      	movs	r7, r3
 8009b1e:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009b20:	b09b      	sub	sp, #108	; 0x6c
 8009b22:	9002      	str	r0, [sp, #8]
 8009b24:	9d23      	ldr	r5, [sp, #140]	; 0x8c
 8009b26:	9606      	str	r6, [sp, #24]
 8009b28:	9707      	str	r7, [sp, #28]
 8009b2a:	2c00      	cmp	r4, #0
 8009b2c:	d108      	bne.n	8009b40 <_dtoa_r+0x28>
 8009b2e:	2010      	movs	r0, #16
 8009b30:	f000 fde2 	bl	800a6f8 <malloc>
 8009b34:	9b02      	ldr	r3, [sp, #8]
 8009b36:	6258      	str	r0, [r3, #36]	; 0x24
 8009b38:	6044      	str	r4, [r0, #4]
 8009b3a:	6084      	str	r4, [r0, #8]
 8009b3c:	6004      	str	r4, [r0, #0]
 8009b3e:	60c4      	str	r4, [r0, #12]
 8009b40:	9b02      	ldr	r3, [sp, #8]
 8009b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b44:	6819      	ldr	r1, [r3, #0]
 8009b46:	2900      	cmp	r1, #0
 8009b48:	d00b      	beq.n	8009b62 <_dtoa_r+0x4a>
 8009b4a:	685a      	ldr	r2, [r3, #4]
 8009b4c:	2301      	movs	r3, #1
 8009b4e:	4093      	lsls	r3, r2
 8009b50:	604a      	str	r2, [r1, #4]
 8009b52:	608b      	str	r3, [r1, #8]
 8009b54:	9802      	ldr	r0, [sp, #8]
 8009b56:	f000 fe37 	bl	800a7c8 <_Bfree>
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	9b02      	ldr	r3, [sp, #8]
 8009b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009b60:	601a      	str	r2, [r3, #0]
 8009b62:	2f00      	cmp	r7, #0
 8009b64:	da20      	bge.n	8009ba8 <_dtoa_r+0x90>
 8009b66:	2301      	movs	r3, #1
 8009b68:	602b      	str	r3, [r5, #0]
 8009b6a:	007b      	lsls	r3, r7, #1
 8009b6c:	085b      	lsrs	r3, r3, #1
 8009b6e:	9307      	str	r3, [sp, #28]
 8009b70:	9c07      	ldr	r4, [sp, #28]
 8009b72:	4bb2      	ldr	r3, [pc, #712]	; (8009e3c <_dtoa_r+0x324>)
 8009b74:	0022      	movs	r2, r4
 8009b76:	9317      	str	r3, [sp, #92]	; 0x5c
 8009b78:	401a      	ands	r2, r3
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d117      	bne.n	8009bae <_dtoa_r+0x96>
 8009b7e:	4bb0      	ldr	r3, [pc, #704]	; (8009e40 <_dtoa_r+0x328>)
 8009b80:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009b82:	6013      	str	r3, [r2, #0]
 8009b84:	9b06      	ldr	r3, [sp, #24]
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	d103      	bne.n	8009b92 <_dtoa_r+0x7a>
 8009b8a:	0324      	lsls	r4, r4, #12
 8009b8c:	d101      	bne.n	8009b92 <_dtoa_r+0x7a>
 8009b8e:	f000 fd87 	bl	800a6a0 <_dtoa_r+0xb88>
 8009b92:	4bac      	ldr	r3, [pc, #688]	; (8009e44 <_dtoa_r+0x32c>)
 8009b94:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009b96:	9308      	str	r3, [sp, #32]
 8009b98:	2a00      	cmp	r2, #0
 8009b9a:	d002      	beq.n	8009ba2 <_dtoa_r+0x8a>
 8009b9c:	4baa      	ldr	r3, [pc, #680]	; (8009e48 <_dtoa_r+0x330>)
 8009b9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009ba0:	6013      	str	r3, [r2, #0]
 8009ba2:	9808      	ldr	r0, [sp, #32]
 8009ba4:	b01b      	add	sp, #108	; 0x6c
 8009ba6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009ba8:	2300      	movs	r3, #0
 8009baa:	602b      	str	r3, [r5, #0]
 8009bac:	e7e0      	b.n	8009b70 <_dtoa_r+0x58>
 8009bae:	9e06      	ldr	r6, [sp, #24]
 8009bb0:	9f07      	ldr	r7, [sp, #28]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	0030      	movs	r0, r6
 8009bb8:	0039      	movs	r1, r7
 8009bba:	f7f6 fc3d 	bl	8000438 <__aeabi_dcmpeq>
 8009bbe:	1e05      	subs	r5, r0, #0
 8009bc0:	d00b      	beq.n	8009bda <_dtoa_r+0xc2>
 8009bc2:	2301      	movs	r3, #1
 8009bc4:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8009bc6:	6013      	str	r3, [r2, #0]
 8009bc8:	4ba0      	ldr	r3, [pc, #640]	; (8009e4c <_dtoa_r+0x334>)
 8009bca:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009bcc:	9308      	str	r3, [sp, #32]
 8009bce:	2a00      	cmp	r2, #0
 8009bd0:	d0e7      	beq.n	8009ba2 <_dtoa_r+0x8a>
 8009bd2:	4a9f      	ldr	r2, [pc, #636]	; (8009e50 <_dtoa_r+0x338>)
 8009bd4:	9924      	ldr	r1, [sp, #144]	; 0x90
 8009bd6:	600a      	str	r2, [r1, #0]
 8009bd8:	e7e3      	b.n	8009ba2 <_dtoa_r+0x8a>
 8009bda:	ab18      	add	r3, sp, #96	; 0x60
 8009bdc:	9301      	str	r3, [sp, #4]
 8009bde:	ab19      	add	r3, sp, #100	; 0x64
 8009be0:	9300      	str	r3, [sp, #0]
 8009be2:	0032      	movs	r2, r6
 8009be4:	003b      	movs	r3, r7
 8009be6:	9802      	ldr	r0, [sp, #8]
 8009be8:	f001 f848 	bl	800ac7c <__d2b>
 8009bec:	0063      	lsls	r3, r4, #1
 8009bee:	9003      	str	r0, [sp, #12]
 8009bf0:	0d5b      	lsrs	r3, r3, #21
 8009bf2:	d074      	beq.n	8009cde <_dtoa_r+0x1c6>
 8009bf4:	033a      	lsls	r2, r7, #12
 8009bf6:	4c97      	ldr	r4, [pc, #604]	; (8009e54 <_dtoa_r+0x33c>)
 8009bf8:	0b12      	lsrs	r2, r2, #12
 8009bfa:	4314      	orrs	r4, r2
 8009bfc:	0021      	movs	r1, r4
 8009bfe:	4a96      	ldr	r2, [pc, #600]	; (8009e58 <_dtoa_r+0x340>)
 8009c00:	0030      	movs	r0, r6
 8009c02:	9516      	str	r5, [sp, #88]	; 0x58
 8009c04:	189e      	adds	r6, r3, r2
 8009c06:	2200      	movs	r2, #0
 8009c08:	4b94      	ldr	r3, [pc, #592]	; (8009e5c <_dtoa_r+0x344>)
 8009c0a:	f7f8 fb3d 	bl	8002288 <__aeabi_dsub>
 8009c0e:	4a94      	ldr	r2, [pc, #592]	; (8009e60 <_dtoa_r+0x348>)
 8009c10:	4b94      	ldr	r3, [pc, #592]	; (8009e64 <_dtoa_r+0x34c>)
 8009c12:	f7f8 f8c7 	bl	8001da4 <__aeabi_dmul>
 8009c16:	4a94      	ldr	r2, [pc, #592]	; (8009e68 <_dtoa_r+0x350>)
 8009c18:	4b94      	ldr	r3, [pc, #592]	; (8009e6c <_dtoa_r+0x354>)
 8009c1a:	f7f7 f99d 	bl	8000f58 <__aeabi_dadd>
 8009c1e:	0004      	movs	r4, r0
 8009c20:	0030      	movs	r0, r6
 8009c22:	000d      	movs	r5, r1
 8009c24:	f7f8 feca 	bl	80029bc <__aeabi_i2d>
 8009c28:	4a91      	ldr	r2, [pc, #580]	; (8009e70 <_dtoa_r+0x358>)
 8009c2a:	4b92      	ldr	r3, [pc, #584]	; (8009e74 <_dtoa_r+0x35c>)
 8009c2c:	f7f8 f8ba 	bl	8001da4 <__aeabi_dmul>
 8009c30:	0002      	movs	r2, r0
 8009c32:	000b      	movs	r3, r1
 8009c34:	0020      	movs	r0, r4
 8009c36:	0029      	movs	r1, r5
 8009c38:	f7f7 f98e 	bl	8000f58 <__aeabi_dadd>
 8009c3c:	0004      	movs	r4, r0
 8009c3e:	000d      	movs	r5, r1
 8009c40:	f7f8 fe86 	bl	8002950 <__aeabi_d2iz>
 8009c44:	2200      	movs	r2, #0
 8009c46:	0007      	movs	r7, r0
 8009c48:	2300      	movs	r3, #0
 8009c4a:	0020      	movs	r0, r4
 8009c4c:	0029      	movs	r1, r5
 8009c4e:	f7f6 fbf9 	bl	8000444 <__aeabi_dcmplt>
 8009c52:	2800      	cmp	r0, #0
 8009c54:	d009      	beq.n	8009c6a <_dtoa_r+0x152>
 8009c56:	0038      	movs	r0, r7
 8009c58:	f7f8 feb0 	bl	80029bc <__aeabi_i2d>
 8009c5c:	002b      	movs	r3, r5
 8009c5e:	0022      	movs	r2, r4
 8009c60:	f7f6 fbea 	bl	8000438 <__aeabi_dcmpeq>
 8009c64:	4243      	negs	r3, r0
 8009c66:	4158      	adcs	r0, r3
 8009c68:	1a3f      	subs	r7, r7, r0
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	9314      	str	r3, [sp, #80]	; 0x50
 8009c6e:	2f16      	cmp	r7, #22
 8009c70:	d80d      	bhi.n	8009c8e <_dtoa_r+0x176>
 8009c72:	4981      	ldr	r1, [pc, #516]	; (8009e78 <_dtoa_r+0x360>)
 8009c74:	00fb      	lsls	r3, r7, #3
 8009c76:	18c9      	adds	r1, r1, r3
 8009c78:	6808      	ldr	r0, [r1, #0]
 8009c7a:	6849      	ldr	r1, [r1, #4]
 8009c7c:	9a06      	ldr	r2, [sp, #24]
 8009c7e:	9b07      	ldr	r3, [sp, #28]
 8009c80:	f7f6 fbf4 	bl	800046c <__aeabi_dcmpgt>
 8009c84:	2800      	cmp	r0, #0
 8009c86:	d046      	beq.n	8009d16 <_dtoa_r+0x1fe>
 8009c88:	2300      	movs	r3, #0
 8009c8a:	3f01      	subs	r7, #1
 8009c8c:	9314      	str	r3, [sp, #80]	; 0x50
 8009c8e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009c90:	1b9e      	subs	r6, r3, r6
 8009c92:	2300      	movs	r3, #0
 8009c94:	930a      	str	r3, [sp, #40]	; 0x28
 8009c96:	0033      	movs	r3, r6
 8009c98:	3b01      	subs	r3, #1
 8009c9a:	930b      	str	r3, [sp, #44]	; 0x2c
 8009c9c:	d504      	bpl.n	8009ca8 <_dtoa_r+0x190>
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	1b9b      	subs	r3, r3, r6
 8009ca2:	930a      	str	r3, [sp, #40]	; 0x28
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ca8:	2f00      	cmp	r7, #0
 8009caa:	db36      	blt.n	8009d1a <_dtoa_r+0x202>
 8009cac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cae:	9711      	str	r7, [sp, #68]	; 0x44
 8009cb0:	19db      	adds	r3, r3, r7
 8009cb2:	930b      	str	r3, [sp, #44]	; 0x2c
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	9304      	str	r3, [sp, #16]
 8009cb8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009cba:	2401      	movs	r4, #1
 8009cbc:	2b09      	cmp	r3, #9
 8009cbe:	d900      	bls.n	8009cc2 <_dtoa_r+0x1aa>
 8009cc0:	e084      	b.n	8009dcc <_dtoa_r+0x2b4>
 8009cc2:	2b05      	cmp	r3, #5
 8009cc4:	dd02      	ble.n	8009ccc <_dtoa_r+0x1b4>
 8009cc6:	2400      	movs	r4, #0
 8009cc8:	3b04      	subs	r3, #4
 8009cca:	9320      	str	r3, [sp, #128]	; 0x80
 8009ccc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009cce:	1e98      	subs	r0, r3, #2
 8009cd0:	2803      	cmp	r0, #3
 8009cd2:	d900      	bls.n	8009cd6 <_dtoa_r+0x1be>
 8009cd4:	e084      	b.n	8009de0 <_dtoa_r+0x2c8>
 8009cd6:	f7f6 fa1f 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009cda:	7775      	.short	0x7775
 8009cdc:	6a28      	.short	0x6a28
 8009cde:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009ce0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009ce2:	189e      	adds	r6, r3, r2
 8009ce4:	4b65      	ldr	r3, [pc, #404]	; (8009e7c <_dtoa_r+0x364>)
 8009ce6:	18f2      	adds	r2, r6, r3
 8009ce8:	2a20      	cmp	r2, #32
 8009cea:	dd0f      	ble.n	8009d0c <_dtoa_r+0x1f4>
 8009cec:	2340      	movs	r3, #64	; 0x40
 8009cee:	1a9b      	subs	r3, r3, r2
 8009cf0:	409c      	lsls	r4, r3
 8009cf2:	4b63      	ldr	r3, [pc, #396]	; (8009e80 <_dtoa_r+0x368>)
 8009cf4:	9806      	ldr	r0, [sp, #24]
 8009cf6:	18f3      	adds	r3, r6, r3
 8009cf8:	40d8      	lsrs	r0, r3
 8009cfa:	4320      	orrs	r0, r4
 8009cfc:	f7f8 fe98 	bl	8002a30 <__aeabi_ui2d>
 8009d00:	2301      	movs	r3, #1
 8009d02:	4c60      	ldr	r4, [pc, #384]	; (8009e84 <_dtoa_r+0x36c>)
 8009d04:	3e01      	subs	r6, #1
 8009d06:	1909      	adds	r1, r1, r4
 8009d08:	9316      	str	r3, [sp, #88]	; 0x58
 8009d0a:	e77c      	b.n	8009c06 <_dtoa_r+0xee>
 8009d0c:	2320      	movs	r3, #32
 8009d0e:	9806      	ldr	r0, [sp, #24]
 8009d10:	1a9b      	subs	r3, r3, r2
 8009d12:	4098      	lsls	r0, r3
 8009d14:	e7f2      	b.n	8009cfc <_dtoa_r+0x1e4>
 8009d16:	9014      	str	r0, [sp, #80]	; 0x50
 8009d18:	e7b9      	b.n	8009c8e <_dtoa_r+0x176>
 8009d1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009d1c:	1bdb      	subs	r3, r3, r7
 8009d1e:	930a      	str	r3, [sp, #40]	; 0x28
 8009d20:	427b      	negs	r3, r7
 8009d22:	9304      	str	r3, [sp, #16]
 8009d24:	2300      	movs	r3, #0
 8009d26:	9311      	str	r3, [sp, #68]	; 0x44
 8009d28:	e7c6      	b.n	8009cb8 <_dtoa_r+0x1a0>
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	930d      	str	r3, [sp, #52]	; 0x34
 8009d2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	dd59      	ble.n	8009de8 <_dtoa_r+0x2d0>
 8009d34:	930c      	str	r3, [sp, #48]	; 0x30
 8009d36:	9309      	str	r3, [sp, #36]	; 0x24
 8009d38:	9a02      	ldr	r2, [sp, #8]
 8009d3a:	6a55      	ldr	r5, [r2, #36]	; 0x24
 8009d3c:	2200      	movs	r2, #0
 8009d3e:	606a      	str	r2, [r5, #4]
 8009d40:	3204      	adds	r2, #4
 8009d42:	0010      	movs	r0, r2
 8009d44:	3014      	adds	r0, #20
 8009d46:	6869      	ldr	r1, [r5, #4]
 8009d48:	4298      	cmp	r0, r3
 8009d4a:	d952      	bls.n	8009df2 <_dtoa_r+0x2da>
 8009d4c:	9802      	ldr	r0, [sp, #8]
 8009d4e:	f000 fd03 	bl	800a758 <_Balloc>
 8009d52:	9b02      	ldr	r3, [sp, #8]
 8009d54:	6028      	str	r0, [r5, #0]
 8009d56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	9308      	str	r3, [sp, #32]
 8009d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d5e:	2b0e      	cmp	r3, #14
 8009d60:	d900      	bls.n	8009d64 <_dtoa_r+0x24c>
 8009d62:	e10a      	b.n	8009f7a <_dtoa_r+0x462>
 8009d64:	2c00      	cmp	r4, #0
 8009d66:	d100      	bne.n	8009d6a <_dtoa_r+0x252>
 8009d68:	e107      	b.n	8009f7a <_dtoa_r+0x462>
 8009d6a:	9b06      	ldr	r3, [sp, #24]
 8009d6c:	9c07      	ldr	r4, [sp, #28]
 8009d6e:	9312      	str	r3, [sp, #72]	; 0x48
 8009d70:	9413      	str	r4, [sp, #76]	; 0x4c
 8009d72:	2f00      	cmp	r7, #0
 8009d74:	dc00      	bgt.n	8009d78 <_dtoa_r+0x260>
 8009d76:	e089      	b.n	8009e8c <_dtoa_r+0x374>
 8009d78:	210f      	movs	r1, #15
 8009d7a:	003a      	movs	r2, r7
 8009d7c:	4b3e      	ldr	r3, [pc, #248]	; (8009e78 <_dtoa_r+0x360>)
 8009d7e:	400a      	ands	r2, r1
 8009d80:	00d2      	lsls	r2, r2, #3
 8009d82:	189b      	adds	r3, r3, r2
 8009d84:	681d      	ldr	r5, [r3, #0]
 8009d86:	685e      	ldr	r6, [r3, #4]
 8009d88:	2302      	movs	r3, #2
 8009d8a:	113c      	asrs	r4, r7, #4
 8009d8c:	930e      	str	r3, [sp, #56]	; 0x38
 8009d8e:	06e3      	lsls	r3, r4, #27
 8009d90:	d50b      	bpl.n	8009daa <_dtoa_r+0x292>
 8009d92:	4b3d      	ldr	r3, [pc, #244]	; (8009e88 <_dtoa_r+0x370>)
 8009d94:	400c      	ands	r4, r1
 8009d96:	6a1a      	ldr	r2, [r3, #32]
 8009d98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009d9a:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009d9c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009d9e:	f7f7 fbf7 	bl	8001590 <__aeabi_ddiv>
 8009da2:	2303      	movs	r3, #3
 8009da4:	9006      	str	r0, [sp, #24]
 8009da6:	9107      	str	r1, [sp, #28]
 8009da8:	930e      	str	r3, [sp, #56]	; 0x38
 8009daa:	2300      	movs	r3, #0
 8009dac:	e03a      	b.n	8009e24 <_dtoa_r+0x30c>
 8009dae:	2301      	movs	r3, #1
 8009db0:	930d      	str	r3, [sp, #52]	; 0x34
 8009db2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009db4:	18fb      	adds	r3, r7, r3
 8009db6:	930c      	str	r3, [sp, #48]	; 0x30
 8009db8:	3301      	adds	r3, #1
 8009dba:	9309      	str	r3, [sp, #36]	; 0x24
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	dcbb      	bgt.n	8009d38 <_dtoa_r+0x220>
 8009dc0:	2301      	movs	r3, #1
 8009dc2:	e7b9      	b.n	8009d38 <_dtoa_r+0x220>
 8009dc4:	2300      	movs	r3, #0
 8009dc6:	e7b1      	b.n	8009d2c <_dtoa_r+0x214>
 8009dc8:	2300      	movs	r3, #0
 8009dca:	e7f1      	b.n	8009db0 <_dtoa_r+0x298>
 8009dcc:	2300      	movs	r3, #0
 8009dce:	940d      	str	r4, [sp, #52]	; 0x34
 8009dd0:	9320      	str	r3, [sp, #128]	; 0x80
 8009dd2:	3b01      	subs	r3, #1
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	930c      	str	r3, [sp, #48]	; 0x30
 8009dd8:	9309      	str	r3, [sp, #36]	; 0x24
 8009dda:	3313      	adds	r3, #19
 8009ddc:	9221      	str	r2, [sp, #132]	; 0x84
 8009dde:	e7ab      	b.n	8009d38 <_dtoa_r+0x220>
 8009de0:	2301      	movs	r3, #1
 8009de2:	930d      	str	r3, [sp, #52]	; 0x34
 8009de4:	3b02      	subs	r3, #2
 8009de6:	e7f5      	b.n	8009dd4 <_dtoa_r+0x2bc>
 8009de8:	2301      	movs	r3, #1
 8009dea:	930c      	str	r3, [sp, #48]	; 0x30
 8009dec:	9309      	str	r3, [sp, #36]	; 0x24
 8009dee:	001a      	movs	r2, r3
 8009df0:	e7f4      	b.n	8009ddc <_dtoa_r+0x2c4>
 8009df2:	3101      	adds	r1, #1
 8009df4:	6069      	str	r1, [r5, #4]
 8009df6:	0052      	lsls	r2, r2, #1
 8009df8:	e7a3      	b.n	8009d42 <_dtoa_r+0x22a>
 8009dfa:	2301      	movs	r3, #1
 8009dfc:	421c      	tst	r4, r3
 8009dfe:	d00e      	beq.n	8009e1e <_dtoa_r+0x306>
 8009e00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e02:	4a21      	ldr	r2, [pc, #132]	; (8009e88 <_dtoa_r+0x370>)
 8009e04:	3301      	adds	r3, #1
 8009e06:	930e      	str	r3, [sp, #56]	; 0x38
 8009e08:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e0a:	0028      	movs	r0, r5
 8009e0c:	00db      	lsls	r3, r3, #3
 8009e0e:	189b      	adds	r3, r3, r2
 8009e10:	0031      	movs	r1, r6
 8009e12:	681a      	ldr	r2, [r3, #0]
 8009e14:	685b      	ldr	r3, [r3, #4]
 8009e16:	f7f7 ffc5 	bl	8001da4 <__aeabi_dmul>
 8009e1a:	0005      	movs	r5, r0
 8009e1c:	000e      	movs	r6, r1
 8009e1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009e20:	1064      	asrs	r4, r4, #1
 8009e22:	3301      	adds	r3, #1
 8009e24:	9310      	str	r3, [sp, #64]	; 0x40
 8009e26:	2c00      	cmp	r4, #0
 8009e28:	d1e7      	bne.n	8009dfa <_dtoa_r+0x2e2>
 8009e2a:	9806      	ldr	r0, [sp, #24]
 8009e2c:	9907      	ldr	r1, [sp, #28]
 8009e2e:	002a      	movs	r2, r5
 8009e30:	0033      	movs	r3, r6
 8009e32:	f7f7 fbad 	bl	8001590 <__aeabi_ddiv>
 8009e36:	9006      	str	r0, [sp, #24]
 8009e38:	9107      	str	r1, [sp, #28]
 8009e3a:	e042      	b.n	8009ec2 <_dtoa_r+0x3aa>
 8009e3c:	7ff00000 	.word	0x7ff00000
 8009e40:	0000270f 	.word	0x0000270f
 8009e44:	0800c1f5 	.word	0x0800c1f5
 8009e48:	0800c1f8 	.word	0x0800c1f8
 8009e4c:	0800c1c8 	.word	0x0800c1c8
 8009e50:	0800c1c9 	.word	0x0800c1c9
 8009e54:	3ff00000 	.word	0x3ff00000
 8009e58:	fffffc01 	.word	0xfffffc01
 8009e5c:	3ff80000 	.word	0x3ff80000
 8009e60:	636f4361 	.word	0x636f4361
 8009e64:	3fd287a7 	.word	0x3fd287a7
 8009e68:	8b60c8b3 	.word	0x8b60c8b3
 8009e6c:	3fc68a28 	.word	0x3fc68a28
 8009e70:	509f79fb 	.word	0x509f79fb
 8009e74:	3fd34413 	.word	0x3fd34413
 8009e78:	0800c230 	.word	0x0800c230
 8009e7c:	00000432 	.word	0x00000432
 8009e80:	00000412 	.word	0x00000412
 8009e84:	fe100000 	.word	0xfe100000
 8009e88:	0800c208 	.word	0x0800c208
 8009e8c:	2302      	movs	r3, #2
 8009e8e:	930e      	str	r3, [sp, #56]	; 0x38
 8009e90:	2f00      	cmp	r7, #0
 8009e92:	d016      	beq.n	8009ec2 <_dtoa_r+0x3aa>
 8009e94:	9812      	ldr	r0, [sp, #72]	; 0x48
 8009e96:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8009e98:	427c      	negs	r4, r7
 8009e9a:	330d      	adds	r3, #13
 8009e9c:	4023      	ands	r3, r4
 8009e9e:	4ace      	ldr	r2, [pc, #824]	; (800a1d8 <_dtoa_r+0x6c0>)
 8009ea0:	00db      	lsls	r3, r3, #3
 8009ea2:	18d3      	adds	r3, r2, r3
 8009ea4:	681a      	ldr	r2, [r3, #0]
 8009ea6:	685b      	ldr	r3, [r3, #4]
 8009ea8:	f7f7 ff7c 	bl	8001da4 <__aeabi_dmul>
 8009eac:	2300      	movs	r3, #0
 8009eae:	2601      	movs	r6, #1
 8009eb0:	001d      	movs	r5, r3
 8009eb2:	9006      	str	r0, [sp, #24]
 8009eb4:	9107      	str	r1, [sp, #28]
 8009eb6:	1124      	asrs	r4, r4, #4
 8009eb8:	2c00      	cmp	r4, #0
 8009eba:	d000      	beq.n	8009ebe <_dtoa_r+0x3a6>
 8009ebc:	e08c      	b.n	8009fd8 <_dtoa_r+0x4c0>
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d1b9      	bne.n	8009e36 <_dtoa_r+0x31e>
 8009ec2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	d100      	bne.n	8009eca <_dtoa_r+0x3b2>
 8009ec8:	e096      	b.n	8009ff8 <_dtoa_r+0x4e0>
 8009eca:	9c06      	ldr	r4, [sp, #24]
 8009ecc:	9d07      	ldr	r5, [sp, #28]
 8009ece:	2200      	movs	r2, #0
 8009ed0:	4bc2      	ldr	r3, [pc, #776]	; (800a1dc <_dtoa_r+0x6c4>)
 8009ed2:	0020      	movs	r0, r4
 8009ed4:	0029      	movs	r1, r5
 8009ed6:	f7f6 fab5 	bl	8000444 <__aeabi_dcmplt>
 8009eda:	2800      	cmp	r0, #0
 8009edc:	d100      	bne.n	8009ee0 <_dtoa_r+0x3c8>
 8009ede:	e08b      	b.n	8009ff8 <_dtoa_r+0x4e0>
 8009ee0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d100      	bne.n	8009ee8 <_dtoa_r+0x3d0>
 8009ee6:	e087      	b.n	8009ff8 <_dtoa_r+0x4e0>
 8009ee8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	dd41      	ble.n	8009f72 <_dtoa_r+0x45a>
 8009eee:	4bbc      	ldr	r3, [pc, #752]	; (800a1e0 <_dtoa_r+0x6c8>)
 8009ef0:	2200      	movs	r2, #0
 8009ef2:	0020      	movs	r0, r4
 8009ef4:	0029      	movs	r1, r5
 8009ef6:	f7f7 ff55 	bl	8001da4 <__aeabi_dmul>
 8009efa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009efc:	9006      	str	r0, [sp, #24]
 8009efe:	9107      	str	r1, [sp, #28]
 8009f00:	3301      	adds	r3, #1
 8009f02:	930e      	str	r3, [sp, #56]	; 0x38
 8009f04:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009f06:	1e7e      	subs	r6, r7, #1
 8009f08:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009f0a:	9310      	str	r3, [sp, #64]	; 0x40
 8009f0c:	f7f8 fd56 	bl	80029bc <__aeabi_i2d>
 8009f10:	9a06      	ldr	r2, [sp, #24]
 8009f12:	9b07      	ldr	r3, [sp, #28]
 8009f14:	f7f7 ff46 	bl	8001da4 <__aeabi_dmul>
 8009f18:	2200      	movs	r2, #0
 8009f1a:	4bb2      	ldr	r3, [pc, #712]	; (800a1e4 <_dtoa_r+0x6cc>)
 8009f1c:	f7f7 f81c 	bl	8000f58 <__aeabi_dadd>
 8009f20:	4ab1      	ldr	r2, [pc, #708]	; (800a1e8 <_dtoa_r+0x6d0>)
 8009f22:	900e      	str	r0, [sp, #56]	; 0x38
 8009f24:	910f      	str	r1, [sp, #60]	; 0x3c
 8009f26:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 8009f28:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009f2a:	4694      	mov	ip, r2
 8009f2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009f2e:	4463      	add	r3, ip
 8009f30:	9315      	str	r3, [sp, #84]	; 0x54
 8009f32:	001d      	movs	r5, r3
 8009f34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d161      	bne.n	8009ffe <_dtoa_r+0x4e6>
 8009f3a:	9806      	ldr	r0, [sp, #24]
 8009f3c:	9907      	ldr	r1, [sp, #28]
 8009f3e:	2200      	movs	r2, #0
 8009f40:	4baa      	ldr	r3, [pc, #680]	; (800a1ec <_dtoa_r+0x6d4>)
 8009f42:	f7f8 f9a1 	bl	8002288 <__aeabi_dsub>
 8009f46:	0022      	movs	r2, r4
 8009f48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f4a:	9006      	str	r0, [sp, #24]
 8009f4c:	9107      	str	r1, [sp, #28]
 8009f4e:	f7f6 fa8d 	bl	800046c <__aeabi_dcmpgt>
 8009f52:	2800      	cmp	r0, #0
 8009f54:	d000      	beq.n	8009f58 <_dtoa_r+0x440>
 8009f56:	e2a8      	b.n	800a4aa <_dtoa_r+0x992>
 8009f58:	48a5      	ldr	r0, [pc, #660]	; (800a1f0 <_dtoa_r+0x6d8>)
 8009f5a:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009f5c:	4684      	mov	ip, r0
 8009f5e:	4461      	add	r1, ip
 8009f60:	000b      	movs	r3, r1
 8009f62:	9806      	ldr	r0, [sp, #24]
 8009f64:	9907      	ldr	r1, [sp, #28]
 8009f66:	0022      	movs	r2, r4
 8009f68:	f7f6 fa6c 	bl	8000444 <__aeabi_dcmplt>
 8009f6c:	2800      	cmp	r0, #0
 8009f6e:	d000      	beq.n	8009f72 <_dtoa_r+0x45a>
 8009f70:	e295      	b.n	800a49e <_dtoa_r+0x986>
 8009f72:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009f74:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8009f76:	9306      	str	r3, [sp, #24]
 8009f78:	9407      	str	r4, [sp, #28]
 8009f7a:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	da00      	bge.n	8009f82 <_dtoa_r+0x46a>
 8009f80:	e15c      	b.n	800a23c <_dtoa_r+0x724>
 8009f82:	2f0e      	cmp	r7, #14
 8009f84:	dd00      	ble.n	8009f88 <_dtoa_r+0x470>
 8009f86:	e159      	b.n	800a23c <_dtoa_r+0x724>
 8009f88:	4b93      	ldr	r3, [pc, #588]	; (800a1d8 <_dtoa_r+0x6c0>)
 8009f8a:	00fa      	lsls	r2, r7, #3
 8009f8c:	189b      	adds	r3, r3, r2
 8009f8e:	685c      	ldr	r4, [r3, #4]
 8009f90:	681b      	ldr	r3, [r3, #0]
 8009f92:	9304      	str	r3, [sp, #16]
 8009f94:	9405      	str	r4, [sp, #20]
 8009f96:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009f98:	2b00      	cmp	r3, #0
 8009f9a:	db00      	blt.n	8009f9e <_dtoa_r+0x486>
 8009f9c:	e0d8      	b.n	800a150 <_dtoa_r+0x638>
 8009f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	dd00      	ble.n	8009fa6 <_dtoa_r+0x48e>
 8009fa4:	e0d4      	b.n	800a150 <_dtoa_r+0x638>
 8009fa6:	d000      	beq.n	8009faa <_dtoa_r+0x492>
 8009fa8:	e27d      	b.n	800a4a6 <_dtoa_r+0x98e>
 8009faa:	9804      	ldr	r0, [sp, #16]
 8009fac:	9905      	ldr	r1, [sp, #20]
 8009fae:	2200      	movs	r2, #0
 8009fb0:	4b8e      	ldr	r3, [pc, #568]	; (800a1ec <_dtoa_r+0x6d4>)
 8009fb2:	f7f7 fef7 	bl	8001da4 <__aeabi_dmul>
 8009fb6:	9a06      	ldr	r2, [sp, #24]
 8009fb8:	9b07      	ldr	r3, [sp, #28]
 8009fba:	f7f6 fa61 	bl	8000480 <__aeabi_dcmpge>
 8009fbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009fc0:	9304      	str	r3, [sp, #16]
 8009fc2:	001e      	movs	r6, r3
 8009fc4:	2800      	cmp	r0, #0
 8009fc6:	d000      	beq.n	8009fca <_dtoa_r+0x4b2>
 8009fc8:	e24f      	b.n	800a46a <_dtoa_r+0x952>
 8009fca:	9b08      	ldr	r3, [sp, #32]
 8009fcc:	9a08      	ldr	r2, [sp, #32]
 8009fce:	1c5d      	adds	r5, r3, #1
 8009fd0:	2331      	movs	r3, #49	; 0x31
 8009fd2:	3701      	adds	r7, #1
 8009fd4:	7013      	strb	r3, [r2, #0]
 8009fd6:	e24b      	b.n	800a470 <_dtoa_r+0x958>
 8009fd8:	4234      	tst	r4, r6
 8009fda:	d00a      	beq.n	8009ff2 <_dtoa_r+0x4da>
 8009fdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009fde:	4a85      	ldr	r2, [pc, #532]	; (800a1f4 <_dtoa_r+0x6dc>)
 8009fe0:	3301      	adds	r3, #1
 8009fe2:	930e      	str	r3, [sp, #56]	; 0x38
 8009fe4:	00eb      	lsls	r3, r5, #3
 8009fe6:	189b      	adds	r3, r3, r2
 8009fe8:	681a      	ldr	r2, [r3, #0]
 8009fea:	685b      	ldr	r3, [r3, #4]
 8009fec:	f7f7 feda 	bl	8001da4 <__aeabi_dmul>
 8009ff0:	0033      	movs	r3, r6
 8009ff2:	1064      	asrs	r4, r4, #1
 8009ff4:	3501      	adds	r5, #1
 8009ff6:	e75f      	b.n	8009eb8 <_dtoa_r+0x3a0>
 8009ff8:	003e      	movs	r6, r7
 8009ffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ffc:	e784      	b.n	8009f08 <_dtoa_r+0x3f0>
 8009ffe:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a000:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a002:	1e5a      	subs	r2, r3, #1
 800a004:	4b74      	ldr	r3, [pc, #464]	; (800a1d8 <_dtoa_r+0x6c0>)
 800a006:	00d2      	lsls	r2, r2, #3
 800a008:	189b      	adds	r3, r3, r2
 800a00a:	681a      	ldr	r2, [r3, #0]
 800a00c:	685b      	ldr	r3, [r3, #4]
 800a00e:	2900      	cmp	r1, #0
 800a010:	d049      	beq.n	800a0a6 <_dtoa_r+0x58e>
 800a012:	2000      	movs	r0, #0
 800a014:	4978      	ldr	r1, [pc, #480]	; (800a1f8 <_dtoa_r+0x6e0>)
 800a016:	f7f7 fabb 	bl	8001590 <__aeabi_ddiv>
 800a01a:	002b      	movs	r3, r5
 800a01c:	0022      	movs	r2, r4
 800a01e:	f7f8 f933 	bl	8002288 <__aeabi_dsub>
 800a022:	9b08      	ldr	r3, [sp, #32]
 800a024:	900e      	str	r0, [sp, #56]	; 0x38
 800a026:	910f      	str	r1, [sp, #60]	; 0x3c
 800a028:	9315      	str	r3, [sp, #84]	; 0x54
 800a02a:	9806      	ldr	r0, [sp, #24]
 800a02c:	9907      	ldr	r1, [sp, #28]
 800a02e:	f7f8 fc8f 	bl	8002950 <__aeabi_d2iz>
 800a032:	0004      	movs	r4, r0
 800a034:	f7f8 fcc2 	bl	80029bc <__aeabi_i2d>
 800a038:	0002      	movs	r2, r0
 800a03a:	000b      	movs	r3, r1
 800a03c:	9806      	ldr	r0, [sp, #24]
 800a03e:	9907      	ldr	r1, [sp, #28]
 800a040:	f7f8 f922 	bl	8002288 <__aeabi_dsub>
 800a044:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a046:	3430      	adds	r4, #48	; 0x30
 800a048:	1c5d      	adds	r5, r3, #1
 800a04a:	701c      	strb	r4, [r3, #0]
 800a04c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a04e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a050:	9006      	str	r0, [sp, #24]
 800a052:	9107      	str	r1, [sp, #28]
 800a054:	f7f6 f9f6 	bl	8000444 <__aeabi_dcmplt>
 800a058:	2800      	cmp	r0, #0
 800a05a:	d16c      	bne.n	800a136 <_dtoa_r+0x61e>
 800a05c:	9a06      	ldr	r2, [sp, #24]
 800a05e:	9b07      	ldr	r3, [sp, #28]
 800a060:	2000      	movs	r0, #0
 800a062:	495e      	ldr	r1, [pc, #376]	; (800a1dc <_dtoa_r+0x6c4>)
 800a064:	f7f8 f910 	bl	8002288 <__aeabi_dsub>
 800a068:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a06a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a06c:	f7f6 f9ea 	bl	8000444 <__aeabi_dcmplt>
 800a070:	2800      	cmp	r0, #0
 800a072:	d000      	beq.n	800a076 <_dtoa_r+0x55e>
 800a074:	e0c3      	b.n	800a1fe <_dtoa_r+0x6e6>
 800a076:	9b08      	ldr	r3, [sp, #32]
 800a078:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a07a:	1aeb      	subs	r3, r5, r3
 800a07c:	429a      	cmp	r2, r3
 800a07e:	dc00      	bgt.n	800a082 <_dtoa_r+0x56a>
 800a080:	e777      	b.n	8009f72 <_dtoa_r+0x45a>
 800a082:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a084:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a086:	2200      	movs	r2, #0
 800a088:	4b55      	ldr	r3, [pc, #340]	; (800a1e0 <_dtoa_r+0x6c8>)
 800a08a:	f7f7 fe8b 	bl	8001da4 <__aeabi_dmul>
 800a08e:	2200      	movs	r2, #0
 800a090:	900e      	str	r0, [sp, #56]	; 0x38
 800a092:	910f      	str	r1, [sp, #60]	; 0x3c
 800a094:	9806      	ldr	r0, [sp, #24]
 800a096:	9907      	ldr	r1, [sp, #28]
 800a098:	4b51      	ldr	r3, [pc, #324]	; (800a1e0 <_dtoa_r+0x6c8>)
 800a09a:	f7f7 fe83 	bl	8001da4 <__aeabi_dmul>
 800a09e:	9515      	str	r5, [sp, #84]	; 0x54
 800a0a0:	9006      	str	r0, [sp, #24]
 800a0a2:	9107      	str	r1, [sp, #28]
 800a0a4:	e7c1      	b.n	800a02a <_dtoa_r+0x512>
 800a0a6:	0020      	movs	r0, r4
 800a0a8:	0029      	movs	r1, r5
 800a0aa:	f7f7 fe7b 	bl	8001da4 <__aeabi_dmul>
 800a0ae:	9c08      	ldr	r4, [sp, #32]
 800a0b0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800a0b2:	0023      	movs	r3, r4
 800a0b4:	4694      	mov	ip, r2
 800a0b6:	900e      	str	r0, [sp, #56]	; 0x38
 800a0b8:	910f      	str	r1, [sp, #60]	; 0x3c
 800a0ba:	4463      	add	r3, ip
 800a0bc:	9315      	str	r3, [sp, #84]	; 0x54
 800a0be:	9806      	ldr	r0, [sp, #24]
 800a0c0:	9907      	ldr	r1, [sp, #28]
 800a0c2:	f7f8 fc45 	bl	8002950 <__aeabi_d2iz>
 800a0c6:	0005      	movs	r5, r0
 800a0c8:	f7f8 fc78 	bl	80029bc <__aeabi_i2d>
 800a0cc:	000b      	movs	r3, r1
 800a0ce:	0002      	movs	r2, r0
 800a0d0:	9806      	ldr	r0, [sp, #24]
 800a0d2:	9907      	ldr	r1, [sp, #28]
 800a0d4:	f7f8 f8d8 	bl	8002288 <__aeabi_dsub>
 800a0d8:	3530      	adds	r5, #48	; 0x30
 800a0da:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a0dc:	7025      	strb	r5, [r4, #0]
 800a0de:	3401      	adds	r4, #1
 800a0e0:	9006      	str	r0, [sp, #24]
 800a0e2:	9107      	str	r1, [sp, #28]
 800a0e4:	42a3      	cmp	r3, r4
 800a0e6:	d12a      	bne.n	800a13e <_dtoa_r+0x626>
 800a0e8:	980e      	ldr	r0, [sp, #56]	; 0x38
 800a0ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800a0ec:	9a08      	ldr	r2, [sp, #32]
 800a0ee:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a0f0:	4694      	mov	ip, r2
 800a0f2:	4463      	add	r3, ip
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	001d      	movs	r5, r3
 800a0f8:	4b3f      	ldr	r3, [pc, #252]	; (800a1f8 <_dtoa_r+0x6e0>)
 800a0fa:	f7f6 ff2d 	bl	8000f58 <__aeabi_dadd>
 800a0fe:	0002      	movs	r2, r0
 800a100:	000b      	movs	r3, r1
 800a102:	9806      	ldr	r0, [sp, #24]
 800a104:	9907      	ldr	r1, [sp, #28]
 800a106:	f7f6 f9b1 	bl	800046c <__aeabi_dcmpgt>
 800a10a:	2800      	cmp	r0, #0
 800a10c:	d000      	beq.n	800a110 <_dtoa_r+0x5f8>
 800a10e:	e076      	b.n	800a1fe <_dtoa_r+0x6e6>
 800a110:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a112:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a114:	2000      	movs	r0, #0
 800a116:	4938      	ldr	r1, [pc, #224]	; (800a1f8 <_dtoa_r+0x6e0>)
 800a118:	f7f8 f8b6 	bl	8002288 <__aeabi_dsub>
 800a11c:	0002      	movs	r2, r0
 800a11e:	000b      	movs	r3, r1
 800a120:	9806      	ldr	r0, [sp, #24]
 800a122:	9907      	ldr	r1, [sp, #28]
 800a124:	f7f6 f98e 	bl	8000444 <__aeabi_dcmplt>
 800a128:	2800      	cmp	r0, #0
 800a12a:	d100      	bne.n	800a12e <_dtoa_r+0x616>
 800a12c:	e721      	b.n	8009f72 <_dtoa_r+0x45a>
 800a12e:	1e6b      	subs	r3, r5, #1
 800a130:	781a      	ldrb	r2, [r3, #0]
 800a132:	2a30      	cmp	r2, #48	; 0x30
 800a134:	d001      	beq.n	800a13a <_dtoa_r+0x622>
 800a136:	0037      	movs	r7, r6
 800a138:	e03f      	b.n	800a1ba <_dtoa_r+0x6a2>
 800a13a:	001d      	movs	r5, r3
 800a13c:	e7f7      	b.n	800a12e <_dtoa_r+0x616>
 800a13e:	9806      	ldr	r0, [sp, #24]
 800a140:	9907      	ldr	r1, [sp, #28]
 800a142:	2200      	movs	r2, #0
 800a144:	4b26      	ldr	r3, [pc, #152]	; (800a1e0 <_dtoa_r+0x6c8>)
 800a146:	f7f7 fe2d 	bl	8001da4 <__aeabi_dmul>
 800a14a:	9006      	str	r0, [sp, #24]
 800a14c:	9107      	str	r1, [sp, #28]
 800a14e:	e7b6      	b.n	800a0be <_dtoa_r+0x5a6>
 800a150:	9e08      	ldr	r6, [sp, #32]
 800a152:	9a04      	ldr	r2, [sp, #16]
 800a154:	9b05      	ldr	r3, [sp, #20]
 800a156:	9806      	ldr	r0, [sp, #24]
 800a158:	9907      	ldr	r1, [sp, #28]
 800a15a:	f7f7 fa19 	bl	8001590 <__aeabi_ddiv>
 800a15e:	f7f8 fbf7 	bl	8002950 <__aeabi_d2iz>
 800a162:	0004      	movs	r4, r0
 800a164:	f7f8 fc2a 	bl	80029bc <__aeabi_i2d>
 800a168:	9a04      	ldr	r2, [sp, #16]
 800a16a:	9b05      	ldr	r3, [sp, #20]
 800a16c:	f7f7 fe1a 	bl	8001da4 <__aeabi_dmul>
 800a170:	0002      	movs	r2, r0
 800a172:	000b      	movs	r3, r1
 800a174:	9806      	ldr	r0, [sp, #24]
 800a176:	9907      	ldr	r1, [sp, #28]
 800a178:	f7f8 f886 	bl	8002288 <__aeabi_dsub>
 800a17c:	0023      	movs	r3, r4
 800a17e:	3330      	adds	r3, #48	; 0x30
 800a180:	7033      	strb	r3, [r6, #0]
 800a182:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a184:	9b08      	ldr	r3, [sp, #32]
 800a186:	1c75      	adds	r5, r6, #1
 800a188:	1aeb      	subs	r3, r5, r3
 800a18a:	429a      	cmp	r2, r3
 800a18c:	d148      	bne.n	800a220 <_dtoa_r+0x708>
 800a18e:	0002      	movs	r2, r0
 800a190:	000b      	movs	r3, r1
 800a192:	f7f6 fee1 	bl	8000f58 <__aeabi_dadd>
 800a196:	9a04      	ldr	r2, [sp, #16]
 800a198:	9b05      	ldr	r3, [sp, #20]
 800a19a:	9006      	str	r0, [sp, #24]
 800a19c:	9107      	str	r1, [sp, #28]
 800a19e:	f7f6 f965 	bl	800046c <__aeabi_dcmpgt>
 800a1a2:	2800      	cmp	r0, #0
 800a1a4:	d12a      	bne.n	800a1fc <_dtoa_r+0x6e4>
 800a1a6:	9a04      	ldr	r2, [sp, #16]
 800a1a8:	9b05      	ldr	r3, [sp, #20]
 800a1aa:	9806      	ldr	r0, [sp, #24]
 800a1ac:	9907      	ldr	r1, [sp, #28]
 800a1ae:	f7f6 f943 	bl	8000438 <__aeabi_dcmpeq>
 800a1b2:	2800      	cmp	r0, #0
 800a1b4:	d001      	beq.n	800a1ba <_dtoa_r+0x6a2>
 800a1b6:	07e3      	lsls	r3, r4, #31
 800a1b8:	d420      	bmi.n	800a1fc <_dtoa_r+0x6e4>
 800a1ba:	9903      	ldr	r1, [sp, #12]
 800a1bc:	9802      	ldr	r0, [sp, #8]
 800a1be:	f000 fb03 	bl	800a7c8 <_Bfree>
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	702b      	strb	r3, [r5, #0]
 800a1c6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800a1c8:	3701      	adds	r7, #1
 800a1ca:	601f      	str	r7, [r3, #0]
 800a1cc:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d100      	bne.n	800a1d4 <_dtoa_r+0x6bc>
 800a1d2:	e4e6      	b.n	8009ba2 <_dtoa_r+0x8a>
 800a1d4:	601d      	str	r5, [r3, #0]
 800a1d6:	e4e4      	b.n	8009ba2 <_dtoa_r+0x8a>
 800a1d8:	0800c230 	.word	0x0800c230
 800a1dc:	3ff00000 	.word	0x3ff00000
 800a1e0:	40240000 	.word	0x40240000
 800a1e4:	401c0000 	.word	0x401c0000
 800a1e8:	fcc00000 	.word	0xfcc00000
 800a1ec:	40140000 	.word	0x40140000
 800a1f0:	7cc00000 	.word	0x7cc00000
 800a1f4:	0800c208 	.word	0x0800c208
 800a1f8:	3fe00000 	.word	0x3fe00000
 800a1fc:	003e      	movs	r6, r7
 800a1fe:	1e6b      	subs	r3, r5, #1
 800a200:	781a      	ldrb	r2, [r3, #0]
 800a202:	2a39      	cmp	r2, #57	; 0x39
 800a204:	d106      	bne.n	800a214 <_dtoa_r+0x6fc>
 800a206:	9a08      	ldr	r2, [sp, #32]
 800a208:	429a      	cmp	r2, r3
 800a20a:	d107      	bne.n	800a21c <_dtoa_r+0x704>
 800a20c:	2330      	movs	r3, #48	; 0x30
 800a20e:	7013      	strb	r3, [r2, #0]
 800a210:	0013      	movs	r3, r2
 800a212:	3601      	adds	r6, #1
 800a214:	781a      	ldrb	r2, [r3, #0]
 800a216:	3201      	adds	r2, #1
 800a218:	701a      	strb	r2, [r3, #0]
 800a21a:	e78c      	b.n	800a136 <_dtoa_r+0x61e>
 800a21c:	001d      	movs	r5, r3
 800a21e:	e7ee      	b.n	800a1fe <_dtoa_r+0x6e6>
 800a220:	2200      	movs	r2, #0
 800a222:	4ba4      	ldr	r3, [pc, #656]	; (800a4b4 <_dtoa_r+0x99c>)
 800a224:	f7f7 fdbe 	bl	8001da4 <__aeabi_dmul>
 800a228:	2200      	movs	r2, #0
 800a22a:	2300      	movs	r3, #0
 800a22c:	9006      	str	r0, [sp, #24]
 800a22e:	9107      	str	r1, [sp, #28]
 800a230:	002e      	movs	r6, r5
 800a232:	f7f6 f901 	bl	8000438 <__aeabi_dcmpeq>
 800a236:	2800      	cmp	r0, #0
 800a238:	d08b      	beq.n	800a152 <_dtoa_r+0x63a>
 800a23a:	e7be      	b.n	800a1ba <_dtoa_r+0x6a2>
 800a23c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a23e:	2a00      	cmp	r2, #0
 800a240:	d100      	bne.n	800a244 <_dtoa_r+0x72c>
 800a242:	e0da      	b.n	800a3fa <_dtoa_r+0x8e2>
 800a244:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a246:	2a01      	cmp	r2, #1
 800a248:	dd00      	ble.n	800a24c <_dtoa_r+0x734>
 800a24a:	e0bd      	b.n	800a3c8 <_dtoa_r+0x8b0>
 800a24c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800a24e:	2a00      	cmp	r2, #0
 800a250:	d100      	bne.n	800a254 <_dtoa_r+0x73c>
 800a252:	e0b5      	b.n	800a3c0 <_dtoa_r+0x8a8>
 800a254:	4a98      	ldr	r2, [pc, #608]	; (800a4b8 <_dtoa_r+0x9a0>)
 800a256:	189b      	adds	r3, r3, r2
 800a258:	9d04      	ldr	r5, [sp, #16]
 800a25a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a25c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a25e:	2101      	movs	r1, #1
 800a260:	18d2      	adds	r2, r2, r3
 800a262:	920a      	str	r2, [sp, #40]	; 0x28
 800a264:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a266:	9802      	ldr	r0, [sp, #8]
 800a268:	18d3      	adds	r3, r2, r3
 800a26a:	930b      	str	r3, [sp, #44]	; 0x2c
 800a26c:	f000 fb4c 	bl	800a908 <__i2b>
 800a270:	0006      	movs	r6, r0
 800a272:	2c00      	cmp	r4, #0
 800a274:	dd0e      	ble.n	800a294 <_dtoa_r+0x77c>
 800a276:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a278:	2b00      	cmp	r3, #0
 800a27a:	dd0b      	ble.n	800a294 <_dtoa_r+0x77c>
 800a27c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a27e:	0023      	movs	r3, r4
 800a280:	4294      	cmp	r4, r2
 800a282:	dd00      	ble.n	800a286 <_dtoa_r+0x76e>
 800a284:	0013      	movs	r3, r2
 800a286:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a288:	1ae4      	subs	r4, r4, r3
 800a28a:	1ad2      	subs	r2, r2, r3
 800a28c:	920a      	str	r2, [sp, #40]	; 0x28
 800a28e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a290:	1ad3      	subs	r3, r2, r3
 800a292:	930b      	str	r3, [sp, #44]	; 0x2c
 800a294:	9b04      	ldr	r3, [sp, #16]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d01f      	beq.n	800a2da <_dtoa_r+0x7c2>
 800a29a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d100      	bne.n	800a2a2 <_dtoa_r+0x78a>
 800a2a0:	e0af      	b.n	800a402 <_dtoa_r+0x8ea>
 800a2a2:	2d00      	cmp	r5, #0
 800a2a4:	d011      	beq.n	800a2ca <_dtoa_r+0x7b2>
 800a2a6:	0031      	movs	r1, r6
 800a2a8:	002a      	movs	r2, r5
 800a2aa:	9802      	ldr	r0, [sp, #8]
 800a2ac:	f000 fbc4 	bl	800aa38 <__pow5mult>
 800a2b0:	9a03      	ldr	r2, [sp, #12]
 800a2b2:	0001      	movs	r1, r0
 800a2b4:	0006      	movs	r6, r0
 800a2b6:	9802      	ldr	r0, [sp, #8]
 800a2b8:	f000 fb2f 	bl	800a91a <__multiply>
 800a2bc:	9903      	ldr	r1, [sp, #12]
 800a2be:	9010      	str	r0, [sp, #64]	; 0x40
 800a2c0:	9802      	ldr	r0, [sp, #8]
 800a2c2:	f000 fa81 	bl	800a7c8 <_Bfree>
 800a2c6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a2c8:	9303      	str	r3, [sp, #12]
 800a2ca:	9b04      	ldr	r3, [sp, #16]
 800a2cc:	1b5a      	subs	r2, r3, r5
 800a2ce:	d004      	beq.n	800a2da <_dtoa_r+0x7c2>
 800a2d0:	9903      	ldr	r1, [sp, #12]
 800a2d2:	9802      	ldr	r0, [sp, #8]
 800a2d4:	f000 fbb0 	bl	800aa38 <__pow5mult>
 800a2d8:	9003      	str	r0, [sp, #12]
 800a2da:	2101      	movs	r1, #1
 800a2dc:	9802      	ldr	r0, [sp, #8]
 800a2de:	f000 fb13 	bl	800a908 <__i2b>
 800a2e2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a2e4:	9004      	str	r0, [sp, #16]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d100      	bne.n	800a2ec <_dtoa_r+0x7d4>
 800a2ea:	e1e3      	b.n	800a6b4 <_dtoa_r+0xb9c>
 800a2ec:	001a      	movs	r2, r3
 800a2ee:	0001      	movs	r1, r0
 800a2f0:	9802      	ldr	r0, [sp, #8]
 800a2f2:	f000 fba1 	bl	800aa38 <__pow5mult>
 800a2f6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a2f8:	9004      	str	r0, [sp, #16]
 800a2fa:	2b01      	cmp	r3, #1
 800a2fc:	dd00      	ble.n	800a300 <_dtoa_r+0x7e8>
 800a2fe:	e082      	b.n	800a406 <_dtoa_r+0x8ee>
 800a300:	2500      	movs	r5, #0
 800a302:	9b06      	ldr	r3, [sp, #24]
 800a304:	42ab      	cmp	r3, r5
 800a306:	d10e      	bne.n	800a326 <_dtoa_r+0x80e>
 800a308:	9b07      	ldr	r3, [sp, #28]
 800a30a:	031b      	lsls	r3, r3, #12
 800a30c:	42ab      	cmp	r3, r5
 800a30e:	d10a      	bne.n	800a326 <_dtoa_r+0x80e>
 800a310:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a312:	9a07      	ldr	r2, [sp, #28]
 800a314:	4213      	tst	r3, r2
 800a316:	d006      	beq.n	800a326 <_dtoa_r+0x80e>
 800a318:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a31a:	3501      	adds	r5, #1
 800a31c:	3301      	adds	r3, #1
 800a31e:	930a      	str	r3, [sp, #40]	; 0x28
 800a320:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a322:	3301      	adds	r3, #1
 800a324:	930b      	str	r3, [sp, #44]	; 0x2c
 800a326:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a328:	2001      	movs	r0, #1
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d16c      	bne.n	800a408 <_dtoa_r+0x8f0>
 800a32e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a330:	1818      	adds	r0, r3, r0
 800a332:	231f      	movs	r3, #31
 800a334:	4018      	ands	r0, r3
 800a336:	d07e      	beq.n	800a436 <_dtoa_r+0x91e>
 800a338:	3301      	adds	r3, #1
 800a33a:	1a1b      	subs	r3, r3, r0
 800a33c:	2b04      	cmp	r3, #4
 800a33e:	dd70      	ble.n	800a422 <_dtoa_r+0x90a>
 800a340:	231c      	movs	r3, #28
 800a342:	1a18      	subs	r0, r3, r0
 800a344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a346:	1824      	adds	r4, r4, r0
 800a348:	181b      	adds	r3, r3, r0
 800a34a:	930a      	str	r3, [sp, #40]	; 0x28
 800a34c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a34e:	181b      	adds	r3, r3, r0
 800a350:	930b      	str	r3, [sp, #44]	; 0x2c
 800a352:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a354:	2b00      	cmp	r3, #0
 800a356:	dd05      	ble.n	800a364 <_dtoa_r+0x84c>
 800a358:	001a      	movs	r2, r3
 800a35a:	9903      	ldr	r1, [sp, #12]
 800a35c:	9802      	ldr	r0, [sp, #8]
 800a35e:	f000 fbbd 	bl	800aadc <__lshift>
 800a362:	9003      	str	r0, [sp, #12]
 800a364:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a366:	2b00      	cmp	r3, #0
 800a368:	dd05      	ble.n	800a376 <_dtoa_r+0x85e>
 800a36a:	001a      	movs	r2, r3
 800a36c:	9904      	ldr	r1, [sp, #16]
 800a36e:	9802      	ldr	r0, [sp, #8]
 800a370:	f000 fbb4 	bl	800aadc <__lshift>
 800a374:	9004      	str	r0, [sp, #16]
 800a376:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d05e      	beq.n	800a43a <_dtoa_r+0x922>
 800a37c:	9904      	ldr	r1, [sp, #16]
 800a37e:	9803      	ldr	r0, [sp, #12]
 800a380:	f000 fbfe 	bl	800ab80 <__mcmp>
 800a384:	2800      	cmp	r0, #0
 800a386:	da58      	bge.n	800a43a <_dtoa_r+0x922>
 800a388:	2300      	movs	r3, #0
 800a38a:	220a      	movs	r2, #10
 800a38c:	9903      	ldr	r1, [sp, #12]
 800a38e:	9802      	ldr	r0, [sp, #8]
 800a390:	f000 fa33 	bl	800a7fa <__multadd>
 800a394:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a396:	3f01      	subs	r7, #1
 800a398:	9003      	str	r0, [sp, #12]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d100      	bne.n	800a3a0 <_dtoa_r+0x888>
 800a39e:	e190      	b.n	800a6c2 <_dtoa_r+0xbaa>
 800a3a0:	2300      	movs	r3, #0
 800a3a2:	0031      	movs	r1, r6
 800a3a4:	220a      	movs	r2, #10
 800a3a6:	9802      	ldr	r0, [sp, #8]
 800a3a8:	f000 fa27 	bl	800a7fa <__multadd>
 800a3ac:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a3ae:	0006      	movs	r6, r0
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	dd00      	ble.n	800a3b6 <_dtoa_r+0x89e>
 800a3b4:	e088      	b.n	800a4c8 <_dtoa_r+0x9b0>
 800a3b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a3b8:	2b02      	cmp	r3, #2
 800a3ba:	dc00      	bgt.n	800a3be <_dtoa_r+0x8a6>
 800a3bc:	e084      	b.n	800a4c8 <_dtoa_r+0x9b0>
 800a3be:	e044      	b.n	800a44a <_dtoa_r+0x932>
 800a3c0:	2336      	movs	r3, #54	; 0x36
 800a3c2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a3c4:	1a9b      	subs	r3, r3, r2
 800a3c6:	e747      	b.n	800a258 <_dtoa_r+0x740>
 800a3c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3ca:	1e5d      	subs	r5, r3, #1
 800a3cc:	9b04      	ldr	r3, [sp, #16]
 800a3ce:	42ab      	cmp	r3, r5
 800a3d0:	db08      	blt.n	800a3e4 <_dtoa_r+0x8cc>
 800a3d2:	1b5d      	subs	r5, r3, r5
 800a3d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3d6:	2b00      	cmp	r3, #0
 800a3d8:	da0c      	bge.n	800a3f4 <_dtoa_r+0x8dc>
 800a3da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a3de:	1a9c      	subs	r4, r3, r2
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	e73b      	b.n	800a25c <_dtoa_r+0x744>
 800a3e4:	9b04      	ldr	r3, [sp, #16]
 800a3e6:	9504      	str	r5, [sp, #16]
 800a3e8:	1aea      	subs	r2, r5, r3
 800a3ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a3ec:	2500      	movs	r5, #0
 800a3ee:	189b      	adds	r3, r3, r2
 800a3f0:	9311      	str	r3, [sp, #68]	; 0x44
 800a3f2:	e7ef      	b.n	800a3d4 <_dtoa_r+0x8bc>
 800a3f4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a3f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3f8:	e730      	b.n	800a25c <_dtoa_r+0x744>
 800a3fa:	9d04      	ldr	r5, [sp, #16]
 800a3fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800a3fe:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800a400:	e737      	b.n	800a272 <_dtoa_r+0x75a>
 800a402:	9a04      	ldr	r2, [sp, #16]
 800a404:	e764      	b.n	800a2d0 <_dtoa_r+0x7b8>
 800a406:	2500      	movs	r5, #0
 800a408:	9b04      	ldr	r3, [sp, #16]
 800a40a:	9a04      	ldr	r2, [sp, #16]
 800a40c:	691b      	ldr	r3, [r3, #16]
 800a40e:	9310      	str	r3, [sp, #64]	; 0x40
 800a410:	3303      	adds	r3, #3
 800a412:	009b      	lsls	r3, r3, #2
 800a414:	18d3      	adds	r3, r2, r3
 800a416:	6858      	ldr	r0, [r3, #4]
 800a418:	f000 fa2d 	bl	800a876 <__hi0bits>
 800a41c:	2320      	movs	r3, #32
 800a41e:	1a18      	subs	r0, r3, r0
 800a420:	e785      	b.n	800a32e <_dtoa_r+0x816>
 800a422:	2b04      	cmp	r3, #4
 800a424:	d095      	beq.n	800a352 <_dtoa_r+0x83a>
 800a426:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a428:	331c      	adds	r3, #28
 800a42a:	18d2      	adds	r2, r2, r3
 800a42c:	920a      	str	r2, [sp, #40]	; 0x28
 800a42e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a430:	18e4      	adds	r4, r4, r3
 800a432:	18d3      	adds	r3, r2, r3
 800a434:	e78c      	b.n	800a350 <_dtoa_r+0x838>
 800a436:	0003      	movs	r3, r0
 800a438:	e7f5      	b.n	800a426 <_dtoa_r+0x90e>
 800a43a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	dc3d      	bgt.n	800a4bc <_dtoa_r+0x9a4>
 800a440:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a442:	2b02      	cmp	r3, #2
 800a444:	dd3a      	ble.n	800a4bc <_dtoa_r+0x9a4>
 800a446:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a448:	930c      	str	r3, [sp, #48]	; 0x30
 800a44a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d10c      	bne.n	800a46a <_dtoa_r+0x952>
 800a450:	9904      	ldr	r1, [sp, #16]
 800a452:	2205      	movs	r2, #5
 800a454:	9802      	ldr	r0, [sp, #8]
 800a456:	f000 f9d0 	bl	800a7fa <__multadd>
 800a45a:	9004      	str	r0, [sp, #16]
 800a45c:	0001      	movs	r1, r0
 800a45e:	9803      	ldr	r0, [sp, #12]
 800a460:	f000 fb8e 	bl	800ab80 <__mcmp>
 800a464:	2800      	cmp	r0, #0
 800a466:	dd00      	ble.n	800a46a <_dtoa_r+0x952>
 800a468:	e5af      	b.n	8009fca <_dtoa_r+0x4b2>
 800a46a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a46c:	9d08      	ldr	r5, [sp, #32]
 800a46e:	43df      	mvns	r7, r3
 800a470:	2300      	movs	r3, #0
 800a472:	9309      	str	r3, [sp, #36]	; 0x24
 800a474:	9904      	ldr	r1, [sp, #16]
 800a476:	9802      	ldr	r0, [sp, #8]
 800a478:	f000 f9a6 	bl	800a7c8 <_Bfree>
 800a47c:	2e00      	cmp	r6, #0
 800a47e:	d100      	bne.n	800a482 <_dtoa_r+0x96a>
 800a480:	e69b      	b.n	800a1ba <_dtoa_r+0x6a2>
 800a482:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a484:	2b00      	cmp	r3, #0
 800a486:	d005      	beq.n	800a494 <_dtoa_r+0x97c>
 800a488:	42b3      	cmp	r3, r6
 800a48a:	d003      	beq.n	800a494 <_dtoa_r+0x97c>
 800a48c:	0019      	movs	r1, r3
 800a48e:	9802      	ldr	r0, [sp, #8]
 800a490:	f000 f99a 	bl	800a7c8 <_Bfree>
 800a494:	0031      	movs	r1, r6
 800a496:	9802      	ldr	r0, [sp, #8]
 800a498:	f000 f996 	bl	800a7c8 <_Bfree>
 800a49c:	e68d      	b.n	800a1ba <_dtoa_r+0x6a2>
 800a49e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4a0:	9304      	str	r3, [sp, #16]
 800a4a2:	001e      	movs	r6, r3
 800a4a4:	e7e1      	b.n	800a46a <_dtoa_r+0x952>
 800a4a6:	2300      	movs	r3, #0
 800a4a8:	e7fa      	b.n	800a4a0 <_dtoa_r+0x988>
 800a4aa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a4ac:	0037      	movs	r7, r6
 800a4ae:	9304      	str	r3, [sp, #16]
 800a4b0:	001e      	movs	r6, r3
 800a4b2:	e58a      	b.n	8009fca <_dtoa_r+0x4b2>
 800a4b4:	40240000 	.word	0x40240000
 800a4b8:	00000433 	.word	0x00000433
 800a4bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d100      	bne.n	800a4c4 <_dtoa_r+0x9ac>
 800a4c2:	e0b2      	b.n	800a62a <_dtoa_r+0xb12>
 800a4c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a4c6:	930c      	str	r3, [sp, #48]	; 0x30
 800a4c8:	2c00      	cmp	r4, #0
 800a4ca:	dd05      	ble.n	800a4d8 <_dtoa_r+0x9c0>
 800a4cc:	0031      	movs	r1, r6
 800a4ce:	0022      	movs	r2, r4
 800a4d0:	9802      	ldr	r0, [sp, #8]
 800a4d2:	f000 fb03 	bl	800aadc <__lshift>
 800a4d6:	0006      	movs	r6, r0
 800a4d8:	0030      	movs	r0, r6
 800a4da:	2d00      	cmp	r5, #0
 800a4dc:	d011      	beq.n	800a502 <_dtoa_r+0x9ea>
 800a4de:	6871      	ldr	r1, [r6, #4]
 800a4e0:	9802      	ldr	r0, [sp, #8]
 800a4e2:	f000 f939 	bl	800a758 <_Balloc>
 800a4e6:	0031      	movs	r1, r6
 800a4e8:	0004      	movs	r4, r0
 800a4ea:	6933      	ldr	r3, [r6, #16]
 800a4ec:	310c      	adds	r1, #12
 800a4ee:	1c9a      	adds	r2, r3, #2
 800a4f0:	0092      	lsls	r2, r2, #2
 800a4f2:	300c      	adds	r0, #12
 800a4f4:	f000 f927 	bl	800a746 <memcpy>
 800a4f8:	2201      	movs	r2, #1
 800a4fa:	0021      	movs	r1, r4
 800a4fc:	9802      	ldr	r0, [sp, #8]
 800a4fe:	f000 faed 	bl	800aadc <__lshift>
 800a502:	9609      	str	r6, [sp, #36]	; 0x24
 800a504:	0006      	movs	r6, r0
 800a506:	9b08      	ldr	r3, [sp, #32]
 800a508:	930a      	str	r3, [sp, #40]	; 0x28
 800a50a:	9904      	ldr	r1, [sp, #16]
 800a50c:	9803      	ldr	r0, [sp, #12]
 800a50e:	f7ff fa7d 	bl	8009a0c <quorem>
 800a512:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a514:	900d      	str	r0, [sp, #52]	; 0x34
 800a516:	0004      	movs	r4, r0
 800a518:	9803      	ldr	r0, [sp, #12]
 800a51a:	f000 fb31 	bl	800ab80 <__mcmp>
 800a51e:	0032      	movs	r2, r6
 800a520:	9010      	str	r0, [sp, #64]	; 0x40
 800a522:	9904      	ldr	r1, [sp, #16]
 800a524:	9802      	ldr	r0, [sp, #8]
 800a526:	f000 fb45 	bl	800abb4 <__mdiff>
 800a52a:	2301      	movs	r3, #1
 800a52c:	930b      	str	r3, [sp, #44]	; 0x2c
 800a52e:	68c3      	ldr	r3, [r0, #12]
 800a530:	3430      	adds	r4, #48	; 0x30
 800a532:	0005      	movs	r5, r0
 800a534:	2b00      	cmp	r3, #0
 800a536:	d104      	bne.n	800a542 <_dtoa_r+0xa2a>
 800a538:	0001      	movs	r1, r0
 800a53a:	9803      	ldr	r0, [sp, #12]
 800a53c:	f000 fb20 	bl	800ab80 <__mcmp>
 800a540:	900b      	str	r0, [sp, #44]	; 0x2c
 800a542:	0029      	movs	r1, r5
 800a544:	9802      	ldr	r0, [sp, #8]
 800a546:	f000 f93f 	bl	800a7c8 <_Bfree>
 800a54a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a54c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a54e:	4313      	orrs	r3, r2
 800a550:	d10e      	bne.n	800a570 <_dtoa_r+0xa58>
 800a552:	9a06      	ldr	r2, [sp, #24]
 800a554:	3301      	adds	r3, #1
 800a556:	4213      	tst	r3, r2
 800a558:	d10a      	bne.n	800a570 <_dtoa_r+0xa58>
 800a55a:	2c39      	cmp	r4, #57	; 0x39
 800a55c:	d026      	beq.n	800a5ac <_dtoa_r+0xa94>
 800a55e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a560:	2b00      	cmp	r3, #0
 800a562:	dd01      	ble.n	800a568 <_dtoa_r+0xa50>
 800a564:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800a566:	3431      	adds	r4, #49	; 0x31
 800a568:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a56a:	1c5d      	adds	r5, r3, #1
 800a56c:	701c      	strb	r4, [r3, #0]
 800a56e:	e781      	b.n	800a474 <_dtoa_r+0x95c>
 800a570:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a572:	2b00      	cmp	r3, #0
 800a574:	db07      	blt.n	800a586 <_dtoa_r+0xa6e>
 800a576:	001d      	movs	r5, r3
 800a578:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a57a:	431d      	orrs	r5, r3
 800a57c:	d122      	bne.n	800a5c4 <_dtoa_r+0xaac>
 800a57e:	2301      	movs	r3, #1
 800a580:	9a06      	ldr	r2, [sp, #24]
 800a582:	4213      	tst	r3, r2
 800a584:	d11e      	bne.n	800a5c4 <_dtoa_r+0xaac>
 800a586:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a588:	2b00      	cmp	r3, #0
 800a58a:	dded      	ble.n	800a568 <_dtoa_r+0xa50>
 800a58c:	9903      	ldr	r1, [sp, #12]
 800a58e:	2201      	movs	r2, #1
 800a590:	9802      	ldr	r0, [sp, #8]
 800a592:	f000 faa3 	bl	800aadc <__lshift>
 800a596:	9904      	ldr	r1, [sp, #16]
 800a598:	9003      	str	r0, [sp, #12]
 800a59a:	f000 faf1 	bl	800ab80 <__mcmp>
 800a59e:	2800      	cmp	r0, #0
 800a5a0:	dc02      	bgt.n	800a5a8 <_dtoa_r+0xa90>
 800a5a2:	d1e1      	bne.n	800a568 <_dtoa_r+0xa50>
 800a5a4:	07e3      	lsls	r3, r4, #31
 800a5a6:	d5df      	bpl.n	800a568 <_dtoa_r+0xa50>
 800a5a8:	2c39      	cmp	r4, #57	; 0x39
 800a5aa:	d1db      	bne.n	800a564 <_dtoa_r+0xa4c>
 800a5ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5b0:	1c5d      	adds	r5, r3, #1
 800a5b2:	2339      	movs	r3, #57	; 0x39
 800a5b4:	7013      	strb	r3, [r2, #0]
 800a5b6:	1e6b      	subs	r3, r5, #1
 800a5b8:	781a      	ldrb	r2, [r3, #0]
 800a5ba:	2a39      	cmp	r2, #57	; 0x39
 800a5bc:	d067      	beq.n	800a68e <_dtoa_r+0xb76>
 800a5be:	3201      	adds	r2, #1
 800a5c0:	701a      	strb	r2, [r3, #0]
 800a5c2:	e757      	b.n	800a474 <_dtoa_r+0x95c>
 800a5c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5c6:	1c5d      	adds	r5, r3, #1
 800a5c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	dd04      	ble.n	800a5d8 <_dtoa_r+0xac0>
 800a5ce:	2c39      	cmp	r4, #57	; 0x39
 800a5d0:	d0ec      	beq.n	800a5ac <_dtoa_r+0xa94>
 800a5d2:	3401      	adds	r4, #1
 800a5d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5d6:	e7c9      	b.n	800a56c <_dtoa_r+0xa54>
 800a5d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5dc:	701c      	strb	r4, [r3, #0]
 800a5de:	9b08      	ldr	r3, [sp, #32]
 800a5e0:	1aeb      	subs	r3, r5, r3
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d03e      	beq.n	800a664 <_dtoa_r+0xb4c>
 800a5e6:	2300      	movs	r3, #0
 800a5e8:	220a      	movs	r2, #10
 800a5ea:	9903      	ldr	r1, [sp, #12]
 800a5ec:	9802      	ldr	r0, [sp, #8]
 800a5ee:	f000 f904 	bl	800a7fa <__multadd>
 800a5f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5f4:	9003      	str	r0, [sp, #12]
 800a5f6:	42b3      	cmp	r3, r6
 800a5f8:	d109      	bne.n	800a60e <_dtoa_r+0xaf6>
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	220a      	movs	r2, #10
 800a5fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a600:	9802      	ldr	r0, [sp, #8]
 800a602:	f000 f8fa 	bl	800a7fa <__multadd>
 800a606:	9009      	str	r0, [sp, #36]	; 0x24
 800a608:	0006      	movs	r6, r0
 800a60a:	950a      	str	r5, [sp, #40]	; 0x28
 800a60c:	e77d      	b.n	800a50a <_dtoa_r+0x9f2>
 800a60e:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a610:	2300      	movs	r3, #0
 800a612:	220a      	movs	r2, #10
 800a614:	9802      	ldr	r0, [sp, #8]
 800a616:	f000 f8f0 	bl	800a7fa <__multadd>
 800a61a:	2300      	movs	r3, #0
 800a61c:	9009      	str	r0, [sp, #36]	; 0x24
 800a61e:	220a      	movs	r2, #10
 800a620:	0031      	movs	r1, r6
 800a622:	9802      	ldr	r0, [sp, #8]
 800a624:	f000 f8e9 	bl	800a7fa <__multadd>
 800a628:	e7ee      	b.n	800a608 <_dtoa_r+0xaf0>
 800a62a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a62c:	930c      	str	r3, [sp, #48]	; 0x30
 800a62e:	9b08      	ldr	r3, [sp, #32]
 800a630:	9306      	str	r3, [sp, #24]
 800a632:	9904      	ldr	r1, [sp, #16]
 800a634:	9803      	ldr	r0, [sp, #12]
 800a636:	f7ff f9e9 	bl	8009a0c <quorem>
 800a63a:	9b06      	ldr	r3, [sp, #24]
 800a63c:	3030      	adds	r0, #48	; 0x30
 800a63e:	1c5d      	adds	r5, r3, #1
 800a640:	7018      	strb	r0, [r3, #0]
 800a642:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a644:	9b08      	ldr	r3, [sp, #32]
 800a646:	0004      	movs	r4, r0
 800a648:	1aeb      	subs	r3, r5, r3
 800a64a:	429a      	cmp	r2, r3
 800a64c:	dd08      	ble.n	800a660 <_dtoa_r+0xb48>
 800a64e:	2300      	movs	r3, #0
 800a650:	220a      	movs	r2, #10
 800a652:	9903      	ldr	r1, [sp, #12]
 800a654:	9802      	ldr	r0, [sp, #8]
 800a656:	f000 f8d0 	bl	800a7fa <__multadd>
 800a65a:	9506      	str	r5, [sp, #24]
 800a65c:	9003      	str	r0, [sp, #12]
 800a65e:	e7e8      	b.n	800a632 <_dtoa_r+0xb1a>
 800a660:	2300      	movs	r3, #0
 800a662:	9309      	str	r3, [sp, #36]	; 0x24
 800a664:	9903      	ldr	r1, [sp, #12]
 800a666:	2201      	movs	r2, #1
 800a668:	9802      	ldr	r0, [sp, #8]
 800a66a:	f000 fa37 	bl	800aadc <__lshift>
 800a66e:	9904      	ldr	r1, [sp, #16]
 800a670:	9003      	str	r0, [sp, #12]
 800a672:	f000 fa85 	bl	800ab80 <__mcmp>
 800a676:	2800      	cmp	r0, #0
 800a678:	dc9d      	bgt.n	800a5b6 <_dtoa_r+0xa9e>
 800a67a:	d101      	bne.n	800a680 <_dtoa_r+0xb68>
 800a67c:	07e3      	lsls	r3, r4, #31
 800a67e:	d49a      	bmi.n	800a5b6 <_dtoa_r+0xa9e>
 800a680:	1e6b      	subs	r3, r5, #1
 800a682:	781a      	ldrb	r2, [r3, #0]
 800a684:	2a30      	cmp	r2, #48	; 0x30
 800a686:	d000      	beq.n	800a68a <_dtoa_r+0xb72>
 800a688:	e6f4      	b.n	800a474 <_dtoa_r+0x95c>
 800a68a:	001d      	movs	r5, r3
 800a68c:	e7f8      	b.n	800a680 <_dtoa_r+0xb68>
 800a68e:	9a08      	ldr	r2, [sp, #32]
 800a690:	429a      	cmp	r2, r3
 800a692:	d103      	bne.n	800a69c <_dtoa_r+0xb84>
 800a694:	2331      	movs	r3, #49	; 0x31
 800a696:	3701      	adds	r7, #1
 800a698:	7013      	strb	r3, [r2, #0]
 800a69a:	e6eb      	b.n	800a474 <_dtoa_r+0x95c>
 800a69c:	001d      	movs	r5, r3
 800a69e:	e78a      	b.n	800a5b6 <_dtoa_r+0xa9e>
 800a6a0:	4b0b      	ldr	r3, [pc, #44]	; (800a6d0 <_dtoa_r+0xbb8>)
 800a6a2:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a6a4:	9308      	str	r3, [sp, #32]
 800a6a6:	4b0b      	ldr	r3, [pc, #44]	; (800a6d4 <_dtoa_r+0xbbc>)
 800a6a8:	2a00      	cmp	r2, #0
 800a6aa:	d001      	beq.n	800a6b0 <_dtoa_r+0xb98>
 800a6ac:	f7ff fa77 	bl	8009b9e <_dtoa_r+0x86>
 800a6b0:	f7ff fa77 	bl	8009ba2 <_dtoa_r+0x8a>
 800a6b4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a6b6:	2b01      	cmp	r3, #1
 800a6b8:	dc00      	bgt.n	800a6bc <_dtoa_r+0xba4>
 800a6ba:	e621      	b.n	800a300 <_dtoa_r+0x7e8>
 800a6bc:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800a6be:	2001      	movs	r0, #1
 800a6c0:	e635      	b.n	800a32e <_dtoa_r+0x816>
 800a6c2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	dcb2      	bgt.n	800a62e <_dtoa_r+0xb16>
 800a6c8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800a6ca:	2b02      	cmp	r3, #2
 800a6cc:	ddaf      	ble.n	800a62e <_dtoa_r+0xb16>
 800a6ce:	e6bc      	b.n	800a44a <_dtoa_r+0x932>
 800a6d0:	0800c1ec 	.word	0x0800c1ec
 800a6d4:	0800c1f4 	.word	0x0800c1f4

0800a6d8 <__locale_ctype_ptr_l>:
 800a6d8:	30ec      	adds	r0, #236	; 0xec
 800a6da:	6800      	ldr	r0, [r0, #0]
 800a6dc:	4770      	bx	lr
	...

0800a6e0 <_localeconv_r>:
 800a6e0:	4b03      	ldr	r3, [pc, #12]	; (800a6f0 <_localeconv_r+0x10>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	6a18      	ldr	r0, [r3, #32]
 800a6e6:	2800      	cmp	r0, #0
 800a6e8:	d100      	bne.n	800a6ec <_localeconv_r+0xc>
 800a6ea:	4802      	ldr	r0, [pc, #8]	; (800a6f4 <_localeconv_r+0x14>)
 800a6ec:	30f0      	adds	r0, #240	; 0xf0
 800a6ee:	4770      	bx	lr
 800a6f0:	20000020 	.word	0x20000020
 800a6f4:	20000084 	.word	0x20000084

0800a6f8 <malloc>:
 800a6f8:	b510      	push	{r4, lr}
 800a6fa:	4b03      	ldr	r3, [pc, #12]	; (800a708 <malloc+0x10>)
 800a6fc:	0001      	movs	r1, r0
 800a6fe:	6818      	ldr	r0, [r3, #0]
 800a700:	f000 fb68 	bl	800add4 <_malloc_r>
 800a704:	bd10      	pop	{r4, pc}
 800a706:	46c0      	nop			; (mov r8, r8)
 800a708:	20000020 	.word	0x20000020

0800a70c <__ascii_mbtowc>:
 800a70c:	b082      	sub	sp, #8
 800a70e:	2900      	cmp	r1, #0
 800a710:	d100      	bne.n	800a714 <__ascii_mbtowc+0x8>
 800a712:	a901      	add	r1, sp, #4
 800a714:	1e10      	subs	r0, r2, #0
 800a716:	d006      	beq.n	800a726 <__ascii_mbtowc+0x1a>
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d006      	beq.n	800a72a <__ascii_mbtowc+0x1e>
 800a71c:	7813      	ldrb	r3, [r2, #0]
 800a71e:	600b      	str	r3, [r1, #0]
 800a720:	7810      	ldrb	r0, [r2, #0]
 800a722:	1e43      	subs	r3, r0, #1
 800a724:	4198      	sbcs	r0, r3
 800a726:	b002      	add	sp, #8
 800a728:	4770      	bx	lr
 800a72a:	2002      	movs	r0, #2
 800a72c:	4240      	negs	r0, r0
 800a72e:	e7fa      	b.n	800a726 <__ascii_mbtowc+0x1a>

0800a730 <memchr>:
 800a730:	b2c9      	uxtb	r1, r1
 800a732:	1882      	adds	r2, r0, r2
 800a734:	4290      	cmp	r0, r2
 800a736:	d101      	bne.n	800a73c <memchr+0xc>
 800a738:	2000      	movs	r0, #0
 800a73a:	4770      	bx	lr
 800a73c:	7803      	ldrb	r3, [r0, #0]
 800a73e:	428b      	cmp	r3, r1
 800a740:	d0fb      	beq.n	800a73a <memchr+0xa>
 800a742:	3001      	adds	r0, #1
 800a744:	e7f6      	b.n	800a734 <memchr+0x4>

0800a746 <memcpy>:
 800a746:	2300      	movs	r3, #0
 800a748:	b510      	push	{r4, lr}
 800a74a:	429a      	cmp	r2, r3
 800a74c:	d100      	bne.n	800a750 <memcpy+0xa>
 800a74e:	bd10      	pop	{r4, pc}
 800a750:	5ccc      	ldrb	r4, [r1, r3]
 800a752:	54c4      	strb	r4, [r0, r3]
 800a754:	3301      	adds	r3, #1
 800a756:	e7f8      	b.n	800a74a <memcpy+0x4>

0800a758 <_Balloc>:
 800a758:	b570      	push	{r4, r5, r6, lr}
 800a75a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a75c:	0004      	movs	r4, r0
 800a75e:	000d      	movs	r5, r1
 800a760:	2e00      	cmp	r6, #0
 800a762:	d107      	bne.n	800a774 <_Balloc+0x1c>
 800a764:	2010      	movs	r0, #16
 800a766:	f7ff ffc7 	bl	800a6f8 <malloc>
 800a76a:	6260      	str	r0, [r4, #36]	; 0x24
 800a76c:	6046      	str	r6, [r0, #4]
 800a76e:	6086      	str	r6, [r0, #8]
 800a770:	6006      	str	r6, [r0, #0]
 800a772:	60c6      	str	r6, [r0, #12]
 800a774:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a776:	68f3      	ldr	r3, [r6, #12]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d013      	beq.n	800a7a4 <_Balloc+0x4c>
 800a77c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a77e:	00aa      	lsls	r2, r5, #2
 800a780:	68db      	ldr	r3, [r3, #12]
 800a782:	189b      	adds	r3, r3, r2
 800a784:	6818      	ldr	r0, [r3, #0]
 800a786:	2800      	cmp	r0, #0
 800a788:	d118      	bne.n	800a7bc <_Balloc+0x64>
 800a78a:	2101      	movs	r1, #1
 800a78c:	000e      	movs	r6, r1
 800a78e:	40ae      	lsls	r6, r5
 800a790:	1d72      	adds	r2, r6, #5
 800a792:	0092      	lsls	r2, r2, #2
 800a794:	0020      	movs	r0, r4
 800a796:	f000 fac5 	bl	800ad24 <_calloc_r>
 800a79a:	2800      	cmp	r0, #0
 800a79c:	d00c      	beq.n	800a7b8 <_Balloc+0x60>
 800a79e:	6045      	str	r5, [r0, #4]
 800a7a0:	6086      	str	r6, [r0, #8]
 800a7a2:	e00d      	b.n	800a7c0 <_Balloc+0x68>
 800a7a4:	2221      	movs	r2, #33	; 0x21
 800a7a6:	2104      	movs	r1, #4
 800a7a8:	0020      	movs	r0, r4
 800a7aa:	f000 fabb 	bl	800ad24 <_calloc_r>
 800a7ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7b0:	60f0      	str	r0, [r6, #12]
 800a7b2:	68db      	ldr	r3, [r3, #12]
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	d1e1      	bne.n	800a77c <_Balloc+0x24>
 800a7b8:	2000      	movs	r0, #0
 800a7ba:	bd70      	pop	{r4, r5, r6, pc}
 800a7bc:	6802      	ldr	r2, [r0, #0]
 800a7be:	601a      	str	r2, [r3, #0]
 800a7c0:	2300      	movs	r3, #0
 800a7c2:	6103      	str	r3, [r0, #16]
 800a7c4:	60c3      	str	r3, [r0, #12]
 800a7c6:	e7f8      	b.n	800a7ba <_Balloc+0x62>

0800a7c8 <_Bfree>:
 800a7c8:	b570      	push	{r4, r5, r6, lr}
 800a7ca:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a7cc:	0006      	movs	r6, r0
 800a7ce:	000d      	movs	r5, r1
 800a7d0:	2c00      	cmp	r4, #0
 800a7d2:	d107      	bne.n	800a7e4 <_Bfree+0x1c>
 800a7d4:	2010      	movs	r0, #16
 800a7d6:	f7ff ff8f 	bl	800a6f8 <malloc>
 800a7da:	6270      	str	r0, [r6, #36]	; 0x24
 800a7dc:	6044      	str	r4, [r0, #4]
 800a7de:	6084      	str	r4, [r0, #8]
 800a7e0:	6004      	str	r4, [r0, #0]
 800a7e2:	60c4      	str	r4, [r0, #12]
 800a7e4:	2d00      	cmp	r5, #0
 800a7e6:	d007      	beq.n	800a7f8 <_Bfree+0x30>
 800a7e8:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a7ea:	686a      	ldr	r2, [r5, #4]
 800a7ec:	68db      	ldr	r3, [r3, #12]
 800a7ee:	0092      	lsls	r2, r2, #2
 800a7f0:	189b      	adds	r3, r3, r2
 800a7f2:	681a      	ldr	r2, [r3, #0]
 800a7f4:	602a      	str	r2, [r5, #0]
 800a7f6:	601d      	str	r5, [r3, #0]
 800a7f8:	bd70      	pop	{r4, r5, r6, pc}

0800a7fa <__multadd>:
 800a7fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7fc:	001e      	movs	r6, r3
 800a7fe:	2314      	movs	r3, #20
 800a800:	469c      	mov	ip, r3
 800a802:	0007      	movs	r7, r0
 800a804:	000c      	movs	r4, r1
 800a806:	2000      	movs	r0, #0
 800a808:	690d      	ldr	r5, [r1, #16]
 800a80a:	448c      	add	ip, r1
 800a80c:	4663      	mov	r3, ip
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	3001      	adds	r0, #1
 800a812:	b299      	uxth	r1, r3
 800a814:	4663      	mov	r3, ip
 800a816:	681b      	ldr	r3, [r3, #0]
 800a818:	4351      	muls	r1, r2
 800a81a:	0c1b      	lsrs	r3, r3, #16
 800a81c:	4353      	muls	r3, r2
 800a81e:	1989      	adds	r1, r1, r6
 800a820:	0c0e      	lsrs	r6, r1, #16
 800a822:	199b      	adds	r3, r3, r6
 800a824:	b289      	uxth	r1, r1
 800a826:	0c1e      	lsrs	r6, r3, #16
 800a828:	041b      	lsls	r3, r3, #16
 800a82a:	185b      	adds	r3, r3, r1
 800a82c:	4661      	mov	r1, ip
 800a82e:	c108      	stmia	r1!, {r3}
 800a830:	468c      	mov	ip, r1
 800a832:	4285      	cmp	r5, r0
 800a834:	dcea      	bgt.n	800a80c <__multadd+0x12>
 800a836:	2e00      	cmp	r6, #0
 800a838:	d01b      	beq.n	800a872 <__multadd+0x78>
 800a83a:	68a3      	ldr	r3, [r4, #8]
 800a83c:	42ab      	cmp	r3, r5
 800a83e:	dc12      	bgt.n	800a866 <__multadd+0x6c>
 800a840:	6863      	ldr	r3, [r4, #4]
 800a842:	0038      	movs	r0, r7
 800a844:	1c59      	adds	r1, r3, #1
 800a846:	f7ff ff87 	bl	800a758 <_Balloc>
 800a84a:	0021      	movs	r1, r4
 800a84c:	6923      	ldr	r3, [r4, #16]
 800a84e:	9001      	str	r0, [sp, #4]
 800a850:	1c9a      	adds	r2, r3, #2
 800a852:	0092      	lsls	r2, r2, #2
 800a854:	310c      	adds	r1, #12
 800a856:	300c      	adds	r0, #12
 800a858:	f7ff ff75 	bl	800a746 <memcpy>
 800a85c:	0021      	movs	r1, r4
 800a85e:	0038      	movs	r0, r7
 800a860:	f7ff ffb2 	bl	800a7c8 <_Bfree>
 800a864:	9c01      	ldr	r4, [sp, #4]
 800a866:	1d2b      	adds	r3, r5, #4
 800a868:	009b      	lsls	r3, r3, #2
 800a86a:	18e3      	adds	r3, r4, r3
 800a86c:	3501      	adds	r5, #1
 800a86e:	605e      	str	r6, [r3, #4]
 800a870:	6125      	str	r5, [r4, #16]
 800a872:	0020      	movs	r0, r4
 800a874:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}

0800a876 <__hi0bits>:
 800a876:	0003      	movs	r3, r0
 800a878:	0c02      	lsrs	r2, r0, #16
 800a87a:	2000      	movs	r0, #0
 800a87c:	4282      	cmp	r2, r0
 800a87e:	d101      	bne.n	800a884 <__hi0bits+0xe>
 800a880:	041b      	lsls	r3, r3, #16
 800a882:	3010      	adds	r0, #16
 800a884:	0e1a      	lsrs	r2, r3, #24
 800a886:	d101      	bne.n	800a88c <__hi0bits+0x16>
 800a888:	3008      	adds	r0, #8
 800a88a:	021b      	lsls	r3, r3, #8
 800a88c:	0f1a      	lsrs	r2, r3, #28
 800a88e:	d101      	bne.n	800a894 <__hi0bits+0x1e>
 800a890:	3004      	adds	r0, #4
 800a892:	011b      	lsls	r3, r3, #4
 800a894:	0f9a      	lsrs	r2, r3, #30
 800a896:	d101      	bne.n	800a89c <__hi0bits+0x26>
 800a898:	3002      	adds	r0, #2
 800a89a:	009b      	lsls	r3, r3, #2
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	db03      	blt.n	800a8a8 <__hi0bits+0x32>
 800a8a0:	3001      	adds	r0, #1
 800a8a2:	005b      	lsls	r3, r3, #1
 800a8a4:	d400      	bmi.n	800a8a8 <__hi0bits+0x32>
 800a8a6:	2020      	movs	r0, #32
 800a8a8:	4770      	bx	lr

0800a8aa <__lo0bits>:
 800a8aa:	2207      	movs	r2, #7
 800a8ac:	6803      	ldr	r3, [r0, #0]
 800a8ae:	b510      	push	{r4, lr}
 800a8b0:	0001      	movs	r1, r0
 800a8b2:	401a      	ands	r2, r3
 800a8b4:	d00d      	beq.n	800a8d2 <__lo0bits+0x28>
 800a8b6:	2401      	movs	r4, #1
 800a8b8:	2000      	movs	r0, #0
 800a8ba:	4223      	tst	r3, r4
 800a8bc:	d105      	bne.n	800a8ca <__lo0bits+0x20>
 800a8be:	3002      	adds	r0, #2
 800a8c0:	4203      	tst	r3, r0
 800a8c2:	d003      	beq.n	800a8cc <__lo0bits+0x22>
 800a8c4:	40e3      	lsrs	r3, r4
 800a8c6:	0020      	movs	r0, r4
 800a8c8:	600b      	str	r3, [r1, #0]
 800a8ca:	bd10      	pop	{r4, pc}
 800a8cc:	089b      	lsrs	r3, r3, #2
 800a8ce:	600b      	str	r3, [r1, #0]
 800a8d0:	e7fb      	b.n	800a8ca <__lo0bits+0x20>
 800a8d2:	b29c      	uxth	r4, r3
 800a8d4:	0010      	movs	r0, r2
 800a8d6:	2c00      	cmp	r4, #0
 800a8d8:	d101      	bne.n	800a8de <__lo0bits+0x34>
 800a8da:	2010      	movs	r0, #16
 800a8dc:	0c1b      	lsrs	r3, r3, #16
 800a8de:	b2da      	uxtb	r2, r3
 800a8e0:	2a00      	cmp	r2, #0
 800a8e2:	d101      	bne.n	800a8e8 <__lo0bits+0x3e>
 800a8e4:	3008      	adds	r0, #8
 800a8e6:	0a1b      	lsrs	r3, r3, #8
 800a8e8:	071a      	lsls	r2, r3, #28
 800a8ea:	d101      	bne.n	800a8f0 <__lo0bits+0x46>
 800a8ec:	3004      	adds	r0, #4
 800a8ee:	091b      	lsrs	r3, r3, #4
 800a8f0:	079a      	lsls	r2, r3, #30
 800a8f2:	d101      	bne.n	800a8f8 <__lo0bits+0x4e>
 800a8f4:	3002      	adds	r0, #2
 800a8f6:	089b      	lsrs	r3, r3, #2
 800a8f8:	07da      	lsls	r2, r3, #31
 800a8fa:	d4e8      	bmi.n	800a8ce <__lo0bits+0x24>
 800a8fc:	085b      	lsrs	r3, r3, #1
 800a8fe:	d001      	beq.n	800a904 <__lo0bits+0x5a>
 800a900:	3001      	adds	r0, #1
 800a902:	e7e4      	b.n	800a8ce <__lo0bits+0x24>
 800a904:	2020      	movs	r0, #32
 800a906:	e7e0      	b.n	800a8ca <__lo0bits+0x20>

0800a908 <__i2b>:
 800a908:	b510      	push	{r4, lr}
 800a90a:	000c      	movs	r4, r1
 800a90c:	2101      	movs	r1, #1
 800a90e:	f7ff ff23 	bl	800a758 <_Balloc>
 800a912:	2301      	movs	r3, #1
 800a914:	6144      	str	r4, [r0, #20]
 800a916:	6103      	str	r3, [r0, #16]
 800a918:	bd10      	pop	{r4, pc}

0800a91a <__multiply>:
 800a91a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a91c:	690b      	ldr	r3, [r1, #16]
 800a91e:	0014      	movs	r4, r2
 800a920:	6912      	ldr	r2, [r2, #16]
 800a922:	b089      	sub	sp, #36	; 0x24
 800a924:	000d      	movs	r5, r1
 800a926:	4293      	cmp	r3, r2
 800a928:	da01      	bge.n	800a92e <__multiply+0x14>
 800a92a:	0025      	movs	r5, r4
 800a92c:	000c      	movs	r4, r1
 800a92e:	692f      	ldr	r7, [r5, #16]
 800a930:	6926      	ldr	r6, [r4, #16]
 800a932:	6869      	ldr	r1, [r5, #4]
 800a934:	19bb      	adds	r3, r7, r6
 800a936:	9302      	str	r3, [sp, #8]
 800a938:	68ab      	ldr	r3, [r5, #8]
 800a93a:	19ba      	adds	r2, r7, r6
 800a93c:	4293      	cmp	r3, r2
 800a93e:	da00      	bge.n	800a942 <__multiply+0x28>
 800a940:	3101      	adds	r1, #1
 800a942:	f7ff ff09 	bl	800a758 <_Balloc>
 800a946:	0002      	movs	r2, r0
 800a948:	19bb      	adds	r3, r7, r6
 800a94a:	3214      	adds	r2, #20
 800a94c:	009b      	lsls	r3, r3, #2
 800a94e:	18d3      	adds	r3, r2, r3
 800a950:	469c      	mov	ip, r3
 800a952:	2100      	movs	r1, #0
 800a954:	0013      	movs	r3, r2
 800a956:	9004      	str	r0, [sp, #16]
 800a958:	4563      	cmp	r3, ip
 800a95a:	d31d      	bcc.n	800a998 <__multiply+0x7e>
 800a95c:	3514      	adds	r5, #20
 800a95e:	00bf      	lsls	r7, r7, #2
 800a960:	19eb      	adds	r3, r5, r7
 800a962:	3414      	adds	r4, #20
 800a964:	00b6      	lsls	r6, r6, #2
 800a966:	9305      	str	r3, [sp, #20]
 800a968:	19a3      	adds	r3, r4, r6
 800a96a:	9503      	str	r5, [sp, #12]
 800a96c:	9401      	str	r4, [sp, #4]
 800a96e:	9307      	str	r3, [sp, #28]
 800a970:	9b07      	ldr	r3, [sp, #28]
 800a972:	9901      	ldr	r1, [sp, #4]
 800a974:	4299      	cmp	r1, r3
 800a976:	d311      	bcc.n	800a99c <__multiply+0x82>
 800a978:	9b02      	ldr	r3, [sp, #8]
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	dd06      	ble.n	800a98c <__multiply+0x72>
 800a97e:	2304      	movs	r3, #4
 800a980:	425b      	negs	r3, r3
 800a982:	449c      	add	ip, r3
 800a984:	4663      	mov	r3, ip
 800a986:	681b      	ldr	r3, [r3, #0]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d051      	beq.n	800aa30 <__multiply+0x116>
 800a98c:	9b04      	ldr	r3, [sp, #16]
 800a98e:	9a02      	ldr	r2, [sp, #8]
 800a990:	0018      	movs	r0, r3
 800a992:	611a      	str	r2, [r3, #16]
 800a994:	b009      	add	sp, #36	; 0x24
 800a996:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a998:	c302      	stmia	r3!, {r1}
 800a99a:	e7dd      	b.n	800a958 <__multiply+0x3e>
 800a99c:	9b01      	ldr	r3, [sp, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	b298      	uxth	r0, r3
 800a9a2:	2800      	cmp	r0, #0
 800a9a4:	d01c      	beq.n	800a9e0 <__multiply+0xc6>
 800a9a6:	0015      	movs	r5, r2
 800a9a8:	2600      	movs	r6, #0
 800a9aa:	9f03      	ldr	r7, [sp, #12]
 800a9ac:	cf02      	ldmia	r7!, {r1}
 800a9ae:	682c      	ldr	r4, [r5, #0]
 800a9b0:	b28b      	uxth	r3, r1
 800a9b2:	4343      	muls	r3, r0
 800a9b4:	0c09      	lsrs	r1, r1, #16
 800a9b6:	4341      	muls	r1, r0
 800a9b8:	b2a4      	uxth	r4, r4
 800a9ba:	191b      	adds	r3, r3, r4
 800a9bc:	199b      	adds	r3, r3, r6
 800a9be:	000e      	movs	r6, r1
 800a9c0:	6829      	ldr	r1, [r5, #0]
 800a9c2:	9506      	str	r5, [sp, #24]
 800a9c4:	0c09      	lsrs	r1, r1, #16
 800a9c6:	1871      	adds	r1, r6, r1
 800a9c8:	0c1e      	lsrs	r6, r3, #16
 800a9ca:	1989      	adds	r1, r1, r6
 800a9cc:	0c0e      	lsrs	r6, r1, #16
 800a9ce:	b29b      	uxth	r3, r3
 800a9d0:	0409      	lsls	r1, r1, #16
 800a9d2:	430b      	orrs	r3, r1
 800a9d4:	c508      	stmia	r5!, {r3}
 800a9d6:	9b05      	ldr	r3, [sp, #20]
 800a9d8:	42bb      	cmp	r3, r7
 800a9da:	d8e7      	bhi.n	800a9ac <__multiply+0x92>
 800a9dc:	9b06      	ldr	r3, [sp, #24]
 800a9de:	605e      	str	r6, [r3, #4]
 800a9e0:	9b01      	ldr	r3, [sp, #4]
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	0c1d      	lsrs	r5, r3, #16
 800a9e6:	d01e      	beq.n	800aa26 <__multiply+0x10c>
 800a9e8:	0010      	movs	r0, r2
 800a9ea:	2700      	movs	r7, #0
 800a9ec:	6813      	ldr	r3, [r2, #0]
 800a9ee:	9e03      	ldr	r6, [sp, #12]
 800a9f0:	6831      	ldr	r1, [r6, #0]
 800a9f2:	6804      	ldr	r4, [r0, #0]
 800a9f4:	b289      	uxth	r1, r1
 800a9f6:	4369      	muls	r1, r5
 800a9f8:	0c24      	lsrs	r4, r4, #16
 800a9fa:	1909      	adds	r1, r1, r4
 800a9fc:	19c9      	adds	r1, r1, r7
 800a9fe:	040f      	lsls	r7, r1, #16
 800aa00:	b29b      	uxth	r3, r3
 800aa02:	433b      	orrs	r3, r7
 800aa04:	6003      	str	r3, [r0, #0]
 800aa06:	ce80      	ldmia	r6!, {r7}
 800aa08:	6843      	ldr	r3, [r0, #4]
 800aa0a:	0c3f      	lsrs	r7, r7, #16
 800aa0c:	436f      	muls	r7, r5
 800aa0e:	b29b      	uxth	r3, r3
 800aa10:	18fb      	adds	r3, r7, r3
 800aa12:	0c09      	lsrs	r1, r1, #16
 800aa14:	185b      	adds	r3, r3, r1
 800aa16:	9905      	ldr	r1, [sp, #20]
 800aa18:	9006      	str	r0, [sp, #24]
 800aa1a:	0c1f      	lsrs	r7, r3, #16
 800aa1c:	3004      	adds	r0, #4
 800aa1e:	42b1      	cmp	r1, r6
 800aa20:	d8e6      	bhi.n	800a9f0 <__multiply+0xd6>
 800aa22:	9906      	ldr	r1, [sp, #24]
 800aa24:	604b      	str	r3, [r1, #4]
 800aa26:	9b01      	ldr	r3, [sp, #4]
 800aa28:	3204      	adds	r2, #4
 800aa2a:	3304      	adds	r3, #4
 800aa2c:	9301      	str	r3, [sp, #4]
 800aa2e:	e79f      	b.n	800a970 <__multiply+0x56>
 800aa30:	9b02      	ldr	r3, [sp, #8]
 800aa32:	3b01      	subs	r3, #1
 800aa34:	9302      	str	r3, [sp, #8]
 800aa36:	e79f      	b.n	800a978 <__multiply+0x5e>

0800aa38 <__pow5mult>:
 800aa38:	2303      	movs	r3, #3
 800aa3a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa3c:	4013      	ands	r3, r2
 800aa3e:	0005      	movs	r5, r0
 800aa40:	000e      	movs	r6, r1
 800aa42:	0014      	movs	r4, r2
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d008      	beq.n	800aa5a <__pow5mult+0x22>
 800aa48:	4922      	ldr	r1, [pc, #136]	; (800aad4 <__pow5mult+0x9c>)
 800aa4a:	3b01      	subs	r3, #1
 800aa4c:	009a      	lsls	r2, r3, #2
 800aa4e:	5852      	ldr	r2, [r2, r1]
 800aa50:	2300      	movs	r3, #0
 800aa52:	0031      	movs	r1, r6
 800aa54:	f7ff fed1 	bl	800a7fa <__multadd>
 800aa58:	0006      	movs	r6, r0
 800aa5a:	10a3      	asrs	r3, r4, #2
 800aa5c:	9301      	str	r3, [sp, #4]
 800aa5e:	d036      	beq.n	800aace <__pow5mult+0x96>
 800aa60:	6a6c      	ldr	r4, [r5, #36]	; 0x24
 800aa62:	2c00      	cmp	r4, #0
 800aa64:	d107      	bne.n	800aa76 <__pow5mult+0x3e>
 800aa66:	2010      	movs	r0, #16
 800aa68:	f7ff fe46 	bl	800a6f8 <malloc>
 800aa6c:	6268      	str	r0, [r5, #36]	; 0x24
 800aa6e:	6044      	str	r4, [r0, #4]
 800aa70:	6084      	str	r4, [r0, #8]
 800aa72:	6004      	str	r4, [r0, #0]
 800aa74:	60c4      	str	r4, [r0, #12]
 800aa76:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 800aa78:	68bc      	ldr	r4, [r7, #8]
 800aa7a:	2c00      	cmp	r4, #0
 800aa7c:	d107      	bne.n	800aa8e <__pow5mult+0x56>
 800aa7e:	4916      	ldr	r1, [pc, #88]	; (800aad8 <__pow5mult+0xa0>)
 800aa80:	0028      	movs	r0, r5
 800aa82:	f7ff ff41 	bl	800a908 <__i2b>
 800aa86:	2300      	movs	r3, #0
 800aa88:	0004      	movs	r4, r0
 800aa8a:	60b8      	str	r0, [r7, #8]
 800aa8c:	6003      	str	r3, [r0, #0]
 800aa8e:	2201      	movs	r2, #1
 800aa90:	9b01      	ldr	r3, [sp, #4]
 800aa92:	4213      	tst	r3, r2
 800aa94:	d00a      	beq.n	800aaac <__pow5mult+0x74>
 800aa96:	0031      	movs	r1, r6
 800aa98:	0022      	movs	r2, r4
 800aa9a:	0028      	movs	r0, r5
 800aa9c:	f7ff ff3d 	bl	800a91a <__multiply>
 800aaa0:	0007      	movs	r7, r0
 800aaa2:	0031      	movs	r1, r6
 800aaa4:	0028      	movs	r0, r5
 800aaa6:	f7ff fe8f 	bl	800a7c8 <_Bfree>
 800aaaa:	003e      	movs	r6, r7
 800aaac:	9b01      	ldr	r3, [sp, #4]
 800aaae:	105b      	asrs	r3, r3, #1
 800aab0:	9301      	str	r3, [sp, #4]
 800aab2:	d00c      	beq.n	800aace <__pow5mult+0x96>
 800aab4:	6820      	ldr	r0, [r4, #0]
 800aab6:	2800      	cmp	r0, #0
 800aab8:	d107      	bne.n	800aaca <__pow5mult+0x92>
 800aaba:	0022      	movs	r2, r4
 800aabc:	0021      	movs	r1, r4
 800aabe:	0028      	movs	r0, r5
 800aac0:	f7ff ff2b 	bl	800a91a <__multiply>
 800aac4:	2300      	movs	r3, #0
 800aac6:	6020      	str	r0, [r4, #0]
 800aac8:	6003      	str	r3, [r0, #0]
 800aaca:	0004      	movs	r4, r0
 800aacc:	e7df      	b.n	800aa8e <__pow5mult+0x56>
 800aace:	0030      	movs	r0, r6
 800aad0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aad2:	46c0      	nop			; (mov r8, r8)
 800aad4:	0800c2f8 	.word	0x0800c2f8
 800aad8:	00000271 	.word	0x00000271

0800aadc <__lshift>:
 800aadc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aade:	000d      	movs	r5, r1
 800aae0:	0017      	movs	r7, r2
 800aae2:	692b      	ldr	r3, [r5, #16]
 800aae4:	1154      	asrs	r4, r2, #5
 800aae6:	b085      	sub	sp, #20
 800aae8:	18e3      	adds	r3, r4, r3
 800aaea:	9301      	str	r3, [sp, #4]
 800aaec:	3301      	adds	r3, #1
 800aaee:	9300      	str	r3, [sp, #0]
 800aaf0:	6849      	ldr	r1, [r1, #4]
 800aaf2:	68ab      	ldr	r3, [r5, #8]
 800aaf4:	9002      	str	r0, [sp, #8]
 800aaf6:	9a00      	ldr	r2, [sp, #0]
 800aaf8:	4293      	cmp	r3, r2
 800aafa:	db35      	blt.n	800ab68 <__lshift+0x8c>
 800aafc:	9802      	ldr	r0, [sp, #8]
 800aafe:	f7ff fe2b 	bl	800a758 <_Balloc>
 800ab02:	2300      	movs	r3, #0
 800ab04:	0002      	movs	r2, r0
 800ab06:	0006      	movs	r6, r0
 800ab08:	0019      	movs	r1, r3
 800ab0a:	3214      	adds	r2, #20
 800ab0c:	42a3      	cmp	r3, r4
 800ab0e:	db2e      	blt.n	800ab6e <__lshift+0x92>
 800ab10:	43e3      	mvns	r3, r4
 800ab12:	17db      	asrs	r3, r3, #31
 800ab14:	401c      	ands	r4, r3
 800ab16:	002b      	movs	r3, r5
 800ab18:	00a4      	lsls	r4, r4, #2
 800ab1a:	1914      	adds	r4, r2, r4
 800ab1c:	692a      	ldr	r2, [r5, #16]
 800ab1e:	3314      	adds	r3, #20
 800ab20:	0092      	lsls	r2, r2, #2
 800ab22:	189a      	adds	r2, r3, r2
 800ab24:	4694      	mov	ip, r2
 800ab26:	221f      	movs	r2, #31
 800ab28:	4017      	ands	r7, r2
 800ab2a:	d024      	beq.n	800ab76 <__lshift+0x9a>
 800ab2c:	3201      	adds	r2, #1
 800ab2e:	1bd2      	subs	r2, r2, r7
 800ab30:	9203      	str	r2, [sp, #12]
 800ab32:	2200      	movs	r2, #0
 800ab34:	6819      	ldr	r1, [r3, #0]
 800ab36:	0020      	movs	r0, r4
 800ab38:	40b9      	lsls	r1, r7
 800ab3a:	430a      	orrs	r2, r1
 800ab3c:	c404      	stmia	r4!, {r2}
 800ab3e:	cb04      	ldmia	r3!, {r2}
 800ab40:	9903      	ldr	r1, [sp, #12]
 800ab42:	40ca      	lsrs	r2, r1
 800ab44:	459c      	cmp	ip, r3
 800ab46:	d8f5      	bhi.n	800ab34 <__lshift+0x58>
 800ab48:	6042      	str	r2, [r0, #4]
 800ab4a:	2a00      	cmp	r2, #0
 800ab4c:	d002      	beq.n	800ab54 <__lshift+0x78>
 800ab4e:	9b01      	ldr	r3, [sp, #4]
 800ab50:	3302      	adds	r3, #2
 800ab52:	9300      	str	r3, [sp, #0]
 800ab54:	9b00      	ldr	r3, [sp, #0]
 800ab56:	9802      	ldr	r0, [sp, #8]
 800ab58:	3b01      	subs	r3, #1
 800ab5a:	6133      	str	r3, [r6, #16]
 800ab5c:	0029      	movs	r1, r5
 800ab5e:	f7ff fe33 	bl	800a7c8 <_Bfree>
 800ab62:	0030      	movs	r0, r6
 800ab64:	b005      	add	sp, #20
 800ab66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab68:	3101      	adds	r1, #1
 800ab6a:	005b      	lsls	r3, r3, #1
 800ab6c:	e7c3      	b.n	800aaf6 <__lshift+0x1a>
 800ab6e:	0098      	lsls	r0, r3, #2
 800ab70:	5011      	str	r1, [r2, r0]
 800ab72:	3301      	adds	r3, #1
 800ab74:	e7ca      	b.n	800ab0c <__lshift+0x30>
 800ab76:	cb04      	ldmia	r3!, {r2}
 800ab78:	c404      	stmia	r4!, {r2}
 800ab7a:	459c      	cmp	ip, r3
 800ab7c:	d8fb      	bhi.n	800ab76 <__lshift+0x9a>
 800ab7e:	e7e9      	b.n	800ab54 <__lshift+0x78>

0800ab80 <__mcmp>:
 800ab80:	690a      	ldr	r2, [r1, #16]
 800ab82:	6903      	ldr	r3, [r0, #16]
 800ab84:	b530      	push	{r4, r5, lr}
 800ab86:	1a9b      	subs	r3, r3, r2
 800ab88:	d10d      	bne.n	800aba6 <__mcmp+0x26>
 800ab8a:	0092      	lsls	r2, r2, #2
 800ab8c:	3014      	adds	r0, #20
 800ab8e:	3114      	adds	r1, #20
 800ab90:	1884      	adds	r4, r0, r2
 800ab92:	1889      	adds	r1, r1, r2
 800ab94:	3c04      	subs	r4, #4
 800ab96:	3904      	subs	r1, #4
 800ab98:	6825      	ldr	r5, [r4, #0]
 800ab9a:	680a      	ldr	r2, [r1, #0]
 800ab9c:	4295      	cmp	r5, r2
 800ab9e:	d004      	beq.n	800abaa <__mcmp+0x2a>
 800aba0:	2301      	movs	r3, #1
 800aba2:	4295      	cmp	r5, r2
 800aba4:	d304      	bcc.n	800abb0 <__mcmp+0x30>
 800aba6:	0018      	movs	r0, r3
 800aba8:	bd30      	pop	{r4, r5, pc}
 800abaa:	42a0      	cmp	r0, r4
 800abac:	d3f2      	bcc.n	800ab94 <__mcmp+0x14>
 800abae:	e7fa      	b.n	800aba6 <__mcmp+0x26>
 800abb0:	425b      	negs	r3, r3
 800abb2:	e7f8      	b.n	800aba6 <__mcmp+0x26>

0800abb4 <__mdiff>:
 800abb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800abb6:	000d      	movs	r5, r1
 800abb8:	b085      	sub	sp, #20
 800abba:	0007      	movs	r7, r0
 800abbc:	0011      	movs	r1, r2
 800abbe:	0028      	movs	r0, r5
 800abc0:	0014      	movs	r4, r2
 800abc2:	f7ff ffdd 	bl	800ab80 <__mcmp>
 800abc6:	1e06      	subs	r6, r0, #0
 800abc8:	d108      	bne.n	800abdc <__mdiff+0x28>
 800abca:	0001      	movs	r1, r0
 800abcc:	0038      	movs	r0, r7
 800abce:	f7ff fdc3 	bl	800a758 <_Balloc>
 800abd2:	2301      	movs	r3, #1
 800abd4:	6146      	str	r6, [r0, #20]
 800abd6:	6103      	str	r3, [r0, #16]
 800abd8:	b005      	add	sp, #20
 800abda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abdc:	2301      	movs	r3, #1
 800abde:	9301      	str	r3, [sp, #4]
 800abe0:	2800      	cmp	r0, #0
 800abe2:	db04      	blt.n	800abee <__mdiff+0x3a>
 800abe4:	0023      	movs	r3, r4
 800abe6:	002c      	movs	r4, r5
 800abe8:	001d      	movs	r5, r3
 800abea:	2300      	movs	r3, #0
 800abec:	9301      	str	r3, [sp, #4]
 800abee:	6861      	ldr	r1, [r4, #4]
 800abf0:	0038      	movs	r0, r7
 800abf2:	f7ff fdb1 	bl	800a758 <_Balloc>
 800abf6:	002f      	movs	r7, r5
 800abf8:	2200      	movs	r2, #0
 800abfa:	9b01      	ldr	r3, [sp, #4]
 800abfc:	6926      	ldr	r6, [r4, #16]
 800abfe:	60c3      	str	r3, [r0, #12]
 800ac00:	3414      	adds	r4, #20
 800ac02:	00b3      	lsls	r3, r6, #2
 800ac04:	18e3      	adds	r3, r4, r3
 800ac06:	9302      	str	r3, [sp, #8]
 800ac08:	692b      	ldr	r3, [r5, #16]
 800ac0a:	3714      	adds	r7, #20
 800ac0c:	009b      	lsls	r3, r3, #2
 800ac0e:	18fb      	adds	r3, r7, r3
 800ac10:	9303      	str	r3, [sp, #12]
 800ac12:	0003      	movs	r3, r0
 800ac14:	4694      	mov	ip, r2
 800ac16:	3314      	adds	r3, #20
 800ac18:	cc20      	ldmia	r4!, {r5}
 800ac1a:	cf04      	ldmia	r7!, {r2}
 800ac1c:	9201      	str	r2, [sp, #4]
 800ac1e:	b2aa      	uxth	r2, r5
 800ac20:	4494      	add	ip, r2
 800ac22:	466a      	mov	r2, sp
 800ac24:	4661      	mov	r1, ip
 800ac26:	8892      	ldrh	r2, [r2, #4]
 800ac28:	0c2d      	lsrs	r5, r5, #16
 800ac2a:	1a8a      	subs	r2, r1, r2
 800ac2c:	9901      	ldr	r1, [sp, #4]
 800ac2e:	0c09      	lsrs	r1, r1, #16
 800ac30:	1a69      	subs	r1, r5, r1
 800ac32:	1415      	asrs	r5, r2, #16
 800ac34:	1949      	adds	r1, r1, r5
 800ac36:	140d      	asrs	r5, r1, #16
 800ac38:	b292      	uxth	r2, r2
 800ac3a:	0409      	lsls	r1, r1, #16
 800ac3c:	430a      	orrs	r2, r1
 800ac3e:	601a      	str	r2, [r3, #0]
 800ac40:	9a03      	ldr	r2, [sp, #12]
 800ac42:	46ac      	mov	ip, r5
 800ac44:	3304      	adds	r3, #4
 800ac46:	42ba      	cmp	r2, r7
 800ac48:	d8e6      	bhi.n	800ac18 <__mdiff+0x64>
 800ac4a:	9902      	ldr	r1, [sp, #8]
 800ac4c:	001a      	movs	r2, r3
 800ac4e:	428c      	cmp	r4, r1
 800ac50:	d305      	bcc.n	800ac5e <__mdiff+0xaa>
 800ac52:	3a04      	subs	r2, #4
 800ac54:	6813      	ldr	r3, [r2, #0]
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d00e      	beq.n	800ac78 <__mdiff+0xc4>
 800ac5a:	6106      	str	r6, [r0, #16]
 800ac5c:	e7bc      	b.n	800abd8 <__mdiff+0x24>
 800ac5e:	cc04      	ldmia	r4!, {r2}
 800ac60:	b291      	uxth	r1, r2
 800ac62:	4461      	add	r1, ip
 800ac64:	140d      	asrs	r5, r1, #16
 800ac66:	0c12      	lsrs	r2, r2, #16
 800ac68:	1952      	adds	r2, r2, r5
 800ac6a:	1415      	asrs	r5, r2, #16
 800ac6c:	b289      	uxth	r1, r1
 800ac6e:	0412      	lsls	r2, r2, #16
 800ac70:	430a      	orrs	r2, r1
 800ac72:	46ac      	mov	ip, r5
 800ac74:	c304      	stmia	r3!, {r2}
 800ac76:	e7e8      	b.n	800ac4a <__mdiff+0x96>
 800ac78:	3e01      	subs	r6, #1
 800ac7a:	e7ea      	b.n	800ac52 <__mdiff+0x9e>

0800ac7c <__d2b>:
 800ac7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac7e:	001d      	movs	r5, r3
 800ac80:	2101      	movs	r1, #1
 800ac82:	0014      	movs	r4, r2
 800ac84:	9f08      	ldr	r7, [sp, #32]
 800ac86:	f7ff fd67 	bl	800a758 <_Balloc>
 800ac8a:	032b      	lsls	r3, r5, #12
 800ac8c:	006d      	lsls	r5, r5, #1
 800ac8e:	0006      	movs	r6, r0
 800ac90:	0b1b      	lsrs	r3, r3, #12
 800ac92:	0d6d      	lsrs	r5, r5, #21
 800ac94:	d124      	bne.n	800ace0 <__d2b+0x64>
 800ac96:	9301      	str	r3, [sp, #4]
 800ac98:	2c00      	cmp	r4, #0
 800ac9a:	d027      	beq.n	800acec <__d2b+0x70>
 800ac9c:	4668      	mov	r0, sp
 800ac9e:	9400      	str	r4, [sp, #0]
 800aca0:	f7ff fe03 	bl	800a8aa <__lo0bits>
 800aca4:	9c00      	ldr	r4, [sp, #0]
 800aca6:	2800      	cmp	r0, #0
 800aca8:	d01e      	beq.n	800ace8 <__d2b+0x6c>
 800acaa:	9b01      	ldr	r3, [sp, #4]
 800acac:	2120      	movs	r1, #32
 800acae:	001a      	movs	r2, r3
 800acb0:	1a09      	subs	r1, r1, r0
 800acb2:	408a      	lsls	r2, r1
 800acb4:	40c3      	lsrs	r3, r0
 800acb6:	4322      	orrs	r2, r4
 800acb8:	6172      	str	r2, [r6, #20]
 800acba:	9301      	str	r3, [sp, #4]
 800acbc:	9c01      	ldr	r4, [sp, #4]
 800acbe:	61b4      	str	r4, [r6, #24]
 800acc0:	1e63      	subs	r3, r4, #1
 800acc2:	419c      	sbcs	r4, r3
 800acc4:	3401      	adds	r4, #1
 800acc6:	6134      	str	r4, [r6, #16]
 800acc8:	2d00      	cmp	r5, #0
 800acca:	d018      	beq.n	800acfe <__d2b+0x82>
 800accc:	4b12      	ldr	r3, [pc, #72]	; (800ad18 <__d2b+0x9c>)
 800acce:	18ed      	adds	r5, r5, r3
 800acd0:	2335      	movs	r3, #53	; 0x35
 800acd2:	182d      	adds	r5, r5, r0
 800acd4:	603d      	str	r5, [r7, #0]
 800acd6:	1a18      	subs	r0, r3, r0
 800acd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800acda:	6018      	str	r0, [r3, #0]
 800acdc:	0030      	movs	r0, r6
 800acde:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800ace0:	2280      	movs	r2, #128	; 0x80
 800ace2:	0352      	lsls	r2, r2, #13
 800ace4:	4313      	orrs	r3, r2
 800ace6:	e7d6      	b.n	800ac96 <__d2b+0x1a>
 800ace8:	6174      	str	r4, [r6, #20]
 800acea:	e7e7      	b.n	800acbc <__d2b+0x40>
 800acec:	a801      	add	r0, sp, #4
 800acee:	f7ff fddc 	bl	800a8aa <__lo0bits>
 800acf2:	2401      	movs	r4, #1
 800acf4:	9b01      	ldr	r3, [sp, #4]
 800acf6:	6134      	str	r4, [r6, #16]
 800acf8:	6173      	str	r3, [r6, #20]
 800acfa:	3020      	adds	r0, #32
 800acfc:	e7e4      	b.n	800acc8 <__d2b+0x4c>
 800acfe:	4b07      	ldr	r3, [pc, #28]	; (800ad1c <__d2b+0xa0>)
 800ad00:	18c0      	adds	r0, r0, r3
 800ad02:	4b07      	ldr	r3, [pc, #28]	; (800ad20 <__d2b+0xa4>)
 800ad04:	6038      	str	r0, [r7, #0]
 800ad06:	18e3      	adds	r3, r4, r3
 800ad08:	009b      	lsls	r3, r3, #2
 800ad0a:	18f3      	adds	r3, r6, r3
 800ad0c:	6958      	ldr	r0, [r3, #20]
 800ad0e:	f7ff fdb2 	bl	800a876 <__hi0bits>
 800ad12:	0164      	lsls	r4, r4, #5
 800ad14:	1a20      	subs	r0, r4, r0
 800ad16:	e7df      	b.n	800acd8 <__d2b+0x5c>
 800ad18:	fffffbcd 	.word	0xfffffbcd
 800ad1c:	fffffbce 	.word	0xfffffbce
 800ad20:	3fffffff 	.word	0x3fffffff

0800ad24 <_calloc_r>:
 800ad24:	434a      	muls	r2, r1
 800ad26:	b570      	push	{r4, r5, r6, lr}
 800ad28:	0011      	movs	r1, r2
 800ad2a:	0014      	movs	r4, r2
 800ad2c:	f000 f852 	bl	800add4 <_malloc_r>
 800ad30:	1e05      	subs	r5, r0, #0
 800ad32:	d003      	beq.n	800ad3c <_calloc_r+0x18>
 800ad34:	0022      	movs	r2, r4
 800ad36:	2100      	movs	r1, #0
 800ad38:	f7fe f94a 	bl	8008fd0 <memset>
 800ad3c:	0028      	movs	r0, r5
 800ad3e:	bd70      	pop	{r4, r5, r6, pc}

0800ad40 <_free_r>:
 800ad40:	b570      	push	{r4, r5, r6, lr}
 800ad42:	0005      	movs	r5, r0
 800ad44:	2900      	cmp	r1, #0
 800ad46:	d010      	beq.n	800ad6a <_free_r+0x2a>
 800ad48:	1f0c      	subs	r4, r1, #4
 800ad4a:	6823      	ldr	r3, [r4, #0]
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	da00      	bge.n	800ad52 <_free_r+0x12>
 800ad50:	18e4      	adds	r4, r4, r3
 800ad52:	0028      	movs	r0, r5
 800ad54:	f000 fa2d 	bl	800b1b2 <__malloc_lock>
 800ad58:	4a1d      	ldr	r2, [pc, #116]	; (800add0 <_free_r+0x90>)
 800ad5a:	6813      	ldr	r3, [r2, #0]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d105      	bne.n	800ad6c <_free_r+0x2c>
 800ad60:	6063      	str	r3, [r4, #4]
 800ad62:	6014      	str	r4, [r2, #0]
 800ad64:	0028      	movs	r0, r5
 800ad66:	f000 fa25 	bl	800b1b4 <__malloc_unlock>
 800ad6a:	bd70      	pop	{r4, r5, r6, pc}
 800ad6c:	42a3      	cmp	r3, r4
 800ad6e:	d909      	bls.n	800ad84 <_free_r+0x44>
 800ad70:	6821      	ldr	r1, [r4, #0]
 800ad72:	1860      	adds	r0, r4, r1
 800ad74:	4283      	cmp	r3, r0
 800ad76:	d1f3      	bne.n	800ad60 <_free_r+0x20>
 800ad78:	6818      	ldr	r0, [r3, #0]
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	1841      	adds	r1, r0, r1
 800ad7e:	6021      	str	r1, [r4, #0]
 800ad80:	e7ee      	b.n	800ad60 <_free_r+0x20>
 800ad82:	0013      	movs	r3, r2
 800ad84:	685a      	ldr	r2, [r3, #4]
 800ad86:	2a00      	cmp	r2, #0
 800ad88:	d001      	beq.n	800ad8e <_free_r+0x4e>
 800ad8a:	42a2      	cmp	r2, r4
 800ad8c:	d9f9      	bls.n	800ad82 <_free_r+0x42>
 800ad8e:	6819      	ldr	r1, [r3, #0]
 800ad90:	1858      	adds	r0, r3, r1
 800ad92:	42a0      	cmp	r0, r4
 800ad94:	d10b      	bne.n	800adae <_free_r+0x6e>
 800ad96:	6820      	ldr	r0, [r4, #0]
 800ad98:	1809      	adds	r1, r1, r0
 800ad9a:	1858      	adds	r0, r3, r1
 800ad9c:	6019      	str	r1, [r3, #0]
 800ad9e:	4282      	cmp	r2, r0
 800ada0:	d1e0      	bne.n	800ad64 <_free_r+0x24>
 800ada2:	6810      	ldr	r0, [r2, #0]
 800ada4:	6852      	ldr	r2, [r2, #4]
 800ada6:	1841      	adds	r1, r0, r1
 800ada8:	6019      	str	r1, [r3, #0]
 800adaa:	605a      	str	r2, [r3, #4]
 800adac:	e7da      	b.n	800ad64 <_free_r+0x24>
 800adae:	42a0      	cmp	r0, r4
 800adb0:	d902      	bls.n	800adb8 <_free_r+0x78>
 800adb2:	230c      	movs	r3, #12
 800adb4:	602b      	str	r3, [r5, #0]
 800adb6:	e7d5      	b.n	800ad64 <_free_r+0x24>
 800adb8:	6821      	ldr	r1, [r4, #0]
 800adba:	1860      	adds	r0, r4, r1
 800adbc:	4282      	cmp	r2, r0
 800adbe:	d103      	bne.n	800adc8 <_free_r+0x88>
 800adc0:	6810      	ldr	r0, [r2, #0]
 800adc2:	6852      	ldr	r2, [r2, #4]
 800adc4:	1841      	adds	r1, r0, r1
 800adc6:	6021      	str	r1, [r4, #0]
 800adc8:	6062      	str	r2, [r4, #4]
 800adca:	605c      	str	r4, [r3, #4]
 800adcc:	e7ca      	b.n	800ad64 <_free_r+0x24>
 800adce:	46c0      	nop			; (mov r8, r8)
 800add0:	200002fc 	.word	0x200002fc

0800add4 <_malloc_r>:
 800add4:	2303      	movs	r3, #3
 800add6:	b570      	push	{r4, r5, r6, lr}
 800add8:	1ccd      	adds	r5, r1, #3
 800adda:	439d      	bics	r5, r3
 800addc:	3508      	adds	r5, #8
 800adde:	0006      	movs	r6, r0
 800ade0:	2d0c      	cmp	r5, #12
 800ade2:	d21e      	bcs.n	800ae22 <_malloc_r+0x4e>
 800ade4:	250c      	movs	r5, #12
 800ade6:	42a9      	cmp	r1, r5
 800ade8:	d81d      	bhi.n	800ae26 <_malloc_r+0x52>
 800adea:	0030      	movs	r0, r6
 800adec:	f000 f9e1 	bl	800b1b2 <__malloc_lock>
 800adf0:	4a25      	ldr	r2, [pc, #148]	; (800ae88 <_malloc_r+0xb4>)
 800adf2:	6814      	ldr	r4, [r2, #0]
 800adf4:	0021      	movs	r1, r4
 800adf6:	2900      	cmp	r1, #0
 800adf8:	d119      	bne.n	800ae2e <_malloc_r+0x5a>
 800adfa:	4c24      	ldr	r4, [pc, #144]	; (800ae8c <_malloc_r+0xb8>)
 800adfc:	6823      	ldr	r3, [r4, #0]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d103      	bne.n	800ae0a <_malloc_r+0x36>
 800ae02:	0030      	movs	r0, r6
 800ae04:	f000 f9a4 	bl	800b150 <_sbrk_r>
 800ae08:	6020      	str	r0, [r4, #0]
 800ae0a:	0029      	movs	r1, r5
 800ae0c:	0030      	movs	r0, r6
 800ae0e:	f000 f99f 	bl	800b150 <_sbrk_r>
 800ae12:	1c43      	adds	r3, r0, #1
 800ae14:	d12b      	bne.n	800ae6e <_malloc_r+0x9a>
 800ae16:	230c      	movs	r3, #12
 800ae18:	0030      	movs	r0, r6
 800ae1a:	6033      	str	r3, [r6, #0]
 800ae1c:	f000 f9ca 	bl	800b1b4 <__malloc_unlock>
 800ae20:	e003      	b.n	800ae2a <_malloc_r+0x56>
 800ae22:	2d00      	cmp	r5, #0
 800ae24:	dadf      	bge.n	800ade6 <_malloc_r+0x12>
 800ae26:	230c      	movs	r3, #12
 800ae28:	6033      	str	r3, [r6, #0]
 800ae2a:	2000      	movs	r0, #0
 800ae2c:	bd70      	pop	{r4, r5, r6, pc}
 800ae2e:	680b      	ldr	r3, [r1, #0]
 800ae30:	1b5b      	subs	r3, r3, r5
 800ae32:	d419      	bmi.n	800ae68 <_malloc_r+0x94>
 800ae34:	2b0b      	cmp	r3, #11
 800ae36:	d903      	bls.n	800ae40 <_malloc_r+0x6c>
 800ae38:	600b      	str	r3, [r1, #0]
 800ae3a:	18cc      	adds	r4, r1, r3
 800ae3c:	6025      	str	r5, [r4, #0]
 800ae3e:	e003      	b.n	800ae48 <_malloc_r+0x74>
 800ae40:	684b      	ldr	r3, [r1, #4]
 800ae42:	428c      	cmp	r4, r1
 800ae44:	d10d      	bne.n	800ae62 <_malloc_r+0x8e>
 800ae46:	6013      	str	r3, [r2, #0]
 800ae48:	0030      	movs	r0, r6
 800ae4a:	f000 f9b3 	bl	800b1b4 <__malloc_unlock>
 800ae4e:	0020      	movs	r0, r4
 800ae50:	2207      	movs	r2, #7
 800ae52:	300b      	adds	r0, #11
 800ae54:	1d23      	adds	r3, r4, #4
 800ae56:	4390      	bics	r0, r2
 800ae58:	1ac3      	subs	r3, r0, r3
 800ae5a:	d0e7      	beq.n	800ae2c <_malloc_r+0x58>
 800ae5c:	425a      	negs	r2, r3
 800ae5e:	50e2      	str	r2, [r4, r3]
 800ae60:	e7e4      	b.n	800ae2c <_malloc_r+0x58>
 800ae62:	6063      	str	r3, [r4, #4]
 800ae64:	000c      	movs	r4, r1
 800ae66:	e7ef      	b.n	800ae48 <_malloc_r+0x74>
 800ae68:	000c      	movs	r4, r1
 800ae6a:	6849      	ldr	r1, [r1, #4]
 800ae6c:	e7c3      	b.n	800adf6 <_malloc_r+0x22>
 800ae6e:	2303      	movs	r3, #3
 800ae70:	1cc4      	adds	r4, r0, #3
 800ae72:	439c      	bics	r4, r3
 800ae74:	42a0      	cmp	r0, r4
 800ae76:	d0e1      	beq.n	800ae3c <_malloc_r+0x68>
 800ae78:	1a21      	subs	r1, r4, r0
 800ae7a:	0030      	movs	r0, r6
 800ae7c:	f000 f968 	bl	800b150 <_sbrk_r>
 800ae80:	1c43      	adds	r3, r0, #1
 800ae82:	d1db      	bne.n	800ae3c <_malloc_r+0x68>
 800ae84:	e7c7      	b.n	800ae16 <_malloc_r+0x42>
 800ae86:	46c0      	nop			; (mov r8, r8)
 800ae88:	200002fc 	.word	0x200002fc
 800ae8c:	20000300 	.word	0x20000300

0800ae90 <__ssputs_r>:
 800ae90:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ae92:	688e      	ldr	r6, [r1, #8]
 800ae94:	b085      	sub	sp, #20
 800ae96:	0007      	movs	r7, r0
 800ae98:	000c      	movs	r4, r1
 800ae9a:	9203      	str	r2, [sp, #12]
 800ae9c:	9301      	str	r3, [sp, #4]
 800ae9e:	429e      	cmp	r6, r3
 800aea0:	d83c      	bhi.n	800af1c <__ssputs_r+0x8c>
 800aea2:	2390      	movs	r3, #144	; 0x90
 800aea4:	898a      	ldrh	r2, [r1, #12]
 800aea6:	00db      	lsls	r3, r3, #3
 800aea8:	421a      	tst	r2, r3
 800aeaa:	d034      	beq.n	800af16 <__ssputs_r+0x86>
 800aeac:	2503      	movs	r5, #3
 800aeae:	6909      	ldr	r1, [r1, #16]
 800aeb0:	6823      	ldr	r3, [r4, #0]
 800aeb2:	1a5b      	subs	r3, r3, r1
 800aeb4:	9302      	str	r3, [sp, #8]
 800aeb6:	6963      	ldr	r3, [r4, #20]
 800aeb8:	9802      	ldr	r0, [sp, #8]
 800aeba:	435d      	muls	r5, r3
 800aebc:	0feb      	lsrs	r3, r5, #31
 800aebe:	195d      	adds	r5, r3, r5
 800aec0:	9b01      	ldr	r3, [sp, #4]
 800aec2:	106d      	asrs	r5, r5, #1
 800aec4:	3301      	adds	r3, #1
 800aec6:	181b      	adds	r3, r3, r0
 800aec8:	42ab      	cmp	r3, r5
 800aeca:	d900      	bls.n	800aece <__ssputs_r+0x3e>
 800aecc:	001d      	movs	r5, r3
 800aece:	0553      	lsls	r3, r2, #21
 800aed0:	d532      	bpl.n	800af38 <__ssputs_r+0xa8>
 800aed2:	0029      	movs	r1, r5
 800aed4:	0038      	movs	r0, r7
 800aed6:	f7ff ff7d 	bl	800add4 <_malloc_r>
 800aeda:	1e06      	subs	r6, r0, #0
 800aedc:	d109      	bne.n	800aef2 <__ssputs_r+0x62>
 800aede:	230c      	movs	r3, #12
 800aee0:	603b      	str	r3, [r7, #0]
 800aee2:	2340      	movs	r3, #64	; 0x40
 800aee4:	2001      	movs	r0, #1
 800aee6:	89a2      	ldrh	r2, [r4, #12]
 800aee8:	4240      	negs	r0, r0
 800aeea:	4313      	orrs	r3, r2
 800aeec:	81a3      	strh	r3, [r4, #12]
 800aeee:	b005      	add	sp, #20
 800aef0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aef2:	9a02      	ldr	r2, [sp, #8]
 800aef4:	6921      	ldr	r1, [r4, #16]
 800aef6:	f7ff fc26 	bl	800a746 <memcpy>
 800aefa:	89a3      	ldrh	r3, [r4, #12]
 800aefc:	4a14      	ldr	r2, [pc, #80]	; (800af50 <__ssputs_r+0xc0>)
 800aefe:	401a      	ands	r2, r3
 800af00:	2380      	movs	r3, #128	; 0x80
 800af02:	4313      	orrs	r3, r2
 800af04:	81a3      	strh	r3, [r4, #12]
 800af06:	9b02      	ldr	r3, [sp, #8]
 800af08:	6126      	str	r6, [r4, #16]
 800af0a:	18f6      	adds	r6, r6, r3
 800af0c:	6026      	str	r6, [r4, #0]
 800af0e:	6165      	str	r5, [r4, #20]
 800af10:	9e01      	ldr	r6, [sp, #4]
 800af12:	1aed      	subs	r5, r5, r3
 800af14:	60a5      	str	r5, [r4, #8]
 800af16:	9b01      	ldr	r3, [sp, #4]
 800af18:	429e      	cmp	r6, r3
 800af1a:	d900      	bls.n	800af1e <__ssputs_r+0x8e>
 800af1c:	9e01      	ldr	r6, [sp, #4]
 800af1e:	0032      	movs	r2, r6
 800af20:	9903      	ldr	r1, [sp, #12]
 800af22:	6820      	ldr	r0, [r4, #0]
 800af24:	f000 f932 	bl	800b18c <memmove>
 800af28:	68a3      	ldr	r3, [r4, #8]
 800af2a:	2000      	movs	r0, #0
 800af2c:	1b9b      	subs	r3, r3, r6
 800af2e:	60a3      	str	r3, [r4, #8]
 800af30:	6823      	ldr	r3, [r4, #0]
 800af32:	199e      	adds	r6, r3, r6
 800af34:	6026      	str	r6, [r4, #0]
 800af36:	e7da      	b.n	800aeee <__ssputs_r+0x5e>
 800af38:	002a      	movs	r2, r5
 800af3a:	0038      	movs	r0, r7
 800af3c:	f000 f93b 	bl	800b1b6 <_realloc_r>
 800af40:	1e06      	subs	r6, r0, #0
 800af42:	d1e0      	bne.n	800af06 <__ssputs_r+0x76>
 800af44:	6921      	ldr	r1, [r4, #16]
 800af46:	0038      	movs	r0, r7
 800af48:	f7ff fefa 	bl	800ad40 <_free_r>
 800af4c:	e7c7      	b.n	800aede <__ssputs_r+0x4e>
 800af4e:	46c0      	nop			; (mov r8, r8)
 800af50:	fffffb7f 	.word	0xfffffb7f

0800af54 <_svfiprintf_r>:
 800af54:	b5f0      	push	{r4, r5, r6, r7, lr}
 800af56:	b0a1      	sub	sp, #132	; 0x84
 800af58:	9003      	str	r0, [sp, #12]
 800af5a:	001d      	movs	r5, r3
 800af5c:	898b      	ldrh	r3, [r1, #12]
 800af5e:	000f      	movs	r7, r1
 800af60:	0016      	movs	r6, r2
 800af62:	061b      	lsls	r3, r3, #24
 800af64:	d511      	bpl.n	800af8a <_svfiprintf_r+0x36>
 800af66:	690b      	ldr	r3, [r1, #16]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d10e      	bne.n	800af8a <_svfiprintf_r+0x36>
 800af6c:	2140      	movs	r1, #64	; 0x40
 800af6e:	f7ff ff31 	bl	800add4 <_malloc_r>
 800af72:	6038      	str	r0, [r7, #0]
 800af74:	6138      	str	r0, [r7, #16]
 800af76:	2800      	cmp	r0, #0
 800af78:	d105      	bne.n	800af86 <_svfiprintf_r+0x32>
 800af7a:	230c      	movs	r3, #12
 800af7c:	9a03      	ldr	r2, [sp, #12]
 800af7e:	3801      	subs	r0, #1
 800af80:	6013      	str	r3, [r2, #0]
 800af82:	b021      	add	sp, #132	; 0x84
 800af84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af86:	2340      	movs	r3, #64	; 0x40
 800af88:	617b      	str	r3, [r7, #20]
 800af8a:	2300      	movs	r3, #0
 800af8c:	ac08      	add	r4, sp, #32
 800af8e:	6163      	str	r3, [r4, #20]
 800af90:	3320      	adds	r3, #32
 800af92:	7663      	strb	r3, [r4, #25]
 800af94:	3310      	adds	r3, #16
 800af96:	76a3      	strb	r3, [r4, #26]
 800af98:	9507      	str	r5, [sp, #28]
 800af9a:	0035      	movs	r5, r6
 800af9c:	782b      	ldrb	r3, [r5, #0]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d001      	beq.n	800afa6 <_svfiprintf_r+0x52>
 800afa2:	2b25      	cmp	r3, #37	; 0x25
 800afa4:	d146      	bne.n	800b034 <_svfiprintf_r+0xe0>
 800afa6:	1bab      	subs	r3, r5, r6
 800afa8:	9305      	str	r3, [sp, #20]
 800afaa:	d00c      	beq.n	800afc6 <_svfiprintf_r+0x72>
 800afac:	0032      	movs	r2, r6
 800afae:	0039      	movs	r1, r7
 800afb0:	9803      	ldr	r0, [sp, #12]
 800afb2:	f7ff ff6d 	bl	800ae90 <__ssputs_r>
 800afb6:	1c43      	adds	r3, r0, #1
 800afb8:	d100      	bne.n	800afbc <_svfiprintf_r+0x68>
 800afba:	e0ae      	b.n	800b11a <_svfiprintf_r+0x1c6>
 800afbc:	6962      	ldr	r2, [r4, #20]
 800afbe:	9b05      	ldr	r3, [sp, #20]
 800afc0:	4694      	mov	ip, r2
 800afc2:	4463      	add	r3, ip
 800afc4:	6163      	str	r3, [r4, #20]
 800afc6:	782b      	ldrb	r3, [r5, #0]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d100      	bne.n	800afce <_svfiprintf_r+0x7a>
 800afcc:	e0a5      	b.n	800b11a <_svfiprintf_r+0x1c6>
 800afce:	2201      	movs	r2, #1
 800afd0:	2300      	movs	r3, #0
 800afd2:	4252      	negs	r2, r2
 800afd4:	6062      	str	r2, [r4, #4]
 800afd6:	a904      	add	r1, sp, #16
 800afd8:	3254      	adds	r2, #84	; 0x54
 800afda:	1852      	adds	r2, r2, r1
 800afdc:	1c6e      	adds	r6, r5, #1
 800afde:	6023      	str	r3, [r4, #0]
 800afe0:	60e3      	str	r3, [r4, #12]
 800afe2:	60a3      	str	r3, [r4, #8]
 800afe4:	7013      	strb	r3, [r2, #0]
 800afe6:	65a3      	str	r3, [r4, #88]	; 0x58
 800afe8:	7831      	ldrb	r1, [r6, #0]
 800afea:	2205      	movs	r2, #5
 800afec:	4853      	ldr	r0, [pc, #332]	; (800b13c <_svfiprintf_r+0x1e8>)
 800afee:	f7ff fb9f 	bl	800a730 <memchr>
 800aff2:	1c75      	adds	r5, r6, #1
 800aff4:	2800      	cmp	r0, #0
 800aff6:	d11f      	bne.n	800b038 <_svfiprintf_r+0xe4>
 800aff8:	6822      	ldr	r2, [r4, #0]
 800affa:	06d3      	lsls	r3, r2, #27
 800affc:	d504      	bpl.n	800b008 <_svfiprintf_r+0xb4>
 800affe:	2353      	movs	r3, #83	; 0x53
 800b000:	a904      	add	r1, sp, #16
 800b002:	185b      	adds	r3, r3, r1
 800b004:	2120      	movs	r1, #32
 800b006:	7019      	strb	r1, [r3, #0]
 800b008:	0713      	lsls	r3, r2, #28
 800b00a:	d504      	bpl.n	800b016 <_svfiprintf_r+0xc2>
 800b00c:	2353      	movs	r3, #83	; 0x53
 800b00e:	a904      	add	r1, sp, #16
 800b010:	185b      	adds	r3, r3, r1
 800b012:	212b      	movs	r1, #43	; 0x2b
 800b014:	7019      	strb	r1, [r3, #0]
 800b016:	7833      	ldrb	r3, [r6, #0]
 800b018:	2b2a      	cmp	r3, #42	; 0x2a
 800b01a:	d016      	beq.n	800b04a <_svfiprintf_r+0xf6>
 800b01c:	0035      	movs	r5, r6
 800b01e:	2100      	movs	r1, #0
 800b020:	200a      	movs	r0, #10
 800b022:	68e3      	ldr	r3, [r4, #12]
 800b024:	782a      	ldrb	r2, [r5, #0]
 800b026:	1c6e      	adds	r6, r5, #1
 800b028:	3a30      	subs	r2, #48	; 0x30
 800b02a:	2a09      	cmp	r2, #9
 800b02c:	d94e      	bls.n	800b0cc <_svfiprintf_r+0x178>
 800b02e:	2900      	cmp	r1, #0
 800b030:	d018      	beq.n	800b064 <_svfiprintf_r+0x110>
 800b032:	e010      	b.n	800b056 <_svfiprintf_r+0x102>
 800b034:	3501      	adds	r5, #1
 800b036:	e7b1      	b.n	800af9c <_svfiprintf_r+0x48>
 800b038:	4b40      	ldr	r3, [pc, #256]	; (800b13c <_svfiprintf_r+0x1e8>)
 800b03a:	6822      	ldr	r2, [r4, #0]
 800b03c:	1ac0      	subs	r0, r0, r3
 800b03e:	2301      	movs	r3, #1
 800b040:	4083      	lsls	r3, r0
 800b042:	4313      	orrs	r3, r2
 800b044:	6023      	str	r3, [r4, #0]
 800b046:	002e      	movs	r6, r5
 800b048:	e7ce      	b.n	800afe8 <_svfiprintf_r+0x94>
 800b04a:	9b07      	ldr	r3, [sp, #28]
 800b04c:	1d19      	adds	r1, r3, #4
 800b04e:	681b      	ldr	r3, [r3, #0]
 800b050:	9107      	str	r1, [sp, #28]
 800b052:	2b00      	cmp	r3, #0
 800b054:	db01      	blt.n	800b05a <_svfiprintf_r+0x106>
 800b056:	930b      	str	r3, [sp, #44]	; 0x2c
 800b058:	e004      	b.n	800b064 <_svfiprintf_r+0x110>
 800b05a:	425b      	negs	r3, r3
 800b05c:	60e3      	str	r3, [r4, #12]
 800b05e:	2302      	movs	r3, #2
 800b060:	4313      	orrs	r3, r2
 800b062:	6023      	str	r3, [r4, #0]
 800b064:	782b      	ldrb	r3, [r5, #0]
 800b066:	2b2e      	cmp	r3, #46	; 0x2e
 800b068:	d10a      	bne.n	800b080 <_svfiprintf_r+0x12c>
 800b06a:	786b      	ldrb	r3, [r5, #1]
 800b06c:	2b2a      	cmp	r3, #42	; 0x2a
 800b06e:	d135      	bne.n	800b0dc <_svfiprintf_r+0x188>
 800b070:	9b07      	ldr	r3, [sp, #28]
 800b072:	3502      	adds	r5, #2
 800b074:	1d1a      	adds	r2, r3, #4
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	9207      	str	r2, [sp, #28]
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	db2b      	blt.n	800b0d6 <_svfiprintf_r+0x182>
 800b07e:	9309      	str	r3, [sp, #36]	; 0x24
 800b080:	4e2f      	ldr	r6, [pc, #188]	; (800b140 <_svfiprintf_r+0x1ec>)
 800b082:	7829      	ldrb	r1, [r5, #0]
 800b084:	2203      	movs	r2, #3
 800b086:	0030      	movs	r0, r6
 800b088:	f7ff fb52 	bl	800a730 <memchr>
 800b08c:	2800      	cmp	r0, #0
 800b08e:	d006      	beq.n	800b09e <_svfiprintf_r+0x14a>
 800b090:	2340      	movs	r3, #64	; 0x40
 800b092:	1b80      	subs	r0, r0, r6
 800b094:	4083      	lsls	r3, r0
 800b096:	6822      	ldr	r2, [r4, #0]
 800b098:	3501      	adds	r5, #1
 800b09a:	4313      	orrs	r3, r2
 800b09c:	6023      	str	r3, [r4, #0]
 800b09e:	7829      	ldrb	r1, [r5, #0]
 800b0a0:	2206      	movs	r2, #6
 800b0a2:	4828      	ldr	r0, [pc, #160]	; (800b144 <_svfiprintf_r+0x1f0>)
 800b0a4:	1c6e      	adds	r6, r5, #1
 800b0a6:	7621      	strb	r1, [r4, #24]
 800b0a8:	f7ff fb42 	bl	800a730 <memchr>
 800b0ac:	2800      	cmp	r0, #0
 800b0ae:	d03c      	beq.n	800b12a <_svfiprintf_r+0x1d6>
 800b0b0:	4b25      	ldr	r3, [pc, #148]	; (800b148 <_svfiprintf_r+0x1f4>)
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d125      	bne.n	800b102 <_svfiprintf_r+0x1ae>
 800b0b6:	2207      	movs	r2, #7
 800b0b8:	9b07      	ldr	r3, [sp, #28]
 800b0ba:	3307      	adds	r3, #7
 800b0bc:	4393      	bics	r3, r2
 800b0be:	3308      	adds	r3, #8
 800b0c0:	9307      	str	r3, [sp, #28]
 800b0c2:	6963      	ldr	r3, [r4, #20]
 800b0c4:	9a04      	ldr	r2, [sp, #16]
 800b0c6:	189b      	adds	r3, r3, r2
 800b0c8:	6163      	str	r3, [r4, #20]
 800b0ca:	e766      	b.n	800af9a <_svfiprintf_r+0x46>
 800b0cc:	4343      	muls	r3, r0
 800b0ce:	2101      	movs	r1, #1
 800b0d0:	189b      	adds	r3, r3, r2
 800b0d2:	0035      	movs	r5, r6
 800b0d4:	e7a6      	b.n	800b024 <_svfiprintf_r+0xd0>
 800b0d6:	2301      	movs	r3, #1
 800b0d8:	425b      	negs	r3, r3
 800b0da:	e7d0      	b.n	800b07e <_svfiprintf_r+0x12a>
 800b0dc:	2300      	movs	r3, #0
 800b0de:	200a      	movs	r0, #10
 800b0e0:	001a      	movs	r2, r3
 800b0e2:	3501      	adds	r5, #1
 800b0e4:	6063      	str	r3, [r4, #4]
 800b0e6:	7829      	ldrb	r1, [r5, #0]
 800b0e8:	1c6e      	adds	r6, r5, #1
 800b0ea:	3930      	subs	r1, #48	; 0x30
 800b0ec:	2909      	cmp	r1, #9
 800b0ee:	d903      	bls.n	800b0f8 <_svfiprintf_r+0x1a4>
 800b0f0:	2b00      	cmp	r3, #0
 800b0f2:	d0c5      	beq.n	800b080 <_svfiprintf_r+0x12c>
 800b0f4:	9209      	str	r2, [sp, #36]	; 0x24
 800b0f6:	e7c3      	b.n	800b080 <_svfiprintf_r+0x12c>
 800b0f8:	4342      	muls	r2, r0
 800b0fa:	2301      	movs	r3, #1
 800b0fc:	1852      	adds	r2, r2, r1
 800b0fe:	0035      	movs	r5, r6
 800b100:	e7f1      	b.n	800b0e6 <_svfiprintf_r+0x192>
 800b102:	ab07      	add	r3, sp, #28
 800b104:	9300      	str	r3, [sp, #0]
 800b106:	003a      	movs	r2, r7
 800b108:	4b10      	ldr	r3, [pc, #64]	; (800b14c <_svfiprintf_r+0x1f8>)
 800b10a:	0021      	movs	r1, r4
 800b10c:	9803      	ldr	r0, [sp, #12]
 800b10e:	f7fe f803 	bl	8009118 <_printf_float>
 800b112:	9004      	str	r0, [sp, #16]
 800b114:	9b04      	ldr	r3, [sp, #16]
 800b116:	3301      	adds	r3, #1
 800b118:	d1d3      	bne.n	800b0c2 <_svfiprintf_r+0x16e>
 800b11a:	89bb      	ldrh	r3, [r7, #12]
 800b11c:	980d      	ldr	r0, [sp, #52]	; 0x34
 800b11e:	065b      	lsls	r3, r3, #25
 800b120:	d400      	bmi.n	800b124 <_svfiprintf_r+0x1d0>
 800b122:	e72e      	b.n	800af82 <_svfiprintf_r+0x2e>
 800b124:	2001      	movs	r0, #1
 800b126:	4240      	negs	r0, r0
 800b128:	e72b      	b.n	800af82 <_svfiprintf_r+0x2e>
 800b12a:	ab07      	add	r3, sp, #28
 800b12c:	9300      	str	r3, [sp, #0]
 800b12e:	003a      	movs	r2, r7
 800b130:	4b06      	ldr	r3, [pc, #24]	; (800b14c <_svfiprintf_r+0x1f8>)
 800b132:	0021      	movs	r1, r4
 800b134:	9803      	ldr	r0, [sp, #12]
 800b136:	f7fe faa9 	bl	800968c <_printf_i>
 800b13a:	e7ea      	b.n	800b112 <_svfiprintf_r+0x1be>
 800b13c:	0800c304 	.word	0x0800c304
 800b140:	0800c30a 	.word	0x0800c30a
 800b144:	0800c30e 	.word	0x0800c30e
 800b148:	08009119 	.word	0x08009119
 800b14c:	0800ae91 	.word	0x0800ae91

0800b150 <_sbrk_r>:
 800b150:	2300      	movs	r3, #0
 800b152:	b570      	push	{r4, r5, r6, lr}
 800b154:	4c06      	ldr	r4, [pc, #24]	; (800b170 <_sbrk_r+0x20>)
 800b156:	0005      	movs	r5, r0
 800b158:	0008      	movs	r0, r1
 800b15a:	6023      	str	r3, [r4, #0]
 800b15c:	f000 f85a 	bl	800b214 <_sbrk>
 800b160:	1c43      	adds	r3, r0, #1
 800b162:	d103      	bne.n	800b16c <_sbrk_r+0x1c>
 800b164:	6823      	ldr	r3, [r4, #0]
 800b166:	2b00      	cmp	r3, #0
 800b168:	d000      	beq.n	800b16c <_sbrk_r+0x1c>
 800b16a:	602b      	str	r3, [r5, #0]
 800b16c:	bd70      	pop	{r4, r5, r6, pc}
 800b16e:	46c0      	nop			; (mov r8, r8)
 800b170:	200006b8 	.word	0x200006b8

0800b174 <__ascii_wctomb>:
 800b174:	1e0b      	subs	r3, r1, #0
 800b176:	d004      	beq.n	800b182 <__ascii_wctomb+0xe>
 800b178:	2aff      	cmp	r2, #255	; 0xff
 800b17a:	d904      	bls.n	800b186 <__ascii_wctomb+0x12>
 800b17c:	238a      	movs	r3, #138	; 0x8a
 800b17e:	6003      	str	r3, [r0, #0]
 800b180:	3b8b      	subs	r3, #139	; 0x8b
 800b182:	0018      	movs	r0, r3
 800b184:	4770      	bx	lr
 800b186:	700a      	strb	r2, [r1, #0]
 800b188:	2301      	movs	r3, #1
 800b18a:	e7fa      	b.n	800b182 <__ascii_wctomb+0xe>

0800b18c <memmove>:
 800b18c:	b510      	push	{r4, lr}
 800b18e:	4288      	cmp	r0, r1
 800b190:	d902      	bls.n	800b198 <memmove+0xc>
 800b192:	188b      	adds	r3, r1, r2
 800b194:	4298      	cmp	r0, r3
 800b196:	d303      	bcc.n	800b1a0 <memmove+0x14>
 800b198:	2300      	movs	r3, #0
 800b19a:	e007      	b.n	800b1ac <memmove+0x20>
 800b19c:	5c8b      	ldrb	r3, [r1, r2]
 800b19e:	5483      	strb	r3, [r0, r2]
 800b1a0:	3a01      	subs	r2, #1
 800b1a2:	d2fb      	bcs.n	800b19c <memmove+0x10>
 800b1a4:	bd10      	pop	{r4, pc}
 800b1a6:	5ccc      	ldrb	r4, [r1, r3]
 800b1a8:	54c4      	strb	r4, [r0, r3]
 800b1aa:	3301      	adds	r3, #1
 800b1ac:	429a      	cmp	r2, r3
 800b1ae:	d1fa      	bne.n	800b1a6 <memmove+0x1a>
 800b1b0:	e7f8      	b.n	800b1a4 <memmove+0x18>

0800b1b2 <__malloc_lock>:
 800b1b2:	4770      	bx	lr

0800b1b4 <__malloc_unlock>:
 800b1b4:	4770      	bx	lr

0800b1b6 <_realloc_r>:
 800b1b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1b8:	0007      	movs	r7, r0
 800b1ba:	000d      	movs	r5, r1
 800b1bc:	0016      	movs	r6, r2
 800b1be:	2900      	cmp	r1, #0
 800b1c0:	d105      	bne.n	800b1ce <_realloc_r+0x18>
 800b1c2:	0011      	movs	r1, r2
 800b1c4:	f7ff fe06 	bl	800add4 <_malloc_r>
 800b1c8:	0004      	movs	r4, r0
 800b1ca:	0020      	movs	r0, r4
 800b1cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b1ce:	2a00      	cmp	r2, #0
 800b1d0:	d103      	bne.n	800b1da <_realloc_r+0x24>
 800b1d2:	f7ff fdb5 	bl	800ad40 <_free_r>
 800b1d6:	0034      	movs	r4, r6
 800b1d8:	e7f7      	b.n	800b1ca <_realloc_r+0x14>
 800b1da:	f000 f812 	bl	800b202 <_malloc_usable_size_r>
 800b1de:	002c      	movs	r4, r5
 800b1e0:	42b0      	cmp	r0, r6
 800b1e2:	d2f2      	bcs.n	800b1ca <_realloc_r+0x14>
 800b1e4:	0031      	movs	r1, r6
 800b1e6:	0038      	movs	r0, r7
 800b1e8:	f7ff fdf4 	bl	800add4 <_malloc_r>
 800b1ec:	1e04      	subs	r4, r0, #0
 800b1ee:	d0ec      	beq.n	800b1ca <_realloc_r+0x14>
 800b1f0:	0029      	movs	r1, r5
 800b1f2:	0032      	movs	r2, r6
 800b1f4:	f7ff faa7 	bl	800a746 <memcpy>
 800b1f8:	0029      	movs	r1, r5
 800b1fa:	0038      	movs	r0, r7
 800b1fc:	f7ff fda0 	bl	800ad40 <_free_r>
 800b200:	e7e3      	b.n	800b1ca <_realloc_r+0x14>

0800b202 <_malloc_usable_size_r>:
 800b202:	1f0b      	subs	r3, r1, #4
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	1f18      	subs	r0, r3, #4
 800b208:	2b00      	cmp	r3, #0
 800b20a:	da01      	bge.n	800b210 <_malloc_usable_size_r+0xe>
 800b20c:	580b      	ldr	r3, [r1, r0]
 800b20e:	18c0      	adds	r0, r0, r3
 800b210:	4770      	bx	lr
	...

0800b214 <_sbrk>:
 800b214:	4b05      	ldr	r3, [pc, #20]	; (800b22c <_sbrk+0x18>)
 800b216:	0002      	movs	r2, r0
 800b218:	6819      	ldr	r1, [r3, #0]
 800b21a:	2900      	cmp	r1, #0
 800b21c:	d101      	bne.n	800b222 <_sbrk+0xe>
 800b21e:	4904      	ldr	r1, [pc, #16]	; (800b230 <_sbrk+0x1c>)
 800b220:	6019      	str	r1, [r3, #0]
 800b222:	6818      	ldr	r0, [r3, #0]
 800b224:	1882      	adds	r2, r0, r2
 800b226:	601a      	str	r2, [r3, #0]
 800b228:	4770      	bx	lr
 800b22a:	46c0      	nop			; (mov r8, r8)
 800b22c:	20000304 	.word	0x20000304
 800b230:	200006c0 	.word	0x200006c0

0800b234 <_init>:
 800b234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b236:	46c0      	nop			; (mov r8, r8)
 800b238:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b23a:	bc08      	pop	{r3}
 800b23c:	469e      	mov	lr, r3
 800b23e:	4770      	bx	lr

0800b240 <_fini>:
 800b240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b242:	46c0      	nop			; (mov r8, r8)
 800b244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b246:	bc08      	pop	{r3}
 800b248:	469e      	mov	lr, r3
 800b24a:	4770      	bx	lr
