<html>
<style>
 html, body { font-family: sans-serif; line-height: 1.6; }
 table.wikitable { background-color: #f8f9fa; color: #222; font-size: 85%; margin: 1em 0; border: 1px solid #a2a9b1; border-collapse: collapse; }
 table.wikitable > tr > th, table.wikitable > * > tr > th { background-color: #eaecf0; text-align: center; }
 table.wikitable > tr > th, table.wikitable > tr > td, table.wikitable > * > tr > th, table.wikitable > * > tr > td { border: 1px solid #a2a9b1; padding: 0.2em 0.4em; }
</style>
<body>
<div class="mw-parser-output"><h2><span id="PADAUK_FPPA_core_devices_.2816_bit.29"></span><span class="mw-headline" id="PADAUK_FPPA_core_devices_(16_bit)">PADAUK FPPA core devices (16 bit)</span></h2>
<p>These devices feature a 16-bit wide code memory. Byte order is little endian.
</p>
<table class="wikitable" style="text-align:center">
<caption>16-bit FPPA instruction set
</caption>
<tbody><tr>
<th>Hex</th>
<th>1<br>5</th>
<th>1<br>4</th>
<th>1<br>3</th>
<th>1<br>2</th>
<th>1<br>1</th>
<th>1<br>0</th>
<th><br>9</th>
<th><br>8</th>
<th><br>7</th>
<th><br>6</th>
<th><br>5</th>
<th><br>4</th>
<th><br>3</th>
<th><br>2</th>
<th><br>1</th>
<th><br>0</th>
<th>Mnemonic</th>
<th>ZF<br>?</th>
<th>CF<br>?</th>
<th>AC<br>?</th>
<th>OV<br>?</th>
<th>Description
</th></tr>
<tr>
<td colspan="23">
</td></tr>
<tr>
<td>0x0000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">NOP</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">No operation
</td></tr>
<tr>
<td>0x0006</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td align="left">?LDSPTL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← LowByte@CodeMem(WORD[SP])
</td></tr>
<tr>
<td>0x0007</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td align="left">?LDSPTH</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← HighByteB@Codemem(WORD[SP])
</td></tr>
<tr>
<td colspan="23">
</td></tr>
<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th colspan="4"><i>opcode</i></th>
<th colspan="6">Miscellaneous instructions
</th></tr>
<tr>
<td>0x0010</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">ADDC A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + CF
</td></tr>
<tr>
<td>0x0011</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td align="left">SUBC A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - CF
</td></tr>
<tr>
<td>0x0012</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">IZSN A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Increment A and skip next instruction if A is zero
</td></tr>
<tr>
<td>0x0013</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">DZSN A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Decrement A and skip next instruction if A is zero
</td></tr>
<tr>
<td>0x0014</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0015</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0016</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0017</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td align="left">PCADD A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Add A to PC
</td></tr>
<tr>
<td>0x0018</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">NOT A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← ~A
</td></tr>
<tr>
<td>0x0019</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td align="left">NEG A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← NEG(A)
</td></tr>
<tr>
<td>0x001A</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">SR A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← A &gt;&gt; 1
</td></tr>
<tr>
<td>0x001B</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">SL A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← A &lt;&lt; 1
</td></tr>
<tr>
<td>0x001C</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td align="left">SRC A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← CF:A &gt;&gt; 1
</td></tr>
<tr>
<td>0x001D</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td align="left">SLC A</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">A ← A:CF &lt;&lt; 1
</td></tr>
<tr>
<td>0x001E</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td align="left">SWAP A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Swap the high nibble and low nibble of A
</td></tr>
<tr>
<td>0x001F</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td align="left">DELAY A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Delay A+1 cycles, at end A ← 0
</td></tr>
<tr>
<td colspan="23">
</td></tr>
<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th colspan="4"><i>opcode</i></th>
<th colspan="6">Miscellaneous instructions
</th></tr>
<tr>
<td>0x0030</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">WDRESET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Reset Watchdog timer
</td></tr>
<tr>
<td>0x0031</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0032</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">PUSHAF</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Push A and flags to stack
</td></tr>
<tr>
<td>0x0033</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">POPAF</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Pop A and flags from stack
</td></tr>
<tr>
<td>0x0034</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x0035</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td align="left">RESET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Reset the whole chip
</td></tr>
<tr>
<td>0x0036</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td align="left">STOPSYS</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">System halt (OSC disabled)
</td></tr>
<tr>
<td>0x0037</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td align="left">STOPEXE</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">CPU halt (OSC active to output clock, SYSCLK disabled to save power)
</td></tr>
<tr>
<td>0x0038</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td align="left">ENGINT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Global interrupt enbale
</td></tr>
<tr>
<td>0x0039</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td align="left">DISGINT</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Global interrupt disable
</td></tr>
<tr>
<td>0x003A</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td align="left">RET</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Return from subroutine
</td></tr>
<tr>
<td>0x003B</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td align="left">RETI</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Return from interrupt
</td></tr>
<tr>
<td>0x003C</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td align="left">MUL</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Multiply (if available)
</td></tr>
<tr>
<td>0x003D</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x003E</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td>0x003F</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>?</i>
</td></tr>
<tr>
<td colspan="23">
</td></tr>
<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th colspan="6"></th>
<th colspan="6">Miscellaneous instructions
</th></tr>
<tr>
<td>0x004.<br>0x005.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>k</td>
<td>k</td>
<td>k</td>
<td>k</td>
<td>k</td>
<td align="left">PMODE k</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Set PMODE k
</td></tr>
<tr>
<td>0x0060</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>n</td>
<td>n</td>
<td>n</td>
<td>n</td>
<td align="left">POPWPC n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Pop word PC(core n) from stack
</td></tr>
<tr>
<td>0x0070</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>n</td>
<td>n</td>
<td>n</td>
<td>n</td>
<td align="left">PUSHWPC n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Push word PC(core n) to stack
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th colspan="2"><i>c</i></th>
<th colspan="6"><i>6-bit IO addr</i></th>
<th colspan="6">Operations with A and IO
</th></tr>
<tr>
<td>0x008.<br>...<br>0x00B.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="6"><i>IO</i></td>
<td align="left">MOV IO, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">IO ← A
</td></tr>
<tr>
<td>0x00C.<br>...<br>0x00F.</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="6"><i>IO</i></td>
<td align="left">MOV A, IO</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← IO
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th colspan="3"><i>opcode</i></th>
<th colspan="9"><i>9-bit MEM addr</i></th>
<th colspan="6">16 bit memory operations
</th></tr>
<tr>
<td>0x02..<br>0x03..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td>0</td>
<td align="left">STT16 M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← Timer16 (last bit of M set to 0, M must be word aligned)
</td></tr>
<tr>
<td>0x02..<br>0x03..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td>1</td>
<td align="left">LDT16 M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Timer16 ← M (last bit of M set to 1, M must be word aligned)
</td></tr>
<tr>
<td>0x04..<br>0x05..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td>0</td>
<td align="left">POPW M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Pop word from stack to memory M (last bit of M set to 0, M must be word aligned)
</td></tr>
<tr>
<td>0x05..<br>0x05..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td>1</td>
<td align="left">PUSHW M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Push word from memory M to stack (last bit of M set to 1, M must be word aligned)
</td></tr>
<tr>
<td>0x06..<br>0x07..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td>0</td>
<td align="left">IGOTO M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">TODO (last bit of M set to 0, M must be word aligned)
</td></tr>
<tr>
<td>0x06..<br>0x07..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td>1</td>
<td align="left">ICALL M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">TODO (last bit of M set to 1, M must be word aligned)
</td></tr>
<tr>
<td>0x08..<br>0x09..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td>0</td>
<td align="left">IDXM M, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">[M] ← A (last bit of M set to 0, M must be word aligned), 2 cycles
</td></tr>
<tr>
<td>0x08..<br>0x09..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>M</i></td>
<td>1</td>
<td align="left">IDXM A, M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← [M] (last bit of M set to 1, M must be word aligned), 2 cycles
</td></tr>
<tr>
<td>0x0A..<br>0x0B..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td>0</td>
<td align="left">LDTABL M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← LowByte@CodeMem(M) (last bit of M set to 0, M must be word aligned), 2 cycles
</td></tr>
<tr>
<td>0x0A..<br>0x0B..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>M</i></td>
<td>1</td>
<td align="left">LDTABH M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← HighByte@CodeMem(M) (last bit of M set to 1, M must be word aligned), 2 cycles
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th>1</th>
<th><i>c</i></th>
<th colspan="8"><i>8-bit immediate</i></th>
<th colspan="6">Operations with 8-bit literal
</th></tr>
<tr>
<td>0x0E..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">DELAY <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Delay k+1 cycles, at end A ← 0
</td></tr>
<tr>
<td>0x0F..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">RET <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← k and return from subroutine
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>0</th>
<th><i>c</i></th>
<th colspan="6"><i>6-bit IO addr</i></th>
<th colspan="6">Operations with A and IO
</th></tr>
<tr>
<td>0x1000<br>...<br>0x103F</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="6"><i>IO</i></td>
<td align="left">XOR IO, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">IO ← IO ^ A
</td></tr>
<tr>
<td>0x1040<br>...<br>0x107F</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="6"><i>IO</i></td>
<td align="left">XOR A, IO</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A ^ IO
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th>1</th>
<th><i>c</i></th>
<th colspan="9"><i>9-bit MEM addr</i></th>
<th colspan="6">Operations with A and memory
</th></tr>
<tr>
<td>0x14..<br>0x15..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">CNEQSN M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if M is not equal to A (flags changed according to (M-A))
</td></tr>
<tr>
<td>0x16..<br>0x17..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">CNEQSN A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if M is not equal to A (flags changed according to (A-M))
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>1</th>
<th colspan="3"><i>opcode</i></th>
<th colspan="8"><i>8-bit immediate</i></th>
<th colspan="6">Operations with A and 8-bit literal
</th></tr>
<tr>
<td>0x18..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">ADD A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + k
</td></tr>
<tr>
<td>0x19..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">SUB A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - k
</td></tr>
<tr>
<td>0x1A..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">CEQSN A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if A equals k
</td></tr>
<tr>
<td>0x1B..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">CNEQSN A, <i>k</i></td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if A not equals k
</td></tr>
<tr>
<td>0x1C..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">AND A, <i>k</i></td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A &amp; k
</td></tr>
<tr>
<td>0x1D..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">OR A, <i>k</i></td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A | k
</td></tr>
<tr>
<td>0x1E..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="8"><i>k</i></td>
<td align="left">XOR A, <i>k</i></td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A ^ k
</td></tr>
<tr>
<td>0x1F..</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="8"><i>k</i></td>
<td align="left">MOV A, <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← k
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th>1</th>
<th>0</th>
<th colspan="3"><i>c</i></th>
<th colspan="3"><i>bit pos</i></th>
<th colspan="6"><i>6-bit IO addr</i></th>
<th colspan="6">Bit operations with IO
</th></tr>
<tr>
<td>0x20..<br>0x21..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="6"><i>IO</i></td>
<td align="left">T0SN IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of IO and skip next instruction if clear
</td></tr>
<tr>
<td>0x22..<br>0x23..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="6"><i>IO</i></td>
<td align="left">T1SN IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of IO and skip next instruction if set
</td></tr>
<tr>
<td>0x24..<br>0x25..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="6"><i>IO</i></td>
<td align="left">SET0 IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Clear bit n of IO
</td></tr>
<tr>
<td>0x26..<br>0x27..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="6"><i>IO</i></td>
<td align="left">SET1 IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Set bit n of IO
</td></tr>
<tr>
<td>0x28..<br>0x29..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="6"><i>IO</i></td>
<td align="left">TOG IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Toggle bit n of IO
</td></tr>
<tr>
<td>0x2A..<br>0x2B..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="6"><i>IO</i></td>
<td align="left">WAIT0 IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Stop execution until bit n of IO is low
</td></tr>
<tr>
<td>0x2C..<br>0x2D..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="6"><i>IO</i></td>
<td align="left">WAIT1 IO.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Stop execution until bit n of IO is high
</td></tr>
<tr>
<td>0x2E..<br>0x2F..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="6"><i>IO</i></td>
<td align="left">SWAPC IO.n</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">Swap bit IO.n with CF is high
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>0</th>
<th colspan="5"><i>opcode</i></th>
<th colspan="9"><i>9-bit MEM addr</i></th>
<th colspan="6">Operations with A and memory
</th></tr>
<tr>
<td>0x30..<br>0x31..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">NMOV A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← NEG(M)
</td></tr>
<tr>
<td>0x32..<br>0x33..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">NMOV M, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← NEG(A)
</td></tr>
<tr>
<td>0x34..<br>0x35..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">NADD A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← M + NEG(A)
</td></tr>
<tr>
<td>0x36..<br>0x37..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">NADD M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← NEG(M) + A
</td></tr>
<tr>
<td>0x38..<br>0x39..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">CEQSN A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if M is equal to A (flags changed according to (A-M))
</td></tr>
<tr>
<td>0x3A..<br>0x3B..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">CEQSN M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Skip next instruction if A is equal to M (flags changed according to (M-A))
</td></tr>
<tr>
<td>0x3C..<br>0x3D..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">COMP A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Compare A with M (flags changed according to (A-M))
</td></tr>
<tr>
<td>0x3E..<br>0x3F..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">COMP M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">Compare M with A (flags changed according to (M-A))
</td></tr>
<tr>
<td>0x40..<br>0x41..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">ADD M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + A
</td></tr>
<tr>
<td>0x42..<br>0x43..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">ADD A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + M
</td></tr>
<tr>
<td>0x44..<br>0x45..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">SUB M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - A
</td></tr>
<tr>
<td>0x46..<br>0x47..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">SUB A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - M
</td></tr>
<tr>
<td>0x48..<br>0x49..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">ADDC M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + A + CF
</td></tr>
<tr>
<td>0x4A..<br>0x4B..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">ADDC A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A + M + CF
</td></tr>
<tr>
<td>0x4C..<br>0x4D..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">SUBC M, A</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - A - CF
</td></tr>
<tr>
<td>0x4E..<br>0x4F..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">SUBC A, M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">A ← A - M - CF
</td></tr>
<tr>
<td>0x50..<br>0x51..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">AND M, A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← M &amp; A
</td></tr>
<tr>
<td>0x52..<br>0x53..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">AND A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A &amp; M
</td></tr>
<tr>
<td>0x54..<br>0x55..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">OR M, A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← M | A
</td></tr>
<tr>
<td>0x56..<br>0x57..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">OR A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A | M
</td></tr>
<tr>
<td>0x58..<br>0x59..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">XOR M, A</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← M ^ A
</td></tr>
<tr>
<td>0x5A..<br>0x5B..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">XOR A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← A ^ M
</td></tr>
<tr>
<td>0x5C..<br>0x5D..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">MOV M, A</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← A
</td></tr>
<tr>
<td>0x5E..<br>0x5F..</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">MOV A, M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">A ← M
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>0</th>
<th>1</th>
<th>1</th>
<th colspan="4"><i>opcode</i></th>
<th colspan="9"><i>9-bit MEM addr</i></th>
<th colspan="6">Operations with memory
</th></tr>
<tr>
<td>0x60..<br>0x61..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">ADDC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + CF
</td></tr>
<tr>
<td>0x62..<br>0x63..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">SUBC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - CF
</td></tr>
<tr>
<td>0x64..<br>0x65..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">IZSN M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + 1 , skip next instruction if M is 0
</td></tr>
<tr>
<td>0x66..<br>0x67..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">DZSN M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - 1 , skip next instruction if M is 0
</td></tr>
<tr>
<td>0x68..<br>0x69..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">INC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M + 1
</td></tr>
<tr>
<td>0x6A..<br>0x6B..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">DEC M</td>
<td>ZF</td>
<td>CF</td>
<td>AC</td>
<td>OV</td>
<td align="left">M ← M - 1
</td></tr>
<tr>
<td>0x6C..<br>0x6D..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">CLEAR M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← 0
</td></tr>
<tr>
<td>0x6E..<br>0x6F..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">XCH M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Exchange A with M
</td></tr>
<tr>
<td>0x70..<br>0x71..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">NOT M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← ~M
</td></tr>
<tr>
<td>0x72..<br>0x73..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">NEG M</td>
<td>ZF</td>
<td></td>
<td></td>
<td></td>
<td align="left">M ← NEG(M)
</td></tr>
<tr>
<td>0x73..<br>0x75..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">SR M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← M &gt;&gt; 1
</td></tr>
<tr>
<td>0x76..<br>0x77..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">SL M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← M &lt;&lt; 1
</td></tr>
<tr>
<td>0x78..<br>0x79..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td colspan="9"><i>M</i></td>
<td align="left">SRC M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← CF:M &gt;&gt; 1
</td></tr>
<tr>
<td>0x7A..<br>0x7B..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">SLC M</td>
<td></td>
<td>CF</td>
<td></td>
<td></td>
<td align="left">M ← M:CF &lt;&lt; 1
</td></tr>
<tr>
<td>0x7C..<br>0x7D..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">SWAP M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Swap the high nibble and low nibble of A
</td></tr>
<tr>
<td>0x7E..<br>0x7F..</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="9"><i>M</i></td>
<td align="left">DELAY M</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Delay M+1 cycles, at end A ← 0
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>1</th>
<th>0</th>
<th colspan="2"><i>c</i></th>
<th colspan="3"><i>bit pos</i></th>
<th colspan="9"><i>9-bit MEM addr</i></th>
<th colspan="6">Bit operations with memory
</th></tr>
<tr>
<td>0x8...</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="9"><i>M</i></td>
<td align="left">T0SN M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of memory M and skip next instruction if clear
</td></tr>
<tr>
<td>0x9...</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="9"><i>M</i></td>
<td align="left">T1SN M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Test bit n of memory M and skip next instruction if set
</td></tr>
<tr>
<td>0xA...</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td colspan="3"><i>n</i></td>
<td colspan="9"><i>M</i></td>
<td align="left">SET0 M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Clear bit n of memory M
</td></tr>
<tr>
<td>0xB...</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td colspan="3"><i>n</i></td>
<td colspan="9"><i>M</i></td>
<td align="left">SET1 M.n</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Set bit n of memory M
</td></tr>
<tr>
<td colspan="23">
</td></tr>

<tr>
<th></th>
<th>1</th>
<th>1</th>
<th><i>c</i></th>
<th colspan="13"><i>k</i></th>
<th colspan="6">Control transfers
</th></tr>
<tr>
<td>0xC000<br>...<br>0xDFFF</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td colspan="13"><i>k</i></td>
<td align="left">GOTO <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Jump to k (address in words, 2 cycles)
</td></tr>
<tr>
<td>0xE000<br>...<br>0xFFFF</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td colspan="13"><i>k</i></td>
<td align="left">CALL <i>k</i></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td align="left">Call subroutine k (address in words, 2 cycles)
</td></tr>
<tr>
<td colspan="23">
</td></tr>

</tbody></table>

</div>
</body>
</html>
