<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xcu200-fsgd2104-2-e" LaunchTime="1616341655">
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="design_1_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="design_1_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="design_1_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../u200_pciedma_mm/u200_pciedma_mm.srcs/sources_1/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1564412549"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../u200_pciedma_mm/u200_pciedma_mm.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v"/>
        <Attr Name="ImportTime" Val="1564412552"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/u200_pciedma_mm/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../u200_pciedma_mm/archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1565091034"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/u200_pciedma_mm/u200_pciedma_mm.sdk/test_accel/Debug/test_accel.elf">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../u200_pciedma_mm/u200_pciedma_mm.sdk/test_accel/Debug/test_accel.elf"/>
        <Attr Name="ImportTime" Val="1565252979"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Debug/test_accel.elf">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../u200_pciedma_mm_wip_0815/u200_pciedma_mm_wip_0815.sdk/test_accel/Debug/test_accel.elf"/>
        <Attr Name="ImportTime" Val="1565252979"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="ScopedToRef" Val="design_1"/>
        <Attr Name="ScopedToCell" Val="accelerator_0/microblaze_0"/>
        <Attr Name="IsVisible" Val="1"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/u200/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1566175952"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/ip/AXI_DNA_0/AXI_DNA_0.xci">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_2">
    <File Path="$PSRCDIR/constrs_2/imports/new/u200_bitstream_constraints.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../u200_pciedma/u200_pciedma.srcs/constrs_1/new/u200_bitstream_constraints.xdc"/>
        <Attr Name="ImportTime" Val="1562663208"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_2/new/ethash2.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../u200_pciedma_mm/u200_pciedma_mm/u200_pciedma_mm.srcs/constrs_2/new/ethash2.xdc"/>
        <Attr Name="ImportTime" Val="1565810018"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_2/imports/new/u200_bitstream_constraints.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/watson/dbg_hub_pre.tcl">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../dbg_hub_pre.tcl"/>
        <Attr Name="ImportTime" Val="1564128578"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
        <Attr Name="UsedInSteps" Val="impl_1;PLACE_DESIGN;TCL.PRE"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2018">
      <Desc>Higher performance designs, resource sharing is turned off, the global fanout guide is set to a lower number, FSM extraction forced to one-hot, LUT combining is disabled, equivalent registers are preserved, SRL are inferred  with a larger threshold</Desc>
    </StratHandle>
    <Step Id="synth_design">
      <Option Id="ShregMinSize">5</Option>
      <Option Id="RepFanoutThreshold">400</Option>
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="ResourceSharing">2</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xdma_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_ds_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_AXI_DNA_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_auto_pc_0"/>
</GenRun>
