$date
	Tue Sep 27 12:04:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0905 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo_0905 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#3
1"
#6
0"
#12
1!
#15
1"
#18
0"
#24
0!
#27
1"
#30
0"
#36
1!
#39
1"
#42
0"
#48
0!
#51
1"
#54
0"
#60
1!
#63
1"
#66
0"
#72
0!
#75
1"
#78
0"
#84
1!
#87
1"
#90
0"
#96
0!
#99
1"
#102
0"
#108
1!
#111
1"
#114
0"
#120
0!
#123
1"
#126
0"
#132
1!
#135
1"
#138
0"
#144
0!
#147
1"
#150
0"
#156
1!
#159
1"
#162
0"
#168
0!
#171
1"
#174
0"
#180
1!
#183
1"
#186
0"
#192
0!
#195
1"
#198
0"
#204
1!
#207
1"
#210
0"
#216
0!
#219
1"
#222
0"
#228
1!
#231
1"
#234
0"
#240
0!
#243
1"
#246
0"
#252
1!
#255
1"
#258
0"
#264
0!
#267
1"
#270
0"
#276
1!
#279
1"
#282
0"
#288
0!
#291
1"
#294
0"
#300
1!
#303
1"
#306
0"
#312
0!
#315
1"
#318
0"
#324
1!
#327
1"
#330
0"
#336
0!
#339
1"
#342
0"
#348
1!
#351
1"
#354
0"
#360
0!
#363
1"
#366
0"
#372
1!
#375
1"
#378
0"
#384
0!
#387
1"
#390
0"
#396
1!
#399
1"
#402
0"
#408
0!
#411
1"
#414
0"
#420
1!
#423
1"
#426
0"
#432
0!
#435
1"
#438
0"
#444
1!
#447
1"
#450
0"
#456
0!
#459
1"
#462
0"
#468
1!
#471
1"
#474
0"
#480
0!
