{
  "design": {
    "design_info": {
      "boundary_crc": "0x507FE74E507FE74E",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../lab5.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "bloc_0": "",
      "bloc_1": "",
      "bloc_2": ""
    },
    "ports": {
      "t": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "x": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "y": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "z": {
        "direction": "O",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "bloc_0": {
        "vlnv": "xilinx.com:module_ref:bloc:1.0",
        "xci_name": "design_1_bloc_0_0",
        "xci_path": "ip\\design_1_bloc_0_0\\design_1_bloc_0_0.xci",
        "inst_hier_path": "bloc_0",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "bloc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "c": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "bloc_1": {
        "vlnv": "xilinx.com:module_ref:bloc:1.0",
        "xci_name": "design_1_bloc_1_0",
        "xci_path": "ip\\design_1_bloc_1_0\\design_1_bloc_1_0.xci",
        "inst_hier_path": "bloc_1",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "bloc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "c": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      },
      "bloc_2": {
        "vlnv": "xilinx.com:module_ref:bloc:1.0",
        "xci_name": "design_1_bloc_2_0",
        "xci_path": "ip\\design_1_bloc_2_0\\design_1_bloc_2_0.xci",
        "inst_hier_path": "bloc_2",
        "reference_info": {
          "ref_type": "unknown",
          "ref_name": "bloc",
          "boundary_crc": "0x0"
        },
        "ports": {
          "a": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "b": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "c": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "x",
          "bloc_0/a"
        ]
      },
      "b_0_1": {
        "ports": [
          "t",
          "bloc_0/b"
        ]
      },
      "b_1_1": {
        "ports": [
          "y",
          "bloc_1/b"
        ]
      },
      "bloc_0_c": {
        "ports": [
          "bloc_0/c",
          "bloc_1/a",
          "bloc_2/a"
        ]
      },
      "bloc_1_c": {
        "ports": [
          "bloc_1/c",
          "bloc_2/b"
        ]
      },
      "bloc_2_c": {
        "ports": [
          "bloc_2/c",
          "z"
        ]
      }
    }
  }
}