{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1552835021579 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1552835021586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 18:03:41 2019 " "Processing started: Sun Mar 17 18:03:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1552835021586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835021586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0nano_embedding -c de0nano_embedding" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835021586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1552835022286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1552835022286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller_Unit " "Found entity 1: Controller_Unit" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_b.v 1 1 " "Found 1 design units, including 1 entities, in source file register_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_B " "Found entity 1: register_B" {  } { { "register_B.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_B.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_a.v 1 1 " "Found 1 design units, including 1 entities, in source file register_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_A " "Found entity 1: register_A" {  } { { "register_A.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/register_A.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_value_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_value_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Constant_Value_Generator " "Found entity 1: Constant_Value_Generator" {  } { { "Constant_Value_Generator.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Constant_Value_Generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALP " "Found entity 1: ALP" {  } { { "ALP.bdf" "" { Schematic "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/ALP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0nano_embedding.v 1 1 " "Found 1 design units, including 1 entities, in source file de0nano_embedding.v" { { "Info" "ISGN_ENTITY_NAME" "1 de0nano_embedding " "Found entity 1: de0nano_embedding" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1552835031825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031825 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "Controller_Unit Controller_Unit.v(26) " "Verilog HDL Parameter Declaration warning at Controller_Unit.v(26): Parameter Declaration in module \"Controller_Unit\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1552835031826 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0nano_embedding " "Elaborating entity \"de0nano_embedding\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1552835031877 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED de0nano_embedding.v(60) " "Output port \"LED\" at de0nano_embedding.v(60) has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 60 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552835031878 "|de0nano_embedding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller_Unit Controller_Unit:CONTROL " "Elaborating entity \"Controller_Unit\" for hierarchy \"Controller_Unit:CONTROL\"" {  } { { "de0nano_embedding.v" "CONTROL" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552835031888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(36) " "Verilog HDL assignment warning at Controller_Unit.v(36): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(41) " "Verilog HDL assignment warning at Controller_Unit.v(41): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LOAD Controller_Unit.v(45) " "Verilog HDL Always Construct warning at Controller_Unit.v(45): variable \"LOAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k Controller_Unit.v(45) " "Verilog HDL Always Construct warning at Controller_Unit.v(45): variable \"k\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "COMP Controller_Unit.v(45) " "Verilog HDL Always Construct warning at Controller_Unit.v(45): variable \"COMP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP Controller_Unit.v(46) " "Verilog HDL Always Construct warning at Controller_Unit.v(46): variable \"OP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(47) " "Verilog HDL assignment warning at Controller_Unit.v(47): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(48) " "Verilog HDL assignment warning at Controller_Unit.v(48): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(49) " "Verilog HDL assignment warning at Controller_Unit.v(49): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(50) " "Verilog HDL assignment warning at Controller_Unit.v(50): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(51) " "Verilog HDL assignment warning at Controller_Unit.v(51): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(52) " "Verilog HDL assignment warning at Controller_Unit.v(52): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(53) " "Verilog HDL assignment warning at Controller_Unit.v(53): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(54) " "Verilog HDL assignment warning at Controller_Unit.v(54): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(57) " "Verilog HDL assignment warning at Controller_Unit.v(57): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031890 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(61) " "Verilog HDL assignment warning at Controller_Unit.v(61): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(64) " "Verilog HDL Case Statement warning at Controller_Unit.v(64): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 64 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(77) " "Verilog HDL Case Statement warning at Controller_Unit.v(77): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 77 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(88) " "Verilog HDL Case Statement warning at Controller_Unit.v(88): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 88 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(92) " "Verilog HDL Case Statement warning at Controller_Unit.v(92): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 92 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(96) " "Verilog HDL Case Statement warning at Controller_Unit.v(96): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 96 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(112) " "Verilog HDL Case Statement warning at Controller_Unit.v(112): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 112 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(116) " "Verilog HDL Case Statement warning at Controller_Unit.v(116): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 116 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(125) " "Verilog HDL Case Statement warning at Controller_Unit.v(125): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 125 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(129) " "Verilog HDL Case Statement warning at Controller_Unit.v(129): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 129 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(136) " "Verilog HDL Case Statement warning at Controller_Unit.v(136): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 136 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(140) " "Verilog HDL Case Statement warning at Controller_Unit.v(140): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 140 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(144) " "Verilog HDL Case Statement warning at Controller_Unit.v(144): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 144 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(151) " "Verilog HDL Case Statement warning at Controller_Unit.v(151): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 151 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(158) " "Verilog HDL Case Statement warning at Controller_Unit.v(158): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 158 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(173) " "Verilog HDL Case Statement warning at Controller_Unit.v(173): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 173 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(188) " "Verilog HDL Case Statement warning at Controller_Unit.v(188): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 188 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(192) " "Verilog HDL Case Statement warning at Controller_Unit.v(192): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 192 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(201) " "Verilog HDL Case Statement warning at Controller_Unit.v(201): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 201 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(205) " "Verilog HDL Case Statement warning at Controller_Unit.v(205): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 205 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(211) " "Verilog HDL Case Statement warning at Controller_Unit.v(211): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 211 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 Controller_Unit.v(221) " "Verilog HDL assignment warning at Controller_Unit.v(221): truncated value with size 5 to match size of target (1)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LOAD Controller_Unit.v(245) " "Verilog HDL Always Construct warning at Controller_Unit.v(245): variable \"LOAD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k Controller_Unit.v(253) " "Verilog HDL Always Construct warning at Controller_Unit.v(253): variable \"k\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OP Controller_Unit.v(257) " "Verilog HDL Always Construct warning at Controller_Unit.v(257): variable \"OP\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 257 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1552835031891 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(266) " "Verilog HDL Case Statement warning at Controller_Unit.v(266): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 266 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(278) " "Verilog HDL Case Statement warning at Controller_Unit.v(278): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 278 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(314) " "Verilog HDL Case Statement warning at Controller_Unit.v(314): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 314 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(321) " "Verilog HDL Case Statement warning at Controller_Unit.v(321): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 321 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(328) " "Verilog HDL Case Statement warning at Controller_Unit.v(328): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 328 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(343) " "Verilog HDL Case Statement warning at Controller_Unit.v(343): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 343 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(352) " "Verilog HDL Case Statement warning at Controller_Unit.v(352): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 352 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(377) " "Verilog HDL Case Statement warning at Controller_Unit.v(377): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 377 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(386) " "Verilog HDL Case Statement warning at Controller_Unit.v(386): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 386 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(398) " "Verilog HDL Case Statement warning at Controller_Unit.v(398): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 398 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(405) " "Verilog HDL Case Statement warning at Controller_Unit.v(405): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 405 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(412) " "Verilog HDL Case Statement warning at Controller_Unit.v(412): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 412 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(419) " "Verilog HDL Case Statement warning at Controller_Unit.v(419): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 419 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(426) " "Verilog HDL Case Statement warning at Controller_Unit.v(426): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 426 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(440) " "Verilog HDL Case Statement warning at Controller_Unit.v(440): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 440 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Controller_Unit.v(454) " "Verilog HDL Case Statement warning at Controller_Unit.v(454): case item expression never matches the case expression" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 454 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUCtrl Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"ALUCtrl\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ASrc Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"ASrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BSrc Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"BSrc\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0WE Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"R0WE\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1WE Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"R1WE\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R0Src Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"R0Src\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "R1Src Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"R1Src\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k Controller_Unit.v(226) " "Verilog HDL Always Construct warning at Controller_Unit.v(226): inferring latch(es) for variable \"k\", which holds its previous value in one or more paths through the always construct" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 226 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AccRight Controller_Unit.v(23) " "Output port \"AccRight\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AccParallel Controller_Unit.v(23) " "Output port \"AccParallel\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QParallel Controller_Unit.v(23) " "Output port \"QParallel\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QSrc Controller_Unit.v(23) " "Output port \"QSrc\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QRight Controller_Unit.v(23) " "Output port \"QRight\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552835031892 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "QzSrc Controller_Unit.v(23) " "Output port \"QzSrc\" at Controller_Unit.v(23) has no driver" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[0\] Controller_Unit.v(239) " "Inferred latch for \"k\[0\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[1\] Controller_Unit.v(239) " "Inferred latch for \"k\[1\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[2\] Controller_Unit.v(239) " "Inferred latch for \"k\[2\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[3\] Controller_Unit.v(239) " "Inferred latch for \"k\[3\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[4\] Controller_Unit.v(239) " "Inferred latch for \"k\[4\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[5\] Controller_Unit.v(239) " "Inferred latch for \"k\[5\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[6\] Controller_Unit.v(239) " "Inferred latch for \"k\[6\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[7\] Controller_Unit.v(239) " "Inferred latch for \"k\[7\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[8\] Controller_Unit.v(239) " "Inferred latch for \"k\[8\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[9\] Controller_Unit.v(239) " "Inferred latch for \"k\[9\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[10\] Controller_Unit.v(239) " "Inferred latch for \"k\[10\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[11\] Controller_Unit.v(239) " "Inferred latch for \"k\[11\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[12\] Controller_Unit.v(239) " "Inferred latch for \"k\[12\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[13\] Controller_Unit.v(239) " "Inferred latch for \"k\[13\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[14\] Controller_Unit.v(239) " "Inferred latch for \"k\[14\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[15\] Controller_Unit.v(239) " "Inferred latch for \"k\[15\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[16\] Controller_Unit.v(239) " "Inferred latch for \"k\[16\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[17\] Controller_Unit.v(239) " "Inferred latch for \"k\[17\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[18\] Controller_Unit.v(239) " "Inferred latch for \"k\[18\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[19\] Controller_Unit.v(239) " "Inferred latch for \"k\[19\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[20\] Controller_Unit.v(239) " "Inferred latch for \"k\[20\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[21\] Controller_Unit.v(239) " "Inferred latch for \"k\[21\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[22\] Controller_Unit.v(239) " "Inferred latch for \"k\[22\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[23\] Controller_Unit.v(239) " "Inferred latch for \"k\[23\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[24\] Controller_Unit.v(239) " "Inferred latch for \"k\[24\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[25\] Controller_Unit.v(239) " "Inferred latch for \"k\[25\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[26\] Controller_Unit.v(239) " "Inferred latch for \"k\[26\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[27\] Controller_Unit.v(239) " "Inferred latch for \"k\[27\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[28\] Controller_Unit.v(239) " "Inferred latch for \"k\[28\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[29\] Controller_Unit.v(239) " "Inferred latch for \"k\[29\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[30\] Controller_Unit.v(239) " "Inferred latch for \"k\[30\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031893 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k\[31\] Controller_Unit.v(239) " "Inferred latch for \"k\[31\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1Src Controller_Unit.v(239) " "Inferred latch for \"R1Src\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0Src\[0\] Controller_Unit.v(239) " "Inferred latch for \"R0Src\[0\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0Src\[1\] Controller_Unit.v(239) " "Inferred latch for \"R0Src\[1\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R1WE Controller_Unit.v(239) " "Inferred latch for \"R1WE\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R0WE Controller_Unit.v(239) " "Inferred latch for \"R0WE\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[0\] Controller_Unit.v(239) " "Inferred latch for \"BSrc\[0\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BSrc\[1\] Controller_Unit.v(239) " "Inferred latch for \"BSrc\[1\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc\[0\] Controller_Unit.v(239) " "Inferred latch for \"ASrc\[0\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ASrc\[1\] Controller_Unit.v(239) " "Inferred latch for \"ASrc\[1\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[0\] Controller_Unit.v(239) " "Inferred latch for \"ALUCtrl\[0\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[1\] Controller_Unit.v(239) " "Inferred latch for \"ALUCtrl\[1\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUCtrl\[2\] Controller_Unit.v(239) " "Inferred latch for \"ALUCtrl\[2\]\" at Controller_Unit.v(239)" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835031894 "|de0nano_embedding|Controller_Unit:CONTROL"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[2\]\" and its non-tri-state driver." {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1552835032270 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1552835032270 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1552835032270 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1552835032270 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller_Unit:CONTROL\|BSrc\[0\] Controller_Unit:CONTROL\|R1WE " "Duplicate LATCH primitive \"Controller_Unit:CONTROL\|BSrc\[0\]\" merged with LATCH primitive \"Controller_Unit:CONTROL\|R1WE\"" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1552835032272 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Controller_Unit:CONTROL\|R0Src\[0\] Controller_Unit:CONTROL\|R1WE " "Duplicate LATCH primitive \"Controller_Unit:CONTROL\|R0Src\[0\]\" merged with LATCH primitive \"Controller_Unit:CONTROL\|R1WE\"" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1552835032272 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1552835032272 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|R1WE " "Latch Controller_Unit:CONTROL\|R1WE has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552835032273 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552835032273 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller_Unit:CONTROL\|BSrc\[1\] " "Latch Controller_Unit:CONTROL\|BSrc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller_Unit:CONTROL\|CS " "Ports D and ENA on the latch are fed by the same signal Controller_Unit:CONTROL\|CS" {  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1552835032273 ""}  } { { "Controller_Unit.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/Controller_Unit.v" 239 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1552835032273 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[2\]~synth " "Node \"GPIO_0\[2\]~synth\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1552835032286 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1552835032286 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[0\] GND " "Pin \"LED\[0\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|LED[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|LED[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|LED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "R1Src GND " "Pin \"R1Src\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|R1Src"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0WE VCC " "Pin \"R0WE\" is stuck at VCC" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 96 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|R0WE"} { "Warning" "WMLS_MLS_STUCK_PIN" "R0Src\[1\] VCC " "Pin \"R0Src\[1\]\" is stuck at VCC" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|R0Src[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASrc\[0\] VCC " "Pin \"ASrc\[0\]\" is stuck at VCC" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|ASrc[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ASrc\[1\] VCC " "Pin \"ASrc\[1\]\" is stuck at VCC" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 97 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|ASrc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AccRight GND " "Pin \"AccRight\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|AccRight"} { "Warning" "WMLS_MLS_STUCK_PIN" "AccParallel GND " "Pin \"AccParallel\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|AccParallel"} { "Warning" "WMLS_MLS_STUCK_PIN" "QParallel GND " "Pin \"QParallel\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|QParallel"} { "Warning" "WMLS_MLS_STUCK_PIN" "QSrc GND " "Pin \"QSrc\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|QSrc"} { "Warning" "WMLS_MLS_STUCK_PIN" "QRight GND " "Pin \"QRight\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|QRight"} { "Warning" "WMLS_MLS_STUCK_PIN" "QzSrc GND " "Pin \"QzSrc\" is stuck at GND" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1552835032286 "|de0nano_embedding|QzSrc"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1552835032286 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1552835032359 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "AccCLR GPIO_0\[1\] " "Output pin \"AccCLR\" driven by bidirectional pin \"GPIO_0\[1\]\" cannot be tri-stated" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 101 -1 0 } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1552835032469 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "QnCLR GPIO_0\[1\] " "Output pin \"QnCLR\" driven by bidirectional pin \"GPIO_0\[1\]\" cannot be tri-stated" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 101 -1 0 } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1552835032469 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "RST GPIO_0\[1\] " "Output pin \"RST\" driven by bidirectional pin \"GPIO_0\[1\]\" cannot be tri-stated" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 101 -1 0 } } { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 81 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Analysis & Synthesis" 0 -1 1552835032469 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1552835032845 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1552835032845 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552835032888 "|de0nano_embedding|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Stat\[0\] " "No output dependent on input pin \"Stat\[0\]\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 94 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552835032888 "|de0nano_embedding|Stat[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R1m " "No output dependent on input pin \"R1m\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552835032888 "|de0nano_embedding|R1m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R0m " "No output dependent on input pin \"R0m\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 95 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552835032888 "|de0nano_embedding|R0m"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NFlag " "No output dependent on input pin \"NFlag\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552835032888 "|de0nano_embedding|NFlag"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Qn " "No output dependent on input pin \"Qn\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552835032888 "|de0nano_embedding|Qn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Qz " "No output dependent on input pin \"Qz\"" {  } { { "de0nano_embedding.v" "" { Text "C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB2/de0nano_embedding.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1552835032888 "|de0nano_embedding|Qz"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1552835032888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1552835032888 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1552835032888 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "34 " "Implemented 34 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1552835032888 ""} { "Info" "ICUT_CUT_TM_LCELLS" "85 " "Implemented 85 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1552835032888 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1552835032888 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 146 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 146 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1552835032907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 18:03:52 2019 " "Processing ended: Sun Mar 17 18:03:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1552835032907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1552835032907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1552835032907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1552835032907 ""}
