Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Tue Nov  7 11:26:38 2023
| Host         : redhat running 64-bit Fedora release 38 (Thirty Eight)
| Command      : report_control_sets -verbose -file cod5_top_control_sets_placed.rpt
| Design       : cod5_top
| Device       : xc7s50
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1059 |
|    Minimum number of control sets                        |  1059 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1059 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |  1027 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |             114 |           52 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            8328 |         3092 |
| Yes          | No                    | Yes                    |             696 |          290 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------------------+---------------------------+------------------+----------------+--------------+
|    Clock Signal   |                    Enable Signal                    |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+-----------------------------------------------------+---------------------------+------------------+----------------+--------------+
|  u1_clk/clk_48mhz | u0_soc/u3_uart/out_state_reg[3]_0                   | u1_clk/mmcm_adv_inst_0    |                1 |              1 |         1.00 |
|  u1_clk/clk_48mhz |                                                     |                           |                2 |              2 |         1.00 |
|  u1_clk/clk_48mhz | u0_soc/u3_uart/in_state0                            | u1_clk/mmcm_adv_inst_0    |                2 |              4 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u3_uart/out_state[3]_i_1_n_0                 | u1_clk/mmcm_adv_inst_0    |                2 |              4 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u8_mult/sel                           | u1_clk/mmcm_adv_inst_0    |                1 |              4 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_13[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_3[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_12[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_11[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_10[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[624][7]_i_5_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[624][7]_i_5_1[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[624][7]_i_5_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_9[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_8[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_7[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_6[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_5[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_7[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_14[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_15[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_16[0]     |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_17[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_18[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_19[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_20[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_21[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_22[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_23[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_4[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_5[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_6[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[579][7]_i_5_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[584][7]_i_3_4[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[603][7]_i_2_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[602][7]_i_2_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[5][7]_i_3_1[0]        |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[5][7]_i_3_0[0]        | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[59][7]_i_4_1[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[59][7]_i_4_0[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[584][7]_i_4_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[584][7]_i_3_3[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[584][7]_i_3_2[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[584][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[584][7]_i_3_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[580][7]_i_2_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[580][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_12[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_3_2[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_3_3[0]      |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_3_4[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_3_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_5_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_5_1[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_5_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_10[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_11[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_12[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_13[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_14[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[619][7]_i_6_15[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[736][7]_i_2_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_15[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_14[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_13[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_12[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_11[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_10[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_1[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_0[0]       |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_2[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[736][7]_i_2_1[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[736][7]_i_2_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[724][7]_i_2_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[724][7]_i_2_0[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_4_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_4_3[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_4_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_4_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_3[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_4[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_5[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_6[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_7[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_8[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[73][7]_i_3_9[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[740][7]_i_2_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[740][7]_i_2_1[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[740][7]_i_2_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_1[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_10[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_11[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[208][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_12[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_9[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[660][7]_i_2_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[660][7]_i_2_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[660][7]_i_2_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[666][7]_i_4_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[666][7]_i_4_1[0]      | u1_clk/mmcm_adv_inst_0    |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[666][7]_i_4_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[691][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[691][7]_i_3_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[691][7]_i_3_2[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[691][7]_i_3_3[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_10[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_11[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[625][7]_i_5_8[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_13[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_14[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_15[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_16[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_17[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_18[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_6[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_7[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_8[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_3_9[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[695][7]_i_4_0[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[392][7]_i_2_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[423][7]_i_4_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[423][7]_i_4_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[418][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[412][7]_i_3_2[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[412][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[412][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[402][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[392][7]_i_2_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[423][7]_i_4_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[392][7]_i_2_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[392][7]_i_2_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[373][7]_i_3_1[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[373][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[36][7]_i_2_0[0]       | u1_clk/mmcm_adv_inst_0    |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[365][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[365][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[331][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[423][7]_i_4_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[423][7]_i_4_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[427][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[427][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[427][7]_i_3_2[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[427][7]_i_3_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[427][7]_i_3_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[430][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[430][7]_i_3_1[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[450][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[450][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[450][7]_i_3_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[45][7]_i_6_0[0]       | u1_clk/mmcm_adv_inst_0    |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[465][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[465][7]_i_3_1[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[231][7]_i_4_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[251][7]_i_2_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[250][7]_i_2_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[241][7]_i_3_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[241][7]_i_3_4[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[241][7]_i_3_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[241][7]_i_3_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[241][7]_i_3_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[241][7]_i_3_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[262][7]_i_2_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[231][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[231][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[223][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[212][7]_i_2_1[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[212][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[208][7]_i_2_2[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[208][7]_i_2_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[468][7]_i_2_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[263][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[270][7]_i_2_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[273][7]_i_3_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[278][7]_i_3_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[278][7]_i_4_0[0]      | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[278][7]_i_4_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[278][7]_i_4_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[278][7]_i_4_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[278][7]_i_4_4[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[278][7]_i_4_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[278][7]_i_4_6[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[285][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[285][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[2][7]_i_2_0[0]        | u1_clk/mmcm_adv_inst_0    |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[330][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_30[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_9[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_8[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_7[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_6[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_5[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_4[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_32[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_31[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[502][7]_i_4_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_29[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_28[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_27[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_26[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_25[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_24[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_23[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[502][7]_i_4_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[502][7]_i_4_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[502][7]_i_4_3[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[502][7]_i_4_4[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[502][7]_i_4_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[502][7]_i_4_6[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[502][7]_i_4_7[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[50][7]_i_3_0[0]       | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[50][7]_i_3_1[0]       | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[50][7]_i_3_2[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[50][7]_i_3_3[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[50][7]_i_3_4[0]       |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[522][7]_i_2_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[533][7]_i_3_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[533][7]_i_4_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[468][7]_i_2_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[468][7]_i_2_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[473][7]_i_3_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[473][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[476][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[476][7]_i_2_1[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[478][7]_i_5_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[489][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[489][7]_i_3_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[489][7]_i_3_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[489][7]_i_3_3[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[489][7]_i_3_4[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[489][7]_i_3_5[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[489][7]_i_3_6[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[4][7]_i_2_0[0]        | u1_clk/mmcm_adv_inst_0    |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[542][7]_i_2_0[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_10[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_11[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_12[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_13[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_14[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_15[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_16[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_17[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_18[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_19[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_20[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_21[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[501][7]_i_4_22[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_3_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_14[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_13[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_12[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_11[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_10[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_3_3[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_15[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_3_1[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[884][7]_i_2_0[0]      |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[883][7]_i_2_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_9[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_8[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_7[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_6[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_16[0]     |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_17[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_18[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_19[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_20[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_21[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_6[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_7[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_8[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[898][7]_i_4_9[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[904][7]_i_2_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[877][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_13[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_12[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_11[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_10[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[877][7]_i_3_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[877][7]_i_3_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_14[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[877][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[874][7]_i_2_0[0]      |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[873][7]_i_3_0[0]      |                           |                8 |              8 |         1.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[862][7]_i_3_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[862][7]_i_3_1[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[862][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[855][7]_i_3_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_4_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_15[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_16[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_17[0]     |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_18[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_19[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_20[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_21[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_22[0]     |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_23[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_24[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_25[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_3[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[882][7]_i_4_5[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[952][7]_i_2_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[954][7]_i_5_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[954][7]_i_5_1[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[954][7]_i_5_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[954][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[952][7]_i_3_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[952][7]_i_3_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[952][7]_i_3_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[952][7]_i_2_5[0]      |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[989][7]_i_3_0[0]      | u1_clk/mmcm_adv_inst_0    |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[952][7]_i_2_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[952][7]_i_2_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[952][7]_i_2_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[952][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[949][7]_i_7_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[946][7]_i_3_3[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[946][7]_i_3_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[946][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[989][7]_i_3_1[0]      | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[992][7]_i_2_0[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[992][7]_i_2_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[992][7]_i_2_2[0]      |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[992][7]_i_2_3[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[999][7]_i_5_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[999][7]_i_6_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[999][7]_i_6_1[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[999][7]_i_6_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[999][7]_i_6_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[99][7]_i_3_0[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[99][7]_i_3_1[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[99][7]_i_3_2[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u3_uart/O_data_in[7]_i_1_n_0                 |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u3_uart/in_shift_0                           | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_5_8[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_4_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_4_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_4_3[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_4_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_4_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_4_6[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_4_7[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_5_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_5_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_5_2[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_5_3[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_5_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_5_5[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_5_6[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[907][7]_i_5_7[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[855][7]_i_3_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[92][7]_i_2_0[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[92][7]_i_2_1[0]       |                           |                8 |              8 |         1.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[92][7]_i_2_2[0]       |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[935][7]_i_3_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[935][7]_i_3_1[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[935][7]_i_3_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[935][7]_i_3_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[939][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[939][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[939][7]_i_3_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[939][7]_i_3_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[939][7]_i_3_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[939][7]_i_3_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[939][7]_i_3_6[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[946][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_37[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_36[0]     |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_35[0]     |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_34[0]     |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_33[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_32[0]     |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_31[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_30[0]     |                           |                8 |              8 |         1.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_38[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_29[0]     |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_28[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_27[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_26[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_25[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_24[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_23[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_22[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_39[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_40[0]     |                           |                8 |              8 |         1.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_41[0]     |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_5[0]      |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_6[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_7[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_8[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_9[0]      |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_0[0]      |                           |                8 |              8 |         1.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_1[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_10[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_11[0]     |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_12[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_13[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_6_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[764][7]_i_2_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[756][7]_i_2_1[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[756][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_6_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_6_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_6_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_6_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_6_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[764][7]_i_2_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_9[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_8[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_7[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_6[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_4[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_3[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_14[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_0[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_1[0]      |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_10[0]     |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_11[0]     |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_12[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_13[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_14[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_15[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_16[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_17[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_18[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_19[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_2[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_20[0]     |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[766][7]_i_3_21[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[803][7]_i_3_3[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[845][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[845][7]_i_3_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[842][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[83][7]_i_3_4[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[83][7]_i_3_3[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[83][7]_i_3_2[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[83][7]_i_3_1[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[83][7]_i_3_0[0]       |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[845][7]_i_3_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[803][7]_i_3_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[803][7]_i_3_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[803][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[79][7]_i_6_0[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[794][7]_i_3_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[788][7]_i_4_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[788][7]_i_4_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[788][7]_i_4_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_3_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_3_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_3_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_3_3[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_4_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_4_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_4_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_4_3[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_4_4[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_4_5[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_4_6[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_4_7[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_4_8[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[850][7]_i_4_9[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[855][7]_i_3_0[0]      | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_4[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_15[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_16[0]     |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_17[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_18[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_19[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_2[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_20[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_21[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_22[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_23[0]     |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_24[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_25[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_26[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_27[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_3[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[753][7]_i_3_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_5[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_6[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_7[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_8[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_2_9[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_3_1[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_3_2[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_3_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[780][7]_i_3_4[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[788][7]_i_2_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[788][7]_i_2_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[788][7]_i_2_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[788][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[788][7]_i_4_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_261[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_244[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_247[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_248[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_249[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_250[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_251[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_252[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_253[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_254[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_255[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_256[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_257[0]  |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_258[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_259[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_260[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_242[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_262[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_264[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_265[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_266[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_267[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_268[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_269[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_27[0]   |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_270[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_271[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_272[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_273[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_282[0]  | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_284[0]  | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_285[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_223[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_207[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_208[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_209[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_21[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_210[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_211[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_213[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_214[0]  |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_215[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_216[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_217[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_219[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_220[0]  |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_221[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_222[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_286[0]  |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_224[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_225[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_226[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_227[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_228[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_229[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_230[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_231[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_232[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_233[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_234[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_238[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_239[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_24[0]   |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_241[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_342[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_327[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_328[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_329[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_330[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_331[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_333[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_334[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_335[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_336[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_337[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_338[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_339[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_34[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_340[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_341[0]  | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_326[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_343[0]  | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_344[0]  | u1_clk/mmcm_adv_inst_0    |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_345[0]  | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_346[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_347[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_349[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_35[0]   |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_350[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_351[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_352[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_353[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_354[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_355[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_356[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_357[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_311[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_287[0]  |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_288[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_29[0]   |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_291[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_293[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_294[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_3[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_304[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_305[0]  | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_306[0]  | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_307[0]  | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_308[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_309[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_31[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_310[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_206[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_312[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_313[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_314[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_315[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_317[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_318[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_319[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_32[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_320[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_321[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_322[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_323[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_324[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_325[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_109[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_93[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_17[0]       |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_32[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_48[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_63[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_79[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/E[0]                      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_101[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_102[0]  |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_103[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_104[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_105[0]  |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_106[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_107[0]  |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_108[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_7[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_110[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_111[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_112[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_113[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_114[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_116[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_117[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_120[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_121[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_122[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_123[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_124[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_125[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_126[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_127[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_119[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_10[0] | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_11[0] | u1_clk/mmcm_adv_inst_0    |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_12[0] | u1_clk/mmcm_adv_inst_0    |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_13[0] | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_14[0] | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_15[0] | u1_clk/mmcm_adv_inst_0    |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_2[0]  | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_3[0]  | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_4[0]  | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_5[0]  | u1_clk/mmcm_adv_inst_0    |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_6[0]  | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_7[0]  | u1_clk/mmcm_adv_inst_0    |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_8[0]  | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/address_reg_reg[31]_9[0]  | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_100[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_128[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_133[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_152[0]  |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_182[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_201[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_218[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_235[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_246[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_263[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_283[0]  | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_292[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_316[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_332[0]  |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_348[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_363[0]  |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_51[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_189[0]  | u1_clk/mmcm_adv_inst_0    |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_169[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_170[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_171[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_173[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_175[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_176[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_177[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_178[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_179[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_180[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_181[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_183[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_185[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_186[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_188[0]  |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_168[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_190[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_191[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_192[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_193[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_194[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_195[0]  |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_196[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_197[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_198[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_199[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_200[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_202[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_203[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_204[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_205[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_148[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_130[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_131[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_132[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_134[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_135[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_136[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_137[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_138[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_139[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_140[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_141[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_142[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_143[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_145[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_146[0]  |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1][7]_i_3_1[0]        | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_149[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_150[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_151[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_153[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_154[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_155[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_156[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_159[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_160[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_161[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_163[0]  |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_164[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_166[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_167[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_5[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_13[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_14[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_15[0]    |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_16[0]    |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_17[0]    |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_18[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_19[0]    |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_2[0]     |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_20[0]    |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_21[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_22[0]    |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_23[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_24[0]    |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_3[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_4[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_12[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_6[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_7[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_8[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_9[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_8_0[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_8_1[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_3_0[0]     | u1_clk/mmcm_adv_inst_0    |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4_0[0]     | u1_clk/mmcm_adv_inst_0    |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4_1[0]     | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4_2[0]     | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4_3[0]     | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4_4[0]     | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4_5[0]     | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4_6[0]     | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4_7[0]     | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_84[0]       |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_7[0]        |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_70[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_71[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_72[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_73[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_74[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_75[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_76[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_77[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_78[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_8[0]        |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_80[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_81[0]       |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_82[0]       |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_83[0]       |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4_8[0]     | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_85[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_86[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_87[0]       |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_9[0]        |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_4_0[0]     |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_4_1[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_4_2[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_5_0[0]     |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_5_1[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_5_2[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_0[0]     |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_1[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_10[0]    |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1001][7]_i_6_11[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[127][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_9[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_5_0[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_5_1[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_5_2[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[102][7]_i_3_0[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[102][7]_i_3_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[115][7]_i_3_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[115][7]_i_3_1[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[115][7]_i_5_0[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[115][7]_i_5_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[115][7]_i_5_2[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[115][7]_i_5_3[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[115][7]_i_5_4[0]      |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[115][7]_i_5_5[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[115][7]_i_5_6[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_8[0]     |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[127][7]_i_3_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[127][7]_i_3_2[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[141][7]_i_2_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[147][7]_i_2_0[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[14][7]_i_4_0[0]       | u1_clk/mmcm_adv_inst_0    |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[14][7]_i_4_1[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[14][7]_i_4_2[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[154][7]_i_2_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[18][7]_i_3_0[0]       | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[197][7]_i_3_0[0]      |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[197][7]_i_3_1[0]      |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[197][7]_i_3_2[0]      |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1][7]_i_3_0[0]        | u1_clk/mmcm_adv_inst_0    |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[202][7]_i_2_0[0]      |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_3_4[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1002][7]_i_4_9[0]     | u1_clk/mmcm_adv_inst_0    |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1004][7]_i_2_0[0]     |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1004][7]_i_2_1[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1004][7]_i_2_2[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1004][7]_i_2_3[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1004][7]_i_2_4[0]     |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1012][7]_i_4_0[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1012][7]_i_4_1[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1012][7]_i_4_2[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1012][7]_i_4_3[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1012][7]_i_4_4[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_3_0[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_3_1[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_3_2[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_3_3[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_359[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_3_5[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_0[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_1[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_10[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_11[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_12[0]    |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_13[0]    |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_14[0]    |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_2[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_3[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_4[0]     |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_5[0]     |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_6[0]     |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/ram[1020][7]_i_4_7[0]     |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_75[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_87[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_85[0]   |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_83[0]   |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_82[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_81[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_80[0]   |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_78[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_76[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_88[0]   |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_74[0]   |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_72[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_70[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_69[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_68[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_67[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_66[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_65[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_89[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_91[0]   |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_92[0]   |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_94[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_95[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_96[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_97[0]   |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_98[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_99[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst[0]          |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_0[0]        |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_1[0]        |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_10[0]       |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_11[0]       |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_12[0]       |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_366[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_45[0]   |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_44[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_42[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_370[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_37[0]   |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_369[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_368[0]  |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_367[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_46[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_365[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_364[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_362[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_361[0]  |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_360[0]  |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_36[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_358[0]  |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_68[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_47[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_48[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_49[0]   |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_50[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_53[0]   |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_55[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_56[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_57[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_58[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_59[0]   |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_60[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_61[0]   |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_62[0]   |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_63[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_64[0]   |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_54[0]       |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_40[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_41[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_42[0]       |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_43[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_44[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_45[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_46[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_47[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_49[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_5[0]        |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_50[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_51[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_52[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_53[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_13[0]       |                           |                8 |              8 |         1.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_55[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_56[0]       |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_57[0]       |                           |                7 |              8 |         1.14 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_58[0]       |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_59[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_6[0]        |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_60[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_61[0]       |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_62[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_64[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_65[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_66[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_67[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_69[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_21[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_29[0]       |                           |                1 |              8 |         8.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_28[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_27[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_26[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_25[0]       |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_24[0]       |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_23[0]       |                           |                5 |              8 |         1.60 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_22[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_39[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_20[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_2[0]        |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_19[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_18[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_16[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_15[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_14[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_30[0]       |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_4[0]        |                           |                2 |              8 |         4.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_38[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_37[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_36[0]       |                           |                6 |              8 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_35[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_34[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_33[0]       |                           |                4 |              8 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_31[0]       |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mmcm_adv_inst_3[0]        |                           |                3 |              8 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u3_uart/out_shift                            | u1_clk/mmcm_adv_inst_0    |                3 |              9 |         3.00 |
|  u1_clk/clk_48mhz | u0_soc/u3_uart/out_cnt[16]_i_1_n_0                  | u1_clk/mmcm_adv_inst_0    |                8 |             17 |         2.12 |
|  u1_clk/clk_48mhz |                                                     | u1_clk/mmcm_adv_inst_0    |                8 |             19 |         2.38 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[1]_0[0]    | u0_soc/u1_cpu/u8_mult/sel |               16 |             32 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_10[0]  |                           |               15 |             32 |         2.13 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_11[0]  |                           |               10 |             32 |         3.20 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_12[0]  |                           |               13 |             32 |         2.46 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_275[0]  |                           |               11 |             32 |         2.91 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_13[0]  |                           |               10 |             32 |         3.20 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_14[0]  |                           |               11 |             32 |         2.91 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_15[0]  |                           |               13 |             32 |         2.46 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_16[0]  |                           |               16 |             32 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_17[0]  |                           |               10 |             32 |         3.20 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_20[0]  |                           |               13 |             32 |         2.46 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_5[0]   |                           |               12 |             32 |         2.67 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_6[0]   |                           |               14 |             32 |         2.29 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_7[0]   |                           |               11 |             32 |         2.91 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_8[0]   |                           |               11 |             32 |         2.91 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[23]_9[0]   |                           |               13 |             32 |         2.46 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mode_reg_reg[0]           | u0_soc/u1_cpu/u8_mult/sel |               24 |             32 |         1.33 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mode_reg_reg_0[0]         | u0_soc/u1_cpu/u8_mult/sel |               18 |             32 |         1.78 |
|  u1_clk/clk_48mhz | u1_clk/E[0]                                         |                           |               32 |             32 |         1.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/next_opcode_reg           | u0_soc/u1_cpu/u8_mult/sel |               14 |             32 |         2.29 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg[31]_i_1_n_0    | u0_soc/u1_cpu/u8_mult/sel |               16 |             32 |         2.00 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/mem_state_reg_reg_274[0]  |                           |                9 |             32 |         3.56 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/pause_var                 | u0_soc/u1_cpu/u8_mult/sel |               16 |             35 |         2.19 |
|  u1_clk/clk_48mhz | u0_soc/u1_cpu/u2_mem_ctrl/opcode_reg_reg[0]_2[0]    | u0_soc/u1_cpu/u8_mult/sel |               18 |             38 |         2.11 |
|  u1_clk/clk_48mhz |                                                     | u0_soc/u1_cpu/u8_mult/sel |               44 |             95 |         2.16 |
+-------------------+-----------------------------------------------------+---------------------------+------------------+----------------+--------------+


