

================================================================
== Synthesis Summary Report of 'atax'
================================================================
+ General Information: 
    * Date:           Sun Feb 25 00:20:48 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        proj_atax
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtex7
    * Target device:  xc7v585t-ffg1761-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |                      Modules                     | Issue|       | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |                      & Loops                     | Type | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ atax                                            |     -|   0.00|      316|  6.320e+03|         -|      317|     -|        no|     -|  3 (~0%)|  1468 (~0%)|  2436 (~0%)|    -|
    | + atax_Pipeline_VITIS_LOOP_43_1                  |     -|  12.58|       18|    360.000|         -|       18|     -|        no|     -|        -|     7 (~0%)|    50 (~0%)|    -|
    |  o VITIS_LOOP_43_1                               |     -|  14.60|       16|    320.000|         1|        1|    16|       yes|     -|        -|           -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4  |     -|   0.00|      259|  5.180e+03|         -|      259|     -|        no|     -|        -|    47 (~0%)|   145 (~0%)|    -|
    |  o VITIS_LOOP_47_2_VITIS_LOOP_56_4               |     -|  14.60|      257|  5.140e+03|         3|        1|   256|       yes|     -|        -|           -|           -|    -|
    | + atax_Pipeline_VITIS_LOOP_63_5                  |     -|   0.00|       22|    440.000|         -|       22|     -|        no|     -|  3 (~0%)|   273 (~0%)|   239 (~0%)|    -|
    |  o VITIS_LOOP_63_5                               |     -|  14.60|       20|    400.000|         6|        1|    16|       yes|     -|        -|           -|           -|    -|
    +--------------------------------------------------+------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+------------------+
| Interface     | Register | Offset | Width | Access | Description      |
+---------------+----------+--------+-------+--------+------------------+
| s_axi_control | A_1      | 0x10   | 32    | W      | Data signal of A |
| s_axi_control | A_2      | 0x14   | 32    | W      | Data signal of A |
| s_axi_control | x_1      | 0x1c   | 32    | W      | Data signal of x |
| s_axi_control | x_2      | 0x20   | 32    | W      | Data signal of x |
| s_axi_control | y_1      | 0x28   | 32    | W      | Data signal of y |
| s_axi_control | y_2      | 0x2c   | 32    | W      | Data signal of y |
+---------------+----------+--------+-------+--------+------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+
| Argument | Direction |
+----------+-----------+
| A        | inout     |
| x        | inout     |
| y        | inout     |
+----------+-----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+-------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                       |
+----------+---------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem    | interface |          |                               |
| A        | s_axi_control | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control | register  | offset   | name=A_2 offset=0x14 range=32 |
| x        | m_axi_gmem    | interface |          |                               |
| x        | s_axi_control | register  | offset   | name=x_1 offset=0x1c range=32 |
| x        | s_axi_control | register  | offset   | name=x_2 offset=0x20 range=32 |
| y        | m_axi_gmem    | interface |          |                               |
| y        | s_axi_control | register  | offset   | name=y_1 offset=0x28 range=32 |
| y        | s_axi_control | register  | offset   | name=y_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+---------------------+------+--------+---------+
| Name                                             | DSP | Pragma | Variable            | Op   | Impl   | Latency |
+--------------------------------------------------+-----+--------+---------------------+------+--------+---------+
| + atax                                           | 3   |        |                     |      |        |         |
|  + atax_Pipeline_VITIS_LOOP_43_1                 | 0   |        |                     |      |        |         |
|    indvars_iv_next21_fu_62_p2                    | -   |        | indvars_iv_next21   | add  | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_47_2_VITIS_LOOP_56_4 | 0   |        |                     |      |        |         |
|    indvar_flatten_next_fu_119_p2                 | -   |        | indvar_flatten_next | add  | fabric | 0       |
|    vla_u9_23fixp1_d0                             | -   |        | tmp                 | add  | fabric | 0       |
|    indvars_iv_next13_fu_162_p2                   | -   |        | indvars_iv_next13   | add  | fabric | 0       |
|  + atax_Pipeline_VITIS_LOOP_63_5                 | 3   |        |                     |      |        |         |
|    indvars_iv_next_fu_113_p2                     | -   |        | indvars_iv_next     | add  | fabric | 0       |
|    fmul_32ns_32ns_32_2_max_dsp_1_U5              | 3   |        | tmp_2               | fmul | maxdsp | 1       |
+--------------------------------------------------+-----+--------+---------------------+------+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------+------+------+--------+----------------+---------+------+---------+
| Name               | BRAM | URAM | Pragma | Variable       | Storage | Impl | Latency |
+--------------------+------+------+--------+----------------+---------+------+---------+
| + atax             | 0    | 0    |        |                |         |      |         |
|   vla_u9_23fixp1_U | -    | -    |        | vla_u9_23fixp1 | ram_s2p | auto | 1       |
+--------------------+------+------+--------+----------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+----------------------------+-------------------------+
| Type      | Options                    | Location                |
+-----------+----------------------------+-------------------------+
| interface | m_axi port = A depth = 256 | atax_taffo.c:26 in atax |
| interface | m_axi port = x depth = 16  | atax_taffo.c:27 in atax |
| interface | m_axi port = y depth = 16  | atax_taffo.c:28 in atax |
+-----------+----------------------------+-------------------------+


