INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp03/OExp03-float_add/float_add.srcs/sources_1/new/add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module float_add
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp03/OExp03-float_add/float_add.srcs/sources_1/imports/FPU/addone.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addone
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp03/OExp03-float_add/float_add.srcs/sources_1/imports/FPU/div32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rill
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp03/OExp03-float_add/float_add.srcs/sources_1/imports/FPU/largeALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module largeALU
WARNING: [VRFC 10-756] identifier d is used before its declaration [C:/Users/ASUS/Desktop/OExp_RISCV/OExp03/OExp03-float_add/float_add.srcs/sources_1/imports/FPU/largeALU.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp03/OExp03-float_add/float_add.srcs/sources_1/imports/FPU/smallALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smallALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ASUS/Desktop/OExp_RISCV/OExp03/OExp03-float_add/float_add.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
