m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/simulation/modelsim
vbcd_to_excess_three
Z1 !s110 1695627797
!i10b 1
!s100 Km>AC1FjeX<USK3mK7U^G2
I=eoiFBeChHk>Ih@TJFRN[1
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1695627759
Z4 8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three.v
Z5 FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three.v
L0 1
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1695627797.000000
Z8 !s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three.v|
Z9 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three.v|
!i113 1
Z10 o-vlog01compat -work work
Z11 !s92 -vlog01compat -work work {+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three}
Z12 tCvgOpt 0
vbcd_to_excess_three_test
R1
!i10b 1
!s100 X599_QDoc3c45RTT5n[_30
IP@BdK?@]LBo>UAAYRA7EV0
R2
R0
w1695623769
8D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three_test.v
FD:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three_test.v
L0 1
R6
r1
!s85 0
31
R7
!s107 D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three_test.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three|D:/College_Assignments/S3/LD_lab_Assigments/Verilog Codes/BCD_to_excess_three/bcd_to_excess_three_test.v|
!i113 1
R10
R11
R12
vbcd_to_x3
R1
!i10b 1
!s100 SVVaEnI]a_L5f9TJ8[??T3
I207JgQeoZlMA0I6HIgJ:j2
R2
R0
R3
R4
R5
L0 18
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
R12
