// Seed: 266367774
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    output supply1 id_4
);
  assign id_4 = id_3;
  wire id_6;
  assign id_4 = 1;
  logic id_7;
  ;
  assign id_4 = id_0;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd50,
    parameter id_6 = 32'd59
) (
    output supply0 id_0,
    input wor id_1,
    output tri0 id_2,
    output tri id_3,
    input wire _id_4,
    input wor id_5,
    input tri _id_6
);
  wire id_8[1  *  id_6 : id_4  !=  1];
  module_0 modCall_1 (
      id_1,
      id_5,
      id_2,
      id_1,
      id_0
  );
  wire id_9;
endmodule
