Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed May 23 02:57:28 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 4 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   swState<0>_IBUF
   swState<1>_IBUF
   swState<2>_IBUF
   swState<3>_IBUF


