

================================================================
== Vivado HLS Report for 'myFuncAccel'
================================================================
* Date:           Mon Oct 28 14:52:07 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        project
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         1|          -|          -|     ?|    no    |
        | + Loop 1.2      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.2.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        | + Loop 1.3      |    ?|    ?|         6|          -|          -|     ?|    no    |
        | + Loop 1.4      |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    610|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      5|    414|    950|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    245|    -|
|Register         |        -|      -|    860|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      5|   1274|   1805|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      120|     80|  35200|  17600|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      6|      3|     10|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+
    |                    Instance                   |                   Module                   | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+
    |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1_U1  |myFuncAccel_fadd_32ns_32ns_32_5_full_dsp_1  |        0|      2|  205|  390|    0|
    |myFuncAccel_fcmp_32ns_32ns_1_2_1_U3            |myFuncAccel_fcmp_32ns_32ns_1_2_1            |        0|      0|   66|  239|    0|
    |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1_U2   |myFuncAccel_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|  321|    0|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+
    |Total                                          |                                            |        0|      5|  414|  950|    0|
    +-----------------------------------------------+--------------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_258_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln17_fu_306_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln19_fu_333_p2                |     +    |      0|  0|  39|          32|          32|
    |add_ln26_fu_377_p2                |     +    |      0|  0|  39|          32|          32|
    |i_fu_268_p2                       |     +    |      0|  0|  39|          32|           1|
    |k_2_fu_289_p2                     |     +    |      0|  0|  39|          32|           1|
    |k_fu_316_p2                       |     +    |      0|  0|  39|          32|           1|
    |l_3_fu_354_p2                     |     +    |      0|  0|  39|          32|           1|
    |l_4_fu_462_p2                     |     +    |      0|  0|  39|          32|           1|
    |l_fu_371_p2                       |     +    |      0|  0|  39|          32|           1|
    |and_ln25_fu_365_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln26_1_fu_451_p2              |    and   |      0|  0|   2|           1|           1|
    |and_ln26_fu_445_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state23                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op138_write_state23  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_263_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln13_fu_284_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln14_fu_295_p2               |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln17_fu_311_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln18_fu_349_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln25_fu_360_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln26_1_fu_431_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln26_2_fu_392_p2             |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln26_3_fu_252_p2             |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln26_fu_425_p2               |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln30_fu_457_p2               |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln31_fu_468_p2               |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_state6                   |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_441_p2               |    or    |      0|  0|   2|           1|           1|
    |or_ln26_fu_437_p2                 |    or    |      0|  0|   2|           1|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 610|         647|         343|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  113|         24|    1|         24|
    |data2_address     |   21|          4|   32|        128|
    |data2_dataout     |   15|          3|   32|         96|
    |data2_size        |   15|          3|   32|         96|
    |i_0_reg_130       |    9|          2|   32|         64|
    |k_0_reg_153       |    9|          2|   32|         64|
    |k_1_reg_164       |    9|          2|   32|         64|
    |l_0_reg_187       |    9|          2|   32|         64|
    |l_1_reg_198       |    9|          2|   32|         64|
    |l_2_reg_221       |    9|          2|   32|         64|
    |phi_ln29_reg_209  |    9|          2|    1|          2|
    |phi_mul1_reg_141  |    9|          2|   32|         64|
    |phi_mul_reg_176   |    9|          2|   32|         64|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  245|         52|  354|        858|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln11_reg_508           |  32|   0|   32|          0|
    |add_ln17_reg_548           |  32|   0|   32|          0|
    |add_ln26_reg_614           |  32|   0|   32|          0|
    |ap_CS_fsm                  |  23|   0|   23|          0|
    |bitcast_ln26_1_reg_498     |  32|   0|   32|          0|
    |data0_addr_read_reg_581    |  32|   0|   32|          0|
    |data1_addr_read_reg_586    |  32|   0|   32|          0|
    |data1_addr_reg_542         |  32|   0|   32|          0|
    |data2_addr_1_read_reg_596  |  32|   0|   32|          0|
    |data2_addr_1_reg_567       |  32|   0|   32|          0|
    |data2_addr_2_read_reg_630  |  32|   0|   32|          0|
    |data2_addr_reg_526         |  32|   0|   32|          0|
    |i_0_reg_130                |  32|   0|   32|          0|
    |i_reg_516                  |  32|   0|   32|          0|
    |icmp_ln26_1_reg_641        |   1|   0|    1|          0|
    |icmp_ln26_2_reg_619        |   1|   0|    1|          0|
    |icmp_ln26_3_reg_503        |   1|   0|    1|          0|
    |icmp_ln26_reg_636          |   1|   0|    1|          0|
    |k_0_reg_153                |  32|   0|   32|          0|
    |k_1_reg_164                |  32|   0|   32|          0|
    |k_reg_556                  |  32|   0|   32|          0|
    |l_0_reg_187                |  32|   0|   32|          0|
    |l_1_reg_198                |  32|   0|   32|          0|
    |l_2_reg_221                |  32|   0|   32|          0|
    |l_3_reg_576                |  32|   0|   32|          0|
    |l_reg_609                  |  32|   0|   32|          0|
    |phi_ln29_reg_209           |   1|   0|    1|          0|
    |phi_mul1_reg_141           |  32|   0|   32|          0|
    |phi_mul_reg_176            |  32|   0|   32|          0|
    |tmp_1_reg_591              |  32|   0|   32|          0|
    |tmp_2_reg_601              |  32|   0|   32|          0|
    |zext_ln14_reg_521          |  32|   0|   64|         32|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 860|   0|  892|         32|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_done            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  myFuncAccel | return value |
|size               |  in |   32|   ap_none  |     size     |    scalar    |
|dim                |  in |   32|   ap_none  |      dim     |    scalar    |
|threshold          |  in |   32|   ap_none  |   threshold  |    scalar    |
|data0_req_din      | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_req_full_n   |  in |    1|   ap_bus   |     data0    |    pointer   |
|data0_req_write    | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_rsp_empty_n  |  in |    1|   ap_bus   |     data0    |    pointer   |
|data0_rsp_read     | out |    1|   ap_bus   |     data0    |    pointer   |
|data0_address      | out |   32|   ap_bus   |     data0    |    pointer   |
|data0_datain       |  in |   32|   ap_bus   |     data0    |    pointer   |
|data0_dataout      | out |   32|   ap_bus   |     data0    |    pointer   |
|data0_size         | out |   32|   ap_bus   |     data0    |    pointer   |
|data1_req_din      | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_full_n   |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_req_write    | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_empty_n  |  in |    1|   ap_bus   |     data1    |    pointer   |
|data1_rsp_read     | out |    1|   ap_bus   |     data1    |    pointer   |
|data1_address      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_datain       |  in |   32|   ap_bus   |     data1    |    pointer   |
|data1_dataout      | out |   32|   ap_bus   |     data1    |    pointer   |
|data1_size         | out |   32|   ap_bus   |     data1    |    pointer   |
|data2_req_din      | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_full_n   |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_req_write    | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_empty_n  |  in |    1|   ap_bus   |     data2    |    pointer   |
|data2_rsp_read     | out |    1|   ap_bus   |     data2    |    pointer   |
|data2_address      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_datain       |  in |   32|   ap_bus   |     data2    |    pointer   |
|data2_dataout      | out |   32|   ap_bus   |     data2    |    pointer   |
|data2_size         | out |   32|   ap_bus   |     data2    |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 3 4 
4 --> 5 17 
5 --> 6 
6 --> 7 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 6 
17 --> 18 23 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 17 
23 --> 23 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.44>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %size) nounwind, !map !7"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %dim) nounwind, !map !13"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %threshold) nounwind, !map !17"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data0) nounwind, !map !21"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !27"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !31"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @myFuncAccel_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%threshold_read = call float @_ssdm_op_Read.ap_auto.float(float %threshold) nounwind" [myIP.c:3]   --->   Operation 31 'read' 'threshold_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dim_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %dim) nounwind" [myIP.c:3]   --->   Operation 32 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%size_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size) nounwind" [myIP.c:3]   --->   Operation 33 'read' 'size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data0, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:5]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:6]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [7 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1000, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [myIP.c:7]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast float %threshold_read to i32" [myIP.c:26]   --->   Operation 37 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %bitcast_ln26_1 to i23" [myIP.c:26]   --->   Operation 38 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (2.44ns)   --->   "%icmp_ln26_3 = icmp eq i23 %trunc_ln26, 0" [myIP.c:26]   --->   Operation 39 'icmp' 'icmp_ln26_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.76ns)   --->   "br label %1" [myIP.c:11]   --->   Operation 40 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.55>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_0 = phi i32 [ 0, %0 ], [ %i, %.loopexit ]"   --->   Operation 41 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %0 ], [ %add_ln11, %.loopexit ]" [myIP.c:11]   --->   Operation 42 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (2.55ns)   --->   "%add_ln11 = add i32 %phi_mul1, %dim_read" [myIP.c:11]   --->   Operation 43 'add' 'add_ln11' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (2.47ns)   --->   "%icmp_ln11 = icmp eq i32 %i_0, %size_read" [myIP.c:11]   --->   Operation 44 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (2.55ns)   --->   "%i = add i32 %i_0, 1" [myIP.c:11]   --->   Operation 45 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %7, label %.preheader8.preheader" [myIP.c:11]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i32 %phi_mul1 to i64" [myIP.c:14]   --->   Operation 47 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%data2_addr = getelementptr inbounds float* %data2, i64 %zext_ln14" [myIP.c:14]   --->   Operation 48 'getelementptr' 'data2_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.76ns)   --->   "br label %.preheader8" [myIP.c:13]   --->   Operation 49 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [myIP.c:35]   --->   Operation 50 'ret' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.75>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%k_0 = phi i32 [ %k_2, %burstWrDataBB ], [ 0, %.preheader8.preheader ]"   --->   Operation 51 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.47ns)   --->   "%icmp_ln13 = icmp eq i32 %k_0, %dim_read" [myIP.c:13]   --->   Operation 52 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (2.55ns)   --->   "%k_2 = add i32 %k_0, 1" [myIP.c:13]   --->   Operation 53 'add' 'k_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader7.preheader, label %2" [myIP.c:13]   --->   Operation 54 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (2.47ns)   --->   "%icmp_ln14 = icmp eq i32 %k_0, 0" [myIP.c:14]   --->   Operation 55 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln13)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %burstWrReqBB, label %burstWrDataBB" [myIP.c:14]   --->   Operation 56 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (8.75ns)   --->   "%data2_addr_4_wr_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 %dim_read) nounwind" [myIP.c:14]   --->   Operation 57 'writereq' 'data2_addr_4_wr_req' <Predicate = (!icmp_ln13 & icmp_ln14)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "br label %burstWrDataBB"   --->   Operation 58 'br' <Predicate = (!icmp_ln13 & icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [myIP.c:14]   --->   Operation 59 'write' <Predicate = (!icmp_ln13)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "br label %.preheader8" [myIP.c:13]   --->   Operation 60 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%data1_addr = getelementptr inbounds float* %data1, i64 %zext_ln14" [myIP.c:19]   --->   Operation 61 'getelementptr' 'data1_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader7" [myIP.c:17]   --->   Operation 62 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%k_1 = phi i32 [ 0, %.preheader7.preheader ], [ %k, %.preheader7.loopexit ]"   --->   Operation 63 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %.preheader7.preheader ], [ %add_ln17, %.preheader7.loopexit ]" [myIP.c:17]   --->   Operation 64 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.55ns)   --->   "%add_ln17 = add i32 %phi_mul, %dim_read" [myIP.c:17]   --->   Operation 65 'add' 'add_ln17' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln17 = icmp eq i32 %k_1, %dim_read" [myIP.c:17]   --->   Operation 66 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (2.55ns)   --->   "%k = add i32 %k_1, 1" [myIP.c:17]   --->   Operation 67 'add' 'k' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %.preheader5.preheader, label %.preheader6.preheader" [myIP.c:17]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i32 %phi_mul to i64" [myIP.c:19]   --->   Operation 69 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%data0_addr = getelementptr inbounds float* %data0, i64 %zext_ln19_1" [myIP.c:19]   --->   Operation 70 'getelementptr' 'data0_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 71 [2/2] (8.75ns)   --->   "%data0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 %dim_read) nounwind" [myIP.c:19]   --->   Operation 71 'readreq' 'data0_addr_1_rd_req' <Predicate = (!icmp_ln17)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 72 [2/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 %dim_read) nounwind" [myIP.c:19]   --->   Operation 72 'readreq' 'data1_addr_1_rd_req' <Predicate = (!icmp_ln17)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_4 : Operation 73 [1/1] (1.76ns)   --->   "br label %.preheader5" [myIP.c:25]   --->   Operation 73 'br' <Predicate = (icmp_ln17)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 8.75>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln19 = add i32 %k_1, %phi_mul1" [myIP.c:19]   --->   Operation 74 'add' 'add_ln19' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i32 %add_ln19 to i64" [myIP.c:19]   --->   Operation 75 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%data2_addr_1 = getelementptr inbounds float* %data2, i64 %zext_ln19" [myIP.c:19]   --->   Operation 76 'getelementptr' 'data2_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/2] (8.75ns)   --->   "%data0_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data0_addr, i32 %dim_read) nounwind" [myIP.c:19]   --->   Operation 77 'readreq' 'data0_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 78 [1/2] (8.75ns)   --->   "%data1_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data1_addr, i32 %dim_read) nounwind" [myIP.c:19]   --->   Operation 78 'readreq' 'data1_addr_1_rd_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_5 : Operation 79 [1/1] (1.76ns)   --->   "br label %.preheader6" [myIP.c:18]   --->   Operation 79 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 8.75>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%l_0 = phi i32 [ %l_3, %3 ], [ 0, %.preheader6.preheader ]"   --->   Operation 80 'phi' 'l_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (2.47ns)   --->   "%icmp_ln18 = icmp eq i32 %l_0, %dim_read" [myIP.c:18]   --->   Operation 81 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (2.55ns)   --->   "%l_3 = add i32 %l_0, 1" [myIP.c:18]   --->   Operation 82 'add' 'l_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %.preheader7.loopexit, label %3" [myIP.c:18]   --->   Operation 83 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (8.75ns)   --->   "%data0_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data0_addr) nounwind" [myIP.c:19]   --->   Operation 84 'read' 'data0_addr_read' <Predicate = (!icmp_ln18)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 85 [1/1] (8.75ns)   --->   "%data1_addr_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data1_addr) nounwind" [myIP.c:19]   --->   Operation 85 'read' 'data1_addr_read' <Predicate = (!icmp_ln18)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 86 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 87 [4/4] (5.70ns)   --->   "%tmp_1 = fmul float %data0_addr_read, %data1_addr_read" [myIP.c:19]   --->   Operation 87 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.75>
ST_8 : Operation 88 [3/4] (5.70ns)   --->   "%tmp_1 = fmul float %data0_addr_read, %data1_addr_read" [myIP.c:19]   --->   Operation 88 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [2/2] (8.75ns)   --->   "%data2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [myIP.c:19]   --->   Operation 89 'readreq' 'data2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 9 <SV = 8> <Delay = 8.75>
ST_9 : Operation 90 [2/4] (5.70ns)   --->   "%tmp_1 = fmul float %data0_addr_read, %data1_addr_read" [myIP.c:19]   --->   Operation 90 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/2] (8.75ns)   --->   "%data2_load_1_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [myIP.c:19]   --->   Operation 91 'readreq' 'data2_load_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 10 <SV = 9> <Delay = 8.75>
ST_10 : Operation 92 [1/4] (5.70ns)   --->   "%tmp_1 = fmul float %data0_addr_read, %data1_addr_read" [myIP.c:19]   --->   Operation 92 'fmul' 'tmp_1' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (8.75ns)   --->   "%data2_addr_1_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_1) nounwind" [myIP.c:19]   --->   Operation 93 'read' 'data2_addr_1_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 94 [5/5] (7.25ns)   --->   "%tmp_2 = fadd float %data2_addr_1_read, %tmp_1" [myIP.c:19]   --->   Operation 94 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 95 [4/5] (7.25ns)   --->   "%tmp_2 = fadd float %data2_addr_1_read, %tmp_1" [myIP.c:19]   --->   Operation 95 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 96 [3/5] (7.25ns)   --->   "%tmp_2 = fadd float %data2_addr_1_read, %tmp_1" [myIP.c:19]   --->   Operation 96 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 97 [2/5] (7.25ns)   --->   "%tmp_2 = fadd float %data2_addr_1_read, %tmp_1" [myIP.c:19]   --->   Operation 97 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 98 [1/5] (7.25ns)   --->   "%tmp_2 = fadd float %data2_addr_1_read, %tmp_1" [myIP.c:19]   --->   Operation 98 'fadd' 'tmp_2' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 99 [1/1] (8.75ns)   --->   "%data2_addr_1_req = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr_1, i32 1) nounwind" [myIP.c:19]   --->   Operation 99 'writereq' 'data2_addr_1_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 100 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr_1, float %tmp_2) nounwind" [myIP.c:19]   --->   Operation 100 'write' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_16 : Operation 101 [1/1] (0.00ns)   --->   "br label %.preheader6" [myIP.c:18]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 4> <Delay = 3.45>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%l_1 = phi i32 [ %l, %4 ], [ 0, %.preheader5.preheader ]"   --->   Operation 102 'phi' 'l_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i1 [ %and_ln26_1, %4 ], [ true, %.preheader5.preheader ]" [myIP.c:29]   --->   Operation 103 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 104 [1/1] (2.47ns)   --->   "%icmp_ln25 = icmp ult i32 %l_1, %dim_read" [myIP.c:25]   --->   Operation 104 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 105 [1/1] (0.97ns)   --->   "%and_ln25 = and i1 %phi_ln29, %icmp_ln25" [myIP.c:25]   --->   Operation 105 'and' 'and_ln25' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (2.55ns)   --->   "%l = add i32 %l_1, 1" [myIP.c:25]   --->   Operation 106 'add' 'l' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "br i1 %and_ln25, label %4, label %5" [myIP.c:25]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln26 = add i32 %l_1, %phi_mul1" [myIP.c:26]   --->   Operation 108 'add' 'add_ln26' <Predicate = (and_ln25)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln26_1, i32 23, i32 30)" [myIP.c:26]   --->   Operation 109 'partselect' 'tmp_3' <Predicate = (and_ln25)> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (1.55ns)   --->   "%icmp_ln26_2 = icmp ne i8 %tmp_3, -1" [myIP.c:26]   --->   Operation 110 'icmp' 'icmp_ln26_2' <Predicate = (and_ln25)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %phi_ln29, label %.preheader.preheader, label %.loopexit" [myIP.c:29]   --->   Operation 111 'br' <Predicate = (!and_ln25)> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (1.76ns)   --->   "br label %.preheader" [myIP.c:30]   --->   Operation 112 'br' <Predicate = (!and_ln25 & phi_ln29)> <Delay = 1.76>

State 18 <SV = 5> <Delay = 8.75>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i32 %add_ln26 to i64" [myIP.c:26]   --->   Operation 113 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%data2_addr_2 = getelementptr inbounds float* %data2, i64 %zext_ln26" [myIP.c:26]   --->   Operation 114 'getelementptr' 'data2_addr_2' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [2/2] (8.75ns)   --->   "%data2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [myIP.c:26]   --->   Operation 115 'readreq' 'data2_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 19 <SV = 6> <Delay = 8.75>
ST_19 : Operation 116 [1/2] (8.75ns)   --->   "%data2_load_req = call i1 @_ssdm_op_ReadReq.ap_bus.floatP(float* %data2_addr_2, i32 1) nounwind" [myIP.c:26]   --->   Operation 116 'readreq' 'data2_load_req' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 20 <SV = 7> <Delay = 8.75>
ST_20 : Operation 117 [1/1] (8.75ns)   --->   "%data2_addr_2_read = call float @_ssdm_op_Read.ap_bus.floatP(float* %data2_addr_2) nounwind" [myIP.c:26]   --->   Operation 117 'read' 'data2_addr_2_read' <Predicate = true> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>

State 21 <SV = 8> <Delay = 5.43>
ST_21 : Operation 118 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast float %data2_addr_2_read to i32" [myIP.c:26]   --->   Operation 118 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 119 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln26, i32 23, i32 30)" [myIP.c:26]   --->   Operation 119 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i32 %bitcast_ln26 to i23" [myIP.c:26]   --->   Operation 120 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (1.55ns)   --->   "%icmp_ln26 = icmp ne i8 %tmp, -1" [myIP.c:26]   --->   Operation 121 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 122 [1/1] (2.44ns)   --->   "%icmp_ln26_1 = icmp eq i23 %trunc_ln26_1, 0" [myIP.c:26]   --->   Operation 122 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 123 [2/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %data2_addr_2_read, %threshold_read" [myIP.c:26]   --->   Operation 123 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 6.40>
ST_22 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln26_1)   --->   "%or_ln26 = or i1 %icmp_ln26_1, %icmp_ln26" [myIP.c:26]   --->   Operation 124 'or' 'or_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln26_1)   --->   "%or_ln26_1 = or i1 %icmp_ln26_3, %icmp_ln26_2" [myIP.c:26]   --->   Operation 125 'or' 'or_ln26_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln26_1)   --->   "%and_ln26 = and i1 %or_ln26, %or_ln26_1" [myIP.c:26]   --->   Operation 126 'and' 'and_ln26' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 127 [1/2] (5.43ns)   --->   "%tmp_4 = fcmp ogt float %data2_addr_2_read, %threshold_read" [myIP.c:26]   --->   Operation 127 'fcmp' 'tmp_4' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 128 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln26_1 = and i1 %and_ln26, %tmp_4" [myIP.c:26]   --->   Operation 128 'and' 'and_ln26_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 129 [1/1] (0.00ns)   --->   "br label %.preheader5" [myIP.c:25]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 5> <Delay = 8.75>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%l_2 = phi i32 [ %l_4, %burstWrDataBB3 ], [ 0, %.preheader.preheader ]"   --->   Operation 130 'phi' 'l_2' <Predicate = (phi_ln29)> <Delay = 0.00>
ST_23 : Operation 131 [1/1] (2.47ns)   --->   "%icmp_ln30 = icmp eq i32 %l_2, %dim_read" [myIP.c:30]   --->   Operation 131 'icmp' 'icmp_ln30' <Predicate = (phi_ln29)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 132 [1/1] (2.55ns)   --->   "%l_4 = add i32 %l_2, 1" [myIP.c:30]   --->   Operation 132 'add' 'l_4' <Predicate = (phi_ln29)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 133 [1/1] (0.00ns)   --->   "br i1 %icmp_ln30, label %.loopexit.loopexit, label %6" [myIP.c:30]   --->   Operation 133 'br' <Predicate = (phi_ln29)> <Delay = 0.00>
ST_23 : Operation 134 [1/1] (2.47ns)   --->   "%icmp_ln31 = icmp eq i32 %l_2, 0" [myIP.c:31]   --->   Operation 134 'icmp' 'icmp_ln31' <Predicate = (phi_ln29 & !icmp_ln30)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 135 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %burstWrReqBB4, label %burstWrDataBB3" [myIP.c:31]   --->   Operation 135 'br' <Predicate = (phi_ln29 & !icmp_ln30)> <Delay = 0.00>
ST_23 : Operation 136 [1/1] (8.75ns)   --->   "%data2_addr_4_wr_req6 = call i1 @_ssdm_op_WriteReq.ap_bus.floatP(float* %data2_addr, i32 %dim_read) nounwind" [myIP.c:31]   --->   Operation 136 'writereq' 'data2_addr_4_wr_req6' <Predicate = (phi_ln29 & !icmp_ln30 & icmp_ln31)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_23 : Operation 137 [1/1] (0.00ns)   --->   "br label %burstWrDataBB3"   --->   Operation 137 'br' <Predicate = (phi_ln29 & !icmp_ln30 & icmp_ln31)> <Delay = 0.00>
ST_23 : Operation 138 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.ap_bus.floatP(float* %data2_addr, float 0.000000e+00) nounwind" [myIP.c:31]   --->   Operation 138 'write' <Predicate = (phi_ln29 & !icmp_ln30)> <Delay = 8.75> <Core = "PLB46M">   --->   Core 1 'PLB46M' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq'>
ST_23 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader" [myIP.c:30]   --->   Operation 139 'br' <Predicate = (phi_ln29 & !icmp_ln30)> <Delay = 0.00>
ST_23 : Operation 140 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 140 'br' <Predicate = (phi_ln29 & icmp_ln30)> <Delay = 0.00>
ST_23 : Operation 141 [1/1] (0.00ns)   --->   "br label %1" [myIP.c:11]   --->   Operation 141 'br' <Predicate = (icmp_ln30) | (!phi_ln29)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ threshold]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 000000000000000000000000]
spectopmodule_ln0    (spectopmodule) [ 000000000000000000000000]
threshold_read       (read         ) [ 001111111111111111111111]
dim_read             (read         ) [ 001111111111111111111111]
size_read            (read         ) [ 001111111111111111111111]
specinterface_ln5    (specinterface) [ 000000000000000000000000]
specinterface_ln6    (specinterface) [ 000000000000000000000000]
specinterface_ln7    (specinterface) [ 000000000000000000000000]
bitcast_ln26_1       (bitcast      ) [ 001111111111111111111111]
trunc_ln26           (trunc        ) [ 000000000000000000000000]
icmp_ln26_3          (icmp         ) [ 001111111111111111111111]
br_ln11              (br           ) [ 011111111111111111111111]
i_0                  (phi          ) [ 001000000000000000000000]
phi_mul1             (phi          ) [ 001111111111111111111110]
add_ln11             (add          ) [ 011111111111111111111111]
icmp_ln11            (icmp         ) [ 001111111111111111111111]
i                    (add          ) [ 011111111111111111111111]
br_ln11              (br           ) [ 000000000000000000000000]
zext_ln14            (zext         ) [ 000100000000000000000000]
data2_addr           (getelementptr) [ 000111111111111111111111]
br_ln13              (br           ) [ 001111111111111111111111]
ret_ln35             (ret          ) [ 000000000000000000000000]
k_0                  (phi          ) [ 000100000000000000000000]
icmp_ln13            (icmp         ) [ 001111111111111111111111]
k_2                  (add          ) [ 001111111111111111111111]
br_ln13              (br           ) [ 000000000000000000000000]
icmp_ln14            (icmp         ) [ 001111111111111111111111]
br_ln14              (br           ) [ 000000000000000000000000]
data2_addr_4_wr_req  (writereq     ) [ 000000000000000000000000]
br_ln0               (br           ) [ 000000000000000000000000]
write_ln14           (write        ) [ 000000000000000000000000]
br_ln13              (br           ) [ 001111111111111111111111]
data1_addr           (getelementptr) [ 000011111111111110000000]
br_ln17              (br           ) [ 001111111111111111111111]
k_1                  (phi          ) [ 000011000000000000000000]
phi_mul              (phi          ) [ 000010000000000000000000]
add_ln17             (add          ) [ 001111111111111111111111]
icmp_ln17            (icmp         ) [ 001111111111111111111111]
k                    (add          ) [ 001111111111111111111111]
br_ln17              (br           ) [ 000000000000000000000000]
zext_ln19_1          (zext         ) [ 000000000000000000000000]
data0_addr           (getelementptr) [ 000001111111111110000000]
br_ln25              (br           ) [ 001111111111111111111111]
add_ln19             (add          ) [ 000000000000000000000000]
zext_ln19            (zext         ) [ 000000000000000000000000]
data2_addr_1         (getelementptr) [ 000000111111111110000000]
data0_addr_1_rd_req  (readreq      ) [ 000000000000000000000000]
data1_addr_1_rd_req  (readreq      ) [ 000000000000000000000000]
br_ln18              (br           ) [ 001111111111111111111111]
l_0                  (phi          ) [ 000000100000000000000000]
icmp_ln18            (icmp         ) [ 001111111111111111111111]
l_3                  (add          ) [ 001111111111111111111111]
br_ln18              (br           ) [ 000000000000000000000000]
data0_addr_read      (read         ) [ 000000011110000000000000]
data1_addr_read      (read         ) [ 000000011110000000000000]
br_ln0               (br           ) [ 001111111111111111111111]
data2_load_1_req     (readreq      ) [ 000000000000000000000000]
tmp_1                (fmul         ) [ 000000000001111100000000]
data2_addr_1_read    (read         ) [ 000000000001111100000000]
tmp_2                (fadd         ) [ 000000000000000010000000]
data2_addr_1_req     (writereq     ) [ 000000000000000000000000]
write_ln19           (write        ) [ 000000000000000000000000]
br_ln18              (br           ) [ 001111111111111111111111]
l_1                  (phi          ) [ 000000000000000001000000]
phi_ln29             (phi          ) [ 001111111111111111111111]
icmp_ln25            (icmp         ) [ 000000000000000000000000]
and_ln25             (and          ) [ 001111111111111111111111]
l                    (add          ) [ 001111111111111111111111]
br_ln25              (br           ) [ 000000000000000000000000]
add_ln26             (add          ) [ 000000000000000000100000]
tmp_3                (partselect   ) [ 000000000000000000000000]
icmp_ln26_2          (icmp         ) [ 000000000000000000111110]
br_ln29              (br           ) [ 000000000000000000000000]
br_ln30              (br           ) [ 001111111111111111111111]
zext_ln26            (zext         ) [ 000000000000000000000000]
data2_addr_2         (getelementptr) [ 000000000000000000011000]
data2_load_req       (readreq      ) [ 000000000000000000000000]
data2_addr_2_read    (read         ) [ 000000000000000000000110]
bitcast_ln26         (bitcast      ) [ 000000000000000000000000]
tmp                  (partselect   ) [ 000000000000000000000000]
trunc_ln26_1         (trunc        ) [ 000000000000000000000000]
icmp_ln26            (icmp         ) [ 000000000000000000000010]
icmp_ln26_1          (icmp         ) [ 000000000000000000000010]
or_ln26              (or           ) [ 000000000000000000000000]
or_ln26_1            (or           ) [ 000000000000000000000000]
and_ln26             (and          ) [ 000000000000000000000000]
tmp_4                (fcmp         ) [ 000000000000000000000000]
and_ln26_1           (and          ) [ 001111111111111111111111]
br_ln25              (br           ) [ 001111111111111111111111]
l_2                  (phi          ) [ 000000000000000000000001]
icmp_ln30            (icmp         ) [ 001111111111111111111111]
l_4                  (add          ) [ 001111111111111111111111]
br_ln30              (br           ) [ 000000000000000000000000]
icmp_ln31            (icmp         ) [ 001111111111111111111111]
br_ln31              (br           ) [ 000000000000000000000000]
data2_addr_4_wr_req6 (writereq     ) [ 000000000000000000000000]
br_ln0               (br           ) [ 000000000000000000000000]
write_ln31           (write        ) [ 000000000000000000000000]
br_ln30              (br           ) [ 001111111111111111111111]
br_ln0               (br           ) [ 000000000000000000000000]
br_ln11              (br           ) [ 011111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="size">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="size"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dim">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="threshold">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="threshold"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myFuncAccel_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_bus.floatP"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="threshold_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="threshold_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dim_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="size_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="size_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="1"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) writereq(1155) " fcode="write"/>
<opset="data2_addr_4_wr_req/3 write_ln14/3 data2_addr_4_wr_req6/23 write_ln31/23 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_readreq_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="32" slack="3"/>
<pin id="86" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data0_addr_1_rd_req/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_readreq_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="1"/>
<pin id="91" dir="0" index="2" bw="32" slack="3"/>
<pin id="92" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data1_addr_1_rd_req/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data0_addr_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="2"/>
<pin id="97" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data0_addr_read/6 "/>
</bind>
</comp>

<comp id="99" class="1004" name="data1_addr_read_read_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="3"/>
<pin id="102" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data1_addr_read/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="3"/>
<pin id="107" dir="0" index="2" bw="32" slack="0"/>
<pin id="108" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) readreq(1154) writereq(1155) " fcode="write"/>
<opset="data2_load_1_req/8 data2_addr_1_req/16 write_ln19/16 "/>
</bind>
</comp>

<comp id="111" class="1004" name="data2_addr_1_read_read_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="5"/>
<pin id="114" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_addr_1_read/10 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_readreq_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="data2_load_req/18 "/>
</bind>
</comp>

<comp id="125" class="1004" name="data2_addr_2_read_read_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="2"/>
<pin id="128" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data2_addr_2_read/20 "/>
</bind>
</comp>

<comp id="130" class="1005" name="i_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="i_0_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="phi_mul1_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="phi_mul1_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="32" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="k_0_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="1"/>
<pin id="155" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="k_0_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="164" class="1005" name="k_1_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="k_1_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="phi_mul_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="phi_mul_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="32" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="l_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="l_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="1" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_0/6 "/>
</bind>
</comp>

<comp id="198" class="1005" name="l_1_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_1 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="l_1_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_1/17 "/>
</bind>
</comp>

<comp id="209" class="1005" name="phi_ln29_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="phi_ln29_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/17 "/>
</bind>
</comp>

<comp id="221" class="1005" name="l_2_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_2 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="l_2_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="1" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l_2/23 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="32" slack="1"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_2/11 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="1"/>
<pin id="239" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="8"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/21 "/>
</bind>
</comp>

<comp id="244" class="1004" name="bitcast_ln26_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26_1/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="trunc_ln26_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="icmp_ln26_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="23" slack="0"/>
<pin id="254" dir="0" index="1" bw="23" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_3/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="add_ln11_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="1"/>
<pin id="261" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp_ln11_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="0" index="1" bw="32" slack="1"/>
<pin id="266" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln14_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="data2_addr_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="32" slack="0"/>
<pin id="281" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="icmp_ln13_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="2"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="k_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="icmp_ln14_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="data1_addr_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="1"/>
<pin id="304" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data1_addr/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln17_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="3"/>
<pin id="309" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln17_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="32" slack="3"/>
<pin id="314" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="k_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln19_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="data0_addr_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data0_addr/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln19_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="1"/>
<pin id="335" dir="0" index="1" bw="32" slack="3"/>
<pin id="336" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln19_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/5 "/>
</bind>
</comp>

<comp id="343" class="1004" name="data2_addr_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr_1/5 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln18_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="5"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="l_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_3/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln25_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="4"/>
<pin id="363" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/17 "/>
</bind>
</comp>

<comp id="365" class="1004" name="and_ln25_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln25/17 "/>
</bind>
</comp>

<comp id="371" class="1004" name="l_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="0" index="1" bw="1" slack="0"/>
<pin id="374" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l/17 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln26_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="3"/>
<pin id="380" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/17 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="4"/>
<pin id="386" dir="0" index="2" bw="6" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/17 "/>
</bind>
</comp>

<comp id="392" class="1004" name="icmp_ln26_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_2/17 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln26_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/18 "/>
</bind>
</comp>

<comp id="401" class="1004" name="data2_addr_2_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="0"/>
<pin id="404" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data2_addr_2/18 "/>
</bind>
</comp>

<comp id="408" class="1004" name="bitcast_ln26_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="1"/>
<pin id="410" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/21 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="0" index="2" bw="6" slack="0"/>
<pin id="415" dir="0" index="3" bw="6" slack="0"/>
<pin id="416" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="421" class="1004" name="trunc_ln26_1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26_1/21 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln26_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/21 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln26_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="23" slack="0"/>
<pin id="433" dir="0" index="1" bw="23" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26_1/21 "/>
</bind>
</comp>

<comp id="437" class="1004" name="or_ln26_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="1"/>
<pin id="439" dir="0" index="1" bw="1" slack="1"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/22 "/>
</bind>
</comp>

<comp id="441" class="1004" name="or_ln26_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="9"/>
<pin id="443" dir="0" index="1" bw="1" slack="5"/>
<pin id="444" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26_1/22 "/>
</bind>
</comp>

<comp id="445" class="1004" name="and_ln26_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26/22 "/>
</bind>
</comp>

<comp id="451" class="1004" name="and_ln26_1_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln26_1/22 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln30_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="0"/>
<pin id="459" dir="0" index="1" bw="32" slack="5"/>
<pin id="460" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/23 "/>
</bind>
</comp>

<comp id="462" class="1004" name="l_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l_4/23 "/>
</bind>
</comp>

<comp id="468" class="1004" name="icmp_ln31_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/23 "/>
</bind>
</comp>

<comp id="474" class="1005" name="threshold_read_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="8"/>
<pin id="476" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="threshold_read "/>
</bind>
</comp>

<comp id="479" class="1005" name="dim_read_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="1"/>
<pin id="481" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="493" class="1005" name="size_read_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="1"/>
<pin id="495" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="size_read "/>
</bind>
</comp>

<comp id="498" class="1005" name="bitcast_ln26_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="4"/>
<pin id="500" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="bitcast_ln26_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="icmp_ln26_3_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="9"/>
<pin id="505" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="icmp_ln26_3 "/>
</bind>
</comp>

<comp id="508" class="1005" name="add_ln11_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="516" class="1005" name="i_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="521" class="1005" name="zext_ln14_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="64" slack="1"/>
<pin id="523" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="526" class="1005" name="data2_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="1"/>
<pin id="528" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr "/>
</bind>
</comp>

<comp id="534" class="1005" name="k_2_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="data1_addr_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr "/>
</bind>
</comp>

<comp id="548" class="1005" name="add_ln17_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="556" class="1005" name="k_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="561" class="1005" name="data0_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_addr "/>
</bind>
</comp>

<comp id="567" class="1005" name="data2_addr_1_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="3"/>
<pin id="569" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="data2_addr_1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="l_3_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l_3 "/>
</bind>
</comp>

<comp id="581" class="1005" name="data0_addr_read_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="1"/>
<pin id="583" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data0_addr_read "/>
</bind>
</comp>

<comp id="586" class="1005" name="data1_addr_read_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data1_addr_read "/>
</bind>
</comp>

<comp id="591" class="1005" name="tmp_1_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="1"/>
<pin id="593" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="596" class="1005" name="data2_addr_1_read_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr_1_read "/>
</bind>
</comp>

<comp id="601" class="1005" name="tmp_2_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="609" class="1005" name="l_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="614" class="1005" name="add_ln26_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

<comp id="619" class="1005" name="icmp_ln26_2_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="5"/>
<pin id="621" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln26_2 "/>
</bind>
</comp>

<comp id="624" class="1005" name="data2_addr_2_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr_2 "/>
</bind>
</comp>

<comp id="630" class="1005" name="data2_addr_2_read_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="data2_addr_2_read "/>
</bind>
</comp>

<comp id="636" class="1005" name="icmp_ln26_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="1"/>
<pin id="638" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln26_1_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln26_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="and_ln26_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="1" slack="1"/>
<pin id="648" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln26_1 "/>
</bind>
</comp>

<comp id="654" class="1005" name="l_4_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="l_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="18" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="40" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="87"><net_src comp="42" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="42" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="44" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="44" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="42" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="34" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="115"><net_src comp="44" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="117"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="129"><net_src comp="44" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="133"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="26" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="26" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="179"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="46" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="247"><net_src comp="56" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="32" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="145" pin="4"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="134" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="134" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="145" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="10" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="157" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="157" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="157" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="26" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="8" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="310"><net_src comp="180" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="168" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="168" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="34" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="180" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="6" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="82" pin=1"/></net>

<net id="337"><net_src comp="164" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="141" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="347"><net_src comp="10" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="191" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="191" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="34" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="202" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="369"><net_src comp="213" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="360" pin="2"/><net_sink comp="365" pin=1"/></net>

<net id="375"><net_src comp="202" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="376"><net_src comp="34" pin="0"/><net_sink comp="371" pin=1"/></net>

<net id="381"><net_src comp="202" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="141" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="48" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="50" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="391"><net_src comp="52" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="383" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="54" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="405"><net_src comp="10" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="407"><net_src comp="401" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="417"><net_src comp="48" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="408" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="419"><net_src comp="50" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="411" pin=3"/></net>

<net id="424"><net_src comp="408" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="411" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="54" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="421" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="32" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="449"><net_src comp="437" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="441" pin="2"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="240" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="225" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="225" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="34" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="225" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="26" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="56" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="482"><net_src comp="62" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="486"><net_src comp="479" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="487"><net_src comp="479" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="488"><net_src comp="479" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="489"><net_src comp="479" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="490"><net_src comp="479" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="491"><net_src comp="479" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="492"><net_src comp="479" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="496"><net_src comp="68" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="501"><net_src comp="244" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="506"><net_src comp="252" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="511"><net_src comp="258" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="519"><net_src comp="268" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="524"><net_src comp="274" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="529"><net_src comp="278" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="537"><net_src comp="289" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="545"><net_src comp="301" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="547"><net_src comp="542" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="551"><net_src comp="306" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="559"><net_src comp="316" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="564"><net_src comp="326" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="570"><net_src comp="343" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="572"><net_src comp="567" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="579"><net_src comp="354" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="584"><net_src comp="94" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="589"><net_src comp="99" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="594"><net_src comp="236" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="599"><net_src comp="111" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="604"><net_src comp="232" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="612"><net_src comp="371" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="617"><net_src comp="377" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="622"><net_src comp="392" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="627"><net_src comp="401" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="633"><net_src comp="125" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="639"><net_src comp="425" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="644"><net_src comp="431" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="649"><net_src comp="451" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="657"><net_src comp="462" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="225" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data2 | {3 16 23 }
 - Input state : 
	Port: myFuncAccel : size | {1 }
	Port: myFuncAccel : dim | {1 }
	Port: myFuncAccel : threshold | {1 }
	Port: myFuncAccel : data0 | {4 5 6 }
	Port: myFuncAccel : data1 | {4 5 6 }
	Port: myFuncAccel : data2 | {8 9 10 18 19 20 }
  - Chain level:
	State 1
		trunc_ln26 : 1
		icmp_ln26_3 : 2
	State 2
		add_ln11 : 1
		icmp_ln11 : 1
		i : 1
		br_ln11 : 2
		zext_ln14 : 1
		data2_addr : 2
	State 3
		icmp_ln13 : 1
		k_2 : 1
		br_ln13 : 2
		icmp_ln14 : 1
		br_ln14 : 2
	State 4
		add_ln17 : 1
		icmp_ln17 : 1
		k : 1
		br_ln17 : 2
		zext_ln19_1 : 1
		data0_addr : 2
		data0_addr_1_rd_req : 3
	State 5
		zext_ln19 : 1
		data2_addr_1 : 2
	State 6
		icmp_ln18 : 1
		l_3 : 1
		br_ln18 : 2
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		icmp_ln25 : 1
		and_ln25 : 2
		l : 1
		br_ln25 : 2
		add_ln26 : 1
		icmp_ln26_2 : 1
		br_ln29 : 1
	State 18
		data2_addr_2 : 1
		data2_load_req : 2
	State 19
	State 20
	State 21
		tmp : 1
		trunc_ln26_1 : 1
		icmp_ln26 : 2
		icmp_ln26_1 : 2
	State 22
	State 23
		icmp_ln30 : 1
		l_4 : 1
		br_ln30 : 2
		icmp_ln31 : 1
		br_ln31 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_232          |    2    |   205   |   390   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_236          |    3    |   143   |   321   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln11_fu_258        |    0    |    0    |    39   |
|          |            i_fu_268           |    0    |    0    |    39   |
|          |           k_2_fu_289          |    0    |    0    |    39   |
|          |        add_ln17_fu_306        |    0    |    0    |    39   |
|    add   |            k_fu_316           |    0    |    0    |    39   |
|          |        add_ln19_fu_333        |    0    |    0    |    39   |
|          |           l_3_fu_354          |    0    |    0    |    39   |
|          |            l_fu_371           |    0    |    0    |    39   |
|          |        add_ln26_fu_377        |    0    |    0    |    39   |
|          |           l_4_fu_462          |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|   fcmp   |           grp_fu_240          |    0    |    66   |   239   |
|----------|-------------------------------|---------|---------|---------|
|          |       icmp_ln26_3_fu_252      |    0    |    0    |    18   |
|          |        icmp_ln11_fu_263       |    0    |    0    |    18   |
|          |        icmp_ln13_fu_284       |    0    |    0    |    18   |
|          |        icmp_ln14_fu_295       |    0    |    0    |    18   |
|          |        icmp_ln17_fu_311       |    0    |    0    |    18   |
|   icmp   |        icmp_ln18_fu_349       |    0    |    0    |    18   |
|          |        icmp_ln25_fu_360       |    0    |    0    |    18   |
|          |       icmp_ln26_2_fu_392      |    0    |    0    |    11   |
|          |        icmp_ln26_fu_425       |    0    |    0    |    11   |
|          |       icmp_ln26_1_fu_431      |    0    |    0    |    18   |
|          |        icmp_ln30_fu_457       |    0    |    0    |    18   |
|          |        icmp_ln31_fu_468       |    0    |    0    |    18   |
|----------|-------------------------------|---------|---------|---------|
|          |        and_ln25_fu_365        |    0    |    0    |    2    |
|    and   |        and_ln26_fu_445        |    0    |    0    |    2    |
|          |       and_ln26_1_fu_451       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    or    |         or_ln26_fu_437        |    0    |    0    |    2    |
|          |        or_ln26_1_fu_441       |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |   threshold_read_read_fu_56   |    0    |    0    |    0    |
|          |      dim_read_read_fu_62      |    0    |    0    |    0    |
|          |      size_read_read_fu_68     |    0    |    0    |    0    |
|   read   |   data0_addr_read_read_fu_94  |    0    |    0    |    0    |
|          |   data1_addr_read_read_fu_99  |    0    |    0    |    0    |
|          | data2_addr_1_read_read_fu_111 |    0    |    0    |    0    |
|          | data2_addr_2_read_read_fu_125 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_74        |    0    |    0    |    0    |
|          |        grp_write_fu_104       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_82       |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_88       |    0    |    0    |    0    |
|          |       grp_readreq_fu_118      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln26_fu_248       |    0    |    0    |    0    |
|          |      trunc_ln26_1_fu_421      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        zext_ln14_fu_274       |    0    |    0    |    0    |
|   zext   |       zext_ln19_1_fu_322      |    0    |    0    |    0    |
|          |        zext_ln19_fu_339       |    0    |    0    |    0    |
|          |        zext_ln26_fu_398       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|          tmp_3_fu_383         |    0    |    0    |    0    |
|          |           tmp_fu_411          |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    5    |   414   |   1552  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add_ln11_reg_508    |   32   |
|     add_ln17_reg_548    |   32   |
|     add_ln26_reg_614    |   32   |
|    and_ln26_1_reg_646   |    1   |
|  bitcast_ln26_1_reg_498 |   32   |
| data0_addr_read_reg_581 |   32   |
|    data0_addr_reg_561   |   32   |
| data1_addr_read_reg_586 |   32   |
|    data1_addr_reg_542   |   32   |
|data2_addr_1_read_reg_596|   32   |
|   data2_addr_1_reg_567  |   32   |
|data2_addr_2_read_reg_630|   32   |
|   data2_addr_2_reg_624  |   32   |
|    data2_addr_reg_526   |   32   |
|     dim_read_reg_479    |   32   |
|       i_0_reg_130       |   32   |
|        i_reg_516        |   32   |
|   icmp_ln26_1_reg_641   |    1   |
|   icmp_ln26_2_reg_619   |    1   |
|   icmp_ln26_3_reg_503   |    1   |
|    icmp_ln26_reg_636    |    1   |
|       k_0_reg_153       |   32   |
|       k_1_reg_164       |   32   |
|       k_2_reg_534       |   32   |
|        k_reg_556        |   32   |
|       l_0_reg_187       |   32   |
|       l_1_reg_198       |   32   |
|       l_2_reg_221       |   32   |
|       l_3_reg_576       |   32   |
|       l_4_reg_654       |   32   |
|        l_reg_609        |   32   |
|     phi_ln29_reg_209    |    1   |
|     phi_mul1_reg_141    |   32   |
|     phi_mul_reg_176     |   32   |
|    size_read_reg_493    |   32   |
|  threshold_read_reg_474 |   32   |
|      tmp_1_reg_591      |   32   |
|      tmp_2_reg_601      |   32   |
|    zext_ln14_reg_521    |   64   |
+-------------------------+--------+
|          Total          |  1094  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|   grp_write_fu_74  |  p0  |   2  |   1  |    2   |
|   grp_write_fu_74  |  p2  |   2  |  32  |   64   ||    9    |
|  grp_readreq_fu_82 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_write_fu_104  |  p0  |   3  |   1  |    3   |
|  grp_write_fu_104  |  p2  |   2  |  32  |   64   ||    9    |
| grp_readreq_fu_118 |  p1  |   2  |  32  |   64   ||    9    |
|  phi_mul1_reg_141  |  p0  |   2  |  32  |   64   ||    9    |
|     k_1_reg_164    |  p0  |   2  |  32  |   64   ||    9    |
|  phi_ln29_reg_209  |  p0  |   2  |   1  |    2   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   391  || 15.9667 ||    63   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1552  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   15   |    -   |   63   |
|  Register |    -   |    -   |  1094  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   15   |  1508  |  1615  |
+-----------+--------+--------+--------+--------+
