

================================================================
== Vitis HLS Report for 'parse_filter_config_4_32_Pipeline_VITIS_LOOP_467_5'
================================================================
* Date:           Mon Feb  3 14:21:56 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        filter_dut
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.826 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       34|       34|  0.340 us|  0.340 us|   33|   33|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_467_5  |       32|       32|         2|          1|          1|    32|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       33|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        0|       54|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       87|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_2_fu_68_p2                      |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln467_fu_62_p2               |      icmp|   0|  0|  14|           6|           7|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  33|          15|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    6|         12|
    |filter_cfg_strm_blk_n    |   9|          2|    1|          2|
    |i_fu_36                  |   9|          2|    6|         12|
    |tt_cfg_strm_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_fu_36                  |  6|   0|    6|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  parse_filter_config<4, 32>_Pipeline_VITIS_LOOP_467_5|  return value|
|filter_cfg_strm_dout        |   in|   32|     ap_fifo|                                       filter_cfg_strm|       pointer|
|filter_cfg_strm_empty_n     |   in|    1|     ap_fifo|                                       filter_cfg_strm|       pointer|
|filter_cfg_strm_read        |  out|    1|     ap_fifo|                                       filter_cfg_strm|       pointer|
|tt_cfg_strm_din             |  out|   32|     ap_fifo|                                           tt_cfg_strm|       pointer|
|tt_cfg_strm_num_data_valid  |   in|    3|     ap_fifo|                                           tt_cfg_strm|       pointer|
|tt_cfg_strm_fifo_cap        |   in|    3|     ap_fifo|                                           tt_cfg_strm|       pointer|
|tt_cfg_strm_full_n          |   in|    1|     ap_fifo|                                           tt_cfg_strm|       pointer|
|tt_cfg_strm_write           |  out|    1|     ap_fifo|                                           tt_cfg_strm|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------------------+--------------+

