{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718452873444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718452873445 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 15 20:01:13 2024 " "Processing started: Sat Jun 15 20:01:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718452873445 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718452873445 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off extends_task -c extends_task " "Command: quartus_map --read_settings_files=on --write_settings_files=off extends_task -c extends_task" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718452873445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718452873533 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718452873533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_4_to_seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file bit_4_to_seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 bit_4_to_seg7 " "Found entity 1: bit_4_to_seg7" {  } { { "bit_4_to_seg7.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/bit_4_to_seg7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718452878029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718452878029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_convert.v 1 1 " "Found 1 design units, including 1 entities, in source file state_convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_convert " "Found entity 1: state_convert" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718452878029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718452878029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 2 2 " "Found 2 design units, including 2 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_clock " "Found entity 1: check_clock" {  } { { "top.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718452878030 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "top.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718452878030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718452878030 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718452878052 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(59) " "Verilog HDL assignment warning at top.v(59): truncated value with size 32 to match size of target (4)" {  } { { "top.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878052 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top.v(61) " "Verilog HDL assignment warning at top.v(61): truncated value with size 32 to match size of target (4)" {  } { { "top.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878052 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_convert state_convert:state_convert_inst " "Elaborating entity \"state_convert\" for hierarchy \"state_convert:state_convert_inst\"" {  } { { "top.v" "state_convert_inst" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718452878053 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(21) " "Verilog HDL assignment warning at state_convert.v(21): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878053 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(22) " "Verilog HDL assignment warning at state_convert.v(22): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878053 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(23) " "Verilog HDL assignment warning at state_convert.v(23): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878053 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(24) " "Verilog HDL assignment warning at state_convert.v(24): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878053 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(25) " "Verilog HDL assignment warning at state_convert.v(25): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878053 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(26) " "Verilog HDL assignment warning at state_convert.v(26): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878054 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(27) " "Verilog HDL assignment warning at state_convert.v(27): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878054 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(28) " "Verilog HDL assignment warning at state_convert.v(28): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878054 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(29) " "Verilog HDL assignment warning at state_convert.v(29): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878054 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(30) " "Verilog HDL assignment warning at state_convert.v(30): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878054 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(31) " "Verilog HDL assignment warning at state_convert.v(31): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878054 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(32) " "Verilog HDL assignment warning at state_convert.v(32): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878054 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(33) " "Verilog HDL assignment warning at state_convert.v(33): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878054 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(34) " "Verilog HDL assignment warning at state_convert.v(34): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878054 "|top|state_convert:state_convert_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 state_convert.v(55) " "Verilog HDL assignment warning at state_convert.v(55): truncated value with size 32 to match size of target (24)" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878054 "|top|state_convert:state_convert_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_4_to_seg7 bit_4_to_seg7:bit_3_to_seg7_inst " "Elaborating entity \"bit_4_to_seg7\" for hierarchy \"bit_4_to_seg7:bit_3_to_seg7_inst\"" {  } { { "top.v" "bit_3_to_seg7_inst" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718452878059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_clock check_clock:check_clock_inst " "Elaborating entity \"check_clock\" for hierarchy \"check_clock:check_clock_inst\"" {  } { { "top.v" "check_clock_inst" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718452878060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 top.v(14) " "Verilog HDL assignment warning at top.v(14): truncated value with size 32 to match size of target (24)" {  } { { "top.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1718452878060 "|top|check_clock:check_clock_inst"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "state_convert.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/state_convert.v" 71 -1 0 } } { "top.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1718452878206 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1718452878206 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_en\[0\] GND " "Pin \"seg_en\[0\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718452878221 "|top|seg_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_en\[1\] GND " "Pin \"seg_en\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "/home/zhaocake/WorkSpace/digital_design/digital-course-design/extends-task/simple_extends/intel_fpga_impl/top.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1718452878221 "|top|seg_en[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1718452878221 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718452878246 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718452878411 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718452878411 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "212 " "Implemented 212 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718452878431 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718452878431 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718452878431 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718452878431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "442 " "Peak virtual memory: 442 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718452878434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 15 20:01:18 2024 " "Processing ended: Sat Jun 15 20:01:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718452878434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718452878434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718452878434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718452878434 ""}
