Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jan  4 02:00:20 2020
| Host         : ZIQIAN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[0]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[2]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[3]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[4]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[5]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[7]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[8]/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_opcode_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg1_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[31]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_reg2_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/id_ex0/ex_taken_reg/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[0]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[1]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[2]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[3]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[4]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[5]/Q (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: cpu0/if_id0/id_inst_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem0/c_rbyte_o_reg[0]_rep__2/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: cpu0/mem0/c_rbyte_o_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 234 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 14704 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.950    -9565.742                  11636                33620        0.028        0.000                      0                33620        1.875        0.000                       0                 14710  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
EXCLK                   {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 3.125}        6.250           160.000         
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 3.125}        6.250           160.000         
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXCLK                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -2.950    -9565.742                  11636                33557        0.151        0.000                      0                33557        1.875        0.000                       0                 14706  
  clkfbout_clk_wiz_0                                                                                                                                                      2.633        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -2.948    -9541.728                  11605                33557        0.151        0.000                      0                33557        1.875        0.000                       0                 14706  
  clkfbout_clk_wiz_0_1                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -2.950    -9565.742                  11636                33557        0.028        0.000                      0                33557  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -2.950    -9565.742                  11636                33557        0.028        0.000                      0                33557  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          1.264        0.000                      0                   63        0.748        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          1.264        0.000                      0                   63        0.625        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        1.264        0.000                      0                   63        0.625        0.000                      0                   63  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        1.266        0.000                      0                   63        0.748        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXCLK
  To Clock:  EXCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXCLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :        11636  Failing Endpoints,  Worst Slack       -2.950ns,  Total Violation    -9565.742ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.084ns (23.991%)  route 6.602ns (76.009%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.169 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.625    -2.394    cpu0/id_ex0/clk_out1
    SLICE_X59Y54         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=115, routed)         1.414    -0.524    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.400 r  cpu0/id_ex0/p_res_taken_reg_i_65/O
                         net (fo=1, routed)           0.000    -0.400    cpu0/id_ex0/p_res_taken_reg_i_65_n_3
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.133 r  cpu0/id_ex0/p_res_taken_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     0.133    cpu0/id_ex0/p_res_taken_reg_i_50_n_3
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  cpu0/id_ex0/p_res_taken_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.250    cpu0/id_ex0/p_res_taken_reg_i_41_n_3
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  cpu0/id_ex0/p_res_taken_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.367    cpu0/id_ex0/p_res_taken_reg_i_24_n_3
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  cpu0/id_ex0/p_res_taken_reg_i_13/CO[3]
                         net (fo=3, routed)           0.994     1.478    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.602 r  cpu0/id_ex0/p_res_taken_reg_i_4/O
                         net (fo=4, routed)           0.926     2.528    cpu0/id_ex0/p_res_taken_reg_i_4_n_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     2.652 f  cpu0/id_ex0/n_1_18876_BUFG_inst_i_2/O
                         net (fo=4, routed)           0.329     2.981    cpu0/id_ex0/n_1_18876_BUFG_inst_i_2_n_3
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.105 f  cpu0/id_ex0/FSM_sequential_state[3]_i_9/O
                         net (fo=21, routed)          1.281     4.386    cpu0/if0/stall_sign[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.510 r  cpu0/if0/pc[31]_i_3/O
                         net (fo=2, routed)           0.317     4.826    cpu0/if0/pc[31]_i_3_n_3
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.124     4.950 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.342     6.292    cpu0/if0/pc[31]_i_1_n_3
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.433     4.169    cpu0/if0/clk_out1
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[29]/C
                         clock pessimism             -0.498     3.671    
                         clock uncertainty           -0.123     3.548    
    SLICE_X35Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.343    cpu0/if0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 -2.950    

Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/pc_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.084ns (23.991%)  route 6.602ns (76.009%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.169 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.625    -2.394    cpu0/id_ex0/clk_out1
    SLICE_X59Y54         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=115, routed)         1.414    -0.524    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.400 r  cpu0/id_ex0/p_res_taken_reg_i_65/O
                         net (fo=1, routed)           0.000    -0.400    cpu0/id_ex0/p_res_taken_reg_i_65_n_3
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.133 r  cpu0/id_ex0/p_res_taken_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     0.133    cpu0/id_ex0/p_res_taken_reg_i_50_n_3
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  cpu0/id_ex0/p_res_taken_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.250    cpu0/id_ex0/p_res_taken_reg_i_41_n_3
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  cpu0/id_ex0/p_res_taken_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.367    cpu0/id_ex0/p_res_taken_reg_i_24_n_3
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  cpu0/id_ex0/p_res_taken_reg_i_13/CO[3]
                         net (fo=3, routed)           0.994     1.478    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.602 r  cpu0/id_ex0/p_res_taken_reg_i_4/O
                         net (fo=4, routed)           0.926     2.528    cpu0/id_ex0/p_res_taken_reg_i_4_n_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     2.652 f  cpu0/id_ex0/n_1_18876_BUFG_inst_i_2/O
                         net (fo=4, routed)           0.329     2.981    cpu0/id_ex0/n_1_18876_BUFG_inst_i_2_n_3
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.105 f  cpu0/id_ex0/FSM_sequential_state[3]_i_9/O
                         net (fo=21, routed)          1.281     4.386    cpu0/if0/stall_sign[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.510 r  cpu0/if0/pc[31]_i_3/O
                         net (fo=2, routed)           0.317     4.826    cpu0/if0/pc[31]_i_3_n_3
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.124     4.950 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.342     6.292    cpu0/if0/pc[31]_i_1_n_3
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.433     4.169    cpu0/if0/clk_out1
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[30]/C
                         clock pessimism             -0.498     3.671    
                         clock uncertainty           -0.123     3.548    
    SLICE_X35Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.343    cpu0/if0/pc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 -2.950    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.386ns (15.938%)  route 7.310ns (84.062%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 4.158 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          0.697     5.199    cpu0/if0/selector_reg[1]_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I4_O)        0.124     5.323 r  cpu0/if0/c_raddr_o[3]_i_1/O
                         net (fo=1, routed)           1.089     6.413    cpu0/if0/c_raddr_o0_in[3]
    SLICE_X42Y76         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.422     4.158    cpu0/if0/clk_out1
    SLICE_X42Y76         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
                         clock pessimism             -0.498     3.660    
                         clock uncertainty           -0.123     3.537    
    SLICE_X42Y76         FDRE (Setup_fdre_C_D)       -0.016     3.521    cpu0/if0/c_raddr_o_reg[3]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.886ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 1.386ns (16.004%)  route 7.274ns (83.996%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 4.159 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          0.989     5.492    cpu0/if0/selector_reg[1]_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I4_O)        0.124     5.616 r  cpu0/if0/c_raddr_o[3]_rep__11_i_1/O
                         net (fo=1, routed)           0.761     6.377    cpu0/if0/c_raddr_o[3]_rep__11_i_1_n_3
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.423     4.159    cpu0/if0/clk_out1
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__11/C
                         clock pessimism             -0.498     3.661    
                         clock uncertainty           -0.123     3.538    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)       -0.047     3.491    cpu0/if0/c_raddr_o_reg[3]_rep__11
  -------------------------------------------------------------------
                         required time                          3.491    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                 -2.886    

Slack (VIOLATED) :        -2.873ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 2.712ns (30.381%)  route 6.215ns (69.619%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 4.179 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.676 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.555     6.231    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_9
    SLICE_X53Y52         LUT6 (Prop_lut6_I3_O)        0.303     6.534 r  cpu0/if_id0/ex_branch_addr_t[25]_i_1/O
                         net (fo=1, routed)           0.000     6.534    cpu0/id_ex0/id_inst_reg[3][25]
    SLICE_X53Y52         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.443     4.179    cpu0/id_ex0/clk_out1
    SLICE_X53Y52         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/C
                         clock pessimism             -0.427     3.752    
                         clock uncertainty           -0.123     3.629    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.032     3.661    cpu0/id_ex0/ex_branch_addr_t_reg[25]
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 -2.873    

Slack (VIOLATED) :        -2.862ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[5]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 1.386ns (16.063%)  route 7.243ns (83.937%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 4.166 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.037     5.540    cpu0/if0/selector_reg[1]_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.664 r  cpu0/if0/c_raddr_o[5]_rep__2_i_1/O
                         net (fo=1, routed)           0.681     6.345    cpu0/if0/c_raddr_o[5]_rep__2_i_1_n_3
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/c_raddr_o_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.430     4.166    cpu0/if0/clk_out1
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/c_raddr_o_reg[5]_rep__2/C
                         clock pessimism             -0.498     3.668    
                         clock uncertainty           -0.123     3.545    
    SLICE_X41Y83         FDRE (Setup_fdre_C_D)       -0.062     3.483    cpu0/if0/c_raddr_o_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 -2.862    

Slack (VIOLATED) :        -2.857ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 2.616ns (29.369%)  route 6.291ns (70.631%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 4.176 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.581 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.632     6.213    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_8
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.302     6.515 r  cpu0/if_id0/ex_branch_addr_t[26]_i_1/O
                         net (fo=1, routed)           0.000     6.515    cpu0/id_ex0/id_inst_reg[3][26]
    SLICE_X51Y59         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.176    cpu0/id_ex0/clk_out1
    SLICE_X51Y59         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[26]/C
                         clock pessimism             -0.427     3.749    
                         clock uncertainty           -0.123     3.626    
    SLICE_X51Y59         FDRE (Setup_fdre_C_D)        0.032     3.658    cpu0/id_ex0/ex_branch_addr_t_reg[26]
  -------------------------------------------------------------------
                         required time                          3.658    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 -2.857    

Slack (VIOLATED) :        -2.843ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__17/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 1.386ns (16.076%)  route 7.235ns (83.924%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 4.161 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.379     5.882    cpu0/if0/selector_reg[1]_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.006 r  cpu0/if0/c_raddr_o[3]_rep__17_i_1/O
                         net (fo=1, routed)           0.332     6.338    cpu0/if0/c_raddr_o[3]_rep__17_i_1_n_3
    SLICE_X42Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.425     4.161    cpu0/if0/clk_out1
    SLICE_X42Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__17/C
                         clock pessimism             -0.498     3.663    
                         clock uncertainty           -0.123     3.540    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)       -0.045     3.495    cpu0/if0/c_raddr_o_reg[3]_rep__17
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 -2.843    

Slack (VIOLATED) :        -2.840ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 2.826ns (31.780%)  route 6.066ns (68.220%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_3
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.790 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.407     6.196    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_9
    SLICE_X51Y54         LUT6 (Prop_lut6_I3_O)        0.303     6.499 r  cpu0/if_id0/ex_branch_addr_t[29]_i_1/O
                         net (fo=1, routed)           0.000     6.499    cpu0/id_ex0/id_inst_reg[3][29]
    SLICE_X51Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.442     4.178    cpu0/id_ex0/clk_out1
    SLICE_X51Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/C
                         clock pessimism             -0.427     3.751    
                         clock uncertainty           -0.123     3.628    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.032     3.660    cpu0/id_ex0/ex_branch_addr_t_reg[29]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 -2.840    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.386ns (16.129%)  route 7.207ns (83.871%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 4.159 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.343     5.846    cpu0/if0/selector_reg[1]_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.970 r  cpu0/if0/c_raddr_o[3]_rep__7_i_1/O
                         net (fo=1, routed)           0.340     6.310    cpu0/if0/c_raddr_o[3]_rep__7_i_1_n_3
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.423     4.159    cpu0/if0/clk_out1
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__7/C
                         clock pessimism             -0.498     3.661    
                         clock uncertainty           -0.123     3.538    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)       -0.062     3.476    cpu0/if0/c_raddr_o_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                          3.476    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                 -2.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.538    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.229    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.538    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.229    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.538    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.229    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.538    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.229    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.090%)  route 0.172ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.556    -0.573    hci0/clk_out1
    SLICE_X37Y18         FDRE                                         r  hci0/q_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  hci0/q_tx_data_reg[4]/Q
                         net (fo=16, routed)          0.172    -0.261    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/DIB
    SLICE_X38Y19         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.822    -0.347    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X38Y19         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.214    -0.560    
    SLICE_X38Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.414    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.672%)  route 0.175ns (55.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.557    -0.572    hci0/clk_out1
    SLICE_X37Y17         FDRE                                         r  hci0/q_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/q_tx_data_reg[2]/Q
                         net (fo=16, routed)          0.175    -0.257    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/DIC
    SLICE_X38Y17         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X38Y17         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
                         clock pessimism             -0.214    -0.558    
    SLICE_X38Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.414    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/CLK
                         clock pessimism             -0.195    -0.537    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.228    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/CLK
                         clock pessimism             -0.195    -0.537    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.228    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/CLK
                         clock pessimism             -0.195    -0.537    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.228    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism             -0.195    -0.537    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.228    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X0Y10    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X2Y1     ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X2Y4     ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X1Y5     ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X1Y8     ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X0Y11    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X2Y6     ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X2Y5     ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X0Y6     ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X1Y9     ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.250       153.750    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X38Y16    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X38Y16    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X38Y16    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X38Y16    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y74    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y74    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X30Y16    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y74    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y74    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y74    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X34Y18    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X34Y18    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X34Y18    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X34Y18    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y17    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y17    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y17    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y17    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y21    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y21    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :        11605  Failing Endpoints,  Worst Slack       -2.948ns,  Total Violation    -9541.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.875ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.084ns (23.991%)  route 6.602ns (76.009%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.169 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.625    -2.394    cpu0/id_ex0/clk_out1
    SLICE_X59Y54         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=115, routed)         1.414    -0.524    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.400 r  cpu0/id_ex0/p_res_taken_reg_i_65/O
                         net (fo=1, routed)           0.000    -0.400    cpu0/id_ex0/p_res_taken_reg_i_65_n_3
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.133 r  cpu0/id_ex0/p_res_taken_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     0.133    cpu0/id_ex0/p_res_taken_reg_i_50_n_3
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  cpu0/id_ex0/p_res_taken_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.250    cpu0/id_ex0/p_res_taken_reg_i_41_n_3
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  cpu0/id_ex0/p_res_taken_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.367    cpu0/id_ex0/p_res_taken_reg_i_24_n_3
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  cpu0/id_ex0/p_res_taken_reg_i_13/CO[3]
                         net (fo=3, routed)           0.994     1.478    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.602 r  cpu0/id_ex0/p_res_taken_reg_i_4/O
                         net (fo=4, routed)           0.926     2.528    cpu0/id_ex0/p_res_taken_reg_i_4_n_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     2.652 f  cpu0/id_ex0/n_1_18876_BUFG_inst_i_2/O
                         net (fo=4, routed)           0.329     2.981    cpu0/id_ex0/n_1_18876_BUFG_inst_i_2_n_3
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.105 f  cpu0/id_ex0/FSM_sequential_state[3]_i_9/O
                         net (fo=21, routed)          1.281     4.386    cpu0/if0/stall_sign[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.510 r  cpu0/if0/pc[31]_i_3/O
                         net (fo=2, routed)           0.317     4.826    cpu0/if0/pc[31]_i_3_n_3
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.124     4.950 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.342     6.292    cpu0/if0/pc[31]_i_1_n_3
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.433     4.169    cpu0/if0/clk_out1
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[29]/C
                         clock pessimism             -0.498     3.671    
                         clock uncertainty           -0.121     3.550    
    SLICE_X35Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.345    cpu0/if0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          3.345    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/pc_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.084ns (23.991%)  route 6.602ns (76.009%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.169 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.625    -2.394    cpu0/id_ex0/clk_out1
    SLICE_X59Y54         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=115, routed)         1.414    -0.524    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.400 r  cpu0/id_ex0/p_res_taken_reg_i_65/O
                         net (fo=1, routed)           0.000    -0.400    cpu0/id_ex0/p_res_taken_reg_i_65_n_3
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.133 r  cpu0/id_ex0/p_res_taken_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     0.133    cpu0/id_ex0/p_res_taken_reg_i_50_n_3
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  cpu0/id_ex0/p_res_taken_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.250    cpu0/id_ex0/p_res_taken_reg_i_41_n_3
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  cpu0/id_ex0/p_res_taken_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.367    cpu0/id_ex0/p_res_taken_reg_i_24_n_3
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  cpu0/id_ex0/p_res_taken_reg_i_13/CO[3]
                         net (fo=3, routed)           0.994     1.478    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.602 r  cpu0/id_ex0/p_res_taken_reg_i_4/O
                         net (fo=4, routed)           0.926     2.528    cpu0/id_ex0/p_res_taken_reg_i_4_n_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     2.652 f  cpu0/id_ex0/n_1_18876_BUFG_inst_i_2/O
                         net (fo=4, routed)           0.329     2.981    cpu0/id_ex0/n_1_18876_BUFG_inst_i_2_n_3
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.105 f  cpu0/id_ex0/FSM_sequential_state[3]_i_9/O
                         net (fo=21, routed)          1.281     4.386    cpu0/if0/stall_sign[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.510 r  cpu0/if0/pc[31]_i_3/O
                         net (fo=2, routed)           0.317     4.826    cpu0/if0/pc[31]_i_3_n_3
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.124     4.950 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.342     6.292    cpu0/if0/pc[31]_i_1_n_3
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.433     4.169    cpu0/if0/clk_out1
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[30]/C
                         clock pessimism             -0.498     3.671    
                         clock uncertainty           -0.121     3.550    
    SLICE_X35Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.345    cpu0/if0/pc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.345    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.890ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.386ns (15.938%)  route 7.310ns (84.062%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 4.158 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          0.697     5.199    cpu0/if0/selector_reg[1]_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I4_O)        0.124     5.323 r  cpu0/if0/c_raddr_o[3]_i_1/O
                         net (fo=1, routed)           1.089     6.413    cpu0/if0/c_raddr_o0_in[3]
    SLICE_X42Y76         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.422     4.158    cpu0/if0/clk_out1
    SLICE_X42Y76         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
                         clock pessimism             -0.498     3.660    
                         clock uncertainty           -0.121     3.539    
    SLICE_X42Y76         FDRE (Setup_fdre_C_D)       -0.016     3.523    cpu0/if0/c_raddr_o_reg[3]
  -------------------------------------------------------------------
                         required time                          3.523    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 -2.890    

Slack (VIOLATED) :        -2.884ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 1.386ns (16.004%)  route 7.274ns (83.996%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 4.159 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          0.989     5.492    cpu0/if0/selector_reg[1]_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I4_O)        0.124     5.616 r  cpu0/if0/c_raddr_o[3]_rep__11_i_1/O
                         net (fo=1, routed)           0.761     6.377    cpu0/if0/c_raddr_o[3]_rep__11_i_1_n_3
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.423     4.159    cpu0/if0/clk_out1
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__11/C
                         clock pessimism             -0.498     3.661    
                         clock uncertainty           -0.121     3.540    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)       -0.047     3.493    cpu0/if0/c_raddr_o_reg[3]_rep__11
  -------------------------------------------------------------------
                         required time                          3.493    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                 -2.884    

Slack (VIOLATED) :        -2.871ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 2.712ns (30.381%)  route 6.215ns (69.619%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 4.179 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.676 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.555     6.231    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_9
    SLICE_X53Y52         LUT6 (Prop_lut6_I3_O)        0.303     6.534 r  cpu0/if_id0/ex_branch_addr_t[25]_i_1/O
                         net (fo=1, routed)           0.000     6.534    cpu0/id_ex0/id_inst_reg[3][25]
    SLICE_X53Y52         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.443     4.179    cpu0/id_ex0/clk_out1
    SLICE_X53Y52         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/C
                         clock pessimism             -0.427     3.752    
                         clock uncertainty           -0.121     3.631    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.032     3.663    cpu0/id_ex0/ex_branch_addr_t_reg[25]
  -------------------------------------------------------------------
                         required time                          3.663    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 -2.871    

Slack (VIOLATED) :        -2.860ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[5]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 1.386ns (16.063%)  route 7.243ns (83.937%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 4.166 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.037     5.540    cpu0/if0/selector_reg[1]_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.664 r  cpu0/if0/c_raddr_o[5]_rep__2_i_1/O
                         net (fo=1, routed)           0.681     6.345    cpu0/if0/c_raddr_o[5]_rep__2_i_1_n_3
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/c_raddr_o_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.430     4.166    cpu0/if0/clk_out1
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/c_raddr_o_reg[5]_rep__2/C
                         clock pessimism             -0.498     3.668    
                         clock uncertainty           -0.121     3.547    
    SLICE_X41Y83         FDRE (Setup_fdre_C_D)       -0.062     3.485    cpu0/if0/c_raddr_o_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                          3.485    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 -2.860    

Slack (VIOLATED) :        -2.855ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 2.616ns (29.369%)  route 6.291ns (70.631%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 4.176 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.581 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.632     6.213    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_8
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.302     6.515 r  cpu0/if_id0/ex_branch_addr_t[26]_i_1/O
                         net (fo=1, routed)           0.000     6.515    cpu0/id_ex0/id_inst_reg[3][26]
    SLICE_X51Y59         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.176    cpu0/id_ex0/clk_out1
    SLICE_X51Y59         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[26]/C
                         clock pessimism             -0.427     3.749    
                         clock uncertainty           -0.121     3.628    
    SLICE_X51Y59         FDRE (Setup_fdre_C_D)        0.032     3.660    cpu0/id_ex0/ex_branch_addr_t_reg[26]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 -2.855    

Slack (VIOLATED) :        -2.841ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__17/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 1.386ns (16.076%)  route 7.235ns (83.924%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 4.161 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.379     5.882    cpu0/if0/selector_reg[1]_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.006 r  cpu0/if0/c_raddr_o[3]_rep__17_i_1/O
                         net (fo=1, routed)           0.332     6.338    cpu0/if0/c_raddr_o[3]_rep__17_i_1_n_3
    SLICE_X42Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.425     4.161    cpu0/if0/clk_out1
    SLICE_X42Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__17/C
                         clock pessimism             -0.498     3.663    
                         clock uncertainty           -0.121     3.542    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)       -0.045     3.497    cpu0/if0/c_raddr_o_reg[3]_rep__17
  -------------------------------------------------------------------
                         required time                          3.497    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 -2.841    

Slack (VIOLATED) :        -2.837ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 2.826ns (31.780%)  route 6.066ns (68.220%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_3
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.790 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.407     6.196    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_9
    SLICE_X51Y54         LUT6 (Prop_lut6_I3_O)        0.303     6.499 r  cpu0/if_id0/ex_branch_addr_t[29]_i_1/O
                         net (fo=1, routed)           0.000     6.499    cpu0/id_ex0/id_inst_reg[3][29]
    SLICE_X51Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.442     4.178    cpu0/id_ex0/clk_out1
    SLICE_X51Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/C
                         clock pessimism             -0.427     3.751    
                         clock uncertainty           -0.121     3.630    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.032     3.662    cpu0/id_ex0/ex_branch_addr_t_reg[29]
  -------------------------------------------------------------------
                         required time                          3.662    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 -2.837    

Slack (VIOLATED) :        -2.832ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.386ns (16.129%)  route 7.207ns (83.871%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 4.159 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.343     5.846    cpu0/if0/selector_reg[1]_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.970 r  cpu0/if0/c_raddr_o[3]_rep__7_i_1/O
                         net (fo=1, routed)           0.340     6.310    cpu0/if0/c_raddr_o[3]_rep__7_i_1_n_3
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.423     4.159    cpu0/if0/clk_out1
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__7/C
                         clock pessimism             -0.498     3.661    
                         clock uncertainty           -0.121     3.540    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)       -0.062     3.478    cpu0/if0/c_raddr_o_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                          3.478    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                 -2.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.538    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.229    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.538    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.229    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.538    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.229    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.538    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.229    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.090%)  route 0.172ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.556    -0.573    hci0/clk_out1
    SLICE_X37Y18         FDRE                                         r  hci0/q_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  hci0/q_tx_data_reg[4]/Q
                         net (fo=16, routed)          0.172    -0.261    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/DIB
    SLICE_X38Y19         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.822    -0.347    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X38Y19         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.214    -0.560    
    SLICE_X38Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.414    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.672%)  route 0.175ns (55.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.557    -0.572    hci0/clk_out1
    SLICE_X37Y17         FDRE                                         r  hci0/q_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/q_tx_data_reg[2]/Q
                         net (fo=16, routed)          0.175    -0.257    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/DIC
    SLICE_X38Y17         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X38Y17         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
                         clock pessimism             -0.214    -0.558    
    SLICE_X38Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.414    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/CLK
                         clock pessimism             -0.195    -0.537    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.228    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/CLK
                         clock pessimism             -0.195    -0.537    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.228    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/CLK
                         clock pessimism             -0.195    -0.537    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.228    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism             -0.195    -0.537    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.228    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.228    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X0Y10    ram0/ram_bram/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X2Y1     ram0/ram_bram/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X2Y4     ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X1Y5     ram0/ram_bram/ram_reg_3_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X1Y8     ram0/ram_bram/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X0Y11    ram0/ram_bram/ram_reg_1_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X2Y6     ram0/ram_bram/ram_reg_2_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X2Y5     ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X0Y6     ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         6.250       3.358      RAMB36_X1Y9     ram0/ram_bram/ram_reg_1_6/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       6.250       153.750    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X38Y16    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X38Y16    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X38Y16    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X38Y16    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y74    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y74    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X30Y16    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_6_6/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y74    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y74    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.125       1.875      SLICE_X42Y74    cpu0/BTB0/BTB_data_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X34Y18    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X34Y18    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X34Y18    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X34Y18    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_3_5/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y17    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_6_6/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y17    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_6_6/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y17    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_7_7/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y17    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_7_7/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y21    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         3.125       1.875      SLICE_X42Y21    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4   NEW_CLOCK/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  NEW_CLOCK/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :        11636  Failing Endpoints,  Worst Slack       -2.950ns,  Total Violation    -9565.742ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.084ns (23.991%)  route 6.602ns (76.009%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.169 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.625    -2.394    cpu0/id_ex0/clk_out1
    SLICE_X59Y54         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=115, routed)         1.414    -0.524    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.400 r  cpu0/id_ex0/p_res_taken_reg_i_65/O
                         net (fo=1, routed)           0.000    -0.400    cpu0/id_ex0/p_res_taken_reg_i_65_n_3
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.133 r  cpu0/id_ex0/p_res_taken_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     0.133    cpu0/id_ex0/p_res_taken_reg_i_50_n_3
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  cpu0/id_ex0/p_res_taken_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.250    cpu0/id_ex0/p_res_taken_reg_i_41_n_3
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  cpu0/id_ex0/p_res_taken_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.367    cpu0/id_ex0/p_res_taken_reg_i_24_n_3
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  cpu0/id_ex0/p_res_taken_reg_i_13/CO[3]
                         net (fo=3, routed)           0.994     1.478    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.602 r  cpu0/id_ex0/p_res_taken_reg_i_4/O
                         net (fo=4, routed)           0.926     2.528    cpu0/id_ex0/p_res_taken_reg_i_4_n_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     2.652 f  cpu0/id_ex0/n_1_18876_BUFG_inst_i_2/O
                         net (fo=4, routed)           0.329     2.981    cpu0/id_ex0/n_1_18876_BUFG_inst_i_2_n_3
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.105 f  cpu0/id_ex0/FSM_sequential_state[3]_i_9/O
                         net (fo=21, routed)          1.281     4.386    cpu0/if0/stall_sign[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.510 r  cpu0/if0/pc[31]_i_3/O
                         net (fo=2, routed)           0.317     4.826    cpu0/if0/pc[31]_i_3_n_3
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.124     4.950 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.342     6.292    cpu0/if0/pc[31]_i_1_n_3
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.433     4.169    cpu0/if0/clk_out1
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[29]/C
                         clock pessimism             -0.498     3.671    
                         clock uncertainty           -0.123     3.548    
    SLICE_X35Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.343    cpu0/if0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 -2.950    

Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/pc_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.084ns (23.991%)  route 6.602ns (76.009%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.169 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.625    -2.394    cpu0/id_ex0/clk_out1
    SLICE_X59Y54         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=115, routed)         1.414    -0.524    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.400 r  cpu0/id_ex0/p_res_taken_reg_i_65/O
                         net (fo=1, routed)           0.000    -0.400    cpu0/id_ex0/p_res_taken_reg_i_65_n_3
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.133 r  cpu0/id_ex0/p_res_taken_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     0.133    cpu0/id_ex0/p_res_taken_reg_i_50_n_3
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  cpu0/id_ex0/p_res_taken_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.250    cpu0/id_ex0/p_res_taken_reg_i_41_n_3
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  cpu0/id_ex0/p_res_taken_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.367    cpu0/id_ex0/p_res_taken_reg_i_24_n_3
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  cpu0/id_ex0/p_res_taken_reg_i_13/CO[3]
                         net (fo=3, routed)           0.994     1.478    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.602 r  cpu0/id_ex0/p_res_taken_reg_i_4/O
                         net (fo=4, routed)           0.926     2.528    cpu0/id_ex0/p_res_taken_reg_i_4_n_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     2.652 f  cpu0/id_ex0/n_1_18876_BUFG_inst_i_2/O
                         net (fo=4, routed)           0.329     2.981    cpu0/id_ex0/n_1_18876_BUFG_inst_i_2_n_3
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.105 f  cpu0/id_ex0/FSM_sequential_state[3]_i_9/O
                         net (fo=21, routed)          1.281     4.386    cpu0/if0/stall_sign[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.510 r  cpu0/if0/pc[31]_i_3/O
                         net (fo=2, routed)           0.317     4.826    cpu0/if0/pc[31]_i_3_n_3
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.124     4.950 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.342     6.292    cpu0/if0/pc[31]_i_1_n_3
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.433     4.169    cpu0/if0/clk_out1
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[30]/C
                         clock pessimism             -0.498     3.671    
                         clock uncertainty           -0.123     3.548    
    SLICE_X35Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.343    cpu0/if0/pc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 -2.950    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.386ns (15.938%)  route 7.310ns (84.062%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 4.158 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          0.697     5.199    cpu0/if0/selector_reg[1]_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I4_O)        0.124     5.323 r  cpu0/if0/c_raddr_o[3]_i_1/O
                         net (fo=1, routed)           1.089     6.413    cpu0/if0/c_raddr_o0_in[3]
    SLICE_X42Y76         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.422     4.158    cpu0/if0/clk_out1
    SLICE_X42Y76         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
                         clock pessimism             -0.498     3.660    
                         clock uncertainty           -0.123     3.537    
    SLICE_X42Y76         FDRE (Setup_fdre_C_D)       -0.016     3.521    cpu0/if0/c_raddr_o_reg[3]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.886ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 1.386ns (16.004%)  route 7.274ns (83.996%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 4.159 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          0.989     5.492    cpu0/if0/selector_reg[1]_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I4_O)        0.124     5.616 r  cpu0/if0/c_raddr_o[3]_rep__11_i_1/O
                         net (fo=1, routed)           0.761     6.377    cpu0/if0/c_raddr_o[3]_rep__11_i_1_n_3
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.423     4.159    cpu0/if0/clk_out1
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__11/C
                         clock pessimism             -0.498     3.661    
                         clock uncertainty           -0.123     3.538    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)       -0.047     3.491    cpu0/if0/c_raddr_o_reg[3]_rep__11
  -------------------------------------------------------------------
                         required time                          3.491    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                 -2.886    

Slack (VIOLATED) :        -2.873ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 2.712ns (30.381%)  route 6.215ns (69.619%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 4.179 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.676 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.555     6.231    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_9
    SLICE_X53Y52         LUT6 (Prop_lut6_I3_O)        0.303     6.534 r  cpu0/if_id0/ex_branch_addr_t[25]_i_1/O
                         net (fo=1, routed)           0.000     6.534    cpu0/id_ex0/id_inst_reg[3][25]
    SLICE_X53Y52         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.443     4.179    cpu0/id_ex0/clk_out1
    SLICE_X53Y52         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/C
                         clock pessimism             -0.427     3.752    
                         clock uncertainty           -0.123     3.629    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.032     3.661    cpu0/id_ex0/ex_branch_addr_t_reg[25]
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 -2.873    

Slack (VIOLATED) :        -2.862ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[5]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 1.386ns (16.063%)  route 7.243ns (83.937%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 4.166 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.037     5.540    cpu0/if0/selector_reg[1]_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.664 r  cpu0/if0/c_raddr_o[5]_rep__2_i_1/O
                         net (fo=1, routed)           0.681     6.345    cpu0/if0/c_raddr_o[5]_rep__2_i_1_n_3
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/c_raddr_o_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.430     4.166    cpu0/if0/clk_out1
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/c_raddr_o_reg[5]_rep__2/C
                         clock pessimism             -0.498     3.668    
                         clock uncertainty           -0.123     3.545    
    SLICE_X41Y83         FDRE (Setup_fdre_C_D)       -0.062     3.483    cpu0/if0/c_raddr_o_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 -2.862    

Slack (VIOLATED) :        -2.857ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 2.616ns (29.369%)  route 6.291ns (70.631%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 4.176 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.581 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.632     6.213    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_8
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.302     6.515 r  cpu0/if_id0/ex_branch_addr_t[26]_i_1/O
                         net (fo=1, routed)           0.000     6.515    cpu0/id_ex0/id_inst_reg[3][26]
    SLICE_X51Y59         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.176    cpu0/id_ex0/clk_out1
    SLICE_X51Y59         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[26]/C
                         clock pessimism             -0.427     3.749    
                         clock uncertainty           -0.123     3.626    
    SLICE_X51Y59         FDRE (Setup_fdre_C_D)        0.032     3.658    cpu0/id_ex0/ex_branch_addr_t_reg[26]
  -------------------------------------------------------------------
                         required time                          3.658    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 -2.857    

Slack (VIOLATED) :        -2.843ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__17/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 1.386ns (16.076%)  route 7.235ns (83.924%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 4.161 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.379     5.882    cpu0/if0/selector_reg[1]_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.006 r  cpu0/if0/c_raddr_o[3]_rep__17_i_1/O
                         net (fo=1, routed)           0.332     6.338    cpu0/if0/c_raddr_o[3]_rep__17_i_1_n_3
    SLICE_X42Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.425     4.161    cpu0/if0/clk_out1
    SLICE_X42Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__17/C
                         clock pessimism             -0.498     3.663    
                         clock uncertainty           -0.123     3.540    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)       -0.045     3.495    cpu0/if0/c_raddr_o_reg[3]_rep__17
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 -2.843    

Slack (VIOLATED) :        -2.840ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 2.826ns (31.780%)  route 6.066ns (68.220%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_3
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.790 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.407     6.196    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_9
    SLICE_X51Y54         LUT6 (Prop_lut6_I3_O)        0.303     6.499 r  cpu0/if_id0/ex_branch_addr_t[29]_i_1/O
                         net (fo=1, routed)           0.000     6.499    cpu0/id_ex0/id_inst_reg[3][29]
    SLICE_X51Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.442     4.178    cpu0/id_ex0/clk_out1
    SLICE_X51Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/C
                         clock pessimism             -0.427     3.751    
                         clock uncertainty           -0.123     3.628    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.032     3.660    cpu0/id_ex0/ex_branch_addr_t_reg[29]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 -2.840    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.386ns (16.129%)  route 7.207ns (83.871%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 4.159 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.343     5.846    cpu0/if0/selector_reg[1]_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.970 r  cpu0/if0/c_raddr_o[3]_rep__7_i_1/O
                         net (fo=1, routed)           0.340     6.310    cpu0/if0/c_raddr_o[3]_rep__7_i_1_n_3
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.423     4.159    cpu0/if0/clk_out1
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__7/C
                         clock pessimism             -0.498     3.661    
                         clock uncertainty           -0.123     3.538    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)       -0.062     3.476    cpu0/if0/c_raddr_o_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                          3.476    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                 -2.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.123    -0.415    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.106    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.123    -0.415    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.106    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.123    -0.415    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.106    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.123    -0.415    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.106    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.090%)  route 0.172ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.556    -0.573    hci0/clk_out1
    SLICE_X37Y18         FDRE                                         r  hci0/q_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  hci0/q_tx_data_reg[4]/Q
                         net (fo=16, routed)          0.172    -0.261    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/DIB
    SLICE_X38Y19         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.822    -0.347    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X38Y19         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.214    -0.560    
                         clock uncertainty            0.123    -0.437    
    SLICE_X38Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.291    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.672%)  route 0.175ns (55.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.557    -0.572    hci0/clk_out1
    SLICE_X37Y17         FDRE                                         r  hci0/q_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/q_tx_data_reg[2]/Q
                         net (fo=16, routed)          0.175    -0.257    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/DIC
    SLICE_X38Y17         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X38Y17         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
                         clock pessimism             -0.214    -0.558    
                         clock uncertainty            0.123    -0.435    
    SLICE_X38Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.291    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/CLK
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.123    -0.414    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.105    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/CLK
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.123    -0.414    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.105    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/CLK
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.123    -0.414    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.105    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.123    -0.414    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.105    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :        11636  Failing Endpoints,  Worst Slack       -2.950ns,  Total Violation    -9565.742ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/pc_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.084ns (23.991%)  route 6.602ns (76.009%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.169 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.625    -2.394    cpu0/id_ex0/clk_out1
    SLICE_X59Y54         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=115, routed)         1.414    -0.524    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.400 r  cpu0/id_ex0/p_res_taken_reg_i_65/O
                         net (fo=1, routed)           0.000    -0.400    cpu0/id_ex0/p_res_taken_reg_i_65_n_3
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.133 r  cpu0/id_ex0/p_res_taken_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     0.133    cpu0/id_ex0/p_res_taken_reg_i_50_n_3
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  cpu0/id_ex0/p_res_taken_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.250    cpu0/id_ex0/p_res_taken_reg_i_41_n_3
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  cpu0/id_ex0/p_res_taken_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.367    cpu0/id_ex0/p_res_taken_reg_i_24_n_3
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  cpu0/id_ex0/p_res_taken_reg_i_13/CO[3]
                         net (fo=3, routed)           0.994     1.478    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.602 r  cpu0/id_ex0/p_res_taken_reg_i_4/O
                         net (fo=4, routed)           0.926     2.528    cpu0/id_ex0/p_res_taken_reg_i_4_n_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     2.652 f  cpu0/id_ex0/n_1_18876_BUFG_inst_i_2/O
                         net (fo=4, routed)           0.329     2.981    cpu0/id_ex0/n_1_18876_BUFG_inst_i_2_n_3
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.105 f  cpu0/id_ex0/FSM_sequential_state[3]_i_9/O
                         net (fo=21, routed)          1.281     4.386    cpu0/if0/stall_sign[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.510 r  cpu0/if0/pc[31]_i_3/O
                         net (fo=2, routed)           0.317     4.826    cpu0/if0/pc[31]_i_3_n_3
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.124     4.950 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.342     6.292    cpu0/if0/pc[31]_i_1_n_3
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.433     4.169    cpu0/if0/clk_out1
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[29]/C
                         clock pessimism             -0.498     3.671    
                         clock uncertainty           -0.123     3.548    
    SLICE_X35Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.343    cpu0/if0/pc_reg[29]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 -2.950    

Slack (VIOLATED) :        -2.950ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/pc_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.686ns  (logic 2.084ns (23.991%)  route 6.602ns (76.009%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.081ns = ( 4.169 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.394ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.625    -2.394    cpu0/id_ex0/clk_out1
    SLICE_X59Y54         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.456    -1.938 r  cpu0/id_ex0/ex_reg2_reg[3]/Q
                         net (fo=115, routed)         1.414    -0.524    cpu0/id_ex0/ex_reg2_i[3]
    SLICE_X54Y52         LUT4 (Prop_lut4_I0_O)        0.124    -0.400 r  cpu0/id_ex0/p_res_taken_reg_i_65/O
                         net (fo=1, routed)           0.000    -0.400    cpu0/id_ex0/p_res_taken_reg_i_65_n_3
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.133 r  cpu0/id_ex0/p_res_taken_reg_i_50/CO[3]
                         net (fo=1, routed)           0.000     0.133    cpu0/id_ex0/p_res_taken_reg_i_50_n_3
    SLICE_X54Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.250 r  cpu0/id_ex0/p_res_taken_reg_i_41/CO[3]
                         net (fo=1, routed)           0.000     0.250    cpu0/id_ex0/p_res_taken_reg_i_41_n_3
    SLICE_X54Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.367 r  cpu0/id_ex0/p_res_taken_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.367    cpu0/id_ex0/p_res_taken_reg_i_24_n_3
    SLICE_X54Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.484 r  cpu0/id_ex0/p_res_taken_reg_i_13/CO[3]
                         net (fo=3, routed)           0.994     1.478    cpu0/id_ex0/ex0/reg1_lt_reg2_u
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124     1.602 r  cpu0/id_ex0/p_res_taken_reg_i_4/O
                         net (fo=4, routed)           0.926     2.528    cpu0/id_ex0/p_res_taken_reg_i_4_n_3
    SLICE_X46Y60         LUT6 (Prop_lut6_I4_O)        0.124     2.652 f  cpu0/id_ex0/n_1_18876_BUFG_inst_i_2/O
                         net (fo=4, routed)           0.329     2.981    cpu0/id_ex0/n_1_18876_BUFG_inst_i_2_n_3
    SLICE_X47Y61         LUT6 (Prop_lut6_I3_O)        0.124     3.105 f  cpu0/id_ex0/FSM_sequential_state[3]_i_9/O
                         net (fo=21, routed)          1.281     4.386    cpu0/if0/stall_sign[1]
    SLICE_X49Y80         LUT6 (Prop_lut6_I5_O)        0.124     4.510 r  cpu0/if0/pc[31]_i_3/O
                         net (fo=2, routed)           0.317     4.826    cpu0/if0/pc[31]_i_3_n_3
    SLICE_X48Y81         LUT3 (Prop_lut3_I1_O)        0.124     4.950 r  cpu0/if0/pc[31]_i_1/O
                         net (fo=32, routed)          1.342     6.292    cpu0/if0/pc[31]_i_1_n_3
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.433     4.169    cpu0/if0/clk_out1
    SLICE_X35Y92         FDRE                                         r  cpu0/if0/pc_reg[30]/C
                         clock pessimism             -0.498     3.671    
                         clock uncertainty           -0.123     3.548    
    SLICE_X35Y92         FDRE (Setup_fdre_C_CE)      -0.205     3.343    cpu0/if0/pc_reg[30]
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                 -2.950    

Slack (VIOLATED) :        -2.892ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 1.386ns (15.938%)  route 7.310ns (84.062%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.092ns = ( 4.158 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          0.697     5.199    cpu0/if0/selector_reg[1]_0
    SLICE_X43Y95         LUT6 (Prop_lut6_I4_O)        0.124     5.323 r  cpu0/if0/c_raddr_o[3]_i_1/O
                         net (fo=1, routed)           1.089     6.413    cpu0/if0/c_raddr_o0_in[3]
    SLICE_X42Y76         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.422     4.158    cpu0/if0/clk_out1
    SLICE_X42Y76         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]/C
                         clock pessimism             -0.498     3.660    
                         clock uncertainty           -0.123     3.537    
    SLICE_X42Y76         FDRE (Setup_fdre_C_D)       -0.016     3.521    cpu0/if0/c_raddr_o_reg[3]
  -------------------------------------------------------------------
                         required time                          3.521    
                         arrival time                          -6.413    
  -------------------------------------------------------------------
                         slack                                 -2.892    

Slack (VIOLATED) :        -2.886ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.660ns  (logic 1.386ns (16.004%)  route 7.274ns (83.996%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 4.159 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          0.989     5.492    cpu0/if0/selector_reg[1]_0
    SLICE_X37Y83         LUT6 (Prop_lut6_I4_O)        0.124     5.616 r  cpu0/if0/c_raddr_o[3]_rep__11_i_1/O
                         net (fo=1, routed)           0.761     6.377    cpu0/if0/c_raddr_o[3]_rep__11_i_1_n_3
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.423     4.159    cpu0/if0/clk_out1
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__11/C
                         clock pessimism             -0.498     3.661    
                         clock uncertainty           -0.123     3.538    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)       -0.047     3.491    cpu0/if0/c_raddr_o_reg[3]_rep__11
  -------------------------------------------------------------------
                         required time                          3.491    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                 -2.886    

Slack (VIOLATED) :        -2.873ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.927ns  (logic 2.712ns (30.381%)  route 6.215ns (69.619%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.071ns = ( 4.179 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.676 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.555     6.231    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_9
    SLICE_X53Y52         LUT6 (Prop_lut6_I3_O)        0.303     6.534 r  cpu0/if_id0/ex_branch_addr_t[25]_i_1/O
                         net (fo=1, routed)           0.000     6.534    cpu0/id_ex0/id_inst_reg[3][25]
    SLICE_X53Y52         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.443     4.179    cpu0/id_ex0/clk_out1
    SLICE_X53Y52         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[25]/C
                         clock pessimism             -0.427     3.752    
                         clock uncertainty           -0.123     3.629    
    SLICE_X53Y52         FDRE (Setup_fdre_C_D)        0.032     3.661    cpu0/id_ex0/ex_branch_addr_t_reg[25]
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 -2.873    

Slack (VIOLATED) :        -2.862ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[5]_rep__2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.629ns  (logic 1.386ns (16.063%)  route 7.243ns (83.937%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.084ns = ( 4.166 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.037     5.540    cpu0/if0/selector_reg[1]_0
    SLICE_X40Y85         LUT6 (Prop_lut6_I4_O)        0.124     5.664 r  cpu0/if0/c_raddr_o[5]_rep__2_i_1/O
                         net (fo=1, routed)           0.681     6.345    cpu0/if0/c_raddr_o[5]_rep__2_i_1_n_3
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/c_raddr_o_reg[5]_rep__2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.430     4.166    cpu0/if0/clk_out1
    SLICE_X41Y83         FDRE                                         r  cpu0/if0/c_raddr_o_reg[5]_rep__2/C
                         clock pessimism             -0.498     3.668    
                         clock uncertainty           -0.123     3.545    
    SLICE_X41Y83         FDRE (Setup_fdre_C_D)       -0.062     3.483    cpu0/if0/c_raddr_o_reg[5]_rep__2
  -------------------------------------------------------------------
                         required time                          3.483    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 -2.862    

Slack (VIOLATED) :        -2.857ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 2.616ns (29.369%)  route 6.291ns (70.631%))
  Logic Levels:           12  (CARRY4=4 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 4.176 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.581 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/O[2]
                         net (fo=1, routed)           0.632     6.213    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_8
    SLICE_X51Y59         LUT6 (Prop_lut6_I3_O)        0.302     6.515 r  cpu0/if_id0/ex_branch_addr_t[26]_i_1/O
                         net (fo=1, routed)           0.000     6.515    cpu0/id_ex0/id_inst_reg[3][26]
    SLICE_X51Y59         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.176    cpu0/id_ex0/clk_out1
    SLICE_X51Y59         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[26]/C
                         clock pessimism             -0.427     3.749    
                         clock uncertainty           -0.123     3.626    
    SLICE_X51Y59         FDRE (Setup_fdre_C_D)        0.032     3.658    cpu0/id_ex0/ex_branch_addr_t_reg[26]
  -------------------------------------------------------------------
                         required time                          3.658    
                         arrival time                          -6.515    
  -------------------------------------------------------------------
                         slack                                 -2.857    

Slack (VIOLATED) :        -2.843ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__17/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 1.386ns (16.076%)  route 7.235ns (83.924%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 4.161 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.379     5.882    cpu0/if0/selector_reg[1]_0
    SLICE_X42Y78         LUT6 (Prop_lut6_I4_O)        0.124     6.006 r  cpu0/if0/c_raddr_o[3]_rep__17_i_1/O
                         net (fo=1, routed)           0.332     6.338    cpu0/if0/c_raddr_o[3]_rep__17_i_1_n_3
    SLICE_X42Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__17/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.425     4.161    cpu0/if0/clk_out1
    SLICE_X42Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__17/C
                         clock pessimism             -0.498     3.663    
                         clock uncertainty           -0.123     3.540    
    SLICE_X42Y78         FDRE (Setup_fdre_C_D)       -0.045     3.495    cpu0/if0/c_raddr_o_reg[3]_rep__17
  -------------------------------------------------------------------
                         required time                          3.495    
                         arrival time                          -6.338    
  -------------------------------------------------------------------
                         slack                                 -2.843    

Slack (VIOLATED) :        -2.840ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.892ns  (logic 2.826ns (31.780%)  route 6.066ns (68.220%))
  Logic Levels:           13  (CARRY4=5 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.393ns
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.626    -2.393    cpu0/id_ex0/clk_out1
    SLICE_X63Y56         FDRE                                         r  cpu0/id_ex0/ex_reg1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.419    -1.974 r  cpu0/id_ex0/ex_reg1_reg[31]/Q
                         net (fo=47, routed)          1.409    -0.565    cpu0/id_ex0/ex_reg1_i[31]
    SLICE_X57Y61         LUT5 (Prop_lut5_I4_O)        0.299    -0.266 r  cpu0/id_ex0/mem_wdata[13]_i_30/O
                         net (fo=3, routed)           0.485     0.220    cpu0/id_ex0/mem_wdata[13]_i_30_n_3
    SLICE_X56Y57         LUT6 (Prop_lut6_I5_O)        0.124     0.344 r  cpu0/id_ex0/mem_wdata[13]_i_18/O
                         net (fo=2, routed)           0.818     1.161    cpu0/id_ex0/mem_wdata[13]_i_18_n_3
    SLICE_X59Y53         LUT3 (Prop_lut3_I2_O)        0.124     1.285 r  cpu0/id_ex0/mem_wdata[15]_i_11/O
                         net (fo=3, routed)           0.730     2.016    cpu0/id_ex0/mem_wdata[15]_i_11_n_3
    SLICE_X57Y48         LUT6 (Prop_lut6_I0_O)        0.124     2.140 f  cpu0/id_ex0/mem_wdata[14]_i_6/O
                         net (fo=3, routed)           0.569     2.709    cpu0/id_ex0/mem_wdata[14]_i_6_n_3
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124     2.833 r  cpu0/id_ex0/mem_wdata[14]_i_4/O
                         net (fo=1, routed)           0.593     3.426    cpu0/id_ex0/mem_wdata[14]_i_4_n_3
    SLICE_X56Y45         LUT6 (Prop_lut6_I4_O)        0.124     3.550 r  cpu0/id_ex0/mem_wdata[14]_i_1/O
                         net (fo=4, routed)           0.331     3.881    cpu0/if_id0/ex_wdata_o[14]
    SLICE_X55Y45         LUT6 (Prop_lut6_I1_O)        0.124     4.005 r  cpu0/if_id0/ex_reg1[14]_i_1/O
                         net (fo=2, routed)           0.723     4.728    cpu0/if_id0/ex_reg1_reg[31][14]
    SLICE_X51Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     5.113 r  cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.001     5.114    cpu0/if_id0/ex_branch_addr_t_reg[15]_i_2_n_3
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.228 r  cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.228    cpu0/if_id0/ex_branch_addr_t_reg[19]_i_2_n_3
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.342 r  cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.342    cpu0/if_id0/ex_branch_addr_t_reg[23]_i_2_n_3
    SLICE_X51Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.456 r  cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.456    cpu0/if_id0/ex_branch_addr_t_reg[27]_i_2_n_3
    SLICE_X51Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.790 r  cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.407     6.196    cpu0/if_id0/ex_branch_addr_t_reg[31]_i_2_n_9
    SLICE_X51Y54         LUT6 (Prop_lut6_I3_O)        0.303     6.499 r  cpu0/if_id0/ex_branch_addr_t[29]_i_1/O
                         net (fo=1, routed)           0.000     6.499    cpu0/id_ex0/id_inst_reg[3][29]
    SLICE_X51Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.442     4.178    cpu0/id_ex0/clk_out1
    SLICE_X51Y54         FDRE                                         r  cpu0/id_ex0/ex_branch_addr_t_reg[29]/C
                         clock pessimism             -0.427     3.751    
                         clock uncertainty           -0.123     3.628    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)        0.032     3.660    cpu0/id_ex0/ex_branch_addr_t_reg[29]
  -------------------------------------------------------------------
                         required time                          3.660    
                         arrival time                          -6.499    
  -------------------------------------------------------------------
                         slack                                 -2.840    

Slack (VIOLATED) :        -2.834ns  (required time - arrival time)
  Source:                 cpu0/predictor0/global_history_reg[1]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            cpu0/if0/c_raddr_o_reg[3]_rep__7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.593ns  (logic 1.386ns (16.129%)  route 7.207ns (83.871%))
  Logic Levels:           7  (LUT6=7)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.091ns = ( 4.159 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.284ns
    Clock Pessimism Removal (CPR):    -0.498ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.735    -2.284    cpu0/predictor0/clk_out1
    SLICE_X14Y114        FDRE                                         r  cpu0/predictor0/global_history_reg[1]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y114        FDRE (Prop_fdre_C_Q)         0.518    -1.766 r  cpu0/predictor0/global_history_reg[1]_rep__4/Q
                         net (fo=111, routed)         1.183    -0.582    cpu0/predictor0/global_history_reg[1]_rep__4_n_3
    SLICE_X17Y118        LUT6 (Prop_lut6_I2_O)        0.124    -0.458 r  cpu0/predictor0/global_counter[1023][1]_i_112/O
                         net (fo=1, routed)           0.984     0.526    cpu0/predictor0/global_counter[1023][1]_i_112_n_3
    SLICE_X24Y116        LUT6 (Prop_lut6_I1_O)        0.124     0.650 f  cpu0/predictor0/global_counter[1023][1]_i_43/O
                         net (fo=1, routed)           0.779     1.429    cpu0/predictor0/global_counter[1023][1]_i_43_n_3
    SLICE_X25Y111        LUT6 (Prop_lut6_I0_O)        0.124     1.553 f  cpu0/predictor0/global_counter[1023][1]_i_17/O
                         net (fo=1, routed)           0.636     2.189    cpu0/predictor0/global_counter[1023][1]_i_17_n_3
    SLICE_X25Y112        LUT6 (Prop_lut6_I4_O)        0.124     2.313 r  cpu0/predictor0/global_counter[1023][1]_i_7/O
                         net (fo=1, routed)           0.803     3.115    cpu0/predictor0/global_counter[1023][1]_i_7_n_3
    SLICE_X28Y113        LUT6 (Prop_lut6_I0_O)        0.124     3.239 r  cpu0/predictor0/global_counter[1023][1]_i_5/O
                         net (fo=51, routed)          1.139     4.379    cpu0/predictor0/global_counter[1023][1]_i_5_n_3
    SLICE_X33Y95         LUT6 (Prop_lut6_I0_O)        0.124     4.503 r  cpu0/predictor0/pc[31]_i_5/O
                         net (fo=77, routed)          1.343     5.846    cpu0/if0/selector_reg[1]_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I4_O)        0.124     5.970 r  cpu0/if0/c_raddr_o[3]_rep__7_i_1/O
                         net (fo=1, routed)           0.340     6.310    cpu0/if0/c_raddr_o[3]_rep__7_i_1_n_3
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.423     4.159    cpu0/if0/clk_out1
    SLICE_X37Y78         FDRE                                         r  cpu0/if0/c_raddr_o_reg[3]_rep__7/C
                         clock pessimism             -0.498     3.661    
                         clock uncertainty           -0.123     3.538    
    SLICE_X37Y78         FDRE (Setup_fdre_C_D)       -0.062     3.476    cpu0/if0/c_raddr_o_reg[3]_rep__7
  -------------------------------------------------------------------
                         required time                          3.476    
                         arrival time                          -6.310    
  -------------------------------------------------------------------
                         slack                                 -2.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA/CLK
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.123    -0.415    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.106    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMA
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB/CLK
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.123    -0.415    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.106    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC/CLK
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.123    -0.415    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.106    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.164ns (33.283%)  route 0.329ns (66.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.344ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.329    -0.079    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/ADDRD1
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.825    -0.344    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/WCLK
    SLICE_X38Y16         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD/CLK
                         clock pessimism             -0.195    -0.538    
                         clock uncertainty            0.123    -0.415    
    SLICE_X38Y16         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.106    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2/RAMD
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.090%)  route 0.172ns (54.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.556    -0.573    hci0/clk_out1
    SLICE_X37Y18         FDRE                                         r  hci0/q_tx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  hci0/q_tx_data_reg[4]/Q
                         net (fo=16, routed)          0.172    -0.261    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/DIB
    SLICE_X38Y19         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.822    -0.347    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X38Y19         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.214    -0.560    
                         clock uncertainty            0.123    -0.437    
    SLICE_X38Y19         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146    -0.291    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hci0/q_tx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.672%)  route 0.175ns (55.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.345ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.557    -0.572    hci0/clk_out1
    SLICE_X37Y17         FDRE                                         r  hci0/q_tx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.431 r  hci0/q_tx_data_reg[2]/Q
                         net (fo=16, routed)          0.175    -0.257    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/DIC
    SLICE_X38Y17         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.824    -0.345    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/WCLK
    SLICE_X38Y17         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
                         clock pessimism             -0.214    -0.558    
                         clock uncertainty            0.123    -0.435    
    SLICE_X38Y17         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.291    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP/CLK
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.123    -0.414    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.105    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/DP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP/CLK
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.123    -0.414    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.105    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_6_6/SP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP/CLK
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.123    -0.414    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.105    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/DP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.601%)  route 0.339ns (67.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.343ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.558    -0.571    hci0/uart_blk/uart_tx_fifo/clk_out1
    SLICE_X42Y16         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[1]/Q
                         net (fo=265, routed)         0.339    -0.068    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/A1
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.826    -0.343    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/WCLK
    SLICE_X38Y15         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP/CLK
                         clock pessimism             -0.195    -0.537    
                         clock uncertainty            0.123    -0.414    
    SLICE_X38Y15         RAMD64E (Hold_ramd64e_CLK_WADR1)
                                                      0.309    -0.105    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_7_7/SP
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.037    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.456ns (10.494%)  route 3.889ns (89.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.889     1.888    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y12         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y12         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X31Y12         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDPE (Recov_fdpe_C_PRE)     -0.359     3.198    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.198    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.622%)  route 0.823ns (85.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.823     0.394    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X2Y26          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.851    -0.318    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X2Y26          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.283    
    SLICE_X2Y26          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.354    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.141ns (12.959%)  route 0.947ns (87.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.947     0.518    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X5Y16          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.857    -0.312    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X5Y16          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.141ns (12.959%)  route 0.947ns (87.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.947     0.518    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X5Y16          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.857    -0.312    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X5Y16          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.141ns (12.867%)  route 0.955ns (87.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.955     0.525    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X13Y16         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.829    -0.340    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y16         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X13Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.397    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.456ns (10.494%)  route 3.889ns (89.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.889     1.888    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y12         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y12         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X31Y12         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDPE (Recov_fdpe_C_PRE)     -0.359     3.198    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.198    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.622%)  route 0.823ns (85.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.823     0.394    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X2Y26          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.851    -0.318    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X2Y26          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.283    
                         clock uncertainty            0.123    -0.160    
    SLICE_X2Y26          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.231    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.141ns (12.959%)  route 0.947ns (87.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.947     0.518    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X5Y16          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.857    -0.312    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X5Y16          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.034    -0.277    
                         clock uncertainty            0.123    -0.154    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.246    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.141ns (12.959%)  route 0.947ns (87.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.947     0.518    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X5Y16          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.857    -0.312    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X5Y16          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.034    -0.277    
                         clock uncertainty            0.123    -0.154    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.246    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.141ns (12.867%)  route 0.955ns (87.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.955     0.525    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X13Y16         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.829    -0.340    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y16         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.123    -0.182    
    SLICE_X13Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.274    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.800    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.264ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.456ns (10.494%)  route 3.889ns (89.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.889     1.888    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y12         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y12         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X31Y12         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.123     3.556    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.151    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          3.151    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.152    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.152    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.710ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.123     3.557    
    SLICE_X29Y15         FDPE (Recov_fdpe_C_PRE)     -0.359     3.198    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.198    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.622%)  route 0.823ns (85.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.823     0.394    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X2Y26          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.851    -0.318    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X2Y26          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.283    
                         clock uncertainty            0.123    -0.160    
    SLICE_X2Y26          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.231    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.231    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.141ns (12.959%)  route 0.947ns (87.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.947     0.518    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X5Y16          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.857    -0.312    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X5Y16          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.034    -0.277    
                         clock uncertainty            0.123    -0.154    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.246    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.141ns (12.959%)  route 0.947ns (87.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.947     0.518    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X5Y16          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.857    -0.312    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X5Y16          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.034    -0.277    
                         clock uncertainty            0.123    -0.154    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.246    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.796ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.034    -0.274    
                         clock uncertainty            0.123    -0.151    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.218    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.800ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.141ns (12.867%)  route 0.955ns (87.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns
  Clock Uncertainty:      0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.236ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.955     0.525    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X13Y16         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.829    -0.340    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y16         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.305    
                         clock uncertainty            0.123    -0.182    
    SLICE_X13Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.274    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.800    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.748ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.266ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.345ns  (logic 0.456ns (10.494%)  route 3.889ns (89.506%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.889     1.888    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y12         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y12         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[5]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.121     3.559    
    SLICE_X31Y12         FDCE (Recov_fdce_C_CLR)     -0.405     3.154    hci0/uart_blk/uart_rx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -1.888    
  -------------------------------------------------------------------
                         slack                                  1.266    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[0]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.121     3.558    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.153    hci0/uart_blk/uart_rx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[1]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.121     3.558    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.153    hci0/uart_blk/uart_rx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[2]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.121     3.558    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.153    hci0/uart_blk/uart_rx_blk/q_data_reg[2]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[3]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.121     3.558    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.153    hci0/uart_blk/uart_rx_blk/q_data_reg[3]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.426ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 0.456ns (10.897%)  route 3.729ns (89.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.073ns = ( 4.177 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.729     1.727    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X31Y13         FDCE                                         f  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.440     4.177    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X31Y13         FDCE                                         r  hci0/uart_blk/uart_rx_blk/q_data_reg[4]/C
                         clock pessimism             -0.497     3.679    
                         clock uncertainty           -0.121     3.558    
    SLICE_X31Y13         FDCE (Recov_fdce_C_CLR)     -0.405     3.153    hci0/uart_blk/uart_rx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                          3.153    
                         arrival time                          -1.727    
  -------------------------------------------------------------------
                         slack                                  1.426    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.121     3.559    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.154    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.121     3.559    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.154    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.121     3.559    
    SLICE_X29Y15         FDCE (Recov_fdce_C_CLR)     -0.405     3.154    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                          3.154    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out1_clk_wiz_0_1 rise@6.250ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.946ns  (logic 0.456ns (11.556%)  route 3.490ns (88.444%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 4.178 - 6.250 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    -0.497ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.561    -2.458    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.456    -2.002 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         3.490     1.488    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X29Y15         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.250     6.250 r  
    W5                                                0.000     6.250 r  EXCLK (IN)
                         net (fo=0)                   0.000     6.250    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     7.638 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     8.819    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     1.069 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     2.646    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.737 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       1.441     4.178    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X29Y15         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.497     3.680    
                         clock uncertainty           -0.121     3.559    
    SLICE_X29Y15         FDPE (Recov_fdpe_C_PRE)     -0.359     3.200    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                          3.200    
                         arrival time                          -1.488    
  -------------------------------------------------------------------
                         slack                                  1.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.748ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.141ns (14.622%)  route 0.823ns (85.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.318ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.823     0.394    hci0/uart_blk/uart_rx_blk/rst_repN_5_alias
    SLICE_X2Y26          FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.851    -0.318    hci0/uart_blk/uart_rx_blk/clk_out1
    SLICE_X2Y26          FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.034    -0.283    
    SLICE_X2Y26          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.354    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.748    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.141ns (12.959%)  route 0.947ns (87.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.947     0.518    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X5Y16          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.857    -0.312    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X5Y16          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.887ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.141ns (12.959%)  route 0.947ns (87.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.312ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.947     0.518    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X5Y16          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.857    -0.312    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X5Y16          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]/C
                         clock pessimism              0.034    -0.277    
    SLICE_X5Y16          FDCE (Remov_fdce_C_CLR)     -0.092    -0.369    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                           0.518    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.919ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.148ns  (logic 0.141ns (12.277%)  route 1.007ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.309ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         1.007     0.578    hci0/uart_blk/uart_baud_clk_blk/rst_repN_5_alias
    SLICE_X2Y15          FDCE                                         f  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.860    -0.309    hci0/uart_blk/uart_baud_clk_blk/clk_out1
    SLICE_X2Y15          FDCE                                         r  hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]/C
                         clock pessimism              0.034    -0.274    
    SLICE_X2Y15          FDCE (Remov_fdce_C_CLR)     -0.067    -0.341    hci0/uart_blk/uart_baud_clk_blk/q_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                           0.578    
  -------------------------------------------------------------------
                         slack                                  0.919    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 rst_reg_replica_5/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.141ns (12.867%)  route 0.955ns (87.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.559    -0.570    clk
    SLICE_X41Y36         FDPE                                         r  rst_reg_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDPE (Prop_fdpe_C_Q)         0.141    -0.429 f  rst_reg_replica_5/Q
                         net (fo=246, routed)         0.955     0.525    hci0/uart_blk/uart_tx_blk/rst_repN_5_alias
    SLICE_X13Y16         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    NEW_CLOCK/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  NEW_CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    NEW_CLOCK/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  NEW_CLOCK/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    NEW_CLOCK/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  NEW_CLOCK/inst/clkout1_buf/O
                         net (fo=14704, routed)       0.829    -0.340    hci0/uart_blk/uart_tx_blk/clk_out1
    SLICE_X13Y16         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism              0.034    -0.305    
    SLICE_X13Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.397    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                           0.525    
  -------------------------------------------------------------------
                         slack                                  0.923    





