Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: DataMem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DataMem.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DataMem"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : DataMem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/johnson/GitHub/CPU/Peripheral/Peripheral.v" into library work
Parsing module <Peripheral>.
Analyzing Verilog file "/home/johnson/GitHub/CPU/Peripheral/DataMem.v" into library work
Parsing module <DataMem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DataMem>.

Elaborating module <Peripheral>.
WARNING:HDLCompiler:413 - "/home/johnson/GitHub/CPU/Peripheral/DataMem.v" Line 79: Result of 10-bit expression is truncated to fit in 1-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DataMem>.
    Related source file is "/home/johnson/GitHub/CPU/Peripheral/DataMem.v".
        RAM_SIZE = 256
        STACK_SIZE = 256
    Found 1-bit register for signal <RAM_DATA<1><30>>.
    Found 1-bit register for signal <RAM_DATA<1><29>>.
    Found 1-bit register for signal <RAM_DATA<1><28>>.
    Found 1-bit register for signal <RAM_DATA<1><27>>.
    Found 1-bit register for signal <RAM_DATA<1><26>>.
    Found 1-bit register for signal <RAM_DATA<1><25>>.
    Found 1-bit register for signal <RAM_DATA<1><24>>.
    Found 1-bit register for signal <RAM_DATA<1><23>>.
    Found 1-bit register for signal <RAM_DATA<1><22>>.
    Found 1-bit register for signal <RAM_DATA<1><21>>.
    Found 1-bit register for signal <RAM_DATA<1><20>>.
    Found 1-bit register for signal <RAM_DATA<1><19>>.
    Found 1-bit register for signal <RAM_DATA<1><18>>.
    Found 1-bit register for signal <RAM_DATA<1><17>>.
    Found 1-bit register for signal <RAM_DATA<1><16>>.
    Found 1-bit register for signal <RAM_DATA<1><15>>.
    Found 1-bit register for signal <RAM_DATA<1><14>>.
    Found 1-bit register for signal <RAM_DATA<1><13>>.
    Found 1-bit register for signal <RAM_DATA<1><12>>.
    Found 1-bit register for signal <RAM_DATA<1><11>>.
    Found 1-bit register for signal <RAM_DATA<1><10>>.
    Found 1-bit register for signal <RAM_DATA<1><9>>.
    Found 1-bit register for signal <RAM_DATA<1><8>>.
    Found 1-bit register for signal <RAM_DATA<1><7>>.
    Found 1-bit register for signal <RAM_DATA<1><6>>.
    Found 1-bit register for signal <RAM_DATA<1><5>>.
    Found 1-bit register for signal <RAM_DATA<1><4>>.
    Found 1-bit register for signal <RAM_DATA<1><3>>.
    Found 1-bit register for signal <RAM_DATA<1><2>>.
    Found 1-bit register for signal <RAM_DATA<1><1>>.
    Found 1-bit register for signal <RAM_DATA<1><0>>.
    Found 1-bit register for signal <RAM_DATA<0><31>>.
    Found 1-bit register for signal <RAM_DATA<0><30>>.
    Found 1-bit register for signal <RAM_DATA<0><29>>.
    Found 1-bit register for signal <RAM_DATA<0><28>>.
    Found 1-bit register for signal <RAM_DATA<0><27>>.
    Found 1-bit register for signal <RAM_DATA<0><26>>.
    Found 1-bit register for signal <RAM_DATA<0><25>>.
    Found 1-bit register for signal <RAM_DATA<0><24>>.
    Found 1-bit register for signal <RAM_DATA<0><23>>.
    Found 1-bit register for signal <RAM_DATA<0><22>>.
    Found 1-bit register for signal <RAM_DATA<0><21>>.
    Found 1-bit register for signal <RAM_DATA<0><20>>.
    Found 1-bit register for signal <RAM_DATA<0><19>>.
    Found 1-bit register for signal <RAM_DATA<0><18>>.
    Found 1-bit register for signal <RAM_DATA<0><17>>.
    Found 1-bit register for signal <RAM_DATA<0><16>>.
    Found 1-bit register for signal <RAM_DATA<0><15>>.
    Found 1-bit register for signal <RAM_DATA<0><14>>.
    Found 1-bit register for signal <RAM_DATA<0><13>>.
    Found 1-bit register for signal <RAM_DATA<0><12>>.
    Found 1-bit register for signal <RAM_DATA<0><11>>.
    Found 1-bit register for signal <RAM_DATA<0><10>>.
    Found 1-bit register for signal <RAM_DATA<0><9>>.
    Found 1-bit register for signal <RAM_DATA<0><8>>.
    Found 1-bit register for signal <RAM_DATA<0><7>>.
    Found 1-bit register for signal <RAM_DATA<0><6>>.
    Found 1-bit register for signal <RAM_DATA<0><5>>.
    Found 1-bit register for signal <RAM_DATA<0><4>>.
    Found 1-bit register for signal <RAM_DATA<0><3>>.
    Found 1-bit register for signal <RAM_DATA<0><2>>.
    Found 1-bit register for signal <RAM_DATA<0><1>>.
    Found 1-bit register for signal <RAM_DATA<0><0>>.
    Found 1-bit register for signal <write_acc>.
    Found 1-bit register for signal <RAM_DATA<1><31>>.
    Summary:
	inferred  65 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
Unit <DataMem> synthesized.

Synthesizing Unit <Peripheral>.
    Related source file is "/home/johnson/GitHub/CPU/Peripheral/Peripheral.v".
    Found 32-bit register for signal <TL>.
    Found 32-bit register for signal <TH>.
    Found 8-bit register for signal <led>.
    Found 8-bit register for signal <UART_TXD>.
    Found 12-bit register for signal <digits>.
    Found 1-bit register for signal <TCON<2>>.
    Found 1-bit register for signal <TCON<1>>.
    Found 1-bit register for signal <TCON<0>>.
    Found 1-bit register for signal <TX_EN>.
    Found 1-bit register for signal <write_acc>.
    Found 32-bit adder for signal <TL[31]_GND_2_o_add_16_OUT> created at line 92.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <rdata<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  97 D-type flip-flop(s).
	inferred  32 Latch(s).
	inferred  10 Multiplexer(s).
Unit <Peripheral> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 75
 1-bit register                                        : 70
 12-bit register                                       : 1
 32-bit register                                       : 2
 8-bit register                                        : 2
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 17
 1-bit 2-to-1 multiplexer                              : 9
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 162
 Flip-Flops                                            : 162
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 41
 3-bit 2-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DataMem> ...

Optimizing unit <Peripheral> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DataMem, actual ratio is 3.
FlipFlop peripheral_inst/led_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/led_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/led_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/led_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/led_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/led_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/led_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/led_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/digits_0 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/UART_TXD_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/UART_TXD_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/UART_TXD_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/UART_TXD_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/UART_TXD_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/UART_TXD_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/UART_TXD_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop peripheral_inst/UART_TXD_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 190
 Flip-Flops                                            : 190

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DataMem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 282
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 3
#      LUT3                        : 23
#      LUT4                        : 6
#      LUT5                        : 30
#      LUT6                        : 122
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 222
#      FDC                         : 2
#      FDCE                        : 156
#      FDPE                        : 32
#      LD                          : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 150
#      IBUF                        : 85
#      OBUF                        : 65

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             194  out of  18224     1%  
 Number of Slice LUTs:                  217  out of   9112     2%  
    Number used as Logic:               217  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    268
   Number with an unused Flip Flop:      74  out of    268    27%  
   Number with an unused LUT:            51  out of    268    19%  
   Number of fully used LUT-FF pairs:   143  out of    268    53%  
   Number of unique control sets:        10

IO Utilization: 
 Number of IOs:                         151
 Number of bonded IOBs:                 151  out of    232    65%  
    IOB Flip Flops/Latches:              28

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 190   |
read                               | IBUF+BUFG              | 32    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.164ns (Maximum Frequency: 240.136MHz)
   Minimum input arrival time before clock: 8.255ns
   Maximum output required time after clock: 5.395ns
   Maximum combinational path delay: 11.842ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.164ns (frequency: 240.136MHz)
  Total number of paths / destination ports: 1655 / 69
-------------------------------------------------------------------------
Delay:               4.164ns (Levels of Logic = 3)
  Source:            peripheral_inst/TL_3 (FF)
  Destination:       peripheral_inst/TL_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: peripheral_inst/TL_3 to peripheral_inst/TL_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q             3   0.447   1.015  peripheral_inst/TL_3 (peripheral_inst/TL_3)
     LUT6:I0->O            2   0.203   0.961  peripheral_inst/TL[31]_PWR_2_o_equal_16_o<31>6 (peripheral_inst/TL[31]_PWR_2_o_equal_16_o<31>5)
     LUT6:I1->O           17   0.203   1.028  peripheral_inst/TL[31]_PWR_2_o_equal_16_o<31>7 (peripheral_inst/TL[31]_PWR_2_o_equal_16_o)
     LUT6:I5->O            1   0.205   0.000  peripheral_inst/Mmux_TL[31]_addr[31]_mux_36_OUT110 (peripheral_inst/TL[31]_addr[31]_mux_36_OUT<0>)
     FDPE:D                    0.102          peripheral_inst/TL_0
    ----------------------------------------
    Total                      4.164ns (1.160ns logic, 3.004ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 7123 / 568
-------------------------------------------------------------------------
Offset:              8.255ns (Levels of Logic = 5)
  Source:            addr<30> (PAD)
  Destination:       peripheral_inst/TL_31 (FF)
  Destination Clock: clk rising

  Data Path: addr<30> to peripheral_inst/TL_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   1.222   1.496  addr_30_IBUF (addr_30_IBUF)
     LUT6:I4->O            1   0.203   0.924  peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>11 (peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>11)
     LUT5:I0->O           22   0.203   1.134  peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>16 (peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>1)
     LUT3:I2->O           18   0.205   1.050  peripheral_inst/addr[31]_GND_2_o_equal_21_o<31>11 (peripheral_inst/addr[31]_GND_2_o_equal_21_o<31>1)
     LUT5:I4->O           32   0.205   1.291  peripheral_inst/_n0155_inv1 (peripheral_inst/_n0155_inv)
     FDPE:CE                   0.322          peripheral_inst/TL_0
    ----------------------------------------
    Total                      8.255ns (2.360ns logic, 5.895ns route)
                                       (28.6% logic, 71.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'read'
  Total number of paths / destination ports: 2524 / 32
-------------------------------------------------------------------------
Offset:              7.519ns (Levels of Logic = 5)
  Source:            addr<30> (PAD)
  Destination:       peripheral_inst/rdata_31 (LATCH)
  Destination Clock: read falling

  Data Path: addr<30> to peripheral_inst/rdata_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   1.222   1.496  addr_30_IBUF (addr_30_IBUF)
     LUT6:I4->O            1   0.203   0.924  peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>11 (peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>11)
     LUT5:I0->O           22   0.203   1.478  peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>16 (peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>1)
     LUT5:I0->O           34   0.203   1.549  peripheral_inst/out1 (peripheral_inst/addr[31]_INV_4_o)
     LUT5:I2->O            1   0.205   0.000  peripheral_inst/_n0524<18>1 (peripheral_inst/_n0524<18>)
     LD:D                      0.037          peripheral_inst/rdata_14
    ----------------------------------------
    Total                      7.519ns (2.073ns logic, 5.446ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 95 / 63
-------------------------------------------------------------------------
Offset:              5.395ns (Levels of Logic = 3)
  Source:            RAM_DATA_1_29 (FF)
  Destination:       rdata<29> (PAD)
  Source Clock:      clk rising

  Data Path: RAM_DATA_1_29 to rdata<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.447   0.808  RAM_DATA_1_29 (RAM_DATA_1_29)
     LUT3:I0->O            1   0.205   0.580  Mmux_rdata22_SW0 (N16)
     LUT6:I5->O            1   0.205   0.579  Mmux_rdata22 (rdata_29_OBUF)
     OBUF:I->O                 2.571          rdata_29_OBUF (rdata<29>)
    ----------------------------------------
    Total                      5.395ns (3.428ns logic, 1.967ns route)
                                       (63.5% logic, 36.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'read'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.678ns (Levels of Logic = 2)
  Source:            peripheral_inst/rdata_29 (LATCH)
  Destination:       rdata<29> (PAD)
  Source Clock:      read falling

  Data Path: peripheral_inst/rdata_29 to rdata<29>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.827  peripheral_inst/rdata_29 (peripheral_inst/rdata_29)
     LUT6:I2->O            1   0.203   0.579  Mmux_rdata22 (rdata_29_OBUF)
     OBUF:I->O                 2.571          rdata_29_OBUF (rdata<29>)
    ----------------------------------------
    Total                      4.678ns (3.272ns logic, 1.406ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2248 / 34
-------------------------------------------------------------------------
Delay:               11.842ns (Levels of Logic = 7)
  Source:            addr<30> (PAD)
  Destination:       rdata<31> (PAD)

  Data Path: addr<30> to rdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   1.222   1.496  addr_30_IBUF (addr_30_IBUF)
     LUT6:I4->O            1   0.203   0.924  peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>11 (peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>11)
     LUT5:I0->O           22   0.203   1.478  peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>16 (peripheral_inst/addr[31]_GND_2_o_equal_20_o<31>1)
     LUT5:I0->O           34   0.203   1.549  peripheral_inst/out1 (peripheral_inst/addr[31]_INV_4_o)
     LUT4:I1->O           16   0.205   1.005  Mmux_rdata1026 (Mmux_rdata102)
     LUT6:I5->O            1   0.205   0.579  Mmux_rdata101 (rdata_18_OBUF)
     OBUF:I->O                 2.571          rdata_18_OBUF (rdata<18>)
    ----------------------------------------
    Total                     11.842ns (4.812ns logic, 7.030ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.164|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock read
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.485|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 6.88 secs
 
--> 


Total memory usage is 434440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    0 (   0 filtered)

