/*
 * Bitbanging SPI bus driver for VCore-III / Serval1 / Jaguar2
 *
 * Copyright (c) 2011 Lars Povlsen
 *
 * based on spi_gpio.c
 *  Copyright (c) 2008 Piotr Skamruk
 *  Copyright (c) 2008 Michael Buesch
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#include <linux/kernel.h>
#include <linux/init.h>
#include <linux/delay.h>
#include <linux/spinlock.h>
#include <linux/workqueue.h>
#include <linux/module.h>
#include <linux/platform_device.h>
#include <linux/spi/spi.h>
#include <linux/spi/spi_bitbang.h>
#include <linux/spi/spi_vcoreiii.h>

#if defined(CONFIG_VTSS_VCOREIII_MK1)
#include <asm/mach-vcoreiii/hardware.h>
#elif defined(CONFIG_VTSS_VCOREIII_SERVAL1)
#include <asm/mach-serval/hardware.h>
#elif defined(CONFIG_VTSS_VCOREIII_JAGUAR2)
#include <asm/mach-jaguar2/hardware.h>
#else
#error Invalid architecture type
#endif


// On JR2, VTSS_F_xxx() macros for single-bit-fields have been
// replaced by VTSS_M_xxx() macros. The VTSS_F_xxx() macros
// all take a parameter.
#if !defined(VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_PIN_CTRL_MODE)
#define VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_PIN_CTRL_MODE VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_PIN_CTRL_MODE
#endif
#if !defined(VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK_OE)
#define VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK_OE VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK_OE
#endif
#if !defined(VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK)
#define VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK
#endif
#if !defined(VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO_OE)
#define VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO_OE VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO_OE
#endif
#if !defined(VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO)
#define VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO
#endif
#if !defined(VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDI)
#define VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDI VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDI
#endif

#include <asm/atomic.h>

struct spi_vcoreiii {
	struct spi_bitbang bitbang;
	struct spi_vcoreiii_platform_data *info;
	u32    bb_cur;
};


static inline struct spi_vcoreiii *spidev_to_sg(struct spi_device *dev)
{
	return spi_master_get_devdata(dev->master);
}

static inline void setsck(struct spi_device *dev, int val)
{
	struct spi_vcoreiii *sp = spidev_to_sg(dev);
	if(val)
		sp->bb_cur |= VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK;
	else
		sp->bb_cur &= ~VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK;
	writel(sp->bb_cur, VTSS_ICPU_CFG_SPI_MST_SW_MODE);
}

static inline void setmosi(struct spi_device *dev, int val)
{
	struct spi_vcoreiii *sp = spidev_to_sg(dev);
	sp->bb_cur |= VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO_OE;
	if(val)
		sp->bb_cur |= VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO;
	else
		sp->bb_cur &= ~VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDO;
	writel(sp->bb_cur, VTSS_ICPU_CFG_SPI_MST_SW_MODE);
}

static inline u32 getmiso(struct spi_device *dev)
{
	return (readl(VTSS_ICPU_CFG_SPI_MST_SW_MODE) & VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SDI) ? 1 : 0;
}

static inline void do_spidelay(struct spi_device *dev, unsigned nsecs)
{
	struct spi_vcoreiii *sp = spidev_to_sg(dev);
	if (!sp->info->no_spi_delay)
		ndelay(nsecs);
}

#define spidelay(nsecs) do {					\
	/* Steal the spi_device pointer from our caller.	\
	 * The bitbang-API should probably get fixed here... */	\
	do_spidelay(spi, nsecs);				\
  } while (0)

#include "spi-bitbang-txrx.h"

static u32 spi_vcoreiii_txrx_mode0(struct spi_device *spi,
			       unsigned nsecs, u32 word, u8 bits)
{
	return bitbang_txrx_be_cpha0(spi, nsecs, 0, 0, word, bits);
}

static void spi_vcoreiii_chipselect(struct spi_device *dev, int on)
{
    struct spi_vcoreiii *sp = spidev_to_sg(dev);
    int cs_high = !!(dev->mode & SPI_CS_HIGH);
    int use_gpio_cs = (dev->chip_select >= SPI_VCOREIII_NUM_HW_CS), cs_mask;

    if (use_gpio_cs) {
        cs_mask = VTSS_BIT(dev->chip_select - SPI_VCOREIII_NUM_HW_CS);
    }


	if(on) {
		sp->bb_cur = 
			VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK_OE | /* SCK_OE */
			((dev->mode & SPI_CPOL) ? VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_SCK : 0) | /* SCK */
			VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_PIN_CTRL_MODE ; /* SW Bitbang */
		/* Setup clock in right state before driving CS */
		writel(sp->bb_cur, VTSS_ICPU_CFG_SPI_MST_SW_MODE);
                /* Activate GPIO CS - if applicable */
                if (use_gpio_cs) {
                    writel(readl(VTSS_DEVCPU_GCB_GPIO_GPIO_OE) | cs_mask, VTSS_DEVCPU_GCB_GPIO_GPIO_OE);
                    // Active = high
                    writel(readl(VTSS_DEVCPU_GCB_GPIO_GPIO_OUT) & ~cs_mask, VTSS_DEVCPU_GCB_GPIO_GPIO_OUT);
                } else if (!cs_high) {
                    sp->bb_cur |=
                            VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS_OE(VTSS_BIT(dev->chip_select)) | /* CS_OE */
                            VTSS_F_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS(VTSS_BIT(dev->chip_select));
                    writel(sp->bb_cur, VTSS_ICPU_CFG_SPI_MST_SW_MODE);
                }
	} else {
		/* Drop CS */
                if (use_gpio_cs) {
                    // In-Active = high
                    writel(readl(VTSS_DEVCPU_GCB_GPIO_GPIO_OUT) | cs_mask, VTSS_DEVCPU_GCB_GPIO_GPIO_OUT);
                    writel(readl(VTSS_DEVCPU_GCB_GPIO_GPIO_OE) & ~cs_mask, VTSS_DEVCPU_GCB_GPIO_GPIO_OE);
                } else {
                    sp->bb_cur &= ~VTSS_M_ICPU_CFG_SPI_MST_SW_MODE_SW_SPI_CS;
                    writel(sp->bb_cur, VTSS_ICPU_CFG_SPI_MST_SW_MODE);
                }
		/* Drop everything */
		sp->bb_cur = 0;
		writel(sp->bb_cur, VTSS_ICPU_CFG_SPI_MST_SW_MODE);
	}
}

static int spi_vcoreiii_probe(struct platform_device *pdev)
{
	struct spi_master *master;
	struct spi_vcoreiii *sp;
	int err;

	master = spi_alloc_master(&pdev->dev, sizeof(struct spi_vcoreiii));
	if (!master) {
		dev_err(&pdev->dev, "failed to allocate spi master\n");
		return -ENOMEM;
	}

	sp = spi_master_get_devdata(master);
	platform_set_drvdata(pdev, sp);
	sp->info = pdev->dev.platform_data;

	sp->bitbang.master = spi_master_get(master);
	sp->bitbang.master->bus_num = 0;
	sp->bitbang.master->num_chipselect = SPI_VCOREIII_NUM_HW_CS + SPI_VCOREIII_NUM_GPIO_CS;
	sp->bitbang.chipselect = spi_vcoreiii_chipselect;
	sp->bitbang.txrx_word[SPI_MODE_0] = spi_vcoreiii_txrx_mode0;
	sp->bitbang.setup_transfer = spi_bitbang_setup_transfer;
	sp->bitbang.flags = SPI_CS_HIGH;

	err = spi_bitbang_start(&sp->bitbang);
	if (err)
		goto err_no_bitbang;

	return 0;

err_no_bitbang:
	spi_master_put(sp->bitbang.master);
	kfree(master);

	return err;
}

static int spi_vcoreiii_remove(struct platform_device *pdev)
{
	struct spi_vcoreiii *sp;
	struct spi_vcoreiii_platform_data *pdata;

	pdata = pdev->dev.platform_data;
	sp = platform_get_drvdata(pdev);

	spi_bitbang_stop(&sp->bitbang);
	spi_master_put(sp->bitbang.master);

	return 0;
}

static void spi_vcoreiii_shutdown(struct platform_device *pdev)
{
        spi_vcoreiii_remove(pdev);
}

MODULE_ALIAS("platform:" SPI_VCOREIII_PLATDEV_NAME);
static struct platform_driver spi_vcoreiii_driver = {
	.driver		= {
		.name	= SPI_VCOREIII_PLATDEV_NAME,
		.owner	= THIS_MODULE,
	},
	.probe		= spi_vcoreiii_probe,
	.remove		= spi_vcoreiii_remove,
	.shutdown 	= spi_vcoreiii_shutdown,
};
module_platform_driver(spi_vcoreiii_driver);

MODULE_AUTHOR("Lars Povlsen <lpovlsen at vitesse.com>");
MODULE_AUTHOR("Lars Povlsen");
MODULE_DESCRIPTION("VCore-III bitbanging SPI driver");
MODULE_LICENSE("GPL v2");
