|LCD_top
clk => clk.IN3
rstBt => _.IN1
rstBt => count.OUTPUTSELECT
rstBt => count.OUTPUTSELECT
rstBt => count.OUTPUTSELECT
rstBt => count.OUTPUTSELECT
rstBt => myData[0][0].ENA
rstBt => myData[0][1].ENA
rstBt => myData[0][2].ENA
rstBt => myData[0][3].ENA
rstBt => myData[0][4].ENA
rstBt => myData[0][5].ENA
rstBt => myData[0][6].ENA
rstBt => myData[0][7].ENA
rstBt => myData[0][8].ENA
rstBt => myData[0][9].ENA
rstBt => myData[0][10].ENA
rstBt => myData[0][11].ENA
rstBt => myData[0][12].ENA
rstBt => myData[0][13].ENA
rstBt => myData[0][14].ENA
rstBt => myData[0][15].ENA
rstBt => myData[0][16].ENA
rstBt => myData[0][17].ENA
rstBt => myData[1][0].ENA
rstBt => myData[1][1].ENA
rstBt => myData[1][2].ENA
rstBt => myData[1][3].ENA
rstBt => myData[1][4].ENA
rstBt => myData[1][5].ENA
rstBt => myData[1][6].ENA
rstBt => myData[1][7].ENA
rstBt => myData[1][8].ENA
rstBt => myData[1][9].ENA
rstBt => myData[1][10].ENA
rstBt => myData[1][11].ENA
rstBt => myData[1][12].ENA
rstBt => myData[1][13].ENA
rstBt => myData[1][14].ENA
rstBt => myData[1][15].ENA
rstBt => myData[1][16].ENA
rstBt => myData[1][17].ENA
rstBt => myData[2][0].ENA
rstBt => myData[2][1].ENA
rstBt => myData[2][2].ENA
rstBt => myData[2][3].ENA
rstBt => myData[2][4].ENA
rstBt => myData[2][5].ENA
rstBt => myData[2][6].ENA
rstBt => myData[2][7].ENA
rstBt => myData[2][8].ENA
rstBt => myData[2][9].ENA
rstBt => myData[2][10].ENA
rstBt => myData[2][11].ENA
rstBt => myData[2][12].ENA
rstBt => myData[2][13].ENA
rstBt => myData[2][14].ENA
rstBt => myData[2][15].ENA
rstBt => myData[2][16].ENA
rstBt => myData[2][17].ENA
rstBt => myData[3][0].ENA
rstBt => myData[3][1].ENA
rstBt => myData[3][2].ENA
rstBt => myData[3][3].ENA
rstBt => myData[3][4].ENA
rstBt => myData[3][5].ENA
rstBt => myData[3][6].ENA
rstBt => myData[3][7].ENA
rstBt => myData[3][8].ENA
rstBt => myData[3][9].ENA
rstBt => myData[3][10].ENA
rstBt => myData[3][11].ENA
rstBt => myData[3][12].ENA
rstBt => myData[3][13].ENA
rstBt => myData[3][14].ENA
rstBt => myData[3][15].ENA
rstBt => myData[3][16].ENA
rstBt => myData[3][17].ENA
rstBt => myData[4][0].ENA
rstBt => myData[4][1].ENA
rstBt => myData[4][2].ENA
rstBt => myData[4][3].ENA
rstBt => myData[4][4].ENA
rstBt => myData[4][5].ENA
rstBt => myData[4][6].ENA
rstBt => myData[4][7].ENA
rstBt => myData[4][8].ENA
rstBt => myData[4][9].ENA
rstBt => myData[4][10].ENA
rstBt => myData[4][11].ENA
rstBt => myData[4][12].ENA
rstBt => myData[4][13].ENA
rstBt => myData[4][14].ENA
rstBt => myData[4][15].ENA
rstBt => myData[4][16].ENA
rstBt => myData[4][17].ENA
rstBt => myData[5][0].ENA
rstBt => myData[5][1].ENA
rstBt => myData[5][2].ENA
rstBt => myData[5][3].ENA
rstBt => myData[5][4].ENA
rstBt => myData[5][5].ENA
rstBt => myData[5][6].ENA
rstBt => myData[5][7].ENA
rstBt => myData[5][8].ENA
rstBt => myData[5][9].ENA
rstBt => myData[5][10].ENA
rstBt => myData[5][11].ENA
rstBt => myData[5][12].ENA
rstBt => myData[5][13].ENA
rstBt => myData[5][14].ENA
rstBt => myData[5][15].ENA
rstBt => myData[5][16].ENA
rstBt => myData[5][17].ENA


|LCD_top|clkDivSel:U0
clkIn => clkOut~reg0.CLK
clkIn => count1[0].CLK
clkIn => count1[1].CLK
clkIn => count1[2].CLK
clkIn => count1[3].CLK
clkIn => count1[4].CLK
clkIn => count1[5].CLK
clkIn => count1[6].CLK
clkIn => count1[7].CLK
clkIn => count1[8].CLK
clkIn => count1[9].CLK
clkIn => count1[10].CLK
clkIn => count1[11].CLK
clkIn => count1[12].CLK
clkIn => count1[13].CLK
clkIn => count1[14].CLK
clkIn => count1[15].CLK
clkIn => count1[16].CLK
clkIn => count1[17].CLK
clkIn => count1[18].CLK
clkIn => count1[19].CLK
clkIn => count1[20].CLK
clkIn => count1[21].CLK
clkIn => count1[22].CLK
clkIn => count1[23].CLK
clkIn => count1[24].CLK
clkIn => count1[25].CLK
freq[0] => Div0.IN51
freq[1] => Div0.IN50
freq[2] => Div0.IN49
freq[3] => Div0.IN48
freq[4] => Div0.IN47
freq[5] => Div0.IN46
freq[6] => Div0.IN45
freq[7] => Div0.IN44
freq[8] => Div0.IN43
freq[9] => Div0.IN42
freq[10] => Div0.IN41
freq[11] => Div0.IN40
freq[12] => Div0.IN39
freq[13] => Div0.IN38
freq[14] => Div0.IN37
freq[15] => Div0.IN36
freq[16] => Div0.IN35
freq[17] => Div0.IN34
freq[18] => Div0.IN33
freq[19] => Div0.IN32
freq[20] => Div0.IN31
freq[21] => Div0.IN30
freq[22] => Div0.IN29
freq[23] => Div0.IN28
freq[24] => Div0.IN27
freq[25] => Div0.IN26


|LCD_top|clkDivSel:U1
clkIn => clkOut~reg0.CLK
clkIn => count1[0].CLK
clkIn => count1[1].CLK
clkIn => count1[2].CLK
clkIn => count1[3].CLK
clkIn => count1[4].CLK
clkIn => count1[5].CLK
clkIn => count1[6].CLK
clkIn => count1[7].CLK
clkIn => count1[8].CLK
clkIn => count1[9].CLK
clkIn => count1[10].CLK
clkIn => count1[11].CLK
clkIn => count1[12].CLK
clkIn => count1[13].CLK
clkIn => count1[14].CLK
clkIn => count1[15].CLK
clkIn => count1[16].CLK
clkIn => count1[17].CLK
clkIn => count1[18].CLK
clkIn => count1[19].CLK
clkIn => count1[20].CLK
clkIn => count1[21].CLK
clkIn => count1[22].CLK
clkIn => count1[23].CLK
clkIn => count1[24].CLK
clkIn => count1[25].CLK
freq[0] => Div0.IN51
freq[1] => Div0.IN50
freq[2] => Div0.IN49
freq[3] => Div0.IN48
freq[4] => Div0.IN47
freq[5] => Div0.IN46
freq[6] => Div0.IN45
freq[7] => Div0.IN44
freq[8] => Div0.IN43
freq[9] => Div0.IN42
freq[10] => Div0.IN41
freq[11] => Div0.IN40
freq[12] => Div0.IN39
freq[13] => Div0.IN38
freq[14] => Div0.IN37
freq[15] => Div0.IN36
freq[16] => Div0.IN35
freq[17] => Div0.IN34
freq[18] => Div0.IN33
freq[19] => Div0.IN32
freq[20] => Div0.IN31
freq[21] => Div0.IN30
freq[22] => Div0.IN29
freq[23] => Div0.IN28
freq[24] => Div0.IN27
freq[25] => Div0.IN26


|LCD_top|clkDivSel:U3
clkIn => clkOut~reg0.CLK
clkIn => count1[0].CLK
clkIn => count1[1].CLK
clkIn => count1[2].CLK
clkIn => count1[3].CLK
clkIn => count1[4].CLK
clkIn => count1[5].CLK
clkIn => count1[6].CLK
clkIn => count1[7].CLK
clkIn => count1[8].CLK
clkIn => count1[9].CLK
clkIn => count1[10].CLK
clkIn => count1[11].CLK
clkIn => count1[12].CLK
clkIn => count1[13].CLK
clkIn => count1[14].CLK
clkIn => count1[15].CLK
clkIn => count1[16].CLK
clkIn => count1[17].CLK
clkIn => count1[18].CLK
clkIn => count1[19].CLK
clkIn => count1[20].CLK
clkIn => count1[21].CLK
clkIn => count1[22].CLK
clkIn => count1[23].CLK
clkIn => count1[24].CLK
clkIn => count1[25].CLK
freq[0] => Div0.IN51
freq[1] => Div0.IN50
freq[2] => Div0.IN49
freq[3] => Div0.IN48
freq[4] => Div0.IN47
freq[5] => Div0.IN46
freq[6] => Div0.IN45
freq[7] => Div0.IN44
freq[8] => Div0.IN43
freq[9] => Div0.IN42
freq[10] => Div0.IN41
freq[11] => Div0.IN40
freq[12] => Div0.IN39
freq[13] => Div0.IN38
freq[14] => Div0.IN37
freq[15] => Div0.IN36
freq[16] => Div0.IN35
freq[17] => Div0.IN34
freq[18] => Div0.IN33
freq[19] => Div0.IN32
freq[20] => Div0.IN31
freq[21] => Div0.IN30
freq[22] => Div0.IN29
freq[23] => Div0.IN28
freq[24] => Div0.IN27
freq[25] => Div0.IN26


|LCD_top|LCD_Driver:driver
lcdWrite => ~NO_FANOUT~
clk => ZeroOne.CLK
clk => RW~reg0.CLK
clk => enableOut~reg0.CLK
clk => cntCurPos[0].CLK
clk => cntCurPos[1].CLK
clk => cntCurPos[2].CLK
clk => cntCurPos[3].CLK
clk => cntCurPos[4].CLK
clk => cntCurPos[5].CLK
clk => cntCurPos[6].CLK
clk => cntCurPos[7].CLK
clk => RS~reg0.CLK
clk => dataOut[0]~reg0.CLK
clk => dataOut[1]~reg0.CLK
clk => dataOut[2]~reg0.CLK
clk => dataOut[3]~reg0.CLK
clk => dataOut[4]~reg0.CLK
clk => dataOut[5]~reg0.CLK
clk => dataOut[6]~reg0.CLK
clk => dataOut[7]~reg0.CLK
clk => bitNum[0].CLK
clk => bitNum[1].CLK
clk => bitNum[2].CLK
clk => bitNum[3].CLK
clk => bitNum[4].CLK
clk => bitNum[5].CLK
clk => bitNum[6].CLK
clk => bitNum[7].CLK
clk => iline.CLK
clk => isetLine.CLK
clk => ienable.CLK
clk => iDataIn[0].CLK
clk => iDataIn[1].CLK
clk => iDataIn[2].CLK
clk => iDataIn[3].CLK
clk => iDataIn[4].CLK
clk => iDataIn[5].CLK
clk => iDataIn[6].CLK
clk => iDataIn[7].CLK
clk => iDataIn[8].CLK
clk => iDataIn[9].CLK
clk => iDataIn[10].CLK
clk => iDataIn[11].CLK
clk => iDataIn[12].CLK
clk => iDataIn[13].CLK
clk => iDataIn[14].CLK
clk => iDataIn[15].CLK
clk => iDataIn[16].CLK
clk => iDataIn[17].CLK
clk => irst.CLK
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => count.OUTPUTSELECT
rst => irst.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
rst => iDataIn.OUTPUTSELECT
dataIn[0] => Equal0.IN17
dataIn[0] => iDataIn.DATAB
dataIn[1] => Equal0.IN16
dataIn[1] => iDataIn.DATAB
dataIn[2] => Equal0.IN15
dataIn[2] => iDataIn.DATAB
dataIn[3] => Equal0.IN14
dataIn[3] => iDataIn.DATAB
dataIn[4] => Equal0.IN13
dataIn[4] => iDataIn.DATAB
dataIn[5] => Equal0.IN12
dataIn[5] => iDataIn.DATAB
dataIn[6] => Equal0.IN11
dataIn[6] => iDataIn.DATAB
dataIn[7] => Equal0.IN10
dataIn[7] => iDataIn.DATAB
dataIn[8] => Equal0.IN9
dataIn[8] => iDataIn.DATAB
dataIn[9] => Equal0.IN8
dataIn[9] => iDataIn.DATAB
dataIn[10] => Equal0.IN7
dataIn[10] => iDataIn.DATAB
dataIn[11] => Equal0.IN6
dataIn[11] => iDataIn.DATAB
dataIn[12] => Equal0.IN5
dataIn[12] => iDataIn.DATAB
dataIn[13] => Equal0.IN4
dataIn[13] => iDataIn.DATAB
dataIn[14] => Equal0.IN3
dataIn[14] => iDataIn.DATAB
dataIn[15] => Equal0.IN2
dataIn[15] => iDataIn.DATAB
dataIn[16] => Equal0.IN1
dataIn[16] => iDataIn.DATAB
dataIn[17] => Equal0.IN0
dataIn[17] => iDataIn.DATAB
line => iline.DATAB
setLine => isetLine.OUTPUTSELECT
setLine => iline.OUTPUTSELECT


