// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
// Date        : Mon Dec 24 23:45:01 2018
// Host        : LAPTOP-TA7K8CE5 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub {c:/Users/Kerem
//               Gurler/EE_Project/EE_Project.srcs/sources_1/bd/design_main/ip/design_main_storage_wrapper_0_0/design_main_storage_wrapper_0_0_stub.v}
// Design      : design_main_storage_wrapper_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "storage_wrapper,Vivado 2018.1" *)
module design_main_storage_wrapper_0_0(clk, en, i0, i1, i10, i11, i2, i3, i4, i5, i6, i7, i8, i9, q0, q1, q10, 
  q11, q2, q3, q4, q5, q6, q7, q8, q9)
/* synthesis syn_black_box black_box_pad_pin="clk,en,i0,i1,i10,i11,i2,i3,i4,i5,i6,i7,i8,i9,q0,q1,q10,q11,q2,q3,q4,q5,q6,q7,q8,q9" */;
  input clk;
  input en;
  input i0;
  input i1;
  input i10;
  input i11;
  input i2;
  input i3;
  input i4;
  input i5;
  input i6;
  input i7;
  input i8;
  input i9;
  output q0;
  output q1;
  output q10;
  output q11;
  output q2;
  output q3;
  output q4;
  output q5;
  output q6;
  output q7;
  output q8;
  output q9;
endmodule
