{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1522108680803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1522108680803 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "jaxa 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"jaxa\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1522108680879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522108680952 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1522108680952 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK jaxa:u0\|jaxa_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"jaxa:u0\|jaxa_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1522108681107 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1522108681727 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1522108681778 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1522108686313 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1522108686550 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "4 " "4 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "dout_a dout_a(n) " "differential I/O pin \"dout_a\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"dout_a(n)\"." {  } { { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { dout_a } } } { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "dout_a" } { 0 "dout_a(n)" } } } } { "rtl/spw_jaxa.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/rtl/spw_jaxa.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/" { { 0 { 0 ""} 0 1182 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1190 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { dout_a(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1522108695407 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "sout_a sout_a(n) " "differential I/O pin \"sout_a\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sout_a(n)\"." {  } { { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { sout_a } } } { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sout_a" } { 0 "sout_a(n)" } } } } { "rtl/spw_jaxa.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/rtl/spw_jaxa.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/" { { 0 { 0 ""} 0 1183 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1192 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { sout_a(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1522108695407 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "din_a din_a(n) " "differential I/O pin \"din_a\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"din_a(n)\"." {  } { { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { din_a } } } { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "din_a" } { 0 "din_a(n)" } } } } { "rtl/spw_jaxa.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/rtl/spw_jaxa.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/" { { 0 { 0 ""} 0 1180 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1189 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { din_a(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1522108695407 ""} { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "sin_a sin_a(n) " "differential I/O pin \"sin_a\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sin_a(n)\"." {  } { { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { sin_a } } } { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sin_a" } { 0 "sin_a(n)" } } } } { "rtl/spw_jaxa.v" "" { Text "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/rtl/spw_jaxa.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/" { { 0 { 0 ""} 0 1181 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1191 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/felipe/intelFPGA_lite/17.1/quartus/linux64/pin_planner.ppl" { sin_a(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1522108695407 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1522108695407 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1522108695660 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "2 s (2 global) " "Promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "jaxa:u0\|jaxa_hps_0:hps_0\|jaxa_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 7 global CLKCTRL_G15 " "jaxa:u0\|jaxa_hps_0:hps_0\|jaxa_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 7 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1522108696120 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "jaxa:u0\|jaxa_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 486 global CLKCTRL_G10 " "jaxa:u0\|jaxa_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 486 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1522108696120 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1522108696120 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 4479 global CLKCTRL_G7 " "FPGA_CLK1_50~inputCLKENA0 with 4479 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1522108696120 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "jaxa:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 4351 global CLKCTRL_G3 " "jaxa:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 with 4351 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1522108696120 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1522108696120 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1522108696120 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522108696122 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc/jaxa.out.sdc " "Reading SDC File: 'sdc/jaxa.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522108699420 ""}
{ "Info" "ISTA_SDC_FOUND" "jaxa/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'jaxa/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1522108699546 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: jaxa:u0\|jaxa_hps_0:hps_0\|jaxa_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: jaxa:u0\|jaxa_hps_0:hps_0\|jaxa_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522108699628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522108699628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522108699628 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1522108699628 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1522108699628 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1522108699762 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1522108699769 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 18 clocks " "Found 18 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 FPGA_CLK1_50 " "  10.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 jaxa:u0\|jaxa_autoStart:receiveclock\|data_out " "  10.000 jaxa:u0\|jaxa_autoStart:receiveclock\|data_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 jaxa:u0\|jaxa_autoStart:tickin\|data_out " "  10.000 jaxa:u0\|jaxa_autoStart:tickin\|data_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 jaxa:u0\|jaxa_autoStart:transmitclock\|data_out " "  10.000 jaxa:u0\|jaxa_autoStart:transmitclock\|data_out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|iTransmitDataEnable " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|iTransmitDataEnable" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iDisconnectErrorOut" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveFCTOut" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveNullOut" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverDataValidOut" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEEPOut" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiverEOPOut" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPReceiverSynchronize:spaceWireReceiver\|iReceiveTimeCodeValidOut" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iSendStart" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitByteAsynchronous" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEEPAsynchronous" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous " "  10.000 SpaceWireCODECIP:Jaxa_De0_Soc\|SpaceWireCODECIPLinkInterface:SpaceWireLinkInterface\|SpaceWireCODECIPTransmitter:spaceWireTransmitter\|iTransmitEOPAsynchronous" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1522108699770 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1522108699770 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1522108700217 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522108700248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1522108700315 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1522108700378 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1522108700379 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1522108700410 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1522108701867 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "9 Block RAM " "Packed 9 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1522108701900 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1522108701900 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1522108702754 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1522108703358 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522108703791 ""}
{ "Warning" "WFITAPI_FITAPI_VPR_PLACEMENT_EFFORT_MULTIPLIER_USED_WITH_RETRY_LOOP" "4.0 " "Design uses Placement Effort Multiplier = 4.0.  Using a Placement Effort Multiplier > 1.0 can increase processing time, especially when used during a second or third fitting attempt." {  } {  } 0 170136 "Design uses Placement Effort Multiplier = %1!s!.  Using a Placement Effort Multiplier > 1.0 can increase processing time, especially when used during a second or third fitting attempt." 0 0 "Fitter" 0 -1 1522108710902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1522108710903 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1522108711724 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1522108712322 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1522108715949 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:52 " "Fitter placement preparation operations ending: elapsed time is 00:00:52" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522108762928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1522108798301 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1522108866530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:08 " "Fitter placement operations ending: elapsed time is 00:01:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522108866530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1522108870287 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1522108874383 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1522108875007 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.3% " "1e+03 ns of routing delay (approximately 1.3% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1522108887136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "19 X11_Y24 X22_Y36 " "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36" {  } { { "loc" "" { Generic "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/" { { 1 { 0 "Router estimated peak interconnect usage is 19% of the available device resources in the region that extends from location X11_Y24 to location X22_Y36"} { { 12 { 0 ""} 11 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1522108906556 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1522108906556 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1522109175369 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1522109175369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:01 " "Fitter routing operations ending: elapsed time is 00:05:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522109175373 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 35.15 " "Total time spent on timing analysis during the Fitter is 35.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1522109193318 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522109193537 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522109201020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1522109201029 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1522109207888 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:28 " "Fitter post-fit operations ending: elapsed time is 00:00:28" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1522109221570 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1522109222269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/output_files/jaxa.fit.smsg " "Generated suppressed messages file /run/media/felipe/FFCOSTA/Projetos/verilog_projects/GITHUBPROJECTS/SPACEWIRESYSTEMC/altera_work/spw_jaxa/output_files/jaxa.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1522109223479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2267 " "Peak virtual memory: 2267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1522109226825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 26 21:07:06 2018 " "Processing ended: Mon Mar 26 21:07:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1522109226825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:12 " "Elapsed time: 00:09:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1522109226825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:13:49 " "Total CPU time (on all processors): 00:13:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1522109226825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1522109226825 ""}
