Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Nov 05 11:54:28 2017
| Host         : DESKTOP-HQKVQ13 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   994 |
| Unused register locations in slices containing registers |  2054 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2148 |          463 |
| No           | No                    | Yes                    |             289 |           64 |
| No           | Yes                   | No                     |            1820 |          414 |
| Yes          | No                    | No                     |            9094 |         2065 |
| Yes          | No                    | Yes                    |             205 |           33 |
| Yes          | Yes                   | No                     |            5494 |         1195 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                           Clock Signal                                           |                                                                                                                                                                                                       Enable Signal                                                                                                                                                                                                      |                                                                                                                                                                                                    Set/Reset Signal                                                                                                                                                                                                    | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/tmp_44_loc_channel_U/U_design_1_v_mix_0_0_v_mix_tmp_44_loc_bBo_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/tmp_40_loc_channel_U/U_design_1_v_mix_0_0_v_mix_tmp_40_loc_QgW_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_6_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerbll_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2                                                                                                                                                                                       |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42279_U0/v_mix_420_to_42279_U0_hwReg_layerEnable_read                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_ca_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerBew_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42294_U0/v_mix_420_to_42294_U0_hwReg_layerEnable_read                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                                                                                                                                          |                1 |              1 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/synchro_reset/reset_out                                                                                                                                                                                                                                                                                                                                 |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/tmp_42_loc_channel_U/U_design_1_v_mix_0_0_v_mix_tmp_42_loc_bek_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42289_U0/v_mix_420_to_42289_U0_hwReg_layerEnable_read                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_13_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerIfE_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_15_U/U_design_1_v_mix_0_0_v_mix_HwReg_layervdy_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42283_U0/v_mix_420_to_42283_U0_hwReg_layerEnable_read                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                                                                                                                         |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_16_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerudo_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_17_U/U_design_1_v_mix_0_0_v_mix_HwReg_layertde_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_2_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerbIp_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternColorBars_fu_556_ap_ce                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternColorBars_fu_556_ap_ce                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternColorBars_fu_556_ap_ce                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              2 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST_i_1_n_0                                                                                                                                                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.b_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/s_axis_fifo_ainit_nosync_reg                                                                                                                                                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                      |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                      |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                             |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                      |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                      |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                             |                1 |              3 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                                                                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/p_23_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_6_reg_1564_reg[3]                                                                                                                                                                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_634/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGr0iy_rom_U/grnYuv_ce0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_502_ap_ce                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/icount_out_reg[0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ce                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_634/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGr0iy_rom_U/grnYuv_ce0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/reset_TxFIFO_ptr_int                                                                                                                                                                                                                                                                                 |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/p_21_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_5_reg_1579_reg[0]                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/p_19_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_4_reg_1594_reg[3]                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/rx_fifo_reset                                                                                                                                                                                                                                                                              |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_643/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe1iI_rom_U/redYuv_ce0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidGreen_fu_634/grnYuv_U/design_1_v_tpg_0_0_tpgPatternSolidGr0iy_rom_U/grnYuv_ce0                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_625/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlZio_rom_U/bluYuv_ce0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_21_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_5_reg_1579_reg[0]                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                                                                                                                                                                                                                                          |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_14_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerwdI_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                                                                                                                                                                                                                                                                                              |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                              |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_625/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlZio_rom_U/bluYuv_ce0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/icount_out_reg[3]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidBlue_fu_625/bluYuv_U/design_1_v_tpg_0_0_tpgPatternSolidBlZio_rom_U/bluYuv_ce0                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartX_1_s_U/mOutPtr[3]_i_1__4_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_23_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_6_reg_1564_reg[3]                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_19_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_4_reg_1594_reg[3]                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ce                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartX_2_s_U/mOutPtr[3]_i_1__3_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_502_ap_ce                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I/SR[0]                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                                                                                     |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/p_23_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_6_reg_1564_reg[3]                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/p_21_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_5_reg_1579_reg[0]                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/p_19_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_4_reg_1594_reg[3]                                                                                                                                                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_469_ap_ce                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_502_ap_ce                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_469_ap_ce                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartY_2_s_U/mOutPtr[3]_i_1__0_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartY_1_s_U/mOutPtr[3]_i_1__1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ce                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_7_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerbdk_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_469_ap_ce                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps7_0_50M1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                           |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_643/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe1iI_rom_U/redYuv_ce0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternSolidRed_fu_643/redYuv_U/design_1_v_tpg_0_0_tpgPatternSolidRe1iI_rom_U/redYuv_ce0                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/or_cond_reg_229_reg[0]_0                                                                                                                                                                                                                                                                | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_height_cast4_l_1_U/mOutPtr[4]_i_1__1_n_2                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                                                                                                            |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/or_cond_reg_229_reg[0]_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/or_cond_reg_229_reg[0]_0                                                                                                                                                                                                                                                                | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_469_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MASTER_MODE_FRAME_CNT.frame_number_i_reg[4][0]                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartY_3_s_U/mOutPtr[4]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_13_reg_1434_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_469_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_13_reg_1434_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartX_3_s_U/mOutPtr[4]_i_1__0_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/or_cond_reg_229_reg[0]_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_rd_sts_tag_reg0                                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_13_reg_1434_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_width_cast5_lo_1_U/mOutPtr[4]_i_1__2_n_2                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/start_for_MultiPib9t_U/mOutPtr[4]_i_1__3_n_2                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCheckerBoa_fu_469_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_sync_reg_v_mix_entry162_U0_ap_ready                                                                                                                                                                                                                                                                                                                                      |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/or_cond_reg_229_reg[0]_0                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/or_cond_reg_229_reg[0]_0                                                                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                                                                                                                                                | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                                                                    |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/ap_phi_precharge_reg_pp0_iter2_vBarSel_loc_2_reg_188                                                                                                                                                                                                                                                                                          |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ready                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/xCount_V_0[5]_i_1_n_2                                                                                                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15090                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_9_reg_1519_reg[6]                                                                                                                                                                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/ap_phi_precharge_reg_pp0_iter1_vBarSel_2_loc_2_reg_272117_out                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/yCount_V                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ready                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/xCount_V_0[5]_i_1_n_2                                                                                                                                                                                                                                                                                                                         |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/rst_ps7_0_50M1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                                                                                                     |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/ap_phi_precharge_reg_pp0_iter1_vBarSel_2_loc_2_reg_272117_out                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/yCount_V                                                                                                                                                                                                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ready                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/xCount_V_0[5]_i_1_n_2                                                                                                                                                                                                                                                                                                                         |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15090                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_9_reg_1519_reg[6]                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_2_n_0                                                                                                                                                                                                                                                | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[5]_i_1_n_0                                                                                                                                                                                                                                              |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/ap_phi_precharge_reg_pp0_iter1_vBarSel_2_loc_2_reg_272117_out                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/yCount_V                                                                                                                                                                                                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15090                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_9_reg_1519_reg[6]                                                                                                                                                                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/ap_phi_precharge_reg_pp0_iter2_vBarSel_loc_2_reg_188                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/ap_phi_precharge_reg_pp0_iter2_vBarSel_loc_2_reg_188                                                                                                                                                                                                                                                                                          |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternZonePlate_fu_404_ap_ce                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_502_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCrossHatch_fu_535_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_12_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_13_reg_1459_reg[0]_0                                                                                                                                                                                                                                                                                                                                         |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_3_reg_16040                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_2_reg_1614_reg[6]                                                                                                                                                                                                                                                                                                                                            |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_3_reg_16040                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_2_reg_1614_reg[6]                                                                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCrossHatch_fu_535_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5220                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternZonePlate_fu_404_ap_ce                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_in                                                                                                                                                                                                                                                                                                                        |                1 |              7 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[19][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5220                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/p_12_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_13_reg_1459_reg[0]_0                                                                                                                                                                                                                                                                                                                                         |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_3_reg_16040                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_2_reg_1614_reg[6]                                                                                                                                                                                                                                                                                                                                            |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_502_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5220                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternTartanColo_fu_502_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/p_30_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_reg_1629_reg[6]                                                                                                                                                                                                                                                                                                                                              |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/p_30_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_reg_1629_reg[6]                                                                                                                                                                                                                                                                                                                                              |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/p_12_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_13_reg_1459_reg[0]_0                                                                                                                                                                                                                                                                                                                                         |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternCrossHatch_fu_535_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_30_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_reg_1629_reg[6]                                                                                                                                                                                                                                                                                                                                              |                1 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternZonePlate_fu_404_ap_ce                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_phi_precharge_reg_pp0_iter1_rampStart_assign_reg_48_reg[0][0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132_reg[0][0]                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132_reg[0][0]                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132[7]_i_1_n_2                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorRam_fu_580/rampVal_10                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/rampStart_load_reg_1346_reg[7][0]                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/outpix_val_0_V_1_reg_5520                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/p_2_s_reg_562_reg[7]                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/outpix_val_0_V_1_reg_5520                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_1_reg_552_reg[7]_1                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/outpix_val_0_V_1_reg_5520                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_1_reg_557_reg[7]                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                                                                                                                                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                                                                                                                    |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/rampStart_read_reg_99_reg[0][0]                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVAddr                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132[7]_i_1_n_2                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVAddr                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/rampVal_2_reg[0][0]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/tmp_cast_reg_122_reg[7][0]                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternVerticalHo_fu_603/hdata0                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/sel_tmp1_reg_827_reg[0][0]                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampVal_2_reg[0][0]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp4_reg_7220                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_75_reg_751                                                                                                                                                                                                                                                                                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/tmp_148_cast5_cast1_reg_668_reg[7]                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/g_reg_655_reg[0][0]                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternHorizontal_fu_615/rampVal0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternDPColorRam_fu_580/rampVal_10                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternVerticalHo_fu_603/hdata0                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampStart_read_reg_99_reg[0][0]                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_ch_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerg8j_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/tmp_cast_reg_122_reg[7][0]                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/sel_tmp1_reg_827_reg[0][0]                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rampStart_load_reg_1346_reg[7][0]                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/fifo_eol_cnt_dly_reg[12][0]                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerVideoFormat_3[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_3_reg_16040                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                                                                                                                                                          |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerVideoFormat_2[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/cmnds_queued_reg[0][0]                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerVideoFormat_1[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerVideoFormat_0[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerScaleFactor_3[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerScaleFactor_2[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/outpix_val_0_V_1_reg_5520                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/p_2_s_reg_562_reg[7]                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/outpix_val_0_V_1_reg_5520                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_1_reg_552_reg[7]_1                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_36_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_16_reg_1414_reg[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerScaleFactor_1[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/outpix_val_0_V_1_reg_5520                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_1_reg_557_reg[7]                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/p_36_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_16_reg_1414_reg[0]                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVAddr                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerScaleFactor_0[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[18][7][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/p_12_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[21][0]                                                                                                                                                                                                                      |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_30_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVAddr                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132[7]_i_1_n_2                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_colorFormat[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp4_reg_7220                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVAddr                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132[7]_i_1_n_2                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVAddr                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_12_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternVerticalHo_fu_603/hdata0                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp4_reg_7220                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_75_reg_751                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tmp_75_reg_751                                                                                                                                                                                                                                                                                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/g_reg_655_reg[0][0]                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_10_U/U_design_1_v_mix_0_0_v_mix_HwReg_layer1iI_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_11_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerXh4_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                                                                                                                                                                                                                                                                     |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/tmp_148_cast5_cast1_reg_668_reg[7]                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/p_30_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternHorizontal_fu_615/rampVal0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_8_U/U_design_1_v_mix_0_0_v_mix_HwReg_layer9j0_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_9_U/U_design_1_v_mix_0_0_v_mix_HwReg_layer5jm_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/tmp_148_cast5_cast1_reg_668_reg[7]                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_phi_precharge_reg_pp0_iter1_rampStart_assign_reg_48_reg[0][0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/SS[0]                                                                                                                                                                                                                                                                     |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132_reg[0][0]                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/tpgSinTableArray_9bi_1_U/design_1_v_tpg_0_0_tpgPatternRainbowvdy_rom_U/g_reg_655_reg[0][0]                                                                                                                                                                                                                                                       |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternHorizontal_fu_615/rampVal0                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132_reg[0][0]                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132[7]_i_1_n_2                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_phi_precharge_reg_pp0_iter1_rampStart_assign_reg_48_reg[0][0]                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_5520                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_2_s_reg_562_reg[7]                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_bckgndId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_5520                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_1_reg_552_reg[7]_1                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_3_reg_16040                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132_reg[0][0]                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132_reg[0][0]                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/ap_phi_precharge_reg_pp0_iter2_zonePlateVAddr_loc_1_reg_132[7]_i_1_n_2                                                                                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorRam_fu_580/rampVal_10                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/rampStart_load_reg_1346_reg[7][0]                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_cast_reg_122_reg[7][0]                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/sel_tmp1_reg_827_reg[0][0]                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_maskId[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/outpix_val_0_V_1_reg_5520                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_1_V_1_reg_557_reg[7]                                                                                                                                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_3_reg_16040                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/p_36_in                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_2_V_16_reg_1414_reg[0]                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/p_12_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/rampStart_read_reg_99_reg[0][0]                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/rampVal_2_reg[0][0]                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/p_30_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_3_out                                                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/ap_condition_275                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/ap_phi_precharge_reg_pp0_iter2_a_1_i_reg_219                                                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/grp_reg_unsigned_short_s_fu_233/ap_return0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15090                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                                                                                                                    |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/v_mix_ama_submulabkb_U139/design_1_v_mix_0_0_v_mix_ama_submulabkb_DSP48_0_U/ap_condition_297                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/ap_phi_precharge_reg_pp0_iter2_a_1_i_reg_283                                                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15090                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_8_reg_15090                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/grp_reg_unsigned_short_s_fu_297/ap_return0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/ap_condition_282                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/ap_phi_precharge_reg_pp0_iter2_a_1_i_reg_229                                                                                                                                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_4_out                                                                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_1_out                                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                                                                                                                                                                   |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/grp_reg_unsigned_short_s_fu_243/ap_return0                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                                                                                                                                         |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_2_0_reg[0][0]                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/ap_condition_205                                                                                                                                                                                                                                                                                                                                | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/xCount_V_1_0[9]_i_1_n_2                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/xCount_V_3_0_reg[0][0]                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/xCount_V_3_0[9]_i_1_n_2                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/ap_phi_precharge_reg_pp0_iter2_vBarSel_loc_2_reg_18815_out                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/yCount_V_3                                                                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                                                                                                                                                                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/ap_phi_precharge_reg_pp0_iter2_vBarSel_3_loc_2_reg_19415_out                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/yCount_V_5                                                                                                                                                                                                                                                                                                                                    |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1[0] | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0] |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/ap_phi_precharge_reg_pp0_iter2_vBarSel_loc_2_reg_18815_out                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/yCount_V_3                                                                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/ap_condition_205                                                                                                                                                                                                                                                                                                                                | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/xCount_V_1_0[9]_i_1_n_2                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_5_out                                                                                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/ap_phi_precharge_reg_pp0_iter2_vBarSel_loc_2_reg_18815_out                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/yCount_V_3                                                                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/ap_phi_precharge_reg_pp0_iter2_vBarSel_3_loc_2_reg_19415_out                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/yCount_V_5                                                                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/waddr[9]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/xCount_V_3_0_reg[0][0]                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/xCount_V_3_0[9]_i_1_n_2                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.ar_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/xCount_V_2_0_reg[0][0]                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/xCount_V_3_0_reg[0][0]                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/xCount_V_3_0[9]_i_1_n_2                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0] | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0] |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.aw_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/ap_condition_205                                                                                                                                                                                                                                                                                                                                | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/xCount_V_1_0[9]_i_1_n_2                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                     | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                   |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                             | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                              |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0] | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0] |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0[0] | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0] |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/xCount_V_2_0_reg[0][0]                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/SR[0]                                                                                                                                                                                                                                                                                                                                                                       |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/ap_phi_precharge_reg_pp0_iter2_vBarSel_3_loc_2_reg_19415_out                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCheckerBoa_fu_469/yCount_V_5                                                                                                                                                                                                                                                                                                                                    |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                       |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_6_out                                                                                                                                                                                                                                                                                               |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/ap_condition_157                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/hBarSel_0                                                                                                                                                                                                                                                                                                                                      |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                                                                                                                                     |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/vHatch[0]_i_2_n_2                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/vHatch0                                                                                                                                                                                                                                                                                                                                       |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/vHatch[0]_i_2_n_2                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/vHatch0                                                                                                                                                                                                                                                                                                                                       |                4 |             11 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/intr_status_int[16]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/count_reg[0][0]                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                             |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/vHatch[0]_i_2_n_2                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternCrossHatch_fu_535/vHatch0                                                                                                                                                                                                                                                                                                                                       |                2 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/ap_condition_157                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/hBarSel_0                                                                                                                                                                                                                                                                                                                                      |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/ap_condition_157                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/hBarSel_0                                                                                                                                                                                                                                                                                                                                      |                4 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/i_1_reg_5440                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/sel                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/clear                                                                                                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state9                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/i1_i_i_reg_215                                                                                                                                                                                                                                                                                                                                                         |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/tmp_42_loc_channel_U/U_design_1_v_mix_0_0_v_mix_tmp_42_loc_bek_ram/E[0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/tmp_44_loc_channel_U/U_design_1_v_mix_0_0_v_mix_tmp_44_loc_bBo_ram/E[0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42279_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_17_U/U_design_1_v_mix_0_0_v_mix_HwReg_layertde_ram/SR[0]                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42279_U0/x_i_reg_1300                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_420_to_42279_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42279_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42283_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_14_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerwdI_ram/SR[0]                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42283_U0/x_i_reg_1320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_420_to_42283_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42283_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42289_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_16_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerudo_ram/SR[0]                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42289_U0/x_i_reg_1320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_420_to_42289_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42289_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42294_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_15_U/U_design_1_v_mix_0_0_v_mix_HwReg_layervdy_ram/SR[0]                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42294_U0/x_i_reg_1340                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_420_to_42294_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_420_to_42294_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_420_U0/x_reg_1080                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_mix_0/inst/v_mix_422_to_420_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_420_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_420_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/v_mix_422_to_420_U0/y_reg_97                                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_upsample86_U0/x_i_reg_1320                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_mix_0/inst/v_mix_upsample86_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44480_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_13_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerIfE_ram/SR[0]                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44480_U0/x_i_reg_1300                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_422_to_44480_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44480_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44484_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_11_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerXh4_ram/SR[0]                                                                                                                                                                                                                                                                                                                  |                5 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44484_U0/x_i_reg_1320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_422_to_44484_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44484_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44490_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_6_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerbll_ram/SR[0]                                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44490_U0/x_i_reg_1320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_422_to_44490_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44490_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44495_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_2_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerbIp_ram/SR[0]                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44495_U0/x_i_reg_1340                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_422_to_44495_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                 |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_422_to_44495_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_444_to_422_U0/x_reg_1080                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/v_mix_0/inst/v_mix_444_to_422_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_444_to_422_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_444_to_422_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/v_mix_444_to_422_U0/y_reg_97                                                                                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/i_1_reg_3910                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_189/SR[0]                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                6 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_2/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_189/SR[0]                                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/MultiPixStream2AXIvi_U0/i_1_reg_3910                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                       |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/i_1_reg_3910                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_189/SR[0]                                                                                                                                                                                                                                                                                                                                  |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb96_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb96_U0/x_i_reg_1340                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb96_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb96_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_1_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerbMq_ram/SR[0]                                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb91_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb91_U0/x_i_reg_1320                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb91_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb91_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_5_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerbpm_ram/SR[0]                                                                                                                                                                                                                                                                                                                   |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb85_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb85_U0/x_i_reg_1320                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb85_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb85_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_10_U/U_design_1_v_mix_0_0_v_mix_HwReg_layer1iI_ram/SR[0]                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb81_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb81_U0/x_i_reg_1180                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb81_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                    |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_yuv2rgb81_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                              | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_12_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerMgi_ram/SR[0]                                                                                                                                                                                                                                                                                                                  |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_upsample97_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_upsample97_U0/x_i_reg_1220                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_mix_0/inst/v_mix_upsample97_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_upsample97_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerbQq_ram/SR[0]                                                                                                                                                                                                                                                                                                                     |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_upsample86_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_upsample86_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_9_U/U_design_1_v_mix_0_0_v_mix_HwReg_layer5jm_ram/SR[0]                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_rgb2yuv_false_U0/x_reg_1080                                                                                                                                                                                                                                                                                                                                                                | design_1_i/v_mix_0/inst/v_mix_rgb2yuv_false_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_rgb2yuv_false_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_mix_0/inst/v_mix_rgb2yuv_false_U0/y_reg_97                                                                                                                                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_rgb2yuv_false_U0/ap_CS_fsm_state2                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_upsample92_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/HwReg_layerEnable_by_4_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerbtn_ram/SR[0]                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/j_i_reg_1920                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/j_i_reg_192                                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/ap_CS_fsm_state11                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/i_i_reg_169                                                                                                                                                                                                                                                                                                                                                          |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_upsample92_U0/x_i_reg_1200                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_mix_0/inst/v_mix_upsample92_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                   |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/grp_reg_unsigned_short_s_fu_303/ap_return0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_upsample92_U0/p_3_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/tmp_40_loc_channel_U/U_design_1_v_mix_0_0_v_mix_tmp_40_loc_QgW_ram/E[0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/grp_reg_unsigned_short_s_fu_309/ap_return0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/j_i_i_reg_1920                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/j_i_i_reg_192                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/ap_CS_fsm_state11                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/i_i_i_reg_169                                                                                                                                                                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state11                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/i_i_reg_169                                                                                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/ap_CS_fsm_state11                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/i_i_reg_169                                                                                                                                                                                                                                                                                                                                                          |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/j_i_reg_1920                                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/j_i_reg_192                                                                                                                                                                                                                                                                                                                                                          |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/j_i_reg_1920                                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/j_i_reg_192                                                                                                                                                                                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_height_cast4_l_1_U/U_design_1_v_mix_0_0_v_mix_HwReg_heighxdS_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerEnable_ca_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerBew_ram/E[0]                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_width_cast5_lo_1_U/U_design_1_v_mix_0_0_v_mix_HwReg_widthzec_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_245/ap_return[11]_i_1__1_n_2                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_2_n_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_251/ap_return[11]_i_1__2_n_2                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             12 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                    |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_189/ap_return[12]_i_1_n_2                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_301/ap_return0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_295/ap_return0                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/grp_reg_unsigned_short_s_fu_301/ap_return0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_189/ap_return[12]_i_1_n_2                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/MultiPixStream2AXIvi_U0/j_reg_1780                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_2/inst/MultiPixStream2AXIvi_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/j_reg_1780                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_189/ap_return[12]_i_1_n_2                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/grp_reg_unsigned_short_s_fu_301/ap_return0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/grp_reg_unsigned_short_s_fu_295/ap_return0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/grp_reg_unsigned_short_s_fu_295/ap_return0                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/j_reg_1780                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                               |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                           |                8 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_195/ap_return[13]_i_1_n_2                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/ap_NS_fsm5                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm5                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                5 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_LINEBUF_NO_SOF.vsize_counter_reg[12][0]                                                                                                                                                                                                                                                                                                                                      |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                           |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_195/ap_return[13]_i_1_n_2                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/ap_NS_fsm5                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                           |                9 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_195/ap_return[13]_i_1_n_2                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_y257_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_y257_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternTartanColo_fu_502/tpgBarSelYuv_y257_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_y256_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_y256_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternColorBars_fu_556/tpgBarSelYuv_y256_U/design_1_v_tpg_0_0_tpgPatternCheckerqcK_rom_U/E[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartX_1[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartX_2[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1Rgb_V_val_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer1Rg3i2_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/p_7_in                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_CS_fsm_state20                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/tpgBackground_U0/y_reg_371                                                                                                                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1Rgb_V_val_0_U/U_design_1_v_mix_0_0_v_mix_srcLayer1Rg2iS_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer0_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer0_VEe0_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer0_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer0_VDeQ_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/hdata_reg[0][1]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer0_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer0_VCeG_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer0Yuv_V_val_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer0YuLf8_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/hdata_reg[0][1]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/grp_reg_unsigned_short_s_fu_297/SR[0]                                                                                                                                                                                                                                                                                                                                    |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerAlpha_0[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartX_3[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartY_0[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/x_i_reg_2420                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/x_i_reg_242                                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_CS_fsm_state11                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_reg_189                                                                                                                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer0Yuv_V_val_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer0YuKfY_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer0Yuv_V_val_0_U/U_design_1_v_mix_0_0_v_mix_srcLayer0YuJfO_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer0Yuv422_V_va_U/U_design_1_v_mix_0_0_v_mix_srcLayer0YuFfa_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer0Yuv422_V_va_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer0YuHfu_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer0Yuv422_V_va_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer0YuGfk_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outYuv_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_outYuv_V_vabZs_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outYuv_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_outYuv_V_vabYs_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outYuv_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_outYuv_V_vabXr_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer3_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_outLayer3_VbWr_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer3_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_outLayer3_VbVr_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer3_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_outLayer3_VbUr_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer2_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_outLayer2_Vbzo_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer2_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_outLayer2_Vbyn_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/p_36_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer2_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_outLayer2_Vbxn_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer1_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_outLayer1_Vbck_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer1_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_outLayer1_Vbbk_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer1_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_outLayer1_Vbak_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer0_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_outLayer0_VPgM_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer0_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_outLayer0_VOgC_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/outLayer0_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_outLayer0_VNgs_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/out422_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_out422_V_vab2s_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/out422_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_out422_V_vab1s_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/out422_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_out422_V_vab0s_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/out420_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_out420_V_vab5t_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/out420_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_out420_V_vab4t_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/out420_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_out420_V_vab3s_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/zonePlateVAddr_loc_1_reg_132_reg[0][0]                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/p_11_in                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartY_3_s_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerncg_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartY_2_s_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerocq_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/y_1_reg_487_reg[15]_0[1]                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartY_1_s_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerpcA_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartX_3_s_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerqcK_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartY_1[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1Ngs_U61/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_6_U/E[0]                                                                                                                                                                                                                                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1Ngs_U61/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_6_U/SR[0]                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartY_2[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVDelta                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/p_7_in                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVDelta                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/ap_CS_fsm_state20                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_1/inst/tpgBackground_U0/y_reg_371                                                                                                                                                                                                                                                                                                                                                                     |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/hdata_reg[0][1]                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartY_3[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/grp_reg_unsigned_short_s_fu_243/SR[0]                                                                                                                                                                                                                                                                                                                                    |                7 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/p_11_in                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/x_i_reg_2180                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/x_i_reg_218                                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3x_V_val_2_s_U/U_design_1_v_mix_0_0_v_mix_srcLayer3x_bTr_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3x_V_val_1_s_U/U_design_1_v_mix_0_0_v_mix_srcLayer3x_bSr_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3x_V_val_0_s_U/U_design_1_v_mix_0_0_v_mix_srcLayer3x_bRq_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/y_1_reg_487_reg[15]_0[1]                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer3_VbEo_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer3_VbDo_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer3_VbCo_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3Yuv_V_val_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer3YubLp_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3Yuv_V_val_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer3YubKp_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3Yuv422_V_va_U/U_design_1_v_mix_0_0_v_mix_srcLayer3YubFp_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/grp_reg_unsigned_short_s_fu_233/SR[0]                                                                                                                                                                                                                                                                                                                                    |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/x_i_reg_2080                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/x_i_reg_208                                                                                                                                                                                                                                                                                                                                                              |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                   |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartX_2_s_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerrcU_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartX_1_s_U/U_design_1_v_mix_0_0_v_mix_HwReg_layersc4_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/p_36_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/ENABLE_DMACR_FRM_CNTR.dmacr_i_reg[16]                                                                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/zonePlateVAddr_loc_1_reg_132_reg[0][0]                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_20_out                                                                                                                                                                                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                                                                                                                                                             | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                                                                                                             |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                                                                                                                                                 | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1Ngs_U61/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_6_U/E[0]                                                                                                                                                                                                                                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1Ngs_U61/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_6_U/SR[0]                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStride_0[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerHeight_2[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                                                                                                                                                            | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                      | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerHeight_3[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                                                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1Ngs_U61/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_6_U/E[0]                                                                                                                                                                                                                                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/v_tpg_am_addmul_1Ngs_U61/design_1_v_tpg_0_0_v_tpg_am_addmul_1Ngs_DSP48_6_U/SR[0]                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_404/zonePlateVDelta                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                              | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[15][0]                                                                                                                                        | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0]                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/p_7_in                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_background_Y_R[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/SRL_SIG_reg[1][0]_1[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_CS_fsm_state11                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_1/inst/tpgForeground_U0/y_reg_189                                                                                                                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/p_11_in                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/tpgForeground_U0_srcImg_V_val_2_V_read                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_2/inst/tpgForeground_U0/ap_enable_reg_pp0_iter00                                                                                                                                                                                                                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/SRL_SIG_reg[1][0][0]                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/SRL_SIG_reg[1][0]_0[0]                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/ap_CS_fsm_state11                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_2/inst/tpgForeground_U0/y_reg_189                                                                                                                                                                                                                                                                                                                                                                     |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/y_1_reg_487_reg[15]_0[1]                                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_boxColorB[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_boxColorG[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_background_V_B[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_boxColorR[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_boxSize[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_crossHairX[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_crossHairY[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                    | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStride_1[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStride_2[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStride_3[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_height[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                        | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1Yuv422_V_va_U/U_design_1_v_mix_0_0_v_mix_srcLayer1YuUhA_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/int_width[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1Yuv422_V_va_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer1YuWhU_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1Yuv422_V_va_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer1YuVhK_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1Rgb_V_val_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer1Rg4jc_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_background_U_G[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerWidth_0[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerWidth_1[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerWidth_2[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerWidth_3[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/p_36_in                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_video_format[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/p_0_in0                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/rdata[15]_i_2_n_2                                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/rdata[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                           |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1Yuv_V_val_0_U/U_design_1_v_mix_0_0_v_mix_srcLayer1YuYie_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1Yuv_V_val_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer1YuZio_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1Yuv_V_val_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer1Yu0iy_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer1_VRg6_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer1_VShg_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer1_VThq_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1x_V_val_0_s_U/U_design_1_v_mix_0_0_v_mix_srcLayer1x_6jw_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1x_V_val_1_s_U/U_design_1_v_mix_0_0_v_mix_srcLayer1x_7jG_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer1x_V_val_2_s_U/U_design_1_v_mix_0_0_v_mix_srcLayer1x_8jQ_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2Rgb_V_val_0_U/U_design_1_v_mix_0_0_v_mix_srcLayer2Rgbqm_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2Rgb_V_val_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer2Rgbrm_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2Rgb_V_val_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer2Rgbsm_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2Yuv422_V_va_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer2Yubjl_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2Yuv422_V_va_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer2Yubkl_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2Yuv422_V_va_U/U_design_1_v_mix_0_0_v_mix_srcLayer2Yubil_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2Yuv_V_val_0_U/U_design_1_v_mix_0_0_v_mix_srcLayer2Yubml_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2Yuv_V_val_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer2Yubnm_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2Yuv_V_val_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer2Yubom_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/zonePlateVAddr_loc_1_reg_132_reg[0][0]                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2_V_val_0_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer2_Vbfk_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2_V_val_1_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer2_Vbgk_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2_V_val_2_V_U/U_design_1_v_mix_0_0_v_mix_srcLayer2_Vbhl_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2x_V_val_0_s_U/U_design_1_v_mix_0_0_v_mix_srcLayer2x_bun_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2x_V_val_1_s_U/U_design_1_v_mix_0_0_v_mix_srcLayer2x_bvn_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer2x_V_val_2_s_U/U_design_1_v_mix_0_0_v_mix_srcLayer2x_bwn_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3Rgb_V_val_0_U/U_design_1_v_mix_0_0_v_mix_srcLayer3RgbNq_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3Rgb_V_val_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer3RgbOq_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3Rgb_V_val_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer3RgbPq_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3Yuv422_V_va_1_U/U_design_1_v_mix_0_0_v_mix_srcLayer3YubGp_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3Yuv422_V_va_2_U/U_design_1_v_mix_0_0_v_mix_srcLayer3YubHp_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/srcLayer3Yuv_V_val_0_U/U_design_1_v_mix_0_0_v_mix_srcLayer3YubJp_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerAlpha_1[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerAlpha_2[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerAlpha_3[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                            | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerStartX_0[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerEnable[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                             | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerHeight_0[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/int_HwReg_layerHeight_1[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/ap_CS_fsm_state20                                                                                                                                                                                                                                                                                                                                                               | design_1_i/v_tpg_2/inst/tpgBackground_U0/y_reg_371                                                                                                                                                                                                                                                                                                                                                                     |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_7_reg_1524_reg[7][0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_7_reg_1524_reg[7][0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_9_reg_1494_reg[7][0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5220                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_522_reg[7]                                                                                                                                                                                                                                                                                                                                             |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                   |                4 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_9_reg_1494_reg[7][0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_9_reg_1494_reg[7][0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_7_reg_1524_reg[7][0]                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5220                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_522_reg[7]                                                                                                                                                                                                                                                                                                                                             |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_5220                                                                                                                                                                                                                                                                                                                                                     | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/intpix_val_0_V_1_reg_522_reg[7]                                                                                                                                                                                                                                                                                                                                             |                3 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                                                                                                                           | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                                                                    |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                                                 |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.ip2axi_rddata_captured_d1[31]_i_1_n_0                                                                                                                                                                                                                                                |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/p_0_in                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.w_handshake/handshake/dest_hsdata_en                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_u_U/design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom_U/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_u_U/design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom_U/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_601_u_U/design_1_v_tpg_0_0_tpgPatternDPColorkbM_rom_U/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             19 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.REG_P_IN_cdc_from_0[0]                                                                                                                                                                                                                                                                                                                         |                3 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/dest_ack_reg_0                                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                                                                                                                                    |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.r_handshake/src_send_reg_0                                                                                                                                                                                                                                                                                                    |                5 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             21 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                              |                7 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternDPColorSqu_fu_424/DPtpgBarSelYuv_709_y_U/design_1_v_tpg_0_0_tpgPatternDPColorjbC_rom_U/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_strt_strb_reg_reg[0][0]                                                                                                                                                                                     |                5 |             22 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                                                                        |                3 |             22 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[3][8][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                5 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/E[0]                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                             |                4 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/ap_condition_239                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/srcpix_val_2_V_reg_2730                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_11_reg_1464_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_17_reg_1374_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_14_reg_1419_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/v_mix_core_alpha87_U0_srclayer_V_val_V3_read                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter5_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter3_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5010                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_298                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_306                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter4_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_0_V_fu_280_reg[7][0]                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/ap_condition_304                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter5_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter3_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5010                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/tmp_val_0_V_11_reg_6400                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/v_mix_core_alpha93_U0_srclayer_V_val_V3_read                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/tmp_val_0_V_5_reg_6300                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/v_mix_core_alpha98_U0_srclayer_V_val_V3_read                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter5_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter3_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/tmp_val_0_V_1_reg_5010                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_11_reg_1464_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_17_reg_1374_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_14_reg_1419_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_condition_298                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/tmp_val_0_V_fu_280_reg[7][0]                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/E[0]                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/ap_condition_298                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_condition_306                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter4_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/ap_condition_304                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/ap_condition_306                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/ap_phi_precharge_reg_pp0_iter4_intpix_val_V_2_reg_2130                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/ap_condition_304                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/s_axis_video1_V_data_V_0_load_A                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/s_axis_video1_V_data_V_0_load_B                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_11_reg_1464_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_17_reg_1374_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/outpix_val_0_V_14_reg_1419_reg[7][0]                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/v_mix_ama_submulabkb_U139/design_1_v_mix_0_0_v_mix_ama_submulabkb_DSP48_0_U/ap_condition_297                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/grp_reg_unsigned_short_s_fu_309/E[0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/s_axis_video_V_data_V_0_load_A                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/s_axis_video_V_data_V_0_load_B                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/AXIvideo2MultiPixStr_2_U0_HwReg_width_cast5_loc_read                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/tmp_val_0_V_fu_280_reg[7][0]                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternDPColorSqu_fu_424_ap_ce                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/s_axis_video2_V_data_V_0_load_A                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/s_axis_video2_V_data_V_0_load_B                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_height_cast4_l_U/U_design_1_v_mix_0_0_v_mix_HwReg_heighyd2_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][31]_0                                                                                                                                                                                                                                                                                           |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_width_cast5_lo_U/U_design_1_v_mix_0_0_v_mix_HwReg_widthAem_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_245/tmp_i_i_reg_469_reg[0][0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                        |                3 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/MultiPixStream2AXIvi_U0_HwReg_width_cast5_loc_read                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/in_data_mux_reg[0]                                                                                                                                                                                                                                                                                                                                                         |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                3 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[15][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                6 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[7][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                5 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[5][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[8][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                6 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                5 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[13][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                5 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[14][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                6 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[10][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[2][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[1][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                5 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[3][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                4 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                5 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.core_control_regs_int_reg[9][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                5 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             24 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/axi_data_V1_i_reg_159[23]_i_1_n_2                                                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/s_axis_video1_V_data_V_0_sel327_out                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/axi_data_V9_i_i_reg_159[23]_i_1_n_2                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/axi_data_V12_i_reg_159[23]_i_1_n_2                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/s_axis_video_V_data_V_0_sel327_out                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             25 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.genr_control_regs_int_reg[0][0][0]                                                                                                                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/axi_data_V6_i_reg_159[23]_i_1_n_2                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/AXI_video_strm_V_data_V_0_sel345_out                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/s_axis_video2_V_data_V_0_sel327_out                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/grp_reg_unsigned_short_s_fu_301/E[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/eol_reg_203                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/eol_2_i_reg_250[0]_i_1__1_n_2                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                9 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_3_U0/grp_reg_unsigned_short_s_fu_301/E[0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[22][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/grp_reg_unsigned_short_s_fu_301/E[0]                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/eol_2_i_i_reg_250[0]_i_1_n_2                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_2_U0/eol_reg_203                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                8 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][31]_i_1_n_0                                                                                                                                                                                                                                                                                         |                8 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                                                                                                                                                                 |                8 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/p_7_out                                                                                                                                                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                                                                                                                                                                                                                                        |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/eol_2_i_reg_250[0]_i_1__0_n_2                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                                                                                                                                               | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                                                      |                4 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_U0/eol_reg_203                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                                                                                                                                                                                 |                7 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[20][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                5 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/eol_2_i_reg_250[0]_i_1_n_2                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/AXIvideo2MultiPixStr_1_U0/eol_reg_203                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out[31]_i_2_n_0                                                                                                                                                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit_nosync                                                                                                                                                                                                                                                                                      |                7 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[23][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                7 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[24][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                5 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                6 |             26 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.time_control_regs_int_reg[26][0][0]                                                                                                                                                                                                                                                                                              | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |                6 |             26 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                                                                                                                                                                                                                                    |                6 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                   |                7 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/MultiPixStream2AXIvi_U0/i1_i_i_reg_2150                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[7]                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                                                                                                                                                                |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/dm_address[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                   |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/ap_phi_precharge_reg_pp0_iter2_boxLeft_reg_168[15]_i_1_n_2                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/ap_condition_248                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/ap_condition_248                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/ap_phi_precharge_reg_pp0_iter3_boxLeft_reg_168[15]_i_1_n_2                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/ap_phi_precharge_reg_pp0_iter2_boxLeft_reg_168[15]_i_1_n_2                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/ap_condition_248                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartY_3_s_43_U/U_design_1_v_mix_0_0_v_mix_HwReg_layermb6_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/ap_phi_precharge_reg_pp0_iter3_boxLeft_reg_168[15]_i_1_n_2                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/storemerge_reg_586[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/ap_phi_precharge_reg_pp0_iter3_boxLeft_reg_168[15]_i_1_n_2                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/storemerge_reg_586[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[6]                                                                                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartX_3_s_46_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerjbC_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/ap_phi_precharge_reg_pp0_iter2_boxLeft_reg_168[15]_i_1_n_2                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartX_1_s_48_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerhbi_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                                                                                  | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                                                                                                                   |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartY_2_s_44_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerlbW_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartY_1_s_45_U/U_design_1_v_mix_0_0_v_mix_HwReg_layerkbM_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/storemerge_reg_586[15]_i_1_n_2                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/HwReg_layerStartX_2_s_47_U/U_design_1_v_mix_0_0_v_mix_HwReg_layeribs_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/bSerie_V_reg[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                                                                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                                                                                                                                           |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/bSerie_V_reg[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/bSerie_V_reg[0]                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                   |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_init_reg                                                                                                                                                                                                                                                                                                                   |                6 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/gc1.count_d1_reg[10][0]                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                             |                5 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/pushed_commands_reg[0]                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                             |                8 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                5 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                                                                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                                                                                                                                                                                                                                        |                6 |             39 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_189/E[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_189/E[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/MultiPixStream2AXIvi_U0/grp_reg_unsigned_short_s_fu_189/E[0]                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                                                                                                                                                                             |                8 |             42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                                                                                                             |               11 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                        |                6 |             44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_addr_reg_empty_reg                                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                                                                                                            |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |               10 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_2_n_0                                                                                                                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                                                                                                                                     |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                                                                                                        |                8 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                                                                                                                                                                                    |                7 |             50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_addr_cntr_lsh_kh_reg[31]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                                                                                                        |                7 |             51 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                                                                                                                                                                                                                                        |                7 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/FIFO_INST/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                                                                                                                                                                                                                                        |                8 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                                                                                                            |               11 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                                                                                                   |                8 |             57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |               13 |             60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/ps7_0_axi_periph1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                                                                                                                                                             |               13 |             66 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/or_cond_reg_229_reg[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/or_cond_reg_229_reg[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |               12 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternCrossHair_fu_309/whiYuv_2_U/design_1_v_tpg_0_0_tpgPatternCrossHa2iS_rom_U/or_cond_reg_229_reg[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                        |               11 |             68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha98_U0/grp_reg_unsigned_short_s_fu_233/E[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |               17 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha93_U0/grp_reg_unsigned_short_s_fu_243/E[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_mix_0/inst/v_mix_core_alpha87_U0/grp_reg_unsigned_short_s_fu_297/E[0]                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                                                                                                        |               18 |             77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                                                                                                                                                                                                                                                    |               16 |             87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |               20 |             87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |               27 |             87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |               24 |             87 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |               22 |             99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternZonePlate_fu_404_ap_ce                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |               19 |            110 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternZonePlate_fu_404_ap_ce                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |               21 |            110 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/v_tpg_CTRL_s_axi_U/grp_tpgPatternZonePlate_fu_404_ap_ce                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |               20 |            110 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/ap_NS_fsm5                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |               31 |            138 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/ap_NS_fsm5                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |               36 |            138 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/ap_NS_fsm5                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                        |               38 |            138 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_INCLUDE_MM2S.GEN_CH1_FRM_CNTR.ch1_thresh_count_reg[0][0]                                                                                                                                                                                                                                                                                                                     |               26 |            141 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                |               21 |            145 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/grp_tpgPatternBox_fu_282_ap_ce                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |               26 |            165 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/grp_tpgPatternBox_fu_282_ap_ce                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |               25 |            165 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgForeground_U0/grp_tpgPatternBox_fu_282/grp_tpgPatternBox_fu_282_ap_ce                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                                                                                                        |               24 |            165 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_1/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |               41 |            170 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |               31 |            170 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  | design_1_i/v_tpg_2/inst/tpgBackground_U0/grp_tpgPatternRainbow_fu_395/v_tpg_mac_muladd_Aem_U41/design_1_v_tpg_0_0_v_tpg_mac_muladd_Aem_DSP48_3_U/p_0                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                                                                                                        |               33 |            170 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs2_int[16][28]_i_1_n_0                                                                                                                                                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                                                                                                                                                              |               26 |            173 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |               77 |            464 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/v_mix_0/inst/v_mix_CTRL_s_axi_U/ap_rst_n_inv                                                                                                                                                                                                                                                                                                                                                                |              104 |            502 |
|  design_1_i/zed_ali3_controller_0/U0/zed_ali3_controller_core_l/clock_generator_serdes/txclk_div |                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |              123 |            575 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1                                                  |                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                                                                                                        |              270 |           1121 |
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    21 |
| 2      |                    16 |
| 3      |                    10 |
| 4      |                    58 |
| 5      |                    23 |
| 6      |                    20 |
| 7      |                    23 |
| 8      |                   140 |
| 9      |                    15 |
| 10     |                    34 |
| 11     |                     9 |
| 12     |                    93 |
| 13     |                    19 |
| 14     |                    12 |
| 15     |                     6 |
| 16+    |                   495 |
+--------+-----------------------+


