{
  "hash": "c08b4848f596fd95543197463b5162bd7bab2442",
  "hash_short": "c08b4848",
  "subject": "riscv: lib: uaccess: fix CSR_STATUS SR_SUM bit",
  "body": "Since commit 5d8544e2d007 (\"RISC-V: Generic library routines and assembly\")\nand commit ebcbd75e3962 (\"riscv: Fix the bug in memory access fixup code\"),\nif __clear_user and __copy_user return from an fixup branch,\nCSR_STATUS SR_SUM bit will be set, it is a vulnerability, so that\nS-mode memory accesses to pages that are accessible by U-mode will success.\nDisable S-mode access to U-mode memory should clear SR_SUM bit.\n\nFixes: 5d8544e2d007 (\"RISC-V: Generic library routines and assembly\")\nFixes: ebcbd75e3962 (\"riscv: Fix the bug in memory access fixup code\")\nSigned-off-by: Chen Lifu <chenlifu@huawei.com>\nReviewed-by: Ben Dooks <ben.dooks@codethink.co.uk>\nLink: https://lore.kernel.org/r/20220615014714.1650349-1-chenlifu@huawei.com\nCc: stable@vger.kernel.org\nSigned-off-by: Palmer Dabbelt <palmer@rivosinc.com>",
  "full_message": "riscv: lib: uaccess: fix CSR_STATUS SR_SUM bit\n\nSince commit 5d8544e2d007 (\"RISC-V: Generic library routines and assembly\")\nand commit ebcbd75e3962 (\"riscv: Fix the bug in memory access fixup code\"),\nif __clear_user and __copy_user return from an fixup branch,\nCSR_STATUS SR_SUM bit will be set, it is a vulnerability, so that\nS-mode memory accesses to pages that are accessible by U-mode will success.\nDisable S-mode access to U-mode memory should clear SR_SUM bit.\n\nFixes: 5d8544e2d007 (\"RISC-V: Generic library routines and assembly\")\nFixes: ebcbd75e3962 (\"riscv: Fix the bug in memory access fixup code\")\nSigned-off-by: Chen Lifu <chenlifu@huawei.com>\nReviewed-by: Ben Dooks <ben.dooks@codethink.co.uk>\nLink: https://lore.kernel.org/r/20220615014714.1650349-1-chenlifu@huawei.com\nCc: stable@vger.kernel.org\nSigned-off-by: Palmer Dabbelt <palmer@rivosinc.com>",
  "author_name": "Chen Lifu",
  "author_email": "chenlifu@huawei.com",
  "author_date": "Wed Jun 15 09:47:14 2022 +0800",
  "author_date_iso": "2022-06-15T09:47:14+08:00",
  "committer_name": "Palmer Dabbelt",
  "committer_email": "palmer@rivosinc.com",
  "committer_date": "Wed Aug 10 14:06:31 2022 -0700",
  "committer_date_iso": "2022-08-10T14:06:31-07:00",
  "files_changed": [
    "arch/riscv/lib/uaccess.S"
  ],
  "files_changed_count": 1,
  "stats": [
    {
      "file": "arch/riscv/lib/uaccess.S",
      "insertions": 2,
      "deletions": 2
    }
  ],
  "total_insertions": 2,
  "total_deletions": 2,
  "total_changes": 4,
  "parents": [
    "4d1044fcb996e8de9b9ab392f4a767890e45202d"
  ],
  "branches": [
    "* development",
    "remotes/origin/HEAD -> origin/master",
    "remotes/origin/master"
  ],
  "tags": [],
  "is_merge": false,
  "security_info": {
    "cve_ids": [],
    "security_keywords": [
      "vulnerability"
    ]
  },
  "fix_type": "security",
  "file_results": [
    {
      "file": "arch/riscv/lib/uaccess.S",
      "pre_version": false,
      "post_version": true,
      "patch": true
    }
  ]
}