module tb(); 
  
	logic[7:0] A_data,B_data,resta,ABS;
	
	
	initial begin
	A_data=73;
	B_data=38;
	#10
	A_data=65;
	B_data=37;
	#10
	A_data=16;
	B_data=72;
	#10
	A_data=24;
	B_data=26;
	#10
	A_data=77;
	B_data=74;

	
	end
	
	
endmodule
