Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot sim_func_impl xil_defaultlib.sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'top' does not have a parameter named WIDTH [C:/TP1/TP1.srcs/sim_1/new/sim.v:15]
ERROR: [VRFC 10-3180] cannot find port 'leds' on this module [C:/TP1/TP1.srcs/sim_1/new/sim.v:22]
ERROR: [VRFC 10-3180] cannot find port 'switches' on this module [C:/TP1/TP1.srcs/sim_1/new/sim.v:21]
ERROR: [VRFC 10-8530] module 'LUT1(INIT=2'b01)' is ignored due to previous errors [/proj/xbuilds/SWIP/2025.1_0521_0003/installs/lin64/2025.1/data/verilog/src/unisims/LUT1.v:27]
ERROR: [VRFC 10-8530] module 'FDCE_default' is ignored due to previous errors [/proj/xbuilds/SWIP/2025.1_0521_0003/installs/lin64/2025.1/data/verilog/src/unisims/FDCE.v:28]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
