{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1414645304484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1414645304484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 13:01:43 2014 " "Processing started: Thu Oct 30 13:01:43 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1414645304484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1414645304484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off PiQpskModem -c aPiQpskModem " "Command: quartus_fit --read_settings_files=off --write_settings_files=off PiQpskModem -c aPiQpskModem" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1414645304484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1414645304765 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "aPiQpskModem EP4CE15F17C8 " "Selected device EP4CE15F17C8 for design \"aPiQpskModem\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1414645304937 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1414645305031 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1414645305031 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1414645306937 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1414645307687 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1414645307687 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1414645307687 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1414645307687 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21822 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1414645307718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21824 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1414645307718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21826 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1414645307718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21828 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1414645307718 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21830 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1414645307718 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1414645307718 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1414645307734 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1414645307843 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[0\] " "Pin dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { dout[0] } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 10 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 805 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[1\] " "Pin dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { dout[1] } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 10 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 806 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bitsync " "Pin bitsync not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { bitsync } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 11 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { bitsync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 810 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk4 " "Pin clk4 not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk4 } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 8 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 809 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { rst } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 6 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 807 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { clk } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 7 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 808 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[0\] " "Pin din\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { din[0] } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 797 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[1\] " "Pin din\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { din[1] } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 798 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[2\] " "Pin din\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { din[2] } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 799 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[3\] " "Pin din\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { din[3] } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 800 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[4\] " "Pin din\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { din[4] } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 801 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[5\] " "Pin din\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { din[5] } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 802 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[6\] " "Pin din\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { din[6] } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 803 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "din\[7\] " "Pin din\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin/pin_planner.ppl" { din[7] } } } { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { din[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 804 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1414645309343 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1414645309343 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1414645311515 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1414645311515 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1414645311515 ""}
{ "Info" "ISTA_SDC_FOUND" "PiQpskModem.sdc " "Reading SDC File: 'PiQpskModem.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "" 0 -1 1414645311734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "" 0 -1 1414645311750 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk4 " "Node: clk4 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1414645311812 "|PiQpskModem|clk4"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1414645311968 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1414645311968 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1414645311968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1414645311968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1414645311968 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000         cclk " "  20.000         cclk" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1414645311968 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1414645311968 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1414645313109 ""}  } { { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 7 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21800 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1414645313109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk4~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk4~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1414645313109 ""}  } { { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 8 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk4~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21798 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1414645313109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1414645313109 ""}  } { { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21231 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1414645313109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0 " "Destination node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7~0" {  } { { "pzdyqx.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21478 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1414645313109 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd" 730 -1 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|JEQQ5299_7" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21316 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1414645313109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0  " "Automatically promoted node pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1414645313109 ""}  } { { "pzdyqx.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/pzdyqx.vhd" 828 0 0 } } { "c:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "pzdyqx:nabboc\|pzdyqx_impl:pzdyqx_impl_inst\|GHVD5181:\\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1\|BITP7563_0" } } } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21338 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1414645313109 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN T8 (CLK14, DIFFCLK_6n)) " "Automatically promoted node rst~input (placed in PIN T8 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|par_ctrl:Uctrl\|rdy_to_ld " "Destination node lpf:u6\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|par_ctrl:Uctrl\|rdy_to_ld" {  } { { "par_ctrl.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpf:u6|lpf_ast:lpf_ast_inst|lpf_st:fircore|par_ctrl:Uctrl|rdy_to_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 1014 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|par_ctrl:Uctrl\|rdy_to_ld " "Destination node lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|par_ctrl:Uctrl\|rdy_to_ld" {  } { { "par_ctrl.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/par_ctrl.v" 35 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|par_ctrl:Uctrl|rdy_to_ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 1873 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[15\] " "Destination node lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[15\]" {  } { { "tdl_da_lc.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc0n|data_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 5228 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[14\] " "Destination node lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[14\]" {  } { { "tdl_da_lc.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc0n|data_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 5227 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[13\] " "Destination node lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[13\]" {  } { { "tdl_da_lc.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc0n|data_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 5226 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[12\] " "Destination node lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[12\]" {  } { { "tdl_da_lc.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc0n|data_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 5225 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[11\] " "Destination node lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[11\]" {  } { { "tdl_da_lc.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc0n|data_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 5224 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[10\] " "Destination node lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[10\]" {  } { { "tdl_da_lc.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc0n|data_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 5223 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[9\] " "Destination node lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[9\]" {  } { { "tdl_da_lc.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc0n|data_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 5222 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[8\] " "Destination node lpf:u7\|lpf_ast:lpf_ast_inst\|lpf_st:fircore\|tdl_da_lc:Utdldalc0n\|data_out\[8\]" {  } { { "tdl_da_lc.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/fir_compiler-library/tdl_da_lc.v" 15 -1 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpf:u7|lpf_ast:lpf_ast_inst|lpf_st:fircore|tdl_da_lc:Utdldalc0n|data_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 5221 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1414645313109 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1 1414645313109 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1414645313109 ""}  } { { "source/PiQpskModem.v" "" { Text "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/source/PiQpskModem.v" 6 0 0 } } { "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 0 { 0 ""} 0 21799 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1414645313109 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1414645315765 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1414645315812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1414645315812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1414645315859 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1414645315906 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1414645315953 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1414645316828 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1414645316859 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1414645316859 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 2.5V 8 3 0 " "Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 8 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1414645316890 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1414645316890 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1414645316890 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414645316890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 17 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414645316890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414645316890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414645316890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 20 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414645316890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414645316890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414645316890 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1414645316890 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1414645316890 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1414645316890 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1414645317265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1414645320640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1414645326937 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1414645327046 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1414645333484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1414645333484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1414645336906 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 11 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1414645346468 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1414645346468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:15 " "Fitter routing operations ending: elapsed time is 00:00:15" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1414645353015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1414645353015 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1414645353015 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1414645353015 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1414645353421 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1414645355281 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1414645355375 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1414645357890 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1414645361062 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/aPiQpskModem.fit.smsg " "Generated suppressed messages file D:/ModemPrograms/Chapter_7/E7_11FpgaPiQpskModem/FpgaPiQpskModem/aPiQpskModem.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1414645364140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1414645367109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 13:02:47 2014 " "Processing ended: Thu Oct 30 13:02:47 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1414645367109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1414645367109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1414645367109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1414645367109 ""}
