5 18 1fd81 7 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (expand2.vcd) 2 -o (expand2.cdd) 2 -v (expand2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 expand2.v 1 26 1 
2 1 7 7 7 110011 2 1 100c 0 0 1 1 c
2 2 7 7 7 e000e 2 1 100c 0 0 1 1 b
2 3 7 7 7 e0011 4 31 1008 1 2 2 18 0 3 3 3 0 0
2 4 7 7 7 c000c 1 0 1008 0 0 32 48 3 0
2 5 7 7 7 b0013 5 25 1008 3 4 6 18 0 3f 3f 3f 0 0
2 6 7 7 7 70007 0 1 1410 0 0 6 1 a
2 7 7 7 7 70013 5 35 a 5 6
1 a 1 3 6000d 1 0 5 0 6 17 3f 3f 0 2a 15 0
1 b 2 4 7000d 1 0 0 0 1 17 0 1 0 1 0 0
1 c 3 5 7000d 1 0 0 0 1 17 0 1 0 0 1 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 expand2.v 9 24 1 
