#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 16 07:51:36 2025
# Process ID: 1764
# Current directory: C:/Users/datda/Downloads/jit_intern/bcd2led7seg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3628 C:\Users\datda\Downloads\jit_intern\bcd2led7seg\bcd2led7seg.xpr
# Log file: C:/Users/datda/Downloads/jit_intern/bcd2led7seg/vivado.log
# Journal file: C:/Users/datda/Downloads/jit_intern/bcd2led7seg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/datda/Downloads/jit_intern/bcd2led7seg/bcd2led7seg.xpr
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:nexys-a7-100t:part0:1.3. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/App_FPGA/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 832.957 ; gain = 183.109
exit
INFO: [Common 17-206] Exiting Vivado at Tue Sep 16 07:53:41 2025...
