cocci_test_suite() {
	struct dma_slave_config *cocci_id/* drivers/dma/stm32-mdma.c 828 */;
	enum dma_transfer_direction cocci_id/* drivers/dma/stm32-mdma.c 823 */;
	struct dma_async_tx_descriptor *cocci_id/* drivers/dma/stm32-mdma.c 820 */;
	struct scatterlist *cocci_id/* drivers/dma/stm32-mdma.c 781 */;
	bool cocci_id/* drivers/dma/stm32-mdma.c 693 */;
	struct stm32_mdma_desc_node *cocci_id/* drivers/dma/stm32-mdma.c 675 */;
	phys_addr_t cocci_id/* drivers/dma/stm32-mdma.c 504 */;
	struct stm32_mdma_chan_config *cocci_id/* drivers/dma/stm32-mdma.c 502 */;
	u32 *cocci_id/* drivers/dma/stm32-mdma.c 478 */;
	enum dma_slave_buswidth cocci_id/* drivers/dma/stm32-mdma.c 417 */;
	dma_addr_t cocci_id/* drivers/dma/stm32-mdma.c 396 */;
	struct virt_dma_desc *cocci_id/* drivers/dma/stm32-mdma.c 368 */;
	typeof(*desc) cocci_id/* drivers/dma/stm32-mdma.c 343 */;
	u32 cocci_id/* drivers/dma/stm32-mdma.c 338 */;
	struct stm32_mdma_desc *cocci_id/* drivers/dma/stm32-mdma.c 337 */;
	void __iomem *cocci_id/* drivers/dma/stm32-mdma.c 332 */;
	void cocci_id/* drivers/dma/stm32-mdma.c 329 */;
	struct stm32_mdma_device *cocci_id/* drivers/dma/stm32-mdma.c 306 */;
	struct stm32_mdma_chan *cocci_id/* drivers/dma/stm32-mdma.c 301 */;
	struct device *cocci_id/* drivers/dma/stm32-mdma.c 301 */;
	struct stm32_mdma_desc cocci_id/* drivers/dma/stm32-mdma.c 298 */;
	struct stm32_mdma_chan cocci_id/* drivers/dma/stm32-mdma.c 293 */;
	struct stm32_mdma_device cocci_id/* drivers/dma/stm32-mdma.c 287 */;
	struct stm32_mdma_device {
		struct dma_device ddev;
		void __iomem *base;
		struct clk *clk;
		int irq;
		struct reset_control *rst;
		u32 nr_channels;
		u32 nr_requests;
		u32 nr_ahb_addr_masks;
		struct stm32_mdma_chan chan[STM32_MDMA_MAX_CHANNELS];
		u32 ahb_addr_masks[];
	} cocci_id/* drivers/dma/stm32-mdma.c 271 */;
	struct stm32_mdma_chan {
		struct virt_dma_chan vchan;
		struct dma_pool *desc_pool;
		u32 id;
		struct stm32_mdma_desc *desc;
		u32 curr_hwdesc;
		struct dma_slave_config dma_config;
		struct stm32_mdma_chan_config chan_config;
		bool busy;
		u32 mem_burst;
		u32 mem_width;
	} cocci_id/* drivers/dma/stm32-mdma.c 258 */;
	struct stm32_mdma_desc {
		struct virt_dma_desc vdesc;
		u32 ccr;
		bool cyclic;
		u32 count;
		struct stm32_mdma_desc_node node[];
	} cocci_id/* drivers/dma/stm32-mdma.c 250 */;
	struct stm32_mdma_desc_node {
		struct stm32_mdma_hwdesc *hwdesc;
		dma_addr_t hwdesc_phys;
	} cocci_id/* drivers/dma/stm32-mdma.c 245 */;
	struct stm32_mdma_hwdesc {
		u32 ctcr;
		u32 cbndtr;
		u32 csar;
		u32 cdar;
		u32 cbrur;
		u32 clar;
		u32 ctbr;
		u32 dummy;
		u32 cmar;
		u32 cmdr;
	}__aligned(64) cocci_id/* drivers/dma/stm32-mdma.c 232 */;
	struct stm32_mdma_chan_config {
		u32 request;
		u32 priority_level;
		u32 transfer_config;
		u32 mask_addr;
		u32 mask_data;
	} cocci_id/* drivers/dma/stm32-mdma.c 224 */;
	enum stm32_mdma_inc_mode{STM32_MDMA_FIXED=0, STM32_MDMA_INC=2, STM32_MDMA_DEC=3,} cocci_id/* drivers/dma/stm32-mdma.c 218 */;
	enum stm32_mdma_width{STM32_MDMA_BYTE, STM32_MDMA_HALF_WORD, STM32_MDMA_WORD, STM32_MDMA_DOUBLE_WORD,} cocci_id/* drivers/dma/stm32-mdma.c 211 */;
	enum stm32_mdma_trigger_mode{STM32_MDMA_BUFFER, STM32_MDMA_BLOCK, STM32_MDMA_BLOCK_REP, STM32_MDMA_LINKED_LIST,} cocci_id/* drivers/dma/stm32-mdma.c 204 */;
	int __init cocci_id/* drivers/dma/stm32-mdma.c 1714 */;
	struct platform_driver cocci_id/* drivers/dma/stm32-mdma.c 1705 */;
	const struct dev_pm_ops cocci_id/* drivers/dma/stm32-mdma.c 1700 */;
	struct resource *cocci_id/* drivers/dma/stm32-mdma.c 1534 */;
	struct device_node *cocci_id/* drivers/dma/stm32-mdma.c 1533 */;
	struct dma_device *cocci_id/* drivers/dma/stm32-mdma.c 1532 */;
	struct platform_device *cocci_id/* drivers/dma/stm32-mdma.c 1528 */;
	const struct of_device_id cocci_id/* drivers/dma/stm32-mdma.c 1522 */[];
	struct stm32_mdma_chan_config cocci_id/* drivers/dma/stm32-mdma.c 1487 */;
	struct of_dma *cocci_id/* drivers/dma/stm32-mdma.c 1482 */;
	struct of_phandle_args *cocci_id/* drivers/dma/stm32-mdma.c 1481 */;
	unsigned long cocci_id/* drivers/dma/stm32-mdma.c 1464 */;
	struct stm32_mdma_hwdesc cocci_id/* drivers/dma/stm32-mdma.c 1441 */;
	struct dma_chan *cocci_id/* drivers/dma/stm32-mdma.c 1433 */;
	int cocci_id/* drivers/dma/stm32-mdma.c 1433 */;
	irqreturn_t cocci_id/* drivers/dma/stm32-mdma.c 1343 */;
	void *cocci_id/* drivers/dma/stm32-mdma.c 1343 */;
	struct dma_tx_state *cocci_id/* drivers/dma/stm32-mdma.c 1304 */;
	dma_cookie_t cocci_id/* drivers/dma/stm32-mdma.c 1303 */;
	enum dma_status cocci_id/* drivers/dma/stm32-mdma.c 1302 */;
	struct stm32_mdma_hwdesc *cocci_id/* drivers/dma/stm32-mdma.c 1279 */;
	size_t cocci_id/* drivers/dma/stm32-mdma.c 1274 */;
}
