xmvhdl(64): 20.09-s007: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/unisim_VPKG.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/AND2B1L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/AUTOBUF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BIBUF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BSCANE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFCE_LEAF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFCE_ROW.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFG.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFGCE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFGCE_DIV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFGCTRL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFGP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFG_GT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFG_GT_SYNC.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFH.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFHCE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFIO.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFMR.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFMRCE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFR.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/CAPTUREE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/CARRY4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/CARRY8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/CFGLUT5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DCIRESET.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DCM_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DCM_SP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DIFFINBUF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DNA_PORT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DNA_PORTE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DPHY_DIFFINBUF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP48E2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP_ALU.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP_A_B_DATA.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP_C_DATA.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP_MULTIPLIER.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP_M_DATA.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP_OUTPUT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP_PREADD.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/DSP_PREADD_DATA.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/EFUSE_USR.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FDCE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FDPE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FDRE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FDSE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FIFO18E1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FIFO18E2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FIFO36E1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FIFO36E2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FRAME_ECCE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FRAME_ECCE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/GLBL_VHD.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/GND.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/HARD_SYNC.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/HPIO_VREF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFCTRL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDSE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_DIFF_OUT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_DIFF_OUT_IBUFDISABLE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_DIFF_OUT_INTERMDISABLE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_GTE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_GTE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_IBUFDISABLE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_IBUFDISABLE_INT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_INTERMDISABLE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_INTERMDISABLE_INT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUF_ANALOG.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUF_ANALOG.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUF_IBUFDISABLE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUF_INTERMDISABLE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ICAPE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ICAPE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IDDR.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IDDRE1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IDDR_2CLK.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IDELAYCTRL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IDELAYE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IDELAYE2_FINEDELAY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IDELAYE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/INBUF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/INV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUFDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUFDSE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUFDS_DCIEN.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUFDS_DIFF_OUT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUFDS_DIFF_OUT_DCIEN.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUFDS_DIFF_OUT_INTERMDISABLE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUFDS_INTERMDISABLE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUFE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUF_DCIEN.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IOBUF_INTERMDISABLE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ISERDES.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ISERDESE1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ISERDES_NODELAY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/JTAG_SIME2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/KEEPER.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/LDCE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/LDPE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/LUT1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/LUT2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/LUT3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/LUT4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/LUT5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/LUT6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/LUT6_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MASTER_JTAG.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MMCME2_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MMCME2_BASE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MMCME3_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MMCME3_BASE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MUXCY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MUXF7.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MUXF8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MUXF9.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUFDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUFDS_GTE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUFDS_GTE3_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUFT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUFTDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUFTDS_DCIEN.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUFT_DCIEN.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ODDR.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ODDRE1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ODELAYE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ODELAYE2_FINEDELAY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ODELAYE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OR2L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OSERDES.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OSERDESE1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/PHASER_REF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/PLLE2_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/PLLE2_BASE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/PLLE3_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/PLLE3_BASE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/PS7.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/PULLDOWN.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/PULLUP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM128X1D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM128X1S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM256X1D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM256X1S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM32M.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM32M16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM32X1D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM32X1S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM512X1S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM64M.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM64M8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM64X1D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM64X1S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAM64X8SW.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAMB18E1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAMB18E2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAMB36E1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAMB36E2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAMD32.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAMD64E.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAMS32.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAMS64E.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RAMS64E1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/RIU_OR.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/SIM_CONFIGE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/SIM_CONFIGE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/SRL16E.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/SRLC16E.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/SRLC32E.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/STARTUPE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/STARTUPE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/SYSMONE1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/USR_ACCESSE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/VCC.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/XADC.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/XORCY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/ZHOLD_DELAY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/BUFG_PS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/FRAME_ECCE4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_DPHY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/IBUFDS_GTE4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUFDS_DPHY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUFDS_GTE4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/OBUFDS_GTE4_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/SYSMONE4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/URAM288.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/URAM288_BASE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MMCME4_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/MMCME4_BASE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/PLLE4_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/PLLE4_BASE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/primitive/VCU.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND2B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/DSP48.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDC.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDCPE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FRAME_ECC_VIRTEX6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_BLVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_CTT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_GTL_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_I_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDC.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT5_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT6_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MULT18X18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MULT18X18S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR5B5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_III.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_IV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_IV_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL2_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL2_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL3_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16BWE_S18_S9.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S2_S18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S9.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/XNOR4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/XOR3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_I_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS12_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVDCI_DV2_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT1_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXF6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND2B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND4B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_III_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS12_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS12_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL18_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR4B4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/PLL_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/STARTUP_SPARTAN6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND3B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND5B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BSCAN_VIRTEX6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/DCM.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FD.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDRE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_CTT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_GTLP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVDCI_DV2_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_PCIX66_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS12_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IODELAY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT6_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXF5_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR4B4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFDS_LDT_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVDCI_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_GTL_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL3_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM64X1S_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16BWER.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/DCM_PS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_III.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVCMOS25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVCMOS33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_IV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR4B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS12_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR3B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM16X1S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/XOR2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/DSP48E.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_BLVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LVDSEXT_33_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LVDSEXT_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_IV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_AGP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL3_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IDDR2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IDELAY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_III.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS12_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_SSTL3_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT1_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MMCM_ADV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MULT18X18SIO.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND5B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVDCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVDCI_DV2_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ODDR2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR5B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM16X2S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16BWE_S36_S36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16BWE_S36_S9.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S4_S36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND5B5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDCP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL3_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR3B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR5B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_IV_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_AGP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S18_S36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ROM256X1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDRSE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FIFO36_72.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/GTPA1_DUAL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LVDS_33_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LVPECL_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LVPECL_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_II_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVCMOS2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_PCI33_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ICAP_VIRTEX4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_CTT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXF6_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND3B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND5B4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFTDS_LVDSEXT_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFTDS_LVDS_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_PCIX.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL2_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_GTLP_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS12_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_PCI33_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL18_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/XOR5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND4B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BUFIO2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_III_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVCMOS18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_PCI33_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_GTL_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT2_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXF6_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR5B4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S4_S4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S9_S36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BSCAN_VIRTEX4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDCE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL3_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_II_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_IV_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVCMOS12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVDCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVDCI_DV2_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND3B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND5B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS12_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVPECL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_PCI33_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_CTT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS12_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16BWE_S36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/STARTUP_SPARTAN3A.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND2B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/DCM_BASE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/DSP48A.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDRS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_PCI33_5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_PCIX.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL18_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL2_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_III.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_III_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_GTLP_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_PCI66_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT3_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXF8_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND4B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFTDS_BLVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_AGP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_GTLP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_III_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_II_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_IV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_III_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_III_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_IV_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM16X1D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM16X8S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S4_S18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ROM16X1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/XORCY_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND4B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/CAPTURE_SPARTAN3A.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FIFO36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LVPECL_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LVPECL_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVDCI_DV2_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_III_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ICAP_SPARTAN3A.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_PCIX.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_SSTL18_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IODELAYE1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LD.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR2B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFDS_LVDS_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFTDS_LVDSEXT_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVDCI_DV2_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL3_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVDCI_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR5B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S18_S18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDSE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDS_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LVDSEXT_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVCMOS15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVDCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVDCI_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDCP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFTDS_LDT_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL2_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL3_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_III_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_I_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR4B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM32X1D_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16BWE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S1_S2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ROM32X1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ROM64X1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/SRL16_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/USR_ACCESS_VIRTEX4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BSCAN_SPARTAN3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDRSE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LVDS_25_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_ULVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_II_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVDCI_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_GTLP_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_IV_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL18_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_GTLP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_II_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_I_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS12_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_PCI33_5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS12_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR2B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR5B5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S1_S18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S2_S9.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/SRLC16E_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND4B4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/CAPTURE_VIRTEX6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDR_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_GTL_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVTTL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_PCI66_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL18_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/KEY_CLEAR.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDCPE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDCP_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDPE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFDS_LVPECL_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFTDS_LVPECL_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_III_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVDCI_15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_GTL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_GTLP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_PCIX66_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL18_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL3_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM16X1S_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16BWE_S18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/STARTUP_VIRTEX4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/SYSMON.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDC_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDPE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LVDSEXT_25_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_GTLP_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVCMOS18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_GTL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_II_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_IV_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVDCI_DV2_15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVDCI_DV2_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVDCI_DV2_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_PCI33_5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_SSTL2_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXF5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR3B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFDS_ULVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVDCI_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL2_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVPECL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL2_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM16X1D_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM32X4S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16BWE_S18_S18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_GTXE1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LVDSEXT_33_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_GTLP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVDCI_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVPECL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVTTL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL2_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL3_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ICAP_VIRTEX5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS12_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDP_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT5_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVDCI_DV2_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR3B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDRS_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_II_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_I_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVDCI_15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_PCI66_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_III_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVDCI_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT2_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT3_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXF7_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXF8_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR4B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_PCIX66_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVDCI_DV2_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/PLL_BASE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S2_S36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S4_S9.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB18SDP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND5B4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BUFGMUX.vhd:
VITAL LEVEL 0 ENTITY Check Successful
VITAL ARCHITECTURE Check Successful
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/CAPTURE_SPARTAN3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVCMOS2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL18_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVDCI_DV2_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_PCI33_5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_PCIX.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_SSTL2_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXF7_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR3B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR5B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_CTT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL18_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS12_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_PCI66_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL18_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB8BWER.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/SRL32E.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/STARTUP_SPARTAN3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/TEMAC_SINGLE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/XNOR3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND4B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/DSP48A1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDP_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FIFO18_36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_IV_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_IV_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL18_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL2_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL2_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL3_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_IV.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_IV_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL18_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL2_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_IV_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_SSTL18_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDCPE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LD_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND4B4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR2B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR4B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFDS_BLVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFDS_LVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_GTL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_I_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS12_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL18_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL18_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL3_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_II_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_I_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS12_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVDCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVDCI_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVDCI_DV2_15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL2_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR5B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM32X1S_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM32X2S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM64X2S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S1_S9.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S36_S36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ROM128X1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/STARTUP_VIRTEX5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDR.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LVDSEXT_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LVDS_25_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVPECL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_SSTL3_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MULT_AND.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXCY_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVDCI_DV2_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_II_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM64X1D_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S2_S2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/SRL16E_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/SRLC16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/XOR4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND3B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND5B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BUFGMUX_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BUFGMUX_VIRTEX4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LVDS_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_AGP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_IV_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVCMOS12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVDCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVDCI_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL18_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL2_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_GTL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ICAP_VIRTEX6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_AGP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_III_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS12_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVDCI_15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_PCI33_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDCE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXCY_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND5B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_GTLP_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM32X8S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND3B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/AND5B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BSCAN_SPARTAN3A.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BUFGMUX_CTRL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FIFO16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LVDSEXT_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_PCIX66_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVCMOS15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVDCI_DV2_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT4_L.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND5B5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_GTL_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_III.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_HSTL_IV_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_PCIX.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM128X1S_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S9_S18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB36SDP.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/XNOR2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BSCAN_VIRTEX5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BUFGCE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_III_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVDCI_DV2_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_HSTL_I_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND3B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFDS_LVDSEXT_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFTDS_LVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFTDS_ULVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_IV_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS12_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL18_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS12_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_PCI33_5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR3B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR5B4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/SRL16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/STARTUP_VIRTEX6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/XORCY_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_ULVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVCMOS33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVDCI_15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVDCI_DV2_15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL2_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL3_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_HSTL_IV_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS18_F_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFDS_LVDSEXT_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS25_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_S_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVDCI_DV2_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_SSTL3_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S2_S4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/SRLC16_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/BSCAN_SPARTAN6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/CAPTURE_VIRTEX4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDCPE_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FIFO18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/GTXE1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LDT_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFDS_LVDSEXT_25_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_DIFF_OUT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_III_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_I_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL18_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL3_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUFDS_BLVDS_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS12_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS33_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVDCI_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_SSTL2_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_SSTL3_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MMCM_BASE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/MUXF5_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND4B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS12_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS15_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_PCI66_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL2_I_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_SSTL3_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS18_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVDCI_15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR4B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAM16X4S.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/USR_ACCESS_VIRTEX5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/CAPTURE_VIRTEX5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FD_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LDT_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVDCI_DV2_15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_LVCMOS25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IODELAY2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_II_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS12_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS18_S_12.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVDCI_DV2_15.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS12_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS25_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_S_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16BWE_S36_S18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S1_S4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/XNOR5.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/FDCP_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LVDS_33.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFGDS_LVDS_33_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_GTL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_HSTL_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_LVPECL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUFG_SSTL3_II.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IBUF_SSTL2_I.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/ICAP_SPARTAN6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS12_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS12_S_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS15_S_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVCMOS25_F_4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_LVTTL_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_PCIX66_3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/IOBUF_SSTL18_II_DCI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LDC_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/LUT4_D.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NAND2B1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/NOR5B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFDS_LVPECL_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFTDS_LVPECL_25.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_HSTL_IV_DCI_18.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVCMOS33_S_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVDS.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUFT_LVTTL_F_6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_F_8.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS15_S_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_F_2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVCMOS33_F_24.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OBUF_LVTTL_F_16.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR2B2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/OR4B3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S1_S1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S1_S36.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/RAMB16_S9_S9.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/retarget/USR_ACCESS_VIRTEX6.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTHE3_CHANNEL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/HSDAC.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/OSERDESE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/TX_BITSLICE_TRI.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/PCIE40E4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/HBM_TWO_STACK_INTF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/ILKN.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/PHY_CONTROL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/HSADC.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTHE2_COMMON.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/PHASER_IN_PHY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/PHASER_IN.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/HBM_ONE_STACK_INTF.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/CMAC.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTHE4_COMMON.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/ILKNE4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/IN_FIFO.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTXE2_CHANNEL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTHE2_CHANNEL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTYE3_COMMON.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/BITSLICE_CONTROL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTYE3_CHANNEL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/OSERDESE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/PCIE_3_0.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTYE4_COMMON.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/PCIE_2_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/RX_BITSLICE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTHE4_CHANNEL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTPE2_CHANNEL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/OUT_FIFO.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/RXTX_BITSLICE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/CMACE4.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/PCIE_3_1.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTXE2_COMMON.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/ISERDESE3.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/FE.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/PHASER_OUT.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTHE3_COMMON.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTPE2_COMMON.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/GTYE4_CHANNEL.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/ISERDESE2.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/PHASER_OUT_PHY.vhd:
	errors: 0, warnings: 0
/ihpusr/xilinx/vivado2021.2/Vivado/2021.2/data/vhdl/src/unisims/secureip/TX_BITSLICE.vhd:
	errors: 0, warnings: 0
	streams: 1, words: 380144
UNISIM.VPKG (package):
	streams: 4, words: 15636
UNISIM.VPKG:BODY (package body):
	streams: 27, words: 122025
UNISIM.AND2B1L (entity):
	streams: 5, words: 154
UNISIM.AND2B1L:AND2B1L_V (architecture):
	streams: 1, words: 200
UNISIM.AUTOBUF (entity):
	streams: 4, words: 233
UNISIM.AUTOBUF:AUTOBUF_V (architecture):
	streams: 1, words: 200
UNISIM.BIBUF (entity):
	streams: 3, words: 79
UNISIM.BIBUF:BIBUF_V (architecture):
	streams: 1, words: 200
UNISIM.BSCANE2 (entity):
	streams: 14, words: 968
UNISIM.BSCANE2:BSCANE2_V (architecture):
	streams: 1, words: 234
UNISIM.BUF (entity):
	streams: 3, words: 79
UNISIM.BUF:BUF_V (architecture):
	streams: 1, words: 200
UNISIM.BUFCE_LEAF (entity):
	streams: 7, words: 375
UNISIM.BUFCE_LEAF:BUFCE_LEAF_V (architecture):
	streams: 1, words: 619
UNISIM.BUFCE_ROW (entity):
	streams: 7, words: 375
UNISIM.BUFCE_ROW:BUFCE_ROW_V (architecture):
	streams: 1, words: 1269
UNISIM.BUFG (entity):
	streams: 3, words: 79
UNISIM.BUFG:BUFG_V (architecture):
	streams: 1, words: 200
UNISIM.BUFGCE (entity):
	streams: 9, words: 704
UNISIM.BUFGCE:BUFGCE_V (architecture):
	streams: 1, words: 7127
UNISIM.BUFGCE_DIV (entity):
	streams: 13, words: 1030
UNISIM.BUFGCE_DIV:BUFGCE_DIV_V (architecture):
	streams: 1, words: 7008
UNISIM.BUFGCTRL (entity):
	streams: 25, words: 1560
UNISIM.BUFGCTRL:BUFGCTRL_V (architecture):
	streams: 2, words: 7465
UNISIM.BUFGP (entity):
	streams: 3, words: 79
UNISIM.BUFGP:BUFGP_V (architecture):
	streams: 1, words: 200
UNISIM.BUFG_GT (entity):
	streams: 11, words: 702
UNISIM.BUFG_GT:BUFG_GT_V (architecture):
	streams: 1, words: 6895
UNISIM.BUFG_GT_SYNC (entity):
	streams: 6, words: 103
UNISIM.BUFG_GT_SYNC:BUFG_GT_SYNC_V (architecture):
	streams: 1, words: 919
UNISIM.BUFH (entity):
	streams: 3, words: 79
UNISIM.BUFH:BUFH_V (architecture):
	streams: 1, words: 200
UNISIM.BUFHCE (entity):
	streams: 7, words: 378
UNISIM.BUFHCE:BUFHCE_V (architecture):
	streams: 1, words: 453
UNISIM.BUFIO (entity):
	streams: 3, words: 79
UNISIM.BUFIO:BUFIO_V (architecture):
	streams: 1, words: 200
UNISIM.BUFMR (entity):
	streams: 3, words: 79
UNISIM.BUFMR:BUFMR_V (architecture):
	streams: 1, words: 200
UNISIM.BUFMRCE (entity):
	streams: 7, words: 378
UNISIM.BUFMRCE:BUFMRCE_V (architecture):
	streams: 1, words: 453
UNISIM.BUFR (entity):
	streams: 7, words: 409
UNISIM.BUFR:BUFR_V (architecture):
	streams: 1, words: 1961
UNISIM.CAPTUREE2 (entity):
	streams: 4, words: 233
UNISIM.CAPTUREE2:CAPTUREE2_V (architecture):
	streams: 6, words: 2228
UNISIM.CARRY4 (entity):
	streams: 11, words: 1163
UNISIM.CARRY4:CARRY4_V (architecture):
	streams: 1, words: 417
UNISIM.CARRY8 (entity):
	streams: 12, words: 1463
UNISIM.CARRY8:CARRY8_V (architecture):
	streams: 1, words: 1456
UNISIM.CFGLUT5 (entity):
	streams: 14, words: 378
UNISIM.CFGLUT5:CFGLUT5_V (architecture):
	streams: 1, words: 1431
UNISIM.DCIRESET (entity):
	streams: 3, words: 79
UNISIM.DCIRESET:DCIRESET_V (architecture):
	streams: 1, words: 248
UNISIM.DCM_ADV_CLOCK_DIVIDE_BY_2 (entity):
	streams: 5, words: 147
UNISIM.DCM_ADV_CLOCK_DIVIDE_BY_2:DCM_ADV_CLOCK_DIVIDE_BY_2_V (architecture):
	streams: 1, words: 431
UNISIM.DCM_ADV_MAXIMUM_PERIOD_CHECK (entity):
	streams: 6, words: 427
UNISIM.DCM_ADV_MAXIMUM_PERIOD_CHECK:DCM_ADV_MAXIMUM_PERIOD_CHECK_V (architecture):
	streams: 1, words: 264
UNISIM.DCM_ADV_CLOCK_LOST (entity):
	streams: 5, words: 147
UNISIM.DCM_ADV_CLOCK_LOST:DCM_ADV_CLOCK_LOST_V (architecture):
	streams: 1, words: 727
UNISIM.DCM_ADV (entity):
	streams: 49, words: 4382
UNISIM.DCM_ADV:DCM_ADV_V (architecture):
	streams: 1, words: 12878
UNISIM.DCM_SP_CLOCK_DIVIDE_BY_2 (entity):
	streams: 5, words: 343
UNISIM.DCM_SP_CLOCK_DIVIDE_BY_2:DCM_SP_CLOCK_DIVIDE_BY_2_V (architecture):
	streams: 1, words: 431
UNISIM.DCM_SP_MAXIMUM_PERIOD_CHECK (entity):
	streams: 6, words: 427
UNISIM.DCM_SP_MAXIMUM_PERIOD_CHECK:DCM_SP_MAXIMUM_PERIOD_CHECK_V (architecture):
	streams: 1, words: 264
UNISIM.DCM_SP_CLOCK_LOST (entity):
	streams: 5, words: 147
UNISIM.DCM_SP_CLOCK_LOST:DCM_SP_CLOCK_LOST_V (architecture):
	streams: 1, words: 727
UNISIM.DCM_SP (entity):
	streams: 40, words: 3540
UNISIM.DCM_SP:DCM_SP_V (architecture):
	streams: 1, words: 8557
UNISIM.DIFFINBUF (entity):
	streams: 15, words: 1279
UNISIM.DIFFINBUF:DIFFINBUF_V (architecture):
	streams: 2, words: 1526
UNISIM.DNA_PORT (entity):
	streams: 7, words: 251
UNISIM.DNA_PORT:DNA_PORT_V (architecture):
	streams: 2, words: 5082
UNISIM.DNA_PORTE2 (entity):
	streams: 8, words: 232
UNISIM.DNA_PORTE2:DNA_PORTE2_V (architecture):
	streams: 2, words: 4751
UNISIM.DPHY_DIFFINBUF (entity):
	streams: 10, words: 355
UNISIM.DPHY_DIFFINBUF:DPHY_DIFFINBUF_V (architecture):
	streams: 1, words: 561
UNISIM.DSP48E1 (entity):
	streams: 99, words: 8630
UNISIM.DSP48E1:DSP48E1_V (architecture):
	streams: 6, words: 36013
UNISIM.DSP48E2 (entity):
	streams: 120, words: 10612
UNISIM.DSP48E2:DSP48E2_V (architecture):
	streams: 2, words: 41231
UNISIM.DSP_ALU (entity):
	streams: 63, words: 5933
UNISIM.DSP_ALU:DSP_ALU_V (architecture):
	streams: 2, words: 14472
UNISIM.DSP_A_B_DATA (entity):
	streams: 41, words: 4648
UNISIM.DSP_A_B_DATA:DSP_A_B_DATA_V (architecture):
	streams: 1, words: 8833
UNISIM.DSP_C_DATA (entity):
	streams: 11, words: 999
UNISIM.DSP_C_DATA:DSP_C_DATA_V (architecture):
	streams: 1, words: 1430
UNISIM.DSP_MULTIPLIER (entity):
	streams: 16, words: 2191
UNISIM.DSP_MULTIPLIER:DSP_MULTIPLIER_V (architecture):
	streams: 1, words: 4299
UNISIM.DSP_M_DATA (entity):
	streams: 15, words: 1701
UNISIM.DSP_M_DATA:DSP_M_DATA_V (architecture):
	streams: 1, words: 2486
UNISIM.DSP_OUTPUT (entity):
	streams: 44, words: 4322
UNISIM.DSP_OUTPUT:DSP_OUTPUT_V (architecture):
	streams: 1, words: 6443
UNISIM.DSP_PREADD (entity):
	streams: 9, words: 1012
UNISIM.DSP_PREADD:DSP_PREADD_V (architecture):
	streams: 1, words: 1566
UNISIM.DSP_PREADD_DATA (entity):
	streams: 45, words: 5037
UNISIM.DSP_PREADD_DATA:DSP_PREADD_DATA_V (architecture):
	streams: 1, words: 6254
UNISIM.EFUSE_USR (entity):
	streams: 4, words: 530
UNISIM.EFUSE_USR:EFUSE_USR_V (architecture):
	streams: 1, words: 820
UNISIM.FDCE (entity):
	streams: 10, words: 427
UNISIM.FDCE:FDCE_V (architecture):
	streams: 1, words: 600
UNISIM.FDPE (entity):
	streams: 10, words: 436
UNISIM.FDPE:FDPE_V (architecture):
	streams: 1, words: 600
UNISIM.FDRE (entity):
	streams: 10, words: 427
UNISIM.FDRE:FDRE_V (architecture):
	streams: 1, words: 600
UNISIM.FDSE (entity):
	streams: 10, words: 436
UNISIM.FDSE:FDSE_V (architecture):
	streams: 1, words: 600
UNISIM.FF18_INTERNAL_VHDL (entity):
	streams: 45, words: 3838
UNISIM.FF18_INTERNAL_VHDL:FF18_INTERNAL_VHDL_V (architecture):
	streams: 5, words: 26963
UNISIM.FIFO18E1 (entity):
	streams: 42, words: 3589
UNISIM.FIFO18E1:FIFO18E1_V (architecture):
	streams: 2, words: 7079
UNISIM.FIFO18E2 (entity):
	streams: 67, words: 5514
UNISIM.FIFO18E2:FIFO18E2_V (architecture):
	streams: 3, words: 32294
UNISIM.FF36_INTERNAL_VHDL (entity):
	streams: 45, words: 3838
UNISIM.FF36_INTERNAL_VHDL:FF36_INTERNAL_VHDL_V (architecture):
	streams: 5, words: 26963
UNISIM.FIFO36E1 (entity):
	streams: 50, words: 4179
UNISIM.FIFO36E1:FIFO36E1_V (architecture):
	streams: 3, words: 6430
UNISIM.FIFO36E2 (entity):
	streams: 76, words: 6574
UNISIM.FIFO36E2:FIFO36E2_V (architecture):
	streams: 5, words: 59726
UNISIM.FRAME_ECCE2 (entity):
	streams: 15, words: 1577
UNISIM.FRAME_ECCE2:FRAME_ECCE2_V (architecture):
	streams: 5, words: 47029
UNISIM.FRAME_ECCE3 (entity):
	streams: 12, words: 964
UNISIM.FRAME_ECCE3:FRAME_ECCE3_V (architecture):
	streams: 1, words: 200
UNISIM.GLBL_VHD (entity):
	streams: 6, words: 517
UNISIM.GLBL_VHD:GLBL_VHD_V (architecture):
	streams: 1, words: 1482
UNISIM.GND (entity):
	streams: 2, words: 123
UNISIM.GND:GND_V (architecture):
	streams: 1, words: 200
UNISIM.HARD_SYNC (entity):
	streams: 7, words: 297
UNISIM.HARD_SYNC:HARD_SYNC_V (architecture):
	streams: 1, words: 797
UNISIM.HPIO_VREF (entity):
	streams: 5, words: 504
UNISIM.HPIO_VREF:HPIO_VREF_V (architecture):
	streams: 1, words: 1690
UNISIM.IBUF (entity):
	streams: 8, words: 800
UNISIM.IBUF:IBUF_V (architecture):
	streams: 1, words: 216
UNISIM.IBUFCTRL (entity):
	streams: 8, words: 417
UNISIM.IBUFCTRL:IBUFCTRL_V (architecture):
	streams: 1, words: 524
UNISIM.IBUFDS (entity):
	streams: 11, words: 1047
UNISIM.IBUFDS:IBUFDS_V (architecture):
	streams: 1, words: 284
UNISIM.IBUFDSE3 (entity):
	streams: 16, words: 1693
UNISIM.IBUFDSE3:IBUFDSE3_V (architecture):
	streams: 1, words: 7405
UNISIM.IBUFDS_DIFF_OUT (entity):
	streams: 9, words: 558
UNISIM.IBUFDS_DIFF_OUT:IBUFDS_DIFF_OUT_V (architecture):
	streams: 1, words: 233
UNISIM.IBUFDS_DIFF_OUT_IBUFDISABLE (entity):
	streams: 12, words: 1081
UNISIM.IBUFDS_DIFF_OUT_IBUFDISABLE:IBUFDS_DIFF_OUT_IBUFDISABLE_V (architecture):
	streams: 1, words: 6492
UNISIM.IBUFDS_DIFF_OUT_INTERMDISABLE (entity):
	streams: 13, words: 1089
UNISIM.IBUFDS_DIFF_OUT_INTERMDISABLE:IBUFDS_DIFF_OUT_INTERMDISABLE_V (architecture):
	streams: 1, words: 5785
UNISIM.IBUFDS_GTE2 (entity):
	streams: 9, words: 406
UNISIM.IBUFDS_GTE2:IBUFDS_GTE2_V (architecture):
	streams: 1, words: 1092
UNISIM.IBUFDS_GTE3 (entity):
	streams: 11, words: 428
UNISIM.IBUFDS_GTE3:IBUFDS_GTE3_V (architecture):
	streams: 1, words: 1256
UNISIM.IBUFDS_IBUFDISABLE (entity):
	streams: 11, words: 1073
UNISIM.IBUFDS_IBUFDISABLE:IBUFDS_IBUFDISABLE_V (architecture):
	streams: 1, words: 6435
UNISIM.IBUFDS_IBUFDISABLE_INT (entity):
	streams: 10, words: 904
UNISIM.IBUFDS_IBUFDISABLE_INT:IBUFDS_IBUFDISABLE_INT_V (architecture):
	streams: 1, words: 318
UNISIM.IBUFDS_INTERMDISABLE (entity):
	streams: 12, words: 1081
UNISIM.IBUFDS_INTERMDISABLE:IBUFDS_INTERMDISABLE_V (architecture):
	streams: 1, words: 5728
UNISIM.IBUFDS_INTERMDISABLE_INT (entity):
	streams: 11, words: 918
UNISIM.IBUFDS_INTERMDISABLE_INT:IBUFDS_INTERMDISABLE_INT_V (architecture):
	streams: 1, words: 335
UNISIM.IBUFE3 (entity):
	streams: 13, words: 1099
UNISIM.IBUFE3:IBUFE3_V (architecture):
	streams: 2, words: 7540
UNISIM.IBUF_ANALOG (entity):
	streams: 3, words: 79
UNISIM.IBUF_ANALOG:IBUF_ANALOG_V (architecture):
	streams: 1, words: 554
UNISIM.IOBUF_ANALOG (entity):
	streams: 9, words: 567
UNISIM.IOBUF_ANALOG:IOBUF_ANALOG_V (architecture):
	streams: 1, words: 745
UNISIM.IBUF_IBUFDISABLE (entity):
	streams: 8, words: 727
UNISIM.IBUF_IBUFDISABLE:IBUF_IBUFDISABLE_V (architecture):
	streams: 1, words: 6375
UNISIM.IBUF_INTERMDISABLE (entity):
	streams: 9, words: 741
UNISIM.IBUF_INTERMDISABLE:IBUF_INTERMDISABLE_V (architecture):
	streams: 1, words: 5747
UNISIM.ICAPE2 (entity):
	streams: 11, words: 1202
UNISIM.ICAPE2:ICAPE2_V (architecture):
	streams: 3, words: 5065
UNISIM.ICAPE3 (entity):
	streams: 14, words: 1284
UNISIM.ICAPE3:ICAPE3_V (architecture):
	streams: 3, words: 5626
UNISIM.IDDR (entity):
	streams: 14, words: 823
UNISIM.IDDR:IDDR_V (architecture):
	streams: 1, words: 740
UNISIM.IDDRE1 (entity):
	streams: 10, words: 402
UNISIM.IDDRE1:IDDRE1_V (architecture):
	streams: 1, words: 1299
UNISIM.IDDR_2CLK (entity):
	streams: 16, words: 803
UNISIM.IDDR_2CLK:IDDR_2CLK_V (architecture):
	streams: 1, words: 876
UNISIM.IDELAYCTRL (entity):
	streams: 5, words: 241
UNISIM.IDELAYCTRL:IDELAYCTRL_V (architecture):
	streams: 1, words: 1016
UNISIM.IDELAYE2 (entity):
	streams: 26, words: 2050
UNISIM.IDELAYE2:IDELAYE2_V (architecture):
	streams: 3, words: 5372
UNISIM.IDELAYE2_FINEDELAY (entity):
	streams: 29, words: 2487
UNISIM.IDELAYE2_FINEDELAY:IDELAYE2_FINEDELAY_V (architecture):
	streams: 3, words: 6203
UNISIM.IDELAYE3 (entity):
	streams: 29, words: 2244
UNISIM.IDELAYE3:IDELAYE3_V (architecture):
	streams: 2, words: 10481
UNISIM.INBUF (entity):
	streams: 10, words: 753
UNISIM.INBUF:INBUF_V (architecture):
	streams: 2, words: 1311
UNISIM.INV (entity):
	streams: 3, words: 79
UNISIM.INV:INV_V (architecture):
	streams: 1, words: 200
UNISIM.IOBUF (entity):
	streams: 9, words: 567
UNISIM.IOBUF:IOBUF_V (architecture):
	streams: 1, words: 216
UNISIM.IOBUFDS (entity):
	streams: 11, words: 735
UNISIM.IOBUFDS:IOBUFDS_V (architecture):
	streams: 1, words: 352
UNISIM.IOBUFDSE3 (entity):
	streams: 19, words: 1720
UNISIM.IOBUFDSE3:IOBUFDSE3_V (architecture):
	streams: 2, words: 7971
UNISIM.IOBUFDS_DCIEN (entity):
	streams: 15, words: 1260
UNISIM.IOBUFDS_DCIEN:IOBUFDS_DCIEN_V (architecture):
	streams: 1, words: 7076
UNISIM.IOBUFDS_DIFF_OUT (entity):
	streams: 12, words: 588
UNISIM.IOBUFDS_DIFF_OUT:IOBUFDS_DIFF_OUT_V (architecture):
	streams: 1, words: 233
UNISIM.IOBUFDS_DIFF_OUT_DCIEN (entity):
	streams: 16, words: 1113
UNISIM.IOBUFDS_DIFF_OUT_DCIEN:IOBUFDS_DIFF_OUT_DCIEN_V (architecture):
	streams: 1, words: 6481
UNISIM.IOBUFDS_DIFF_OUT_INTERMDISABLE (entity):
	streams: 16, words: 1113
UNISIM.IOBUFDS_DIFF_OUT_INTERMDISABLE:IOBUFDS_DIFF_OUT_INTERMDISABLE_V (architecture):
	streams: 1, words: 5827
UNISIM.IOBUFDS_INTERMDISABLE (entity):
	streams: 15, words: 1260
UNISIM.IOBUFDS_INTERMDISABLE:IOBUFDS_INTERMDISABLE_V (architecture):
	streams: 1, words: 6422
UNISIM.IOBUFE3 (entity):
	streams: 17, words: 1202
UNISIM.IOBUFE3:IOBUFE3_V (architecture):
	streams: 2, words: 7739
UNISIM.IOBUF_DCIEN (entity):
	streams: 13, words: 1005
UNISIM.IOBUF_DCIEN:IOBUF_DCIEN_V (architecture):
	streams: 1, words: 7272
UNISIM.IOBUF_INTERMDISABLE (entity):
	streams: 13, words: 1005
UNISIM.IOBUF_INTERMDISABLE:IOBUF_INTERMDISABLE_V (architecture):
	streams: 1, words: 6618
UNISIM.BSCNTRL (entity):
	streams: 16, words: 538
UNISIM.BSCNTRL:BSCNTRL_V (architecture):
	streams: 1, words: 630
UNISIM.ICE_MODULE (entity):
	streams: 10, words: 233
UNISIM.ICE_MODULE:ICE_V (architecture):
	streams: 1, words: 673
UNISIM.ISERDES (entity):
	streams: 54, words: 2976
UNISIM.ISERDES:ISERDES_V (architecture):
	streams: 1, words: 5016
UNISIM.BSCNTRL_ISERDESE1_VHD (entity):
	streams: 16, words: 538
UNISIM.BSCNTRL_ISERDESE1_VHD:BSCNTRL_ISERDESE1_VHD_V (architecture):
	streams: 1, words: 630
UNISIM.ICE_ISERDESE1_VHD (entity):
	streams: 10, words: 233
UNISIM.ICE_ISERDESE1_VHD:ICE_ISERDESE1_VHD_V (architecture):
	streams: 1, words: 673
UNISIM.ISERDESE1 (entity):
	streams: 42, words: 1835
UNISIM.ISERDESE1:ISERDESE1_V (architecture):
	streams: 1, words: 7764
UNISIM.BSCNTRL_NODELAY (entity):
	streams: 16, words: 538
UNISIM.BSCNTRL_NODELAY:BSCNTRL_NODELAY_V (architecture):
	streams: 1, words: 630
UNISIM.ICE_MODULE_NODELAY (entity):
	streams: 10, words: 233
UNISIM.ICE_MODULE_NODELAY:ICE_MODULE_NODELAY_V (architecture):
	streams: 1, words: 673
UNISIM.ISERDES_NODELAY (entity):
	streams: 30, words: 1212
UNISIM.ISERDES_NODELAY:ISERDES_NODELAY_V (architecture):
	streams: 2, words: 10239
UNISIM.JTAG_SIME2_SUBMOD (entity):
	streams: 6, words: 171
UNISIM.JTAG_SIME2_SUBMOD:JTAG_SIME2_SUBMOD_V (architecture):
	streams: 1, words: 5296
UNISIM.JTAG_SIME2 (entity):
	streams: 6, words: 249
UNISIM.JTAG_SIME2:JTAG_SIME2_V (architecture):
	streams: 2, words: 24756
UNISIM.KEEPER (entity):
	streams: 2, words: 123
UNISIM.KEEPER:KEEPER_V (architecture):
	streams: 1, words: 200
UNISIM.LDCE (entity):
	streams: 9, words: 304
UNISIM.LDCE:LDCE_V (architecture):
	streams: 1, words: 218
UNISIM.LDPE (entity):
	streams: 9, words: 313
UNISIM.LDPE:LDPE_V (architecture):
	streams: 1, words: 218
UNISIM.LUT1 (entity):
	streams: 4, words: 227
UNISIM.LUT1:LUT1_V (architecture):
	streams: 1, words: 1482
UNISIM.LUT2 (entity):
	streams: 5, words: 235
UNISIM.LUT2:LUT2_V (architecture):
	streams: 1, words: 1535
UNISIM.LUT3 (entity):
	streams: 6, words: 243
UNISIM.LUT3:LUT3_V (architecture):
	streams: 2, words: 1648
UNISIM.LUT4 (entity):
	streams: 7, words: 251
UNISIM.LUT4:LUT4_V (architecture):
	streams: 2, words: 1654
UNISIM.LUT5 (entity):
	streams: 8, words: 259
UNISIM.LUT5:LUT5_V (architecture):
	streams: 4, words: 3731
UNISIM.LUT6 (entity):
	streams: 9, words: 270
UNISIM.LUT6:LUT6_V (architecture):
	streams: 3, words: 2946
UNISIM.LUT6_2 (entity):
	streams: 10, words: 278
UNISIM.LUT6_2:LUT6_2_V (architecture):
	streams: 4, words: 4157
UNISIM.MASTER_JTAG (entity):
	streams: 5, words: 95
UNISIM.MASTER_JTAG:MASTER_JTAG_V (architecture):
	streams: 1, words: 200
UNISIM.MMCME2_ADV (entity):
	streams: 85, words: 6253
UNISIM.MMCME2_ADV:MMCME2_ADV_V (architecture):
	streams: 11, words: 114244
UNISIM.MMCME2_BASE (entity):
	streams: 48, words: 2678
UNISIM.MMCME2_BASE:MMCME2_BASE_V (architecture):
	streams: 1, words: 2201
UNISIM.MMCME3_ADV (entity):
	streams: 90, words: 6449
UNISIM.MMCME3_ADV:MMCME3_ADV_V (architecture):
	streams: 11, words: 111106
UNISIM.MMCME3_BASE (entity):
	streams: 52, words: 3144
UNISIM.MMCME3_BASE:MMCME3_BASE_V (architecture):
	streams: 1, words: 2201
UNISIM.MUXCY (entity):
	streams: 5, words: 95
UNISIM.MUXCY:MUXCY_V (architecture):
	streams: 1, words: 200
UNISIM.MUXF7 (entity):
	streams: 5, words: 95
UNISIM.MUXF7:MUXF7_V (architecture):
	streams: 1, words: 200
UNISIM.MUXF8 (entity):
	streams: 5, words: 95
UNISIM.MUXF8:MUXF8_V (architecture):
	streams: 1, words: 200
UNISIM.MUXF9 (entity):
	streams: 5, words: 95
UNISIM.MUXF9:MUXF9_V (architecture):
	streams: 1, words: 200
UNISIM.OBUF (entity):
	streams: 7, words: 629
UNISIM.OBUF:OBUF_V (architecture):
	streams: 1, words: 216
UNISIM.OBUFDS (entity):
	streams: 7, words: 564
UNISIM.OBUFDS:OBUFDS_V (architecture):
	streams: 1, words: 214
UNISIM.OBUFDS_GTE3 (entity):
	streams: 8, words: 291
UNISIM.OBUFDS_GTE3:OBUFDS_GTE3_V (architecture):
	streams: 1, words: 554
UNISIM.OBUFDS_GTE3_ADV (entity):
	streams: 11, words: 827
UNISIM.OBUFDS_GTE3_ADV:OBUFDS_GTE3_ADV_V (architecture):
	streams: 1, words: 1005
UNISIM.OBUFT (entity):
	streams: 8, words: 643
UNISIM.OBUFT:OBUFT_V (architecture):
	streams: 1, words: 216
UNISIM.OBUFTDS (entity):
	streams: 8, words: 572
UNISIM.OBUFTDS:OBUFTDS_V (architecture):
	streams: 1, words: 216
UNISIM.OBUFTDS_DCIEN (entity):
	streams: 8, words: 417
UNISIM.OBUFTDS_DCIEN:OBUFTDS_DCIEN_V (architecture):
	streams: 1, words: 216
UNISIM.OBUFT_DCIEN (entity):
	streams: 8, words: 488
UNISIM.OBUFT_DCIEN:OBUFT_DCIEN_V (architecture):
	streams: 1, words: 200
UNISIM.ODDR (entity):
	streams: 14, words: 823
UNISIM.ODDR:ODDR_V (architecture):
	streams: 1, words: 646
UNISIM.ODDRE1 (entity):
	streams: 11, words: 593
UNISIM.ODDRE1:ODDRE1_V (architecture):
	streams: 1, words: 6501
UNISIM.ODELAYE2 (entity):
	streams: 25, words: 1980
UNISIM.ODELAYE2:ODELAYE2_V (architecture):
	streams: 3, words: 5366
UNISIM.ODELAYE2_FINEDELAY (entity):
	streams: 28, words: 2417
UNISIM.ODELAYE2_FINEDELAY:ODELAYE2_FINEDELAY_V (architecture):
	streams: 3, words: 6197
UNISIM.ODELAYE3 (entity):
	streams: 26, words: 1910
UNISIM.ODELAYE3:ODELAYE3_V (architecture):
	streams: 3, words: 9151
UNISIM.OR2L (entity):
	streams: 5, words: 154
UNISIM.OR2L:OR2L_V (architecture):
	streams: 1, words: 200
UNISIM.PLG (entity):
	streams: 12, words: 503
UNISIM.PLG:PLG_V (architecture):
	streams: 1, words: 1117
UNISIM.IOOUT (entity):
	streams: 32, words: 1545
UNISIM.IOOUT:IOOUT_V (architecture):
	streams: 1, words: 4324
UNISIM.IOT (entity):
	streams: 19, words: 834
UNISIM.IOT:IOT_V (architecture):
	streams: 1, words: 2422
UNISIM.OSERDES (entity):
	streams: 43, words: 2087
UNISIM.OSERDES:OSERDES_V (architecture):
	streams: 1, words: 1078
UNISIM.SELFHEAL_OSERDESE1_VHD (entity):
	streams: 9, words: 127
UNISIM.SELFHEAL_OSERDESE1_VHD:SELFHEAL_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 545
UNISIM.PLG_OSERDESE1_VHD (entity):
	streams: 11, words: 400
UNISIM.PLG_OSERDESE1_VHD:PLG_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 1336
UNISIM.RANK12D_OSERDESE1_VHD (entity):
	streams: 25, words: 769
UNISIM.RANK12D_OSERDESE1_VHD:RANK12D_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 3679
UNISIM.TRIF_OSERDESE1_VHD (entity):
	streams: 15, words: 379
UNISIM.TRIF_OSERDESE1_VHD:TRIF_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 2283
UNISIM.TXBUFFER_OSERDESE1_VHD (entity):
	streams: 22, words: 231
UNISIM.TXBUFFER_OSERDESE1_VHD:TXBUFFER_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 3478
UNISIM.FIFO_TDPIPE_OSERDESE1_VHD (entity):
	streams: 16, words: 697
UNISIM.FIFO_TDPIPE_OSERDESE1_VHD:FIFO_TDPIPE_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 1122
UNISIM.FIFO_RESET_OSERDESE1_VHD (entity):
	streams: 13, words: 159
UNISIM.FIFO_RESET_OSERDESE1_VHD:FIFO_RESET_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 1528
UNISIM.FIFO_ADDR_OSERDESE1_VHD (entity):
	streams: 14, words: 681
UNISIM.FIFO_ADDR_OSERDESE1_VHD:FIFO_ADDR_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 1150
UNISIM.IODLYCTRL_NPRE_OSERDESE1_VHD (entity):
	streams: 12, words: 151
UNISIM.IODLYCTRL_NPRE_OSERDESE1_VHD:IODLYCTRL_NPRE_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 609
UNISIM.DOUT_OSERDESE1_VHD (entity):
	streams: 14, words: 601
UNISIM.DOUT_OSERDESE1_VHD:DOUT_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 1269
UNISIM.TOUT_OSERDESE1_VHD (entity):
	streams: 12, words: 355
UNISIM.TOUT_OSERDESE1_VHD:TOUT_OSERDESE1_VHD_V (architecture):
	streams: 1, words: 2061
UNISIM.OSERDESE1 (entity):
	streams: 41, words: 1529
UNISIM.OSERDESE1:OSERDESE1_V (architecture):
	streams: 1, words: 2481
UNISIM.PHASER_REF (entity):
	streams: 7, words: 229
UNISIM.PHASER_REF:PHASER_REF_V (architecture):
	streams: 1, words: 3056
UNISIM.PLLE2_ADV (entity):
	streams: 56, words: 4316
UNISIM.PLLE2_ADV:PLLE2_ADV_V (architecture):
	streams: 8, words: 89032
UNISIM.PLLE2_BASE (entity):
	streams: 38, words: 2392
UNISIM.PLLE2_BASE:PLLE2_BASE_V (architecture):
	streams: 1, words: 2201
UNISIM.PLLE3_ADV (entity):
	streams: 41, words: 2730
UNISIM.PLLE3_ADV:PLLE3_ADV_V (architecture):
	streams: 10, words: 50441
UNISIM.PLLE3_BASE (entity):
	streams: 30, words: 1676
UNISIM.PLLE3_BASE:PLLE3_BASE_V (architecture):
	streams: 1, words: 1717
UNISIM.PS7 (entity):
	streams: 928, words: 90340
UNISIM.PS7:PS7_V (architecture):
	streams: 1, words: 210
UNISIM.PULLDOWN (entity):
	streams: 2, words: 123
UNISIM.PULLDOWN:PULLDOWN_V (architecture):
	streams: 1, words: 200
UNISIM.PULLUP (entity):
	streams: 2, words: 123
UNISIM.PULLUP:PULLUP_V (architecture):
	streams: 1, words: 200
UNISIM.RAM128X1D (entity):
	streams: 13, words: 857
UNISIM.RAM128X1D:RAM128X1D_V (architecture):
	streams: 1, words: 1596
UNISIM.RAM128X1S (entity):
	streams: 15, words: 350
UNISIM.RAM128X1S:RAM128X1S_V (architecture):
	streams: 1, words: 1333
UNISIM.RAM256X1D (entity):
	streams: 13, words: 841
UNISIM.RAM256X1D:RAM256X1D_V (architecture):
	streams: 1, words: 838
UNISIM.RAM256X1S (entity):
	streams: 10, words: 562
UNISIM.RAM256X1S:RAM256X1S_V (architecture):
	streams: 1, words: 1328
UNISIM.RAM32M (entity):
	streams: 36, words: 3980
UNISIM.RAM32M:RAM32M_V (architecture):
	streams: 1, words: 5894
UNISIM.RAM32M16 (entity):
	streams: 68, words: 7844
UNISIM.RAM32M16:RAM32M16_V (architecture):
	streams: 1, words: 5114
UNISIM.RAM32X1D (entity):
	streams: 19, words: 382
UNISIM.RAM32X1D:RAM32X1D_V (architecture):
	streams: 1, words: 1684
UNISIM.RAM32X1S (entity):
	streams: 13, words: 334
UNISIM.RAM32X1S:RAM32X1S_V (architecture):
	streams: 1, words: 1330
UNISIM.RAM512X1S (entity):
	streams: 10, words: 570
UNISIM.RAM512X1S:RAM512X1S_V (architecture):
	streams: 1, words: 605
UNISIM.RAM64M (entity):
	streams: 28, words: 1848
UNISIM.RAM64M:RAM64M_V (architecture):
	streams: 1, words: 4560
UNISIM.RAM64M8 (entity):
	streams: 52, words: 3565
UNISIM.RAM64M8:RAM64M8_V (architecture):
	streams: 1, words: 3192
UNISIM.RAM64X1D (entity):
	streams: 21, words: 398
UNISIM.RAM64X1D:RAM64X1D_V (architecture):
	streams: 1, words: 1594
UNISIM.RAM64X1S (entity):
	streams: 14, words: 342
UNISIM.RAM64X1S:RAM64X1S_V (architecture):
	streams: 1, words: 1330
UNISIM.RAM64X8SW (entity):
	streams: 27, words: 2013
UNISIM.RAM64X8SW:RAM64X8SW_V (architecture):
	streams: 1, words: 3243
UNISIM.RB18_INTERNAL_VHDL (entity):
	streams: 217, words: 30837
UNISIM.RB18_INTERNAL_VHDL:RB18_INTERNAL_VHDL_V (architecture):
	streams: 46, words: 658241
UNISIM.RAMB18E1 (entity):
	streams: 134, words: 18156
UNISIM.RAMB18E1:RAMB18E1_V (architecture):
	streams: 2, words: 47505
UNISIM.RAMB18E2 (entity):
	streams: 244, words: 19834
UNISIM.RAMB18E2:RAMB18E2_V (architecture):
	streams: 8, words: 84108
UNISIM.RB36_INTERNAL_VHDL (entity):
	streams: 217, words: 30837
UNISIM.RB36_INTERNAL_VHDL:RB36_INTERNAL_VHDL_V (architecture):
	streams: 46, words: 658241
UNISIM.RAMB36E1 (entity):
	streams: 222, words: 30886
UNISIM.RAMB36E1:RAMB36E1_V (architecture):
	streams: 2, words: 19935
UNISIM.RAMB36E2 (entity):
	streams: 404, words: 30106
UNISIM.RAMB36E2:RAMB36E2_V (architecture):
	streams: 10, words: 122679
UNISIM.RAMD32 (entity):
	streams: 18, words: 374
UNISIM.RAMD32:RAMD32_V (architecture):
	streams: 1, words: 1017
UNISIM.RAMD64E (entity):
	streams: 26, words: 664
UNISIM.RAMD64E:RAMD64E_V (architecture):
	streams: 1, words: 1550
UNISIM.RAMS32 (entity):
	streams: 13, words: 334
UNISIM.RAMS32:RAMS32_V (architecture):
	streams: 1, words: 789
UNISIM.RAMS64E (entity):
	streams: 20, words: 616
UNISIM.RAMS64E:RAMS64E_V (architecture):
	streams: 1, words: 1552
UNISIM.RAMS64E1 (entity):
	streams: 21, words: 624
UNISIM.RAMS64E1:RAMS64E1_V (architecture):
	streams: 1, words: 508
UNISIM.RIU_OR (entity):
	streams: 12, words: 1187
UNISIM.RIU_OR:RIU_OR_V (architecture):
	streams: 1, words: 2089
UNISIM.SIM_CONFIGE2 (entity):
	streams: 15, words: 1393
UNISIM.SIM_CONFIGE2:SIM_CONFIGE2_V (architecture):
	streams: 7, words: 80767
UNISIM.SIM_CONFIGE3 (entity):
	streams: 18, words: 1582
UNISIM.SIM_CONFIGE3:SIM_CONFIGE3_V (architecture):
	streams: 7, words: 81338
UNISIM.SRL16E (entity):
	streams: 11, words: 348
UNISIM.SRL16E:SRL16E_V (architecture):
	streams: 1, words: 1929
UNISIM.SRLC16E (entity):
	streams: 12, words: 362
UNISIM.SRLC16E:SRLC16E_V (architecture):
	streams: 1, words: 1957
UNISIM.SRLC32E (entity):
	streams: 10, words: 519
UNISIM.SRLC32E:SRLC32E_V (architecture):
	streams: 1, words: 1441
UNISIM.STARTUPE2 (entity):
	streams: 16, words: 415
UNISIM.STARTUPE2:STARTUPE2_V (architecture):
	streams: 6, words: 2910
UNISIM.STARTUPE3 (entity):
	streams: 23, words: 1236
UNISIM.STARTUPE3:STARTUPE3_V (architecture):
	streams: 6, words: 3223
UNISIM.SYSMONE1 (entity):
	streams: 112, words: 13980
UNISIM.SYSMONE1:SYSMONE1_V (architecture):
	streams: 16, words: 136271
UNISIM.USR_ACCESSE2 (entity):
	streams: 5, words: 398
UNISIM.USR_ACCESSE2:USR_ACCESSE2_V (architecture):
	streams: 1, words: 465
UNISIM.VCC (entity):
	streams: 2, words: 123
UNISIM.VCC:VCC_V (architecture):
	streams: 1, words: 200
UNISIM.XADC (entity):
	streams: 69, words: 8030
UNISIM.XADC:XADC_V (architecture):
	streams: 11, words: 97717
UNISIM.XORCY (entity):
	streams: 4, words: 87
UNISIM.XORCY:XORCY_V (architecture):
	streams: 1, words: 200
UNISIM.ZHOLD_DELAY (entity):
	streams: 7, words: 465
UNISIM.ZHOLD_DELAY:ZHOLD_DELAY_V (architecture):
	streams: 1, words: 485
UNISIM.BUFG_PS (entity):
	streams: 5, words: 387
UNISIM.BUFG_PS:BUFG_PS_V (architecture):
	streams: 1, words: 5732
UNISIM.FRAME_ECCE4 (entity):
	streams: 12, words: 703
UNISIM.FRAME_ECCE4:FRAME_ECCE4_V (architecture):
	streams: 1, words: 200
UNISIM.IBUFDS_DPHY (entity):
	streams: 11, words: 518
UNISIM.IBUFDS_DPHY:IBUFDS_DPHY_V (architecture):
	streams: 1, words: 6025
UNISIM.IBUFDS_GTE4 (entity):
	streams: 11, words: 428
UNISIM.IBUFDS_GTE4:IBUFDS_GTE4_V (architecture):
	streams: 1, words: 749
UNISIM.OBUFDS_DPHY (entity):
	streams: 9, words: 276
UNISIM.OBUFDS_DPHY:OBUFDS_DPHY_V (architecture):
	streams: 1, words: 557
UNISIM.OBUFDS_GTE4 (entity):
	streams: 8, words: 291
UNISIM.OBUFDS_GTE4:OBUFDS_GTE4_V (architecture):
	streams: 1, words: 554
UNISIM.OBUFDS_GTE4_ADV (entity):
	streams: 11, words: 827
UNISIM.OBUFDS_GTE4_ADV:OBUFDS_GTE4_ADV_V (architecture):
	streams: 1, words: 1005
UNISIM.SYSMONE4 (entity):
	streams: 182, words: 12784
UNISIM.SYSMONE4:SYSMONE4_V (architecture):
	streams: 24, words: 183894
UNISIM.URAM288 (entity):
	streams: 133, words: 13019
UNISIM.URAM288:URAM288_V (architecture):
	streams: 5, words: 44859
UNISIM.URAM288_BASE (entity):
	streams: 63, words: 5996
UNISIM.URAM288_BASE:URAM288_BASE_V (architecture):
	streams: 5, words: 36641
UNISIM.MMCME4_ADV (entity):
	streams: 90, words: 6449
UNISIM.MMCME4_ADV:MMCME4_ADV_V (architecture):
	streams: 11, words: 111106
UNISIM.MMCME4_BASE (entity):
	streams: 52, words: 3144
UNISIM.MMCME4_BASE:MMCME4_BASE_V (architecture):
	streams: 1, words: 2201
UNISIM.PLLE4_ADV (entity):
	streams: 41, words: 2730
UNISIM.PLLE4_ADV:PLLE4_ADV_V (architecture):
	streams: 10, words: 50441
UNISIM.PLLE4_BASE (entity):
	streams: 30, words: 1676
UNISIM.PLLE4_BASE:PLLE4_BASE_V (architecture):
	streams: 1, words: 1717
UNISIM.VCU (entity):
	streams: 345, words: 35251
UNISIM.VCU:VCU_V (architecture):
	streams: 1, words: 28397
UNISIM.AND2B1 (entity):
	streams: 4, words: 87
UNISIM.AND2B1:AND2B1_V (architecture):
	streams: 1, words: 426
UNISIM.DSP48 (entity):
	streams: 50, words: 4386
UNISIM.DSP48:DSP48_V (architecture):
	streams: 5, words: 7332
UNISIM.FDC (entity):
	streams: 6, words: 162
UNISIM.FDC:FDC_V (architecture):
	streams: 1, words: 348
UNISIM.FDCPE (entity):
	streams: 11, words: 379
UNISIM.FDCPE:FDCPE_V (architecture):
	streams: 1, words: 488
UNISIM.FRAME_ECC_VIRTEX6 (entity):
	streams: 15, words: 1569
UNISIM.FRAME_ECC_VIRTEX6:FRAME_ECC_VIRTEX6_V (architecture):
	streams: 1, words: 1563
UNISIM.IBUFGDS_BLVDS_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_BLVDS_25:IBUFGDS_BLVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_CTT (entity):
	streams: 3, words: 79
UNISIM.IBUF_CTT:IBUF_CTT_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_GTL_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_GTL_DCI:IBUF_GTL_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_II (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_II:IOBUF_HSTL_II_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_I_18 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_I_18:IOBUF_HSTL_I_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_F_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_F_8:IOBUF_LVCMOS18_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_S_24 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_S_24:IOBUF_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.LDC (entity):
	streams: 6, words: 162
UNISIM.LDC:LDC_V (architecture):
	streams: 1, words: 348
UNISIM.LUT5_L (entity):
	streams: 8, words: 259
UNISIM.LUT5_L:LUT5_L_V (architecture):
	streams: 1, words: 330
UNISIM.LUT6_D (entity):
	streams: 10, words: 278
UNISIM.LUT6_D:LUT6_D_V (architecture):
	streams: 1, words: 330
UNISIM.MULT18X18 (entity):
	streams: 7, words: 980
UNISIM.MULT18X18:MULT18X18_V (architecture):
	streams: 1, words: 5376
UNISIM.MULT18X18S (entity):
	streams: 10, words: 1004
UNISIM.MULT18X18S:MULT18X18S_V (architecture):
	streams: 1, words: 5313
UNISIM.NOR5B5 (entity):
	streams: 7, words: 111
UNISIM.NOR5B5:NOR5B5_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_F_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_F_16:OBUFT_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_F_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_F_2:OBUFT_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_III (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_III:OBUFT_HSTL_III_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_S_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_S_4:OBUFT_LVCMOS15_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25:OBUFT_LVCMOS25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_F_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_F_8:OBUFT_LVTTL_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_IV (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_IV:OBUF_HSTL_IV_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_IV_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_IV_DCI:OBUF_HSTL_IV_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS12:OBUF_LVCMOS12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_S_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_S_2:OBUF_LVCMOS15_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_S_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_S_12:OBUF_LVTTL_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_S_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_S_4:OBUF_LVTTL_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL2_II (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL2_II:OBUF_SSTL2_II_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL2_I_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL2_I_DCI:OBUF_SSTL2_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL3_I (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL3_I:OBUF_SSTL3_I_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_S_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_S_12:OBUF_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_S_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_S_4:OBUF_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16BWE_S18_S9 (entity):
	streams: 109, words: 15806
UNISIM.RAMB16BWE_S18_S9:RAMB16BWE_S18_S9_V (architecture):
	streams: 1, words: 5575
UNISIM.RAMB16_S2_S18 (entity):
	streams: 104, words: 15008
UNISIM.RAMB16_S2_S18:RAMB16_S2_S18_V (architecture):
	streams: 1, words: 4538
UNISIM.RAMB16_S9 (entity):
	streams: 90, words: 13440
UNISIM.RAMB16_S9:RAMB16_S9_V (architecture):
	streams: 1, words: 4701
UNISIM.RAMB18 (entity):
	streams: 120, words: 16918
UNISIM.RAMB18:RAMB18_V (architecture):
	streams: 1, words: 3355
UNISIM.XNOR4 (entity):
	streams: 6, words: 103
UNISIM.XNOR4:XNOR4_V (architecture):
	streams: 1, words: 435
UNISIM.XOR3 (entity):
	streams: 5, words: 95
UNISIM.XOR3:XOR3_V (architecture):
	streams: 1, words: 429
UNISIM.AND2 (entity):
	streams: 4, words: 87
UNISIM.AND2:AND2_V (architecture):
	streams: 1, words: 426
UNISIM.IBUF_HSTL_I_18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_I_18:IBUF_HSTL_I_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS12_S_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS12_S_2:IOBUF_LVCMOS12_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVDCI_DV2_33 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVDCI_DV2_33:IOBUF_LVDCI_DV2_33_V (architecture):
	streams: 1, words: 330
UNISIM.LUT1_L (entity):
	streams: 4, words: 227
UNISIM.LUT1_L:LUT1_L_V (architecture):
	streams: 1, words: 330
UNISIM.MUXF6 (entity):
	streams: 5, words: 95
UNISIM.MUXF6:MUXF6_V (architecture):
	streams: 1, words: 429
UNISIM.NAND2B2 (entity):
	streams: 4, words: 87
UNISIM.NAND2B2:NAND2B2_V (architecture):
	streams: 1, words: 426
UNISIM.NAND3 (entity):
	streams: 5, words: 95
UNISIM.NAND3:NAND3_V (architecture):
	streams: 1, words: 429
UNISIM.NAND4B3 (entity):
	streams: 6, words: 103
UNISIM.NAND4B3:NAND4B3_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_F_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_F_4:OBUFT_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_II (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_II:OBUFT_HSTL_II_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_III_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_III_DCI:OBUFT_HSTL_III_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS12_F_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS12_F_4:OBUFT_LVCMOS12_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_S_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_S_12:OBUFT_LVCMOS15_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_S_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_S_6:OBUFT_LVCMOS15_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_S_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_S_8:OBUFT_LVCMOS25_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_S_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_S_16:OBUFT_LVTTL_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS12_F_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS12_F_2:OBUF_LVCMOS12_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_S_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_S_4:OBUF_LVCMOS15_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_F_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_F_2:OBUF_LVCMOS18_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_F_24 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_F_24:OBUF_LVCMOS25_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_S_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_S_6:OBUF_LVCMOS25_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVDS (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVDS:OBUF_LVDS_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL:OBUF_LVTTL_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_S_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_S_6:OBUF_LVTTL_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL18_II_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL18_II_DCI:OBUF_SSTL18_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OR4B4 (entity):
	streams: 6, words: 103
UNISIM.OR4B4:OR4B4_V (architecture):
	streams: 1, words: 435
UNISIM.PLL_ADV (entity):
	streams: 71, words: 6166
UNISIM.PLL_ADV:PLL_ADV_V (architecture):
	streams: 3, words: 3548
UNISIM.STARTUP_SPARTAN6 (entity):
	streams: 8, words: 119
UNISIM.STARTUP_SPARTAN6:STARTUP_SPARTAN6_V (architecture):
	streams: 1, words: 441
UNISIM.AND3B1 (entity):
	streams: 5, words: 95
UNISIM.AND3B1:AND3B1_V (architecture):
	streams: 1, words: 429
UNISIM.AND5B2 (entity):
	streams: 7, words: 111
UNISIM.AND5B2:AND5B2_V (architecture):
	streams: 1, words: 435
UNISIM.BSCAN_VIRTEX6 (entity):
	streams: 14, words: 872
UNISIM.BSCAN_VIRTEX6:BSCAN_VIRTEX6_V (architecture):
	streams: 1, words: 330
UNISIM.DCM (entity):
	streams: 37, words: 3310
UNISIM.DCM:DCM_V (architecture):
	streams: 1, words: 1329
UNISIM.FD (entity):
	streams: 5, words: 154
UNISIM.FD:FD_V (architecture):
	streams: 1, words: 362
UNISIM.FDRE_1 (entity):
	streams: 7, words: 170
UNISIM.FDRE_1:FDRE_1_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_CTT (entity):
	streams: 3, words: 79
UNISIM.IBUFG_CTT:IBUFG_CTT_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_GTLP (entity):
	streams: 3, words: 79
UNISIM.IBUFG_GTLP:IBUFG_GTLP_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_II_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_II_DCI:IBUFG_HSTL_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVDCI_DV2_33 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVDCI_DV2_33:IBUFG_LVDCI_DV2_33_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_II_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_II_DCI:IBUF_HSTL_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_PCIX66_3 (entity):
	streams: 3, words: 79
UNISIM.IBUF_PCIX66_3:IBUF_PCIX66_3_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS12_F_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS12_F_2:IOBUF_LVCMOS12_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_F_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_F_16:IOBUF_LVCMOS15_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_F_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_F_2:IOBUF_LVCMOS18_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.IODELAY (entity):
	streams: 17, words: 936
UNISIM.IODELAY:IODELAY_V (architecture):
	streams: 7, words: 6430
UNISIM.LUT6_L (entity):
	streams: 9, words: 270
UNISIM.LUT6_L:LUT6_L_V (architecture):
	streams: 1, words: 330
UNISIM.MUXF5_L (entity):
	streams: 5, words: 95
UNISIM.MUXF5_L:MUXF5_L_V (architecture):
	streams: 1, words: 429
UNISIM.NOR4B4 (entity):
	streams: 6, words: 103
UNISIM.NOR4B4:NOR4B4_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFDS_LDT_25 (entity):
	streams: 4, words: 87
UNISIM.OBUFDS_LDT_25:OBUFDS_LDT_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_F_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_F_6:OBUFT_LVCMOS15_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVDCI_25 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVDCI_25:OBUFT_LVDCI_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_S_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_S_8:OBUFT_LVTTL_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_GTL_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_GTL_DCI:OBUF_GTL_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_F_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_F_4:OBUF_LVCMOS15_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_F_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_F_12:OBUF_LVTTL_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_F_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_F_6:OBUF_LVTTL_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL3_II (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL3_II:OBUF_SSTL3_II_V (architecture):
	streams: 1, words: 330
UNISIM.RAM64X1S_1 (entity):
	streams: 14, words: 342
UNISIM.RAM64X1S_1:RAM64X1S_1_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16BWER (entity):
	streams: 125, words: 17720
UNISIM.RAMB16BWER:RAMB16BWER_V (architecture):
	streams: 3, words: 19874
UNISIM.DCM_PS (entity):
	streams: 36, words: 2323
UNISIM.DCM_PS:DCM_PS_V (architecture):
	streams: 1, words: 996
UNISIM.FDP (entity):
	streams: 6, words: 171
UNISIM.FDP:FDP_V (architecture):
	streams: 1, words: 348
UNISIM.IBUFG_HSTL_III (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_III:IBUFG_HSTL_III_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVCMOS25 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVCMOS25:IBUFG_LVCMOS25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVCMOS33 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVCMOS33:IBUF_LVCMOS33_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_IV (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_IV:IOBUF_HSTL_IV_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_F_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_F_8:IOBUF_LVCMOS25_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_F_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_F_12:IOBUF_LVTTL_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_S_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_S_8:IOBUF_LVTTL_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_S_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_S_4:IOBUF_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.LDE (entity):
	streams: 6, words: 162
UNISIM.LDE:LDE_V (architecture):
	streams: 1, words: 348
UNISIM.NOR4B1 (entity):
	streams: 6, words: 103
UNISIM.NOR4B1:NOR4B1_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_HSTL_I_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_I_DCI:OBUFT_HSTL_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS12_S_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS12_S_2:OBUFT_LVCMOS12_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_F_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_F_12:OBUF_LVCMOS15_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_S_24 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_S_24:OBUF_LVCMOS25_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_F_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_F_6:OBUF_LVCMOS33_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OR2 (entity):
	streams: 4, words: 87
UNISIM.OR2:OR2_V (architecture):
	streams: 1, words: 426
UNISIM.OR3B1 (entity):
	streams: 5, words: 95
UNISIM.OR3B1:OR3B1_V (architecture):
	streams: 1, words: 429
UNISIM.RAM16X1S (entity):
	streams: 12, words: 323
UNISIM.RAM16X1S:RAM16X1S_V (architecture):
	streams: 1, words: 532
UNISIM.XOR2 (entity):
	streams: 4, words: 87
UNISIM.XOR2:XOR2_V (architecture):
	streams: 1, words: 426
UNISIM.DSP48E (entity):
	streams: 83, words: 7640
UNISIM.DSP48E:DSP48E_V (architecture):
	streams: 5, words: 9679
UNISIM.FDE (entity):
	streams: 6, words: 162
UNISIM.FDE:FDE_V (architecture):
	streams: 1, words: 348
UNISIM.IBUFDS_BLVDS_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_BLVDS_25:IBUFDS_BLVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFDS_LVDSEXT_33_DCI (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LVDSEXT_33_DCI:IBUFDS_LVDSEXT_33_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG (entity):
	streams: 7, words: 631
UNISIM.IBUFG:IBUFG_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFGDS_LVDSEXT_33 (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LVDSEXT_33:IBUFGDS_LVDSEXT_33_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_IV (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_IV:IBUFG_HSTL_IV_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_AGP (entity):
	streams: 3, words: 79
UNISIM.IBUF_AGP:IBUF_AGP_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL3_II_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL3_II_DCI:IBUF_SSTL3_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IDDR2 (entity):
	streams: 13, words: 749
UNISIM.IDDR2:IDDR2_V (architecture):
	streams: 3, words: 2668
UNISIM.IDELAY (entity):
	streams: 9, words: 335
UNISIM.IDELAY:IDELAY_V (architecture):
	streams: 3, words: 2604
UNISIM.IOBUF_HSTL_III (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_III:IOBUF_HSTL_III_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS12_S_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS12_S_8:IOBUF_LVCMOS12_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_F_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_F_6:IOBUF_LVCMOS15_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18:IOBUF_LVCMOS18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25:IOBUF_LVCMOS25_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_SSTL3_I (entity):
	streams: 5, words: 95
UNISIM.IOBUF_SSTL3_I:IOBUF_SSTL3_I_V (architecture):
	streams: 1, words: 330
UNISIM.LUT1_D (entity):
	streams: 5, words: 235
UNISIM.LUT1_D:LUT1_D_V (architecture):
	streams: 1, words: 330
UNISIM.MMCM_ADV (entity):
	streams: 79, words: 5632
UNISIM.MMCM_ADV:MMCM_ADV_V (architecture):
	streams: 1, words: 1053
UNISIM.MULT18X18SIO (entity):
	streams: 22, words: 2026
UNISIM.MULT18X18SIO:MULT18X18SIO_V (architecture):
	streams: 1, words: 5264
UNISIM.NAND5B1 (entity):
	streams: 7, words: 111
UNISIM.NAND5B1:NAND5B1_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_LVCMOS18_S_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_S_16:OBUFT_LVCMOS18_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_S_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_S_6:OBUFT_LVCMOS33_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVDCI_18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVDCI_18:OBUFT_LVDCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVDCI_DV2_33 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVDCI_DV2_33:OBUFT_LVDCI_DV2_33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_II_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_II_DCI:OBUF_HSTL_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_F_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_F_8:OBUF_LVCMOS18_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS2:OBUF_LVCMOS2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_S_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_S_4:OBUF_LVCMOS33_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.ODDR2 (entity):
	streams: 12, words: 679
UNISIM.ODDR2:ODDR2_V (architecture):
	streams: 3, words: 2668
UNISIM.OR5B2 (entity):
	streams: 7, words: 111
UNISIM.OR5B2:OR5B2_V (architecture):
	streams: 1, words: 435
UNISIM.RAM16X2S (entity):
	streams: 16, words: 471
UNISIM.RAM16X2S:RAM16X2S_V (architecture):
	streams: 1, words: 734
UNISIM.RAMB16BWE_S36_S36 (entity):
	streams: 110, words: 16232
UNISIM.RAMB16BWE_S36_S36:RAMB16BWE_S36_S36_V (architecture):
	streams: 1, words: 14702
UNISIM.RAMB16BWE_S36_S9 (entity):
	streams: 109, words: 15864
UNISIM.RAMB16BWE_S36_S9:RAMB16BWE_S36_S9_V (architecture):
	streams: 1, words: 15688
UNISIM.RAMB16_S4_S36 (entity):
	streams: 104, words: 15056
UNISIM.RAMB16_S4_S36:RAMB16_S4_S36_V (architecture):
	streams: 1, words: 13672
UNISIM.AND5B5 (entity):
	streams: 7, words: 111
UNISIM.AND5B5:AND5B5_V (architecture):
	streams: 1, words: 435
UNISIM.FDCP (entity):
	streams: 10, words: 371
UNISIM.FDCP:FDCP_V (architecture):
	streams: 1, words: 530
UNISIM.FDE_1 (entity):
	streams: 6, words: 162
UNISIM.FDE_1:FDE_1_V (architecture):
	streams: 1, words: 348
UNISIM.IBUFG_SSTL3_I (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL3_I:IBUFG_SSTL3_I_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_II_DCI (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_II_DCI:IOBUF_HSTL_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.NOR3B1 (entity):
	streams: 5, words: 95
UNISIM.NOR3B1:NOR3B1_V (architecture):
	streams: 1, words: 429
UNISIM.NOR5B2 (entity):
	streams: 7, words: 111
UNISIM.NOR5B2:NOR5B2_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_HSTL_IV_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_IV_DCI:OBUFT_HSTL_IV_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_S_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_S_6:OBUFT_LVCMOS25_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_AGP (entity):
	streams: 3, words: 79
UNISIM.OBUF_AGP:OBUF_AGP_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_F_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_F_16:OBUF_LVCMOS33_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16_S18_S36 (entity):
	streams: 108, words: 15640
UNISIM.RAMB16_S18_S36:RAMB16_S18_S36_V (architecture):
	streams: 1, words: 14135
UNISIM.ROM256X1 (entity):
	streams: 11, words: 292
UNISIM.ROM256X1:ROM256X1_V (architecture):
	streams: 1, words: 1703
UNISIM.FDRSE (entity):
	streams: 13, words: 519
UNISIM.FDRSE:FDRSE_V (architecture):
	streams: 1, words: 525
UNISIM.FDS (entity):
	streams: 6, words: 171
UNISIM.FDS:FDS_V (architecture):
	streams: 1, words: 348
UNISIM.FIFO36_72 (entity):
	streams: 36, words: 3152
UNISIM.FIFO36_72:FIFO36_72_V (architecture):
	streams: 1, words: 2949
UNISIM.GTPA1_DUAL (entity):
	streams: 533, words: 51137
UNISIM.GTPA1_DUAL:GTPA1_DUAL_V (architecture):
	streams: 1, words: 200
UNISIM.IBUFDS_LVDS_33_DCI (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LVDS_33_DCI:IBUFDS_LVDS_33_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFDS_LVPECL_33 (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LVPECL_33:IBUFDS_LVPECL_33_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFGDS_LVPECL_33 (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LVPECL_33:IBUFGDS_LVPECL_33_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVDS (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVDS:IBUFG_LVDS_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_II_18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_II_18:IBUF_HSTL_II_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVCMOS2 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVCMOS2:IBUF_LVCMOS2_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_PCI33_3 (entity):
	streams: 3, words: 79
UNISIM.IBUF_PCI33_3:IBUF_PCI33_3_V (architecture):
	streams: 1, words: 330
UNISIM.ICAP_VIRTEX4 (entity):
	streams: 10, words: 887
UNISIM.ICAP_VIRTEX4:ICAP_VIRTEX4_V (architecture):
	streams: 1, words: 989
UNISIM.IOBUF_CTT (entity):
	streams: 5, words: 95
UNISIM.IOBUF_CTT:IOBUF_CTT_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_S_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_S_8:IOBUF_LVCMOS18_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_S_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_S_12:IOBUF_LVTTL_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.MUXF6_D (entity):
	streams: 6, words: 103
UNISIM.MUXF6_D:MUXF6_D_V (architecture):
	streams: 1, words: 429
UNISIM.NAND3B3 (entity):
	streams: 5, words: 95
UNISIM.NAND3B3:NAND3B3_V (architecture):
	streams: 1, words: 429
UNISIM.NAND5B4 (entity):
	streams: 7, words: 111
UNISIM.NAND5B4:NAND5B4_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFTDS_LVDSEXT_33 (entity):
	streams: 5, words: 95
UNISIM.OBUFTDS_LVDSEXT_33:OBUFTDS_LVDSEXT_33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFTDS_LVDS_33 (entity):
	streams: 5, words: 95
UNISIM.OBUFTDS_LVDS_33:OBUFTDS_LVDS_33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS12:OBUFT_LVCMOS12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_S_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_S_2:OBUFT_LVCMOS18_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_F_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_F_8:OBUFT_LVCMOS25_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_S_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_S_12:OBUFT_LVCMOS25_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_F_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_F_16:OBUFT_LVCMOS33_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_PCIX (entity):
	streams: 4, words: 87
UNISIM.OBUFT_PCIX:OBUFT_PCIX_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL2_II (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL2_II:OBUFT_SSTL2_II_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_S_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_S_2:OBUFT_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_GTLP_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_GTLP_DCI:OBUF_GTLP_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS12_F_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS12_F_8:OBUF_LVCMOS12_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_S_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_S_12:OBUF_LVCMOS15_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_F_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_F_16:OBUF_LVCMOS18_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_F_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_F_12:OBUF_LVCMOS25_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_F_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_F_6:OBUF_LVCMOS25_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_S_24 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_S_24:OBUF_LVTTL_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_PCI33_3 (entity):
	streams: 3, words: 79
UNISIM.OBUF_PCI33_3:OBUF_PCI33_3_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL18_I (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL18_I:OBUF_SSTL18_I_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_S_24 (entity):
	streams: 3, words: 79
UNISIM.OBUF_S_24:OBUF_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_S_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_S_6:OBUF_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OR5 (entity):
	streams: 7, words: 111
UNISIM.OR5:OR5_V (architecture):
	streams: 1, words: 435
UNISIM.XOR5 (entity):
	streams: 7, words: 111
UNISIM.XOR5:XOR5_V (architecture):
	streams: 1, words: 435
UNISIM.AND4B1 (entity):
	streams: 6, words: 103
UNISIM.AND4B1:AND4B1_V (architecture):
	streams: 1, words: 435
UNISIM.BUFIO2 (entity):
	streams: 9, words: 381
UNISIM.BUFIO2:BUFIO2_V (architecture):
	streams: 1, words: 200
UNISIM.IBUFG_HSTL_III_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_III_DCI:IBUFG_HSTL_III_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVCMOS18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVCMOS18:IBUFG_LVCMOS18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_PCI33_3 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_PCI33_3:IBUFG_PCI33_3_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_GTL_DCI (entity):
	streams: 5, words: 95
UNISIM.IOBUF_GTL_DCI:IOBUF_GTL_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_S_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_S_16:IOBUF_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.LUT2_D (entity):
	streams: 6, words: 243
UNISIM.LUT2_D:LUT2_D_V (architecture):
	streams: 1, words: 330
UNISIM.MUXF6_L (entity):
	streams: 5, words: 95
UNISIM.MUXF6_L:MUXF6_L_V (architecture):
	streams: 1, words: 429
UNISIM.NOR5B4 (entity):
	streams: 7, words: 111
UNISIM.NOR5B4:NOR5B4_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_LVCMOS25_F_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_F_12:OBUFT_LVCMOS25_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16_S4_S4 (entity):
	streams: 92, words: 13132
UNISIM.RAMB16_S4_S4:RAMB16_S4_S4_V (architecture):
	streams: 1, words: 5897
UNISIM.RAMB16_S9_S36 (entity):
	streams: 108, words: 15598
UNISIM.RAMB16_S9_S36:RAMB16_S9_S36_V (architecture):
	streams: 1, words: 14135
UNISIM.BSCAN_VIRTEX4 (entity):
	streams: 10, words: 619
UNISIM.BSCAN_VIRTEX4:BSCAN_VIRTEX4_V (architecture):
	streams: 1, words: 385
UNISIM.FDCE_1 (entity):
	streams: 7, words: 170
UNISIM.FDCE_1:FDCE_1_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFDS_LVDS_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LVDS_25:IBUFDS_LVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL3_I_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL3_I_DCI:IBUFG_SSTL3_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_I (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_I:IBUF_HSTL_I_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_II_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_II_DCI_18:IBUF_HSTL_II_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_IV_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_IV_DCI_18:IBUF_HSTL_IV_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVCMOS12 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVCMOS12:IBUF_LVCMOS12_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVDCI_18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVDCI_18:IBUF_LVDCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVDCI_DV2_18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVDCI_DV2_18:IBUF_LVDCI_DV2_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_F_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_F_2:IOBUF_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_S_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_S_2:IOBUF_LVCMOS15_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33:IOBUF_LVCMOS33_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_F_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_F_12:IOBUF_LVCMOS33_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_F_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_F_4:IOBUF_LVCMOS33_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_S_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_S_8:IOBUF_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.NAND3B1 (entity):
	streams: 5, words: 95
UNISIM.NAND3B1:NAND3B1_V (architecture):
	streams: 1, words: 429
UNISIM.NAND5B2 (entity):
	streams: 7, words: 111
UNISIM.NAND5B2:NAND5B2_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_HSTL_I (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_I:OBUFT_HSTL_I_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS12_S_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS12_S_6:OBUFT_LVCMOS12_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_F_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_F_4:OBUFT_LVCMOS15_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS2:OBUFT_LVCMOS2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_F_24 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_F_24:OBUFT_LVCMOS33_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVPECL (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVPECL:OBUFT_LVPECL_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_PCI33_3 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_PCI33_3:OBUFT_PCI33_3_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_CTT (entity):
	streams: 3, words: 79
UNISIM.OBUF_CTT:OBUF_CTT_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS12_S_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS12_S_4:OBUF_LVCMOS12_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_F_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_F_2:OBUF_LVCMOS15_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_F_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_F_4:OBUF_LVTTL_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16BWE_S36 (entity):
	streams: 91, words: 13808
UNISIM.RAMB16BWE_S36:RAMB16BWE_S36_V (architecture):
	streams: 1, words: 12823
UNISIM.RAMB16_S1 (entity):
	streams: 78, words: 11620
UNISIM.RAMB16_S1:RAMB16_S1_V (architecture):
	streams: 1, words: 4908
UNISIM.STARTUP_SPARTAN3A (entity):
	streams: 4, words: 243
UNISIM.STARTUP_SPARTAN3A:STARTUP_SPARTAN3A_V (architecture):
	streams: 1, words: 458
UNISIM.AND2B2 (entity):
	streams: 4, words: 87
UNISIM.AND2B2:AND2B2_V (architecture):
	streams: 1, words: 426
UNISIM.AND4 (entity):
	streams: 6, words: 103
UNISIM.AND4:AND4_V (architecture):
	streams: 1, words: 435
UNISIM.DCM_BASE (entity):
	streams: 30, words: 2001
UNISIM.DCM_BASE:DCM_BASE_V (architecture):
	streams: 1, words: 1064
UNISIM.DSP48A (entity):
	streams: 50, words: 4183
UNISIM.DSP48A:DSP48A_V (architecture):
	streams: 1, words: 200
UNISIM.FDRS (entity):
	streams: 11, words: 438
UNISIM.FDRS:FDRS_V (architecture):
	streams: 1, words: 492
UNISIM.IBUFG_HSTL_I_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_I_DCI:IBUFG_HSTL_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_PCI33_5 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_PCI33_5:IBUFG_PCI33_5_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_PCIX (entity):
	streams: 3, words: 79
UNISIM.IBUFG_PCIX:IBUFG_PCIX_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL18_I (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL18_I:IBUFG_SSTL18_I_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL2_II_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL2_II_DCI:IBUFG_SSTL2_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_III (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_III:IBUF_HSTL_III_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_III_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_III_DCI_18:IBUF_HSTL_III_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_F_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_F_8:IOBUF_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_GTLP_DCI (entity):
	streams: 5, words: 95
UNISIM.IOBUF_GTLP_DCI:IOBUF_GTLP_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_F_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_F_2:IOBUF_LVCMOS15_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_S_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_S_4:IOBUF_LVCMOS18_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_S_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_S_4:IOBUF_LVTTL_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_PCI66_3 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_PCI66_3:IOBUF_PCI66_3_V (architecture):
	streams: 1, words: 330
UNISIM.LUT3_L (entity):
	streams: 6, words: 243
UNISIM.LUT3_L:LUT3_L_V (architecture):
	streams: 1, words: 330
UNISIM.MUXF8_L (entity):
	streams: 5, words: 95
UNISIM.MUXF8_L:MUXF8_L_V (architecture):
	streams: 1, words: 330
UNISIM.NAND4B2 (entity):
	streams: 6, words: 103
UNISIM.NAND4B2:NAND4B2_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFTDS_BLVDS_25 (entity):
	streams: 5, words: 95
UNISIM.OBUFTDS_BLVDS_25:OBUFTDS_BLVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_AGP (entity):
	streams: 4, words: 87
UNISIM.OBUFT_AGP:OBUFT_AGP_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_GTLP (entity):
	streams: 4, words: 87
UNISIM.OBUFT_GTLP:OBUFT_GTLP_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_III_18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_III_18:OBUFT_HSTL_III_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_II_18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_II_18:OBUFT_HSTL_II_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_IV (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_IV:OBUFT_HSTL_IV_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33:OBUFT_LVCMOS33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_F_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_F_12:OBUFT_LVCMOS33_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL:OBUFT_LVTTL_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_F_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_F_16:OBUF_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_III_18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_III_18:OBUF_HSTL_III_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_III_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_III_DCI:OBUF_HSTL_III_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_IV_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_IV_DCI_18:OBUF_HSTL_IV_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.RAM16X1D (entity):
	streams: 17, words: 366
UNISIM.RAM16X1D:RAM16X1D_V (architecture):
	streams: 1, words: 553
UNISIM.RAM16X8S (entity):
	streams: 28, words: 1758
UNISIM.RAM16X8S:RAM16X8S_V (architecture):
	streams: 1, words: 1946
UNISIM.RAMB16_S4_S18 (entity):
	streams: 104, words: 14996
UNISIM.RAMB16_S4_S18:RAMB16_S4_S18_V (architecture):
	streams: 1, words: 4538
UNISIM.ROM16X1 (entity):
	streams: 7, words: 251
UNISIM.ROM16X1:ROM16X1_V (architecture):
	streams: 1, words: 330
UNISIM.XORCY_L (entity):
	streams: 4, words: 87
UNISIM.XORCY_L:XORCY_L_V (architecture):
	streams: 1, words: 330
UNISIM.AND4B3 (entity):
	streams: 6, words: 103
UNISIM.AND4B3:AND4B3_V (architecture):
	streams: 1, words: 435
UNISIM.CAPTURE_SPARTAN3A (entity):
	streams: 4, words: 155
UNISIM.CAPTURE_SPARTAN3A:CAPTURE_SPARTAN3A_V (architecture):
	streams: 3, words: 1138
UNISIM.FIFO36 (entity):
	streams: 31, words: 2689
UNISIM.FIFO36:FIFO36_V (architecture):
	streams: 1, words: 3581
UNISIM.IBUFDS_LVPECL_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LVPECL_25:IBUFDS_LVPECL_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFGDS_LVPECL_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LVPECL_25:IBUFGDS_LVPECL_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVDCI_DV2_18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVDCI_DV2_18:IBUFG_LVDCI_DV2_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_III_18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_III_18:IBUF_HSTL_III_18_V (architecture):
	streams: 1, words: 330
UNISIM.ICAP_SPARTAN3A (entity):
	streams: 9, words: 637
UNISIM.ICAP_SPARTAN3A:ICAP_SPARTAN3A_V (architecture):
	streams: 1, words: 1516
UNISIM.IOBUF_LVCMOS25_S_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_S_2:IOBUF_LVCMOS25_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_S_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_S_8:IOBUF_LVCMOS33_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_PCIX (entity):
	streams: 5, words: 95
UNISIM.IOBUF_PCIX:IOBUF_PCIX_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_SSTL18_I (entity):
	streams: 5, words: 95
UNISIM.IOBUF_SSTL18_I:IOBUF_SSTL18_I_V (architecture):
	streams: 1, words: 330
UNISIM.IODELAYE1 (entity):
	streams: 25, words: 1734
UNISIM.IODELAYE1:IODELAYE1_V (architecture):
	streams: 11, words: 9789
UNISIM.LD (entity):
	streams: 5, words: 154
UNISIM.LD:LD_V (architecture):
	streams: 1, words: 362
UNISIM.NAND5 (entity):
	streams: 7, words: 111
UNISIM.NAND5:NAND5_V (architecture):
	streams: 1, words: 435
UNISIM.NOR2B2 (entity):
	streams: 4, words: 87
UNISIM.NOR2B2:NOR2B2_V (architecture):
	streams: 1, words: 426
UNISIM.OBUFDS_LVDS_33 (entity):
	streams: 4, words: 87
UNISIM.OBUFDS_LVDS_33:OBUFDS_LVDS_33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFTDS_LVDSEXT_25 (entity):
	streams: 5, words: 95
UNISIM.OBUFTDS_LVDSEXT_25:OBUFTDS_LVDSEXT_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_F_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_F_6:OBUFT_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_S_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_S_2:OBUFT_LVCMOS33_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVDCI_DV2_18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVDCI_DV2_18:OBUFT_LVDCI_DV2_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_S_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_S_4:OBUFT_LVTTL_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL3_I (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL3_I:OBUFT_SSTL3_I_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_F_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_F_4:OBUF_LVCMOS18_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_S_24 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_S_24:OBUF_LVCMOS33_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVDCI_33 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVDCI_33:OBUF_LVDCI_33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_S_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_S_16:OBUF_LVTTL_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_S_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_S_8:OBUF_LVTTL_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OR4 (entity):
	streams: 6, words: 103
UNISIM.OR4:OR4_V (architecture):
	streams: 1, words: 435
UNISIM.OR5B1 (entity):
	streams: 7, words: 111
UNISIM.OR5B1:OR5B1_V (architecture):
	streams: 1, words: 435
UNISIM.RAMB16_S18_S18 (entity):
	streams: 108, words: 15580
UNISIM.RAMB16_S18_S18:RAMB16_S18_S18_V (architecture):
	streams: 1, words: 4091
UNISIM.FDSE_1 (entity):
	streams: 7, words: 179
UNISIM.FDSE_1:FDSE_1_V (architecture):
	streams: 1, words: 330
UNISIM.FDS_1 (entity):
	streams: 6, words: 171
UNISIM.FDS_1:FDS_1_V (architecture):
	streams: 1, words: 348
UNISIM.IBUFDS_LVDSEXT_33 (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LVDSEXT_33:IBUFDS_LVDSEXT_33_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVCMOS15 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVCMOS15:IBUFG_LVCMOS15_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_S_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_S_6:IOBUF_LVCMOS15_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_F_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_F_16:IOBUF_LVCMOS18_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_F_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_F_4:IOBUF_LVCMOS18_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVDCI_18 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVDCI_18:IOBUF_LVDCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVDCI_25 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVDCI_25:IOBUF_LVDCI_25_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_F_24 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_F_24:IOBUF_LVTTL_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.LDCP (entity):
	streams: 11, words: 438
UNISIM.LDCP:LDCP_V (architecture):
	streams: 1, words: 653
UNISIM.OBUFTDS_LDT_25 (entity):
	streams: 5, words: 95
UNISIM.OBUFTDS_LDT_25:OBUFTDS_LDT_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_F_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_F_12:OBUFT_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_F_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_F_8:OBUFT_LVCMOS15_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL2_I (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL2_I:OBUFT_SSTL2_I_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL3_II (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL3_II:OBUFT_SSTL3_II_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_III_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_III_DCI_18:OBUF_HSTL_III_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_I_18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_I_18:OBUF_HSTL_I_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_F_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_F_6:OBUF_LVCMOS15_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_S_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_S_8:OBUF_LVCMOS18_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_S_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_S_6:OBUF_LVCMOS33_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OR4B1 (entity):
	streams: 6, words: 103
UNISIM.OR4B1:OR4B1_V (architecture):
	streams: 1, words: 435
UNISIM.RAM32X1D_1 (entity):
	streams: 19, words: 382
UNISIM.RAM32X1D_1:RAM32X1D_1_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16BWE (entity):
	streams: 113, words: 16560
UNISIM.RAMB16BWE:RAMB16BWE_V (architecture):
	streams: 1, words: 18309
UNISIM.RAMB16_S1_S2 (entity):
	streams: 92, words: 13146
UNISIM.RAMB16_S1_S2:RAMB16_S1_S2_V (architecture):
	streams: 1, words: 5661
UNISIM.ROM32X1 (entity):
	streams: 8, words: 259
UNISIM.ROM32X1:ROM32X1_V (architecture):
	streams: 1, words: 330
UNISIM.ROM64X1 (entity):
	streams: 9, words: 270
UNISIM.ROM64X1:ROM64X1_V (architecture):
	streams: 1, words: 330
UNISIM.SRL16_1 (entity):
	streams: 9, words: 270
UNISIM.SRL16_1:SRL16_1_V (architecture):
	streams: 1, words: 354
UNISIM.USR_ACCESS_VIRTEX4 (entity):
	streams: 4, words: 390
UNISIM.USR_ACCESS_VIRTEX4:USR_ACCESS_VIRTEX4_V (architecture):
	streams: 1, words: 607
UNISIM.BSCAN_SPARTAN3 (entity):
	streams: 12, words: 723
UNISIM.BSCAN_SPARTAN3:BSCAN_SPARTAN3_V (architecture):
	streams: 1, words: 200
UNISIM.FDRSE_1 (entity):
	streams: 13, words: 519
UNISIM.FDRSE_1:FDRSE_1_V (architecture):
	streams: 1, words: 525
UNISIM.IBUFDS_LVDS_25_DCI (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LVDS_25_DCI:IBUFDS_LVDS_25_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFDS_ULVDS_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_ULVDS_25:IBUFDS_ULVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_II_18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_II_18:IBUFG_HSTL_II_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVDCI_33 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVDCI_33:IBUFG_LVDCI_33_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_GTLP_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_GTLP_DCI:IBUF_GTLP_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_IV_18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_IV_18:IBUF_HSTL_IV_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL18_I_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL18_I_DCI:IBUF_SSTL18_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_F_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_F_4:IOBUF_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_GTLP (entity):
	streams: 5, words: 95
UNISIM.IOBUF_GTLP:IOBUF_GTLP_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_II_18 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_II_18:IOBUF_HSTL_II_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_S_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_S_4:IOBUF_LVCMOS15_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_S_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_S_6:IOBUF_LVCMOS25_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_F_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_F_6:IOBUF_LVCMOS33_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVDS (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVDS:IOBUF_LVDS_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_F_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_F_2:IOBUF_LVTTL_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.LDE_1 (entity):
	streams: 6, words: 162
UNISIM.LDE_1:LDE_1_V (architecture):
	streams: 1, words: 348
UNISIM.OBUFT_HSTL_I_DCI_18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_I_DCI_18:OBUFT_HSTL_I_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS12_S_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS12_S_8:OBUFT_LVCMOS12_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15:OBUFT_LVCMOS15_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_S_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_S_8:OBUFT_LVCMOS18_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_S_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_S_16:OBUFT_LVCMOS33_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_F_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_F_2:OBUFT_LVTTL_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_F_24 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_F_24:OBUFT_LVTTL_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_PCI33_5 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_PCI33_5:OBUFT_PCI33_5_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_S_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_S_8:OBUFT_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_F_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_F_12:OBUF_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS12_S_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS12_S_6:OBUF_LVCMOS12_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_S_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_S_6:OBUF_LVCMOS18_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OR2B1 (entity):
	streams: 4, words: 87
UNISIM.OR2B1:OR2B1_V (architecture):
	streams: 1, words: 426
UNISIM.OR5B5 (entity):
	streams: 7, words: 111
UNISIM.OR5B5:OR5B5_V (architecture):
	streams: 1, words: 435
UNISIM.RAMB16_S1_S18 (entity):
	streams: 104, words: 14998
UNISIM.RAMB16_S1_S18:RAMB16_S1_S18_V (architecture):
	streams: 1, words: 4302
UNISIM.RAMB16_S2_S9 (entity):
	streams: 104, words: 14966
UNISIM.RAMB16_S2_S9:RAMB16_S2_S9_V (architecture):
	streams: 1, words: 5454
UNISIM.SRLC16E_1 (entity):
	streams: 11, words: 292
UNISIM.SRLC16E_1:SRLC16E_1_V (architecture):
	streams: 1, words: 393
UNISIM.AND4B4 (entity):
	streams: 6, words: 103
UNISIM.AND4B4:AND4B4_V (architecture):
	streams: 1, words: 435
UNISIM.AND5 (entity):
	streams: 7, words: 111
UNISIM.AND5:AND5_V (architecture):
	streams: 1, words: 435
UNISIM.CAPTURE_VIRTEX6 (entity):
	streams: 4, words: 155
UNISIM.CAPTURE_VIRTEX6:CAPTURE_VIRTEX6_V (architecture):
	streams: 3, words: 1138
UNISIM.FDR_1 (entity):
	streams: 6, words: 162
UNISIM.FDR_1:FDR_1_V (architecture):
	streams: 1, words: 348
UNISIM.IBUFG_GTL_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_GTL_DCI:IBUFG_GTL_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVTTL (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVTTL:IBUFG_LVTTL_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_PCI66_3 (entity):
	streams: 3, words: 79
UNISIM.IBUF_PCI66_3:IBUF_PCI66_3_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL18_II (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL18_II:IBUF_SSTL18_II_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15:IOBUF_LVCMOS15_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_S_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_S_16:IOBUF_LVCMOS18_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_S_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_S_2:IOBUF_LVCMOS18_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_S_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_S_12:IOBUF_LVCMOS25_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_S_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_S_16:IOBUF_LVCMOS33_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_S_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_S_6:IOBUF_LVCMOS33_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_S_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_S_2:IOBUF_LVTTL_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_S_24 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_S_24:IOBUF_LVTTL_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.KEY_CLEAR (entity):
	streams: 2, words: 71
UNISIM.KEY_CLEAR:KEY_CLEAR_V (architecture):
	streams: 1, words: 489
UNISIM.LDCPE_1 (entity):
	streams: 13, words: 519
UNISIM.LDCPE_1:LDCPE_1_V (architecture):
	streams: 1, words: 686
UNISIM.LDCP_1 (entity):
	streams: 11, words: 438
UNISIM.LDCP_1:LDCP_1_V (architecture):
	streams: 1, words: 653
UNISIM.LDP (entity):
	streams: 6, words: 171
UNISIM.LDP:LDP_V (architecture):
	streams: 1, words: 348
UNISIM.LDPE_1 (entity):
	streams: 7, words: 179
UNISIM.LDPE_1:LDPE_1_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFDS_LVPECL_33 (entity):
	streams: 4, words: 87
UNISIM.OBUFDS_LVPECL_33:OBUFDS_LVPECL_33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFTDS_LVPECL_33 (entity):
	streams: 5, words: 95
UNISIM.OBUFTDS_LVPECL_33:OBUFTDS_LVPECL_33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_III_DCI_18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_III_DCI_18:OBUFT_HSTL_III_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_II_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_II_DCI:OBUFT_HSTL_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_F_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_F_16:OBUFT_LVCMOS18_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_F_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_F_4:OBUFT_LVCMOS18_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_F_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_F_2:OBUFT_LVCMOS25_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_F_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_F_8:OBUFT_LVCMOS33_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVDCI_15 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVDCI_15:OBUFT_LVDCI_15_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_S_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_S_2:OBUFT_LVTTL_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_S_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_S_12:OBUFT_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_F_24 (entity):
	streams: 3, words: 79
UNISIM.OBUF_F_24:OBUF_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_F_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_F_8:OBUF_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_GTL (entity):
	streams: 3, words: 79
UNISIM.OBUF_GTL:OBUF_GTL_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_GTLP (entity):
	streams: 3, words: 79
UNISIM.OBUF_GTLP:OBUF_GTLP_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_F_24 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_F_24:OBUF_LVTTL_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_PCIX66_3 (entity):
	streams: 3, words: 79
UNISIM.OBUF_PCIX66_3:OBUF_PCIX66_3_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL18_I_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL18_I_DCI:OBUF_SSTL18_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL3_II_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL3_II_DCI:OBUF_SSTL3_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.RAM16X1S_1 (entity):
	streams: 12, words: 323
UNISIM.RAM16X1S_1:RAM16X1S_1_V (architecture):
	streams: 1, words: 532
UNISIM.RAMB16BWE_S18 (entity):
	streams: 91, words: 13750
UNISIM.RAMB16BWE_S18:RAMB16BWE_S18_V (architecture):
	streams: 1, words: 5483
UNISIM.STARTUP_VIRTEX4 (entity):
	streams: 9, words: 491
UNISIM.STARTUP_VIRTEX4:STARTUP_VIRTEX4_V (architecture):
	streams: 1, words: 390
UNISIM.SYSMON (entity):
	streams: 57, words: 6328
UNISIM.SYSMON:SYSMON_V (architecture):
	streams: 1, words: 3377
UNISIM.FDC_1 (entity):
	streams: 6, words: 162
UNISIM.FDC_1:FDC_1_V (architecture):
	streams: 1, words: 348
UNISIM.FDPE_1 (entity):
	streams: 7, words: 179
UNISIM.FDPE_1:FDPE_1_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFGDS_LVDSEXT_25_DCI (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LVDSEXT_25_DCI:IBUFGDS_LVDSEXT_25_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_GTLP_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_GTLP_DCI:IBUFG_GTLP_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVCMOS18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVCMOS18:IBUF_LVCMOS18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_GTL (entity):
	streams: 5, words: 95
UNISIM.IOBUF_GTL:IOBUF_GTL_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_II_DCI_18 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_II_DCI_18:IOBUF_HSTL_II_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_IV_DCI_18 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_IV_DCI_18:IOBUF_HSTL_IV_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_F_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_F_6:IOBUF_LVCMOS18_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_S_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_S_12:IOBUF_LVCMOS33_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_S_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_S_2:IOBUF_LVCMOS33_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVDCI_DV2_15 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVDCI_DV2_15:IOBUF_LVDCI_DV2_15_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVDCI_DV2_18 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVDCI_DV2_18:IOBUF_LVDCI_DV2_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVDCI_DV2_25 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVDCI_DV2_25:IOBUF_LVDCI_DV2_25_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_PCI33_5 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_PCI33_5:IOBUF_PCI33_5_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_SSTL2_II_DCI (entity):
	streams: 5, words: 95
UNISIM.IOBUF_SSTL2_II_DCI:IOBUF_SSTL2_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_S_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_S_12:IOBUF_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.MUXF5 (entity):
	streams: 5, words: 95
UNISIM.MUXF5:MUXF5_V (architecture):
	streams: 1, words: 429
UNISIM.NAND2 (entity):
	streams: 4, words: 87
UNISIM.NAND2:NAND2_V (architecture):
	streams: 1, words: 426
UNISIM.NOR3B2 (entity):
	streams: 5, words: 95
UNISIM.NOR3B2:NOR3B2_V (architecture):
	streams: 1, words: 429
UNISIM.OBUFDS_ULVDS_25 (entity):
	streams: 4, words: 87
UNISIM.OBUFDS_ULVDS_25:OBUFDS_ULVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_S_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_S_2:OBUFT_LVCMOS15_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_F_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_F_12:OBUFT_LVCMOS18_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_S_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_S_16:OBUFT_LVCMOS25_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_F_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_F_4:OBUFT_LVCMOS33_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVDCI_33 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVDCI_33:OBUFT_LVDCI_33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_S_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_S_12:OBUFT_LVTTL_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL2_II_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL2_II_DCI:OBUFT_SSTL2_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_F_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_F_4:OBUF_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_I (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_I:OBUF_HSTL_I_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_II (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_II:OBUF_HSTL_II_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_S_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_S_4:OBUF_LVCMOS18_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25:OBUF_LVCMOS25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_F_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_F_16:OBUF_LVCMOS25_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVPECL (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVPECL:OBUF_LVPECL_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL2_I (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL2_I:OBUF_SSTL2_I_V (architecture):
	streams: 1, words: 330
UNISIM.RAM16X1D_1 (entity):
	streams: 17, words: 366
UNISIM.RAM16X1D_1:RAM16X1D_1_V (architecture):
	streams: 1, words: 553
UNISIM.RAM32X4S (entity):
	streams: 25, words: 769
UNISIM.RAM32X4S:RAM32X4S_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16 (entity):
	streams: 127, words: 17372
UNISIM.RAMB16:RAMB16_V (architecture):
	streams: 1, words: 18617
UNISIM.RAMB16BWE_S18_S18 (entity):
	streams: 110, words: 16116
UNISIM.RAMB16BWE_S18_S18:RAMB16BWE_S18_S18_V (architecture):
	streams: 1, words: 3869
UNISIM.RAMB16_S4 (entity):
	streams: 78, words: 11618
UNISIM.RAMB16_S4:RAMB16_S4_V (architecture):
	streams: 1, words: 5144
UNISIM.IBUFDS_GTXE1 (entity):
	streams: 9, words: 406
UNISIM.IBUFDS_GTXE1:IBUFDS_GTXE1_V (architecture):
	streams: 1, words: 200
UNISIM.IBUFGDS_LVDSEXT_33_DCI (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LVDSEXT_33_DCI:IBUFGDS_LVDSEXT_33_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_II (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_II:IBUFG_HSTL_II_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_GTLP (entity):
	streams: 3, words: 79
UNISIM.IBUF_GTLP:IBUF_GTLP_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVDCI_25 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVDCI_25:IBUF_LVDCI_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVPECL (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVPECL:IBUF_LVPECL_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVTTL (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVTTL:IBUF_LVTTL_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL2_II (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL2_II:IBUF_SSTL2_II_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL3_I_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL3_I_DCI:IBUF_SSTL3_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.ICAP_VIRTEX5 (entity):
	streams: 10, words: 887
UNISIM.ICAP_VIRTEX5:ICAP_VIRTEX5_V (architecture):
	streams: 1, words: 989
UNISIM.IOBUF_LVCMOS12_S_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS12_S_6:IOBUF_LVCMOS12_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_S_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_S_16:IOBUF_LVCMOS25_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.LDP_1 (entity):
	streams: 6, words: 171
UNISIM.LDP_1:LDP_1_V (architecture):
	streams: 1, words: 348
UNISIM.LUT5_D (entity):
	streams: 9, words: 270
UNISIM.LUT5_D:LUT5_D_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_F_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_F_8:OBUFT_LVCMOS18_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_S_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_S_4:OBUFT_LVCMOS33_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVDCI_DV2_25 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVDCI_DV2_25:OBUF_LVDCI_DV2_25_V (architecture):
	streams: 1, words: 330
UNISIM.OR3B2 (entity):
	streams: 5, words: 95
UNISIM.OR3B2:OR3B2_V (architecture):
	streams: 1, words: 429
UNISIM.FDRS_1 (entity):
	streams: 11, words: 438
UNISIM.FDRS_1:FDRS_1_V (architecture):
	streams: 1, words: 492
UNISIM.IBUFG_HSTL_II_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_II_DCI_18:IBUFG_HSTL_II_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_I_18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_I_18:IBUFG_HSTL_I_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVDCI_15 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVDCI_15:IBUFG_LVDCI_15_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_PCI66_3 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_PCI66_3:IBUFG_PCI66_3_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_III_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_III_DCI:IBUF_HSTL_III_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVDCI_33 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVDCI_33:IBUF_LVDCI_33_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_F_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_F_8:IOBUF_LVCMOS15_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_S_24 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_S_24:IOBUF_LVCMOS25_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.LUT2_L (entity):
	streams: 5, words: 235
UNISIM.LUT2_L:LUT2_L_V (architecture):
	streams: 1, words: 330
UNISIM.LUT3_D (entity):
	streams: 7, words: 251
UNISIM.LUT3_D:LUT3_D_V (architecture):
	streams: 1, words: 330
UNISIM.MUXF7_L (entity):
	streams: 5, words: 95
UNISIM.MUXF7_L:MUXF7_L_V (architecture):
	streams: 1, words: 330
UNISIM.MUXF8_D (entity):
	streams: 6, words: 103
UNISIM.MUXF8_D:MUXF8_D_V (architecture):
	streams: 1, words: 330
UNISIM.NOR4B3 (entity):
	streams: 6, words: 103
UNISIM.NOR4B3:NOR4B3_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_LVTTL_F_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_F_16:OBUFT_LVTTL_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_PCIX66_3 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_PCIX66_3:OBUFT_PCIX66_3_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_S_24 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_S_24:OBUFT_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVDCI_DV2_33 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVDCI_DV2_33:OBUF_LVDCI_DV2_33_V (architecture):
	streams: 1, words: 330
UNISIM.PLL_BASE (entity):
	streams: 39, words: 2617
UNISIM.PLL_BASE:PLL_BASE_V (architecture):
	streams: 1, words: 595
UNISIM.RAMB16_S2_S36 (entity):
	streams: 104, words: 15068
UNISIM.RAMB16_S2_S36:RAMB16_S2_S36_V (architecture):
	streams: 1, words: 13672
UNISIM.RAMB16_S4_S9 (entity):
	streams: 104, words: 14954
UNISIM.RAMB16_S4_S9:RAMB16_S4_S9_V (architecture):
	streams: 1, words: 5454
UNISIM.RAMB18SDP (entity):
	streams: 99, words: 14519
UNISIM.RAMB18SDP:RAMB18SDP_V (architecture):
	streams: 1, words: 6981
UNISIM.AND5B4 (entity):
	streams: 7, words: 111
UNISIM.AND5B4:AND5B4_V (architecture):
	streams: 1, words: 435
UNISIM.BUFGMUX (entity):
	streams: 6, words: 457
UNISIM.BUFGMUX:BUFGMUX_V (architecture):
	streams: 1, words: 416
UNISIM.CAPTURE_SPARTAN3 (entity):
	streams: 4, words: 146
UNISIM.CAPTURE_SPARTAN3:CAPTURE_SPARTAN3_V (architecture):
	streams: 3, words: 1138
UNISIM.IBUFG_LVCMOS2 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVCMOS2:IBUFG_LVCMOS2_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL18_II_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL18_II_DCI:IBUFG_SSTL18_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVDCI_DV2_33 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVDCI_DV2_33:IBUF_LVDCI_DV2_33_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_PCI33_5 (entity):
	streams: 3, words: 79
UNISIM.IBUF_PCI33_5:IBUF_PCI33_5_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_PCIX (entity):
	streams: 3, words: 79
UNISIM.IBUF_PCIX:IBUF_PCIX_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_F_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_F_6:IOBUF_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS12:IOBUF_LVCMOS12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_F_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_F_2:IOBUF_LVCMOS25_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_F_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_F_16:IOBUF_LVCMOS33_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_F_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_F_8:IOBUF_LVCMOS33_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_SSTL2_II (entity):
	streams: 5, words: 95
UNISIM.IOBUF_SSTL2_II:IOBUF_SSTL2_II_V (architecture):
	streams: 1, words: 330
UNISIM.MUXF7_D (entity):
	streams: 6, words: 103
UNISIM.MUXF7_D:MUXF7_D_V (architecture):
	streams: 1, words: 330
UNISIM.NOR3B3 (entity):
	streams: 5, words: 95
UNISIM.NOR3B3:NOR3B3_V (architecture):
	streams: 1, words: 429
UNISIM.NOR4 (entity):
	streams: 6, words: 103
UNISIM.NOR4:NOR4_V (architecture):
	streams: 1, words: 435
UNISIM.NOR5B1 (entity):
	streams: 7, words: 111
UNISIM.NOR5B1:NOR5B1_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_CTT (entity):
	streams: 4, words: 87
UNISIM.OBUFT_CTT:OBUFT_CTT_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_S_24 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_S_24:OBUFT_LVCMOS25_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_F_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_F_2:OBUFT_LVCMOS33_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_F_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_F_4:OBUFT_LVTTL_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL18_I (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL18_I:OBUFT_SSTL18_I_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS12_S_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS12_S_8:OBUF_LVCMOS12_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33:OBUF_LVCMOS33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_S_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_S_12:OBUF_LVCMOS33_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_F_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_F_8:OBUF_LVTTL_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_PCI66_3 (entity):
	streams: 3, words: 79
UNISIM.OBUF_PCI66_3:OBUF_PCI66_3_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL18_II (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL18_II:OBUF_SSTL18_II_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB8BWER (entity):
	streams: 89, words: 11844
UNISIM.RAMB8BWER:RAMB8BWER_V (architecture):
	streams: 3, words: 9350
UNISIM.SRL32E (entity):
	streams: 8, words: 444
UNISIM.SRL32E:SRL32E_V (architecture):
	streams: 1, words: 531
UNISIM.STARTUP_SPARTAN3 (entity):
	streams: 4, words: 243
UNISIM.STARTUP_SPARTAN3:STARTUP_SPARTAN3_V (architecture):
	streams: 1, words: 458
UNISIM.TEMAC_SINGLE (entity):
	streams: 146, words: 8945
UNISIM.TEMAC_SINGLE:TEMAC_SINGLE_V (architecture):
	streams: 1, words: 200
UNISIM.XNOR3 (entity):
	streams: 5, words: 95
UNISIM.XNOR3:XNOR3_V (architecture):
	streams: 1, words: 429
UNISIM.AND3 (entity):
	streams: 5, words: 95
UNISIM.AND3:AND3_V (architecture):
	streams: 1, words: 429
UNISIM.AND4B2 (entity):
	streams: 6, words: 103
UNISIM.AND4B2:AND4B2_V (architecture):
	streams: 1, words: 435
UNISIM.DSP48A1 (entity):
	streams: 54, words: 4633
UNISIM.DSP48A1:DSP48A1_V (architecture):
	streams: 1, words: 200
UNISIM.FDP_1 (entity):
	streams: 6, words: 171
UNISIM.FDP_1:FDP_1_V (architecture):
	streams: 1, words: 348
UNISIM.FIFO18_36 (entity):
	streams: 30, words: 2594
UNISIM.FIFO18_36:FIFO18_36_V (architecture):
	streams: 1, words: 2520
UNISIM.IBUFG_HSTL_IV_18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_IV_18:IBUFG_HSTL_IV_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_IV_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_IV_DCI:IBUFG_HSTL_IV_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL18_I_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL18_I_DCI:IBUFG_SSTL18_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL2_I (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL2_I:IBUFG_SSTL2_I_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL2_I_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL2_I_DCI:IBUFG_SSTL2_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL3_II_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL3_II_DCI:IBUFG_SSTL3_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_IV (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_IV:IBUF_HSTL_IV_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_IV_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_IV_DCI:IBUF_HSTL_IV_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVDS (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVDS:IBUF_LVDS_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL18_II_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL18_II_DCI:IBUF_SSTL18_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL2_I_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL2_I_DCI:IBUF_SSTL2_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_IV_18 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_IV_18:IOBUF_HSTL_IV_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_F_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_F_4:IOBUF_LVCMOS15_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_S_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_S_6:IOBUF_LVCMOS18_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_F_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_F_6:IOBUF_LVCMOS25_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_S_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_S_4:IOBUF_LVCMOS25_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_S_24 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_S_24:IOBUF_LVCMOS33_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL:IOBUF_LVTTL_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_SSTL18_II (entity):
	streams: 5, words: 95
UNISIM.IOBUF_SSTL18_II:IOBUF_SSTL18_II_V (architecture):
	streams: 1, words: 330
UNISIM.LDCPE (entity):
	streams: 13, words: 519
UNISIM.LDCPE:LDCPE_V (architecture):
	streams: 1, words: 686
UNISIM.LD_1 (entity):
	streams: 5, words: 154
UNISIM.LD_1:LD_1_V (architecture):
	streams: 1, words: 362
UNISIM.NAND4 (entity):
	streams: 6, words: 103
UNISIM.NAND4:NAND4_V (architecture):
	streams: 1, words: 435
UNISIM.NAND4B4 (entity):
	streams: 6, words: 103
UNISIM.NAND4B4:NAND4B4_V (architecture):
	streams: 1, words: 435
UNISIM.NOR2B1 (entity):
	streams: 4, words: 87
UNISIM.NOR2B1:NOR2B1_V (architecture):
	streams: 1, words: 426
UNISIM.NOR4B2 (entity):
	streams: 6, words: 103
UNISIM.NOR4B2:NOR4B2_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFDS_BLVDS_25 (entity):
	streams: 4, words: 87
UNISIM.OBUFDS_BLVDS_25:OBUFDS_BLVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFDS_LVDS_25 (entity):
	streams: 4, words: 87
UNISIM.OBUFDS_LVDS_25:OBUFDS_LVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_F_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_F_8:OBUFT_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_GTL (entity):
	streams: 4, words: 87
UNISIM.OBUFT_GTL:OBUFT_GTL_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_I_18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_I_18:OBUFT_HSTL_I_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS12_F_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS12_F_8:OBUFT_LVCMOS12_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_S_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_S_16:OBUFT_LVCMOS15_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_F_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_F_16:OBUFT_LVCMOS25_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_F_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_F_12:OBUFT_LVTTL_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_S_24 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_S_24:OBUFT_LVTTL_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL18_II (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL18_II:OBUFT_SSTL18_II_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL18_I_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL18_I_DCI:OBUFT_SSTL18_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL3_I_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL3_I_DCI:OBUFT_SSTL3_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_II_18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_II_18:OBUF_HSTL_II_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_I_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_I_DCI_18:OBUF_HSTL_I_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS12_F_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS12_F_6:OBUF_LVCMOS12_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15:OBUF_LVCMOS15_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_F_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_F_6:OBUF_LVCMOS18_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_S_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_S_16:OBUF_LVCMOS33_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVDCI_18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVDCI_18:OBUF_LVDCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVDCI_25 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVDCI_25:OBUF_LVDCI_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVDCI_DV2_15 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVDCI_DV2_15:OBUF_LVDCI_DV2_15_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL2_II_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL2_II_DCI:OBUF_SSTL2_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OR3 (entity):
	streams: 5, words: 95
UNISIM.OR3:OR3_V (architecture):
	streams: 1, words: 429
UNISIM.OR5B3 (entity):
	streams: 7, words: 111
UNISIM.OR5B3:OR5B3_V (architecture):
	streams: 1, words: 435
UNISIM.RAM32X1S_1 (entity):
	streams: 13, words: 334
UNISIM.RAM32X1S_1:RAM32X1S_1_V (architecture):
	streams: 1, words: 330
UNISIM.RAM32X2S (entity):
	streams: 17, words: 479
UNISIM.RAM32X2S:RAM32X2S_V (architecture):
	streams: 1, words: 330
UNISIM.RAM64X2S (entity):
	streams: 18, words: 487
UNISIM.RAM64X2S:RAM64X2S_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16_S18 (entity):
	streams: 90, words: 13482
UNISIM.RAMB16_S18:RAMB16_S18_V (architecture):
	streams: 1, words: 4701
UNISIM.RAMB16_S1_S9 (entity):
	streams: 104, words: 14956
UNISIM.RAMB16_S1_S9:RAMB16_S1_S9_V (architecture):
	streams: 1, words: 5218
UNISIM.RAMB16_S36_S36 (entity):
	streams: 108, words: 15700
UNISIM.RAMB16_S36_S36:RAMB16_S36_S36_V (architecture):
	streams: 1, words: 13159
UNISIM.ROM128X1 (entity):
	streams: 10, words: 278
UNISIM.ROM128X1:ROM128X1_V (architecture):
	streams: 1, words: 1007
UNISIM.STARTUP_VIRTEX5 (entity):
	streams: 13, words: 526
UNISIM.STARTUP_VIRTEX5:STARTUP_VIRTEX5_V (architecture):
	streams: 1, words: 393
UNISIM.FDR (entity):
	streams: 6, words: 162
UNISIM.FDR:FDR_V (architecture):
	streams: 1, words: 348
UNISIM.IBUFGDS_LVDSEXT_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LVDSEXT_25:IBUFGDS_LVDSEXT_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFGDS_LVDS_25_DCI (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LVDS_25_DCI:IBUFGDS_LVDS_25_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_II (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_II:IBUF_HSTL_II_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_I (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_I:IOBUF_HSTL_I_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_F_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_F_12:IOBUF_LVCMOS15_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVPECL (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVPECL:IOBUF_LVPECL_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_SSTL3_II (entity):
	streams: 5, words: 95
UNISIM.IOBUF_SSTL3_II:IOBUF_SSTL3_II_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_S_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_S_6:IOBUF_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.MULT_AND (entity):
	streams: 4, words: 87
UNISIM.MULT_AND:MULT_AND_V (architecture):
	streams: 1, words: 426
UNISIM.MUXCY_L (entity):
	streams: 5, words: 95
UNISIM.MUXCY_L:MUXCY_L_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_S_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_S_8:OBUFT_LVCMOS15_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_F_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_F_6:OBUFT_LVCMOS18_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_F_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_F_4:OBUFT_LVCMOS25_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVDCI_DV2_25 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVDCI_DV2_25:OBUFT_LVDCI_DV2_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_II_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_II_DCI_18:OBUF_HSTL_II_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_S_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_S_6:OBUF_LVCMOS15_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_F_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_F_12:OBUF_LVCMOS18_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_F_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_F_2:OBUF_LVCMOS25_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_S_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_S_16:OBUF_LVCMOS25_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_F_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_F_8:OBUF_LVCMOS33_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_F_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_F_2:OBUF_LVTTL_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.RAM64X1D_1 (entity):
	streams: 21, words: 398
UNISIM.RAM64X1D_1:RAM64X1D_1_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16_S2_S2 (entity):
	streams: 92, words: 13156
UNISIM.RAMB16_S2_S2:RAMB16_S2_S2_V (architecture):
	streams: 1, words: 5897
UNISIM.SRL16E_1 (entity):
	streams: 10, words: 278
UNISIM.SRL16E_1:SRL16E_1_V (architecture):
	streams: 1, words: 330
UNISIM.SRLC16 (entity):
	streams: 10, words: 278
UNISIM.SRLC16:SRLC16_V (architecture):
	streams: 1, words: 434
UNISIM.XOR4 (entity):
	streams: 6, words: 103
UNISIM.XOR4:XOR4_V (architecture):
	streams: 1, words: 435
UNISIM.AND3B3 (entity):
	streams: 5, words: 95
UNISIM.AND3B3:AND3B3_V (architecture):
	streams: 1, words: 429
UNISIM.AND5B1 (entity):
	streams: 7, words: 111
UNISIM.AND5B1:AND5B1_V (architecture):
	streams: 1, words: 435
UNISIM.BUFGMUX_1 (entity):
	streams: 6, words: 457
UNISIM.BUFGMUX_1:BUFGMUX_1_V (architecture):
	streams: 1, words: 416
UNISIM.BUFGMUX_VIRTEX4 (entity):
	streams: 5, words: 95
UNISIM.BUFGMUX_VIRTEX4:BUFGMUX_VIRTEX4_V (architecture):
	streams: 1, words: 396
UNISIM.IBUFDS_LVDS_33 (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LVDS_33:IBUFDS_LVDS_33_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_AGP (entity):
	streams: 3, words: 79
UNISIM.IBUFG_AGP:IBUFG_AGP_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_IV_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_IV_DCI_18:IBUFG_HSTL_IV_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVCMOS12 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVCMOS12:IBUFG_LVCMOS12_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVDCI_18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVDCI_18:IBUFG_LVDCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVDCI_25 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVDCI_25:IBUFG_LVDCI_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL18_II (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL18_II:IBUFG_SSTL18_II_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL2_II (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL2_II:IBUFG_SSTL2_II_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_GTL (entity):
	streams: 3, words: 79
UNISIM.IBUF_GTL:IBUF_GTL_V (architecture):
	streams: 1, words: 330
UNISIM.ICAP_VIRTEX6 (entity):
	streams: 12, words: 1262
UNISIM.ICAP_VIRTEX6:ICAP_VIRTEX6_V (architecture):
	streams: 1, words: 879
UNISIM.IOBUF_AGP (entity):
	streams: 5, words: 95
UNISIM.IOBUF_AGP:IOBUF_AGP_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_F_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_F_16:IOBUF_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_III_18 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_III_18:IOBUF_HSTL_III_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS12_F_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS12_F_4:IOBUF_LVCMOS12_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_S_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_S_12:IOBUF_LVCMOS15_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS2:IOBUF_LVCMOS2_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_F_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_F_12:IOBUF_LVCMOS25_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_S_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_S_8:IOBUF_LVCMOS25_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVDCI_15 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVDCI_15:IOBUF_LVDCI_15_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_F_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_F_4:IOBUF_LVTTL_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_PCI33_3 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_PCI33_3:IOBUF_PCI33_3_V (architecture):
	streams: 1, words: 330
UNISIM.LDCE_1 (entity):
	streams: 7, words: 170
UNISIM.LDCE_1:LDCE_1_V (architecture):
	streams: 1, words: 330
UNISIM.MUXCY_D (entity):
	streams: 6, words: 103
UNISIM.MUXCY_D:MUXCY_D_V (architecture):
	streams: 1, words: 330
UNISIM.NAND5B3 (entity):
	streams: 7, words: 111
UNISIM.NAND5B3:NAND5B3_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_GTLP_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_GTLP_DCI:OBUFT_GTLP_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_F_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_F_12:OBUFT_LVCMOS15_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_S_8 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_S_8:OBUFT_LVCMOS33_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_F_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_F_2:OBUF_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_I_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_I_DCI:OBUF_HSTL_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_S_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_S_12:OBUF_LVCMOS18_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_F_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_F_8:OBUF_LVCMOS25_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.RAM32X8S (entity):
	streams: 29, words: 1766
UNISIM.RAM32X8S:RAM32X8S_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16_S2 (entity):
	streams: 78, words: 11630
UNISIM.RAMB16_S2:RAMB16_S2_V (architecture):
	streams: 1, words: 5144
UNISIM.AND3B2 (entity):
	streams: 5, words: 95
UNISIM.AND3B2:AND3B2_V (architecture):
	streams: 1, words: 429
UNISIM.AND5B3 (entity):
	streams: 7, words: 111
UNISIM.AND5B3:AND5B3_V (architecture):
	streams: 1, words: 435
UNISIM.BSCAN_SPARTAN3A (entity):
	streams: 14, words: 849
UNISIM.BSCAN_SPARTAN3A:BSCAN_SPARTAN3A_V (architecture):
	streams: 1, words: 200
UNISIM.BUFGMUX_CTRL (entity):
	streams: 5, words: 95
UNISIM.BUFGMUX_CTRL:BUFGMUX_CTRL_V (architecture):
	streams: 1, words: 372
UNISIM.FIFO16 (entity):
	streams: 28, words: 2358
UNISIM.FIFO16:FIFO16_V (architecture):
	streams: 1, words: 6870
UNISIM.IBUFDS_LVDSEXT_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LVDSEXT_25:IBUFDS_LVDSEXT_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_PCIX66_3 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_PCIX66_3:IBUFG_PCIX66_3_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_I_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_I_DCI:IBUF_HSTL_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVCMOS15 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVCMOS15:IBUF_LVCMOS15_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVDCI_DV2_25 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVDCI_DV2_25:IBUF_LVDCI_DV2_25_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_S_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_S_12:IOBUF_LVCMOS18_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_F_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_F_16:IOBUF_LVTTL_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.LUT4_L (entity):
	streams: 7, words: 251
UNISIM.LUT4_L:LUT4_L_V (architecture):
	streams: 1, words: 330
UNISIM.NAND5B5 (entity):
	streams: 7, words: 111
UNISIM.NAND5B5:NAND5B5_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_GTL_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_GTL_DCI:OBUFT_GTL_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_S_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_S_6:OBUFT_LVCMOS18_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_S_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_S_4:OBUFT_LVCMOS25_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_S_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_S_6:OBUFT_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_III (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_III:OBUF_HSTL_III_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_HSTL_IV_18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_HSTL_IV_18:OBUF_HSTL_IV_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_F_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_F_16:OBUF_LVCMOS15_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18:OBUF_LVCMOS18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_S_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_S_2:OBUF_LVCMOS25_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_S_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_S_8:OBUF_LVCMOS33_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_S_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_S_2:OBUF_LVTTL_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_PCIX (entity):
	streams: 3, words: 79
UNISIM.OBUF_PCIX:OBUF_PCIX_V (architecture):
	streams: 1, words: 330
UNISIM.RAM128X1S_1 (entity):
	streams: 15, words: 350
UNISIM.RAM128X1S_1:RAM128X1S_1_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16_S9_S18 (entity):
	streams: 108, words: 15538
UNISIM.RAMB16_S9_S18:RAMB16_S9_S18_V (architecture):
	streams: 1, words: 5007
UNISIM.RAMB36SDP (entity):
	streams: 178, words: 26667
UNISIM.RAMB36SDP:RAMB36SDP_V (architecture):
	streams: 1, words: 7129
UNISIM.XNOR2 (entity):
	streams: 4, words: 87
UNISIM.XNOR2:XNOR2_V (architecture):
	streams: 1, words: 426
UNISIM.BSCAN_VIRTEX5 (entity):
	streams: 10, words: 619
UNISIM.BSCAN_VIRTEX5:BSCAN_VIRTEX5_V (architecture):
	streams: 1, words: 385
UNISIM.BUFGCE_1 (entity):
	streams: 4, words: 87
UNISIM.BUFGCE_1:BUFGCE_1_V (architecture):
	streams: 1, words: 433
UNISIM.IBUFGDS (entity):
	streams: 9, words: 715
UNISIM.IBUFGDS:IBUFGDS_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_III_18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_III_18:IBUFG_HSTL_III_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVDCI_DV2_25 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVDCI_DV2_25:IBUFG_LVDCI_DV2_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_HSTL_I_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.IBUF_HSTL_I_DCI_18:IBUF_HSTL_I_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_F_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_F_2:IOBUF_LVCMOS33_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.NAND3B2 (entity):
	streams: 5, words: 95
UNISIM.NAND3B2:NAND3B2_V (architecture):
	streams: 1, words: 429
UNISIM.OBUFDS_LVDSEXT_33 (entity):
	streams: 4, words: 87
UNISIM.OBUFDS_LVDSEXT_33:OBUFDS_LVDSEXT_33_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFTDS_LVDS_25 (entity):
	streams: 5, words: 95
UNISIM.OBUFTDS_LVDS_25:OBUFTDS_LVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFTDS_ULVDS_25 (entity):
	streams: 5, words: 95
UNISIM.OBUFTDS_ULVDS_25:OBUFTDS_ULVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_IV_18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_IV_18:OBUFT_HSTL_IV_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS12_S_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS12_S_4:OBUFT_LVCMOS12_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_F_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_F_2:OBUFT_LVCMOS15_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_S_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_S_4:OBUFT_LVCMOS18_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_F_24 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_F_24:OBUFT_LVCMOS25_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_S_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_S_2:OBUFT_LVCMOS25_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_S_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_S_12:OBUFT_LVCMOS33_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL18_II_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL18_II_DCI:OBUFT_SSTL18_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_S_4 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_S_4:OBUFT_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS12_S_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS12_S_2:OBUF_LVCMOS12_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_S_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_S_2:OBUF_LVCMOS18_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_F_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_F_12:OBUF_LVCMOS33_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_PCI33_5 (entity):
	streams: 3, words: 79
UNISIM.OBUF_PCI33_5:OBUF_PCI33_5_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_S_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_S_16:OBUF_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_S_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_S_8:OBUF_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OR3B3 (entity):
	streams: 5, words: 95
UNISIM.OR3B3:OR3B3_V (architecture):
	streams: 1, words: 429
UNISIM.OR5B4 (entity):
	streams: 7, words: 111
UNISIM.OR5B4:OR5B4_V (architecture):
	streams: 1, words: 435
UNISIM.RAMB16_S36 (entity):
	streams: 90, words: 13542
UNISIM.RAMB16_S36:RAMB16_S36_V (architecture):
	streams: 1, words: 12823
UNISIM.RAMB36 (entity):
	streams: 202, words: 28950
UNISIM.RAMB36:RAMB36_V (architecture):
	streams: 1, words: 3971
UNISIM.SRL16 (entity):
	streams: 9, words: 270
UNISIM.SRL16:SRL16_V (architecture):
	streams: 1, words: 354
UNISIM.STARTUP_VIRTEX6 (entity):
	streams: 17, words: 253
UNISIM.STARTUP_VIRTEX6:STARTUP_VIRTEX6_V (architecture):
	streams: 3, words: 1177
UNISIM.XORCY_D (entity):
	streams: 5, words: 95
UNISIM.XORCY_D:XORCY_D_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFGDS_ULVDS_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_ULVDS_25:IBUFGDS_ULVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVCMOS33 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVCMOS33:IBUFG_LVCMOS33_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVDCI_15 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVDCI_15:IBUF_LVDCI_15_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVDCI_DV2_15 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVDCI_DV2_15:IBUF_LVDCI_DV2_15_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL2_II_DCI (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL2_II_DCI:IBUF_SSTL2_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL3_I (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL3_I:IBUF_SSTL3_I_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_F_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_F_12:IOBUF_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_HSTL_IV_DCI (entity):
	streams: 5, words: 95
UNISIM.IOBUF_HSTL_IV_DCI:IOBUF_HSTL_IV_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS18_F_12 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS18_F_12:IOBUF_LVCMOS18_F_12_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_S_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_S_6:IOBUF_LVTTL_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFDS_LVDSEXT_25 (entity):
	streams: 4, words: 87
UNISIM.OBUFDS_LVDSEXT_25:OBUFDS_LVDSEXT_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS25_F_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS25_F_6:OBUFT_LVCMOS25_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_S_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_S_6:OBUFT_LVTTL_S_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_S_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_S_16:OBUFT_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_S_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_S_8:OBUF_LVCMOS15_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_F_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_F_4:OBUF_LVCMOS25_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_S_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_S_2:OBUF_LVCMOS33_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVDCI_DV2_18 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVDCI_DV2_18:OBUF_LVDCI_DV2_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_SSTL3_I_DCI (entity):
	streams: 3, words: 79
UNISIM.OBUF_SSTL3_I_DCI:OBUF_SSTL3_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16_S2_S4 (entity):
	streams: 92, words: 13144
UNISIM.RAMB16_S2_S4:RAMB16_S2_S4_V (architecture):
	streams: 1, words: 5897
UNISIM.SRLC16_1 (entity):
	streams: 10, words: 278
UNISIM.SRLC16_1:SRLC16_1_V (architecture):
	streams: 1, words: 434
UNISIM.BSCAN_SPARTAN6 (entity):
	streams: 13, words: 802
UNISIM.BSCAN_SPARTAN6:BSCAN_SPARTAN6_V (architecture):
	streams: 1, words: 330
UNISIM.CAPTURE_VIRTEX4 (entity):
	streams: 4, words: 155
UNISIM.CAPTURE_VIRTEX4:CAPTURE_VIRTEX4_V (architecture):
	streams: 3, words: 1138
UNISIM.FDCPE_1 (entity):
	streams: 11, words: 379
UNISIM.FDCPE_1:FDCPE_1_V (architecture):
	streams: 1, words: 488
UNISIM.FIFO18 (entity):
	streams: 31, words: 2613
UNISIM.FIFO18:FIFO18_V (architecture):
	streams: 1, words: 3040
UNISIM.GTXE1 (entity):
	streams: 416, words: 41437
UNISIM.GTXE1:GTXE1_V (architecture):
	streams: 1, words: 200
UNISIM.IBUFDS_LDT_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LDT_25:IBUFDS_LDT_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFDS_LVDSEXT_25_DCI (entity):
	streams: 4, words: 87
UNISIM.IBUFDS_LVDSEXT_25_DCI:IBUFDS_LVDSEXT_25_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFGDS_DIFF_OUT (entity):
	streams: 9, words: 558
UNISIM.IBUFGDS_DIFF_OUT:IBUFGDS_DIFF_OUT_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFGDS_LVDS_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LVDS_25:IBUFGDS_LVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_III_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_III_DCI_18:IBUFG_HSTL_III_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_I_DCI_18 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_I_DCI_18:IBUFG_HSTL_I_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL18_I (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL18_I:IBUF_SSTL18_I_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL3_II (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL3_II:IBUF_SSTL3_II_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUFDS_BLVDS_25 (entity):
	streams: 6, words: 103
UNISIM.IOBUFDS_BLVDS_25:IOBUFDS_BLVDS_25_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_F_24 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_F_24:IOBUF_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS12_F_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS12_F_8:IOBUF_LVCMOS12_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_S_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_S_16:IOBUF_LVCMOS15_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_F_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_F_16:IOBUF_LVCMOS25_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_F_24 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_F_24:IOBUF_LVCMOS33_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS33_S_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS33_S_4:IOBUF_LVCMOS33_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVDCI_33 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVDCI_33:IOBUF_LVDCI_33_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_F_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_F_8:IOBUF_LVTTL_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_SSTL2_I (entity):
	streams: 5, words: 95
UNISIM.IOBUF_SSTL2_I:IOBUF_SSTL2_I_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_SSTL3_II_DCI (entity):
	streams: 5, words: 95
UNISIM.IOBUF_SSTL3_II_DCI:IOBUF_SSTL3_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_S_2 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_S_2:IOBUF_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.MMCM_BASE (entity):
	streams: 49, words: 2748
UNISIM.MMCM_BASE:MMCM_BASE_V (architecture):
	streams: 1, words: 1871
UNISIM.MUXF5_D (entity):
	streams: 6, words: 103
UNISIM.MUXF5_D:MUXF5_D_V (architecture):
	streams: 1, words: 429
UNISIM.NAND4B1 (entity):
	streams: 6, words: 103
UNISIM.NAND4B1:NAND4B1_V (architecture):
	streams: 1, words: 435
UNISIM.NOR2 (entity):
	streams: 4, words: 87
UNISIM.NOR2:NOR2_V (architecture):
	streams: 1, words: 426
UNISIM.NOR5 (entity):
	streams: 7, words: 111
UNISIM.NOR5:NOR5_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFT_LVCMOS12_F_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS12_F_2:OBUFT_LVCMOS12_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS15_F_16 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS15_F_16:OBUFT_LVCMOS15_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18:OBUFT_LVCMOS18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_F_2 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_F_2:OBUFT_LVCMOS18_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_F_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_F_6:OBUFT_LVCMOS33_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_PCI66_3 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_PCI66_3:OBUFT_PCI66_3_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL2_I_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL2_I_DCI:OBUFT_SSTL2_I_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_SSTL3_II_DCI (entity):
	streams: 4, words: 87
UNISIM.OBUFT_SSTL3_II_DCI:OBUFT_SSTL3_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_F_6 (entity):
	streams: 3, words: 79
UNISIM.OBUF_F_6:OBUF_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS18_S_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS18_S_16:OBUF_LVCMOS18_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_S_12 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_S_12:OBUF_LVCMOS25_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_S_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_S_4:OBUF_LVCMOS25_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_F_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_F_4:OBUF_LVCMOS33_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVDCI_15 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVDCI_15:OBUF_LVDCI_15_V (architecture):
	streams: 1, words: 330
UNISIM.OR4B2 (entity):
	streams: 6, words: 103
UNISIM.OR4B2:OR4B2_V (architecture):
	streams: 1, words: 435
UNISIM.RAM16X4S (entity):
	streams: 24, words: 761
UNISIM.RAM16X4S:RAM16X4S_V (architecture):
	streams: 1, words: 1138
UNISIM.USR_ACCESS_VIRTEX5 (entity):
	streams: 5, words: 398
UNISIM.USR_ACCESS_VIRTEX5:USR_ACCESS_VIRTEX5_V (architecture):
	streams: 1, words: 607
UNISIM.CAPTURE_VIRTEX5 (entity):
	streams: 4, words: 155
UNISIM.CAPTURE_VIRTEX5:CAPTURE_VIRTEX5_V (architecture):
	streams: 3, words: 1138
UNISIM.FD_1 (entity):
	streams: 5, words: 154
UNISIM.FD_1:FD_1_V (architecture):
	streams: 1, words: 362
UNISIM.IBUFGDS_LDT_25 (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LDT_25:IBUFGDS_LDT_25_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVDCI_DV2_15 (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVDCI_DV2_15:IBUFG_LVDCI_DV2_15_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_LVCMOS25 (entity):
	streams: 3, words: 79
UNISIM.IBUF_LVCMOS25:IBUF_LVCMOS25_V (architecture):
	streams: 1, words: 330
UNISIM.IODELAY2 (entity):
	streams: 26, words: 1459
UNISIM.IODELAY2:IODELAY2_V (architecture):
	streams: 1, words: 200
UNISIM.OBUFT_F_24 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_F_24:OBUFT_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_II_DCI_18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_II_DCI_18:OBUFT_HSTL_II_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS12_F_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS12_F_6:OBUFT_LVCMOS12_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS18_S_12 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS18_S_12:OBUFT_LVCMOS18_S_12_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVDCI_DV2_15 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVDCI_DV2_15:OBUFT_LVDCI_DV2_15_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS12_F_4 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS12_F_4:OBUF_LVCMOS12_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS25_S_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS25_S_8:OBUF_LVCMOS25_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_S_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_S_2:OBUF_S_2_V (architecture):
	streams: 1, words: 330
UNISIM.RAMB16BWE_S36_S18 (entity):
	streams: 110, words: 16174
UNISIM.RAMB16BWE_S36_S18:RAMB16BWE_S36_S18_V (architecture):
	streams: 1, words: 15688
UNISIM.RAMB16_S1_S4 (entity):
	streams: 92, words: 13134
UNISIM.RAMB16_S1_S4:RAMB16_S1_S4_V (architecture):
	streams: 1, words: 5661
UNISIM.XNOR5 (entity):
	streams: 7, words: 111
UNISIM.XNOR5:XNOR5_V (architecture):
	streams: 1, words: 435
UNISIM.FDCP_1 (entity):
	streams: 10, words: 371
UNISIM.FDCP_1:FDCP_1_V (architecture):
	streams: 1, words: 530
UNISIM.IBUFGDS_LVDS_33 (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LVDS_33:IBUFGDS_LVDS_33_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFGDS_LVDS_33_DCI (entity):
	streams: 4, words: 87
UNISIM.IBUFGDS_LVDS_33_DCI:IBUFGDS_LVDS_33_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_GTL (entity):
	streams: 3, words: 79
UNISIM.IBUFG_GTL:IBUFG_GTL_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_HSTL_I (entity):
	streams: 3, words: 79
UNISIM.IBUFG_HSTL_I:IBUFG_HSTL_I_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_LVPECL (entity):
	streams: 3, words: 79
UNISIM.IBUFG_LVPECL:IBUFG_LVPECL_V (architecture):
	streams: 1, words: 330
UNISIM.IBUFG_SSTL3_II (entity):
	streams: 3, words: 79
UNISIM.IBUFG_SSTL3_II:IBUFG_SSTL3_II_V (architecture):
	streams: 1, words: 330
UNISIM.IBUF_SSTL2_I (entity):
	streams: 3, words: 79
UNISIM.IBUF_SSTL2_I:IBUF_SSTL2_I_V (architecture):
	streams: 1, words: 330
UNISIM.ICAP_SPARTAN6 (entity):
	streams: 11, words: 1035
UNISIM.ICAP_SPARTAN6:ICAP_SPARTAN6_V (architecture):
	streams: 1, words: 1415
UNISIM.IOBUF_LVCMOS12_F_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS12_F_6:IOBUF_LVCMOS12_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS12_S_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS12_S_4:IOBUF_LVCMOS12_S_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS15_S_8 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS15_S_8:IOBUF_LVCMOS15_S_8_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_F_24 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_F_24:IOBUF_LVCMOS25_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVCMOS25_F_4 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVCMOS25_F_4:IOBUF_LVCMOS25_F_4_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_F_6 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_F_6:IOBUF_LVTTL_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_LVTTL_S_16 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_LVTTL_S_16:IOBUF_LVTTL_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_PCIX66_3 (entity):
	streams: 5, words: 95
UNISIM.IOBUF_PCIX66_3:IOBUF_PCIX66_3_V (architecture):
	streams: 1, words: 330
UNISIM.IOBUF_SSTL18_II_DCI (entity):
	streams: 5, words: 95
UNISIM.IOBUF_SSTL18_II_DCI:IOBUF_SSTL18_II_DCI_V (architecture):
	streams: 1, words: 330
UNISIM.LDC_1 (entity):
	streams: 6, words: 162
UNISIM.LDC_1:LDC_1_V (architecture):
	streams: 1, words: 348
UNISIM.LUT4_D (entity):
	streams: 8, words: 259
UNISIM.LUT4_D:LUT4_D_V (architecture):
	streams: 1, words: 330
UNISIM.NAND2B1 (entity):
	streams: 4, words: 87
UNISIM.NAND2B1:NAND2B1_V (architecture):
	streams: 1, words: 426
UNISIM.NOR3 (entity):
	streams: 5, words: 95
UNISIM.NOR3:NOR3_V (architecture):
	streams: 1, words: 429
UNISIM.NOR5B3 (entity):
	streams: 7, words: 111
UNISIM.NOR5B3:NOR5B3_V (architecture):
	streams: 1, words: 435
UNISIM.OBUFDS_LVPECL_25 (entity):
	streams: 4, words: 87
UNISIM.OBUFDS_LVPECL_25:OBUFDS_LVPECL_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFTDS_LVPECL_25 (entity):
	streams: 5, words: 95
UNISIM.OBUFTDS_LVPECL_25:OBUFTDS_LVPECL_25_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_HSTL_IV_DCI_18 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_HSTL_IV_DCI_18:OBUFT_HSTL_IV_DCI_18_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVCMOS33_S_24 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVCMOS33_S_24:OBUFT_LVCMOS33_S_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVDS (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVDS:OBUFT_LVDS_V (architecture):
	streams: 1, words: 330
UNISIM.OBUFT_LVTTL_F_6 (entity):
	streams: 4, words: 87
UNISIM.OBUFT_LVTTL_F_6:OBUFT_LVTTL_F_6_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_F_8 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_F_8:OBUF_LVCMOS15_F_8_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS15_S_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS15_S_16:OBUF_LVCMOS15_S_16_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_F_2 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_F_2:OBUF_LVCMOS33_F_2_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVCMOS33_F_24 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVCMOS33_F_24:OBUF_LVCMOS33_F_24_V (architecture):
	streams: 1, words: 330
UNISIM.OBUF_LVTTL_F_16 (entity):
	streams: 3, words: 79
UNISIM.OBUF_LVTTL_F_16:OBUF_LVTTL_F_16_V (architecture):
	streams: 1, words: 330
UNISIM.OR2B2 (entity):
	streams: 4, words: 87
UNISIM.OR2B2:OR2B2_V (architecture):
	streams: 1, words: 426
UNISIM.OR4B3 (entity):
	streams: 6, words: 103
UNISIM.OR4B3:OR4B3_V (architecture):
	streams: 1, words: 435
UNISIM.RAMB16_S1_S1 (entity):
	streams: 92, words: 13136
UNISIM.RAMB16_S1_S1:RAMB16_S1_S1_V (architecture):
	streams: 1, words: 5425
UNISIM.RAMB16_S1_S36 (entity):
	streams: 104, words: 15058
UNISIM.RAMB16_S1_S36:RAMB16_S1_S36_V (architecture):
	streams: 1, words: 13672
UNISIM.RAMB16_S9_S9 (entity):
	streams: 108, words: 15496
UNISIM.RAMB16_S9_S9:RAMB16_S9_S9_V (architecture):
	streams: 1, words: 5923
UNISIM.USR_ACCESS_VIRTEX6 (entity):
	streams: 5, words: 398
UNISIM.USR_ACCESS_VIRTEX6:USR_ACCESS_VIRTEX6_V (architecture):
	streams: 1, words: 607
UNISIM.GTHE3_CHANNEL (entity):
	streams: 1024, words: 68539
UNISIM.GTHE3_CHANNEL:GTHE3_CHANNEL_V (architecture):
	streams: 2, words: 336441
UNISIM.HSDAC (entity):
	streams: 69, words: 5901
UNISIM.HSDAC:HSDAC_V (architecture):
	streams: 2, words: 23514
UNISIM.OSERDESE3 (entity):
	streams: 19, words: 1478
UNISIM.OSERDESE3:OSERDESE3_V (architecture):
	streams: 2, words: 16089
UNISIM.TX_BITSLICE_TRI (entity):
	streams: 31, words: 2947
UNISIM.TX_BITSLICE_TRI:TX_BITSLICE_TRI_V (architecture):
	streams: 2, words: 23953
UNISIM.PCIE40E4 (entity):
	streams: 1963, words: 198110
UNISIM.PCIE40E4:PCIE40E4_V (architecture):
	streams: 2, words: 408706
UNISIM.HBM_TWO_STACK_INTF (entity):
	streams: 2536, words: 266118
UNISIM.HBM_TWO_STACK_INTF:HBM_TWO_STACK_INTF_V (architecture):
	streams: 2, words: 618014
UNISIM.ILKN (entity):
	streams: 379, words: 42873
UNISIM.ILKN:ILKN_V (architecture):
	streams: 2, words: 118208
UNISIM.PHY_CONTROL (entity):
	streams: 67, words: 6090
UNISIM.PHY_CONTROL:PHY_CONTROL_V (architecture):
	streams: 1, words: 20058
UNISIM.HSADC (entity):
	streams: 73, words: 6001
UNISIM.HSADC:HSADC_V (architecture):
	streams: 2, words: 24704
UNISIM.GTHE2_COMMON (entity):
	streams: 75, words: 6507
UNISIM.GTHE2_COMMON:GTHE2_COMMON_V (architecture):
	streams: 6, words: 36668
UNISIM.PHASER_IN_PHY (entity):
	streams: 45, words: 3114
UNISIM.PHASER_IN_PHY:PHASER_IN_PHY_V (architecture):
	streams: 1, words: 11330
UNISIM.PHASER_IN (entity):
	streams: 36, words: 2407
UNISIM.PHASER_IN:PHASER_IN_V (architecture):
	streams: 1, words: 10570
UNISIM.HBM_ONE_STACK_INTF (entity):
	streams: 1270, words: 133230
UNISIM.HBM_ONE_STACK_INTF:HBM_ONE_STACK_INTF_V (architecture):
	streams: 2, words: 311289
UNISIM.CMAC (entity):
	streams: 685, words: 64142
UNISIM.CMAC:CMAC_V (architecture):
	streams: 2, words: 178216
UNISIM.GTHE4_COMMON (entity):
	streams: 263, words: 19932
UNISIM.GTHE4_COMMON:GTHE4_COMMON_V (architecture):
	streams: 2, words: 68668
UNISIM.ILKNE4 (entity):
	streams: 379, words: 42725
UNISIM.ILKNE4:ILKNE4_V (architecture):
	streams: 2, words: 82708
UNISIM.IN_FIFO (entity):
	streams: 54, words: 6084
UNISIM.IN_FIFO:IN_FIFO_V (architecture):
	streams: 1, words: 16227
UNISIM.GTXE2_CHANNEL (entity):
	streams: 494, words: 46360
UNISIM.GTXE2_CHANNEL:GTXE2_CHANNEL_V (architecture):
	streams: 6, words: 230779
UNISIM.GTHE2_CHANNEL (entity):
	streams: 612, words: 55972
UNISIM.GTHE2_CHANNEL:GTHE2_CHANNEL_V (architecture):
	streams: 6, words: 296953
UNISIM.GTYE3_COMMON (entity):
	streams: 231, words: 16868
UNISIM.GTYE3_COMMON:GTYE3_COMMON_V (architecture):
	streams: 2, words: 60252
UNISIM.BITSLICE_CONTROL (entity):
	streams: 123, words: 17012
UNISIM.BITSLICE_CONTROL:BITSLICE_CONTROL_V (architecture):
	streams: 2, words: 91999
UNISIM.GTYE3_CHANNEL (entity):
	streams: 1157, words: 77429
UNISIM.GTYE3_CHANNEL:GTYE3_CHANNEL_V (architecture):
	streams: 2, words: 385514
UNISIM.OSERDESE2 (entity):
	streams: 53, words: 2512
UNISIM.OSERDESE2:OSERDESE2_V (architecture):
	streams: 6, words: 5434
UNISIM.PCIE_3_0 (entity):
	streams: 1180, words: 145456
UNISIM.PCIE_3_0:PCIE_3_0_V (architecture):
	streams: 6, words: 661936
UNISIM.GTYE4_COMMON (entity):
	streams: 296, words: 21556
UNISIM.GTYE4_COMMON:GTYE4_COMMON_V (architecture):
	streams: 2, words: 71266
UNISIM.PCIE_2_1 (entity):
	streams: 823, words: 80327
UNISIM.PCIE_2_1:PCIE_2_1_V (architecture):
	streams: 6, words: 292448
UNISIM.RX_BITSLICE (entity):
	streams: 55, words: 5004
UNISIM.RX_BITSLICE:RX_BITSLICE_V (architecture):
	streams: 2, words: 42597
UNISIM.GTHE4_CHANNEL (entity):
	streams: 1227, words: 81283
UNISIM.GTHE4_CHANNEL:GTHE4_CHANNEL_V (architecture):
	streams: 2, words: 413188
UNISIM.GTPE2_CHANNEL (entity):
	streams: 524, words: 48991
UNISIM.GTPE2_CHANNEL:GTPE2_CHANNEL_V (architecture):
	streams: 6, words: 258920
UNISIM.OUT_FIFO (entity):
	streams: 55, words: 6250
UNISIM.OUT_FIFO:OUT_FIFO_V (architecture):
	streams: 1, words: 16157
UNISIM.RXTX_BITSLICE (entity):
	streams: 72, words: 6624
UNISIM.RXTX_BITSLICE:RXTX_BITSLICE_V (architecture):
	streams: 2, words: 51654
UNISIM.CMACE4 (entity):
	streams: 769, words: 73183
UNISIM.CMACE4:CMACE4_V (architecture):
	streams: 2, words: 139781
UNISIM.PCIE_3_1 (entity):
	streams: 2084, words: 202212
UNISIM.PCIE_3_1:PCIE_3_1_V (architecture):
	streams: 2, words: 516910
UNISIM.GTXE2_COMMON (entity):
	streams: 67, words: 5499
UNISIM.GTXE2_COMMON:GTXE2_COMMON_V (architecture):
	streams: 6, words: 29346
UNISIM.ISERDESE3 (entity):
	streams: 22, words: 1595
UNISIM.ISERDESE3:ISERDESE3_V (architecture):
	streams: 2, words: 15558
UNISIM.FE (entity):
	streams: 73, words: 5295
UNISIM.FE:FE_V (architecture):
	streams: 1, words: 12940
UNISIM.PHASER_OUT (entity):
	streams: 40, words: 2387
UNISIM.PHASER_OUT:PHASER_OUT_V (architecture):
	streams: 1, words: 10129
UNISIM.GTHE3_COMMON (entity):
	streams: 217, words: 14508
UNISIM.GTHE3_COMMON:GTHE3_COMMON_V (architecture):
	streams: 2, words: 54442
UNISIM.GTPE2_COMMON (entity):
	streams: 88, words: 6796
UNISIM.GTPE2_COMMON:GTPE2_COMMON_V (architecture):
	streams: 6, words: 32729
UNISIM.GTYE4_CHANNEL (entity):
	streams: 1190, words: 79330
UNISIM.GTYE4_CHANNEL:GTYE4_CHANNEL_V (architecture):
	streams: 2, words: 408856
UNISIM.ISERDESE2 (entity):
	streams: 53, words: 2636
UNISIM.ISERDESE2:ISERDESE2_V (architecture):
	streams: 6, words: 8540
UNISIM.PHASER_OUT_PHY (entity):
	streams: 49, words: 3648
UNISIM.PHASER_OUT_PHY:PHASER_OUT_PHY_V (architecture):
	streams: 1, words: 11068
UNISIM.TX_BITSLICE (entity):
	streams: 42, words: 4250
UNISIM.TX_BITSLICE:TX_BITSLICE_V (architecture):
	streams: 2, words: 38614
