
Hist_Band.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00803f00  00803f00  00000b14  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000a02  00000100  00000100  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007e  00008b02  00000b02  00000a96  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .bss          0000001d  00803f00  00803f00  00000b14  2**0
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00000b14  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000b70  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 000000e8  00000000  00000000  00000bac  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00003062  00000000  00000000  00000c94  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001d97  00000000  00000000  00003cf6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000097e  00000000  00000000  00005a8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001bc  00000000  00000000  0000640c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001659  00000000  00000000  000065c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000325  00000000  00000000  00007c21  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000098  00000000  00000000  00007f46  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000100 <__vectors>:
 100:	19 c0       	rjmp	.+50     	; 0x134 <__ctors_end>
 102:	28 c0       	rjmp	.+80     	; 0x154 <__bad_interrupt>
 104:	27 c0       	rjmp	.+78     	; 0x154 <__bad_interrupt>
 106:	26 c0       	rjmp	.+76     	; 0x154 <__bad_interrupt>
 108:	25 c0       	rjmp	.+74     	; 0x154 <__bad_interrupt>
 10a:	24 c0       	rjmp	.+72     	; 0x154 <__bad_interrupt>
 10c:	11 c1       	rjmp	.+546    	; 0x330 <__vector_6>
 10e:	22 c0       	rjmp	.+68     	; 0x154 <__bad_interrupt>
 110:	21 c0       	rjmp	.+66     	; 0x154 <__bad_interrupt>
 112:	20 c0       	rjmp	.+64     	; 0x154 <__bad_interrupt>
 114:	1f c0       	rjmp	.+62     	; 0x154 <__bad_interrupt>
 116:	1e c0       	rjmp	.+60     	; 0x154 <__bad_interrupt>
 118:	1d c0       	rjmp	.+58     	; 0x154 <__bad_interrupt>
 11a:	1c c0       	rjmp	.+56     	; 0x154 <__bad_interrupt>
 11c:	1b c0       	rjmp	.+54     	; 0x154 <__bad_interrupt>
 11e:	1a c0       	rjmp	.+52     	; 0x154 <__bad_interrupt>
 120:	19 c0       	rjmp	.+50     	; 0x154 <__bad_interrupt>
 122:	19 c0       	rjmp	.+50     	; 0x156 <__vector_17>
 124:	17 c0       	rjmp	.+46     	; 0x154 <__bad_interrupt>
 126:	16 c0       	rjmp	.+44     	; 0x154 <__bad_interrupt>
 128:	15 c0       	rjmp	.+42     	; 0x154 <__bad_interrupt>
 12a:	14 c0       	rjmp	.+40     	; 0x154 <__bad_interrupt>
 12c:	ab c0       	rjmp	.+342    	; 0x284 <__vector_22>
 12e:	12 c0       	rjmp	.+36     	; 0x154 <__bad_interrupt>
 130:	11 c0       	rjmp	.+34     	; 0x154 <__bad_interrupt>
 132:	10 c0       	rjmp	.+32     	; 0x154 <__bad_interrupt>

00000134 <__ctors_end>:
 134:	11 24       	eor	r1, r1
 136:	1f be       	out	0x3f, r1	; 63
 138:	cf ef       	ldi	r28, 0xFF	; 255
 13a:	cd bf       	out	0x3d, r28	; 61
 13c:	df e3       	ldi	r29, 0x3F	; 63
 13e:	de bf       	out	0x3e, r29	; 62

00000140 <__do_clear_bss>:
 140:	2f e3       	ldi	r18, 0x3F	; 63
 142:	a0 e0       	ldi	r26, 0x00	; 0
 144:	bf e3       	ldi	r27, 0x3F	; 63
 146:	01 c0       	rjmp	.+2      	; 0x14a <.do_clear_bss_start>

00000148 <.do_clear_bss_loop>:
 148:	1d 92       	st	X+, r1

0000014a <.do_clear_bss_start>:
 14a:	ad 31       	cpi	r26, 0x1D	; 29
 14c:	b2 07       	cpc	r27, r18
 14e:	e1 f7       	brne	.-8      	; 0x148 <.do_clear_bss_loop>
 150:	00 d1       	rcall	.+512    	; 0x352 <main>
 152:	d5 c4       	rjmp	.+2474   	; 0xafe <_exit>

00000154 <__bad_interrupt>:
 154:	d5 cf       	rjmp	.-86     	; 0x100 <__vectors>

00000156 <__vector_17>:
Clears the Interrupt Flag: The interruption can't be triggered repeatedly until a new condition occurs
Reads the ADC Result: The ADC0 conversion data is stored in the global variable "sample"
Starts a New Conversion: The ISR triggers a new ADC conversion, ensuring that the ADC is 
continuously sampling new data and the process is ongoing.*/
ISR(ADC0_RESRDY_vect)
{
 156:	1f 92       	push	r1
 158:	0f 92       	push	r0
 15a:	0f b6       	in	r0, 0x3f	; 63
 15c:	0f 92       	push	r0
 15e:	11 24       	eor	r1, r1
 160:	2f 93       	push	r18
 162:	3f 93       	push	r19
 164:	8f 93       	push	r24
 166:	ef 93       	push	r30
 168:	ff 93       	push	r31
	/* Clear the interrupt flag by writing 1: */
	ADC0.INTFLAGS = ADC_RESRDY_bm;
 16a:	e0 e0       	ldi	r30, 0x00	; 0
 16c:	f6 e0       	ldi	r31, 0x06	; 6
 16e:	81 e0       	ldi	r24, 0x01	; 1
 170:	83 87       	std	Z+11, r24	; 0x0b
	
	sample = ADC0.RES;
 172:	20 89       	ldd	r18, Z+16	; 0x10
 174:	31 89       	ldd	r19, Z+17	; 0x11
 176:	20 93 06 3f 	sts	0x3F06, r18	; 0x803f06 <sample>
 17a:	30 93 07 3f 	sts	0x3F07, r19	; 0x803f07 <sample+0x1>
	
	/* Start conversion */
	ADC0.COMMAND = ADC_STCONV_bm;
 17e:	80 87       	std	Z+8, r24	; 0x08
}
 180:	ff 91       	pop	r31
 182:	ef 91       	pop	r30
 184:	8f 91       	pop	r24
 186:	3f 91       	pop	r19
 188:	2f 91       	pop	r18
 18a:	0f 90       	pop	r0
 18c:	0f be       	out	0x3f, r0	; 63
 18e:	0f 90       	pop	r0
 190:	1f 90       	pop	r1
 192:	18 95       	reti

00000194 <ADC0_init>:
/*This initialization ensures that the ADC is ready to perform accurate 
conversions and trigger interrupts when new conversion results are available.*/
void ADC0_init(void)
{
	/* Disable digital input buffer */
	PORTA.PIN4CTRL &= ~PORT_ISC_gm;
 194:	e0 e0       	ldi	r30, 0x00	; 0
 196:	f4 e0       	ldi	r31, 0x04	; 4
 198:	84 89       	ldd	r24, Z+20	; 0x14
 19a:	88 7f       	andi	r24, 0xF8	; 248
 19c:	84 8b       	std	Z+20, r24	; 0x14
	PORTA.PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
 19e:	84 89       	ldd	r24, Z+20	; 0x14
 1a0:	84 60       	ori	r24, 0x04	; 4
 1a2:	84 8b       	std	Z+20, r24	; 0x14
	
	/* Disable pull-up resistor */
	PORTA.PIN4CTRL &= ~PORT_PULLUPEN_bm;
 1a4:	84 89       	ldd	r24, Z+20	; 0x14
 1a6:	87 7f       	andi	r24, 0xF7	; 247
 1a8:	84 8b       	std	Z+20, r24	; 0x14
	
	VREF.CTRLA |= VREF_ADC0REFSEL_2V5_gc;	/* Voltage reference  2.5V */
 1aa:	e0 ea       	ldi	r30, 0xA0	; 160
 1ac:	f0 e0       	ldi	r31, 0x00	; 0
 1ae:	80 81       	ld	r24, Z
 1b0:	80 62       	ori	r24, 0x20	; 32
 1b2:	80 83       	st	Z, r24
	VREF.CTRLB |= VREF_ADC0REFEN_bm;		/* Force Voltage reference */
 1b4:	81 81       	ldd	r24, Z+1	; 0x01
 1b6:	82 60       	ori	r24, 0x02	; 2
 1b8:	81 83       	std	Z+1, r24	; 0x01
	
	ADC0.CTRLC = ADC_PRESC_DIV8_gc |		/* CLK_PER divided by 8 */
 1ba:	e0 e0       	ldi	r30, 0x00	; 0
 1bc:	f6 e0       	ldi	r31, 0x06	; 6
 1be:	82 e0       	ldi	r24, 0x02	; 2
 1c0:	82 83       	std	Z+2, r24	; 0x02
	ADC_REFSEL_INTREF_gc;					/* Internal reference */
	
	ADC0.CTRLA |= ADC_ENABLE_bm |			/* ADC Enable: enabled */
 1c2:	80 81       	ld	r24, Z
 1c4:	81 60       	ori	r24, 0x01	; 1
 1c6:	80 83       	st	Z, r24
	ADC_RESSEL_10BIT_gc;					/* 10-bit mode */
	
	/* Enable ADC interrupt */
	ADC0.INTCTRL = ADC_RESRDY_bm;
 1c8:	81 e0       	ldi	r24, 0x01	; 1
 1ca:	82 87       	std	Z+10, r24	; 0x0a
	
	/* Select ADC channel */
	ADC0.MUXPOS = ADC_MUXPOS_AIN4_gc;
 1cc:	84 e0       	ldi	r24, 0x04	; 4
 1ce:	86 83       	std	Z+6, r24	; 0x06
 1d0:	08 95       	ret

000001d2 <ADC0_start>:
After starting the conversion, the ADC will sample the input signal, convert it to a digital value, and set an interrupt flag 
(if configured) when the conversion is complete, allowing the program to read the result.*/
void ADC0_start(void)
{
	/* Start conversion */
	ADC0.COMMAND = ADC_STCONV_bm;
 1d2:	81 e0       	ldi	r24, 0x01	; 1
 1d4:	80 93 08 06 	sts	0x0608, r24	; 0x800608 <delim+0x7f7ae7>
 1d8:	08 95       	ret

000001da <CLKCTRL_init>:
It sets the clock prescaler to divide the system clock by 8 and enables the prescaler.
It configures the 20 MHz internal oscillator as the clock source and disables clock output to external pins.
It waits until the clock system has stabilized and the changes are applied. */
void CLKCTRL_init(void)
{
	_PROTECTED_WRITE(CLKCTRL.MCLKCTRLB, CLKCTRL_PDIV_16X_gc | CLKCTRL_PEN_bm);
 1da:	88 ed       	ldi	r24, 0xD8	; 216
 1dc:	27 e0       	ldi	r18, 0x07	; 7
 1de:	30 e0       	ldi	r19, 0x00	; 0
 1e0:	84 bf       	out	0x34, r24	; 52
 1e2:	20 93 61 00 	sts	0x0061, r18	; 0x800061 <delim+0x7f7540>
	_PROTECTED_WRITE(CLKCTRL.MCLKCTRLA, !CLKCTRL_CLKOUT_bm | CLKCTRL_CLKSEL_OSC20M_gc);
 1e6:	20 e0       	ldi	r18, 0x00	; 0
 1e8:	30 e0       	ldi	r19, 0x00	; 0
 1ea:	84 bf       	out	0x34, r24	; 52
 1ec:	20 93 60 00 	sts	0x0060, r18	; 0x800060 <delim+0x7f753f>
	while (!(CLKCTRL.MCLKSTATUS));
 1f0:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <delim+0x7f7542>
 1f4:	88 23       	and	r24, r24
 1f6:	e1 f3       	breq	.-8      	; 0x1f0 <CLKCTRL_init+0x16>
}
 1f8:	08 95       	ret

000001fa <RTC_init>:
It sets the period value to 0x44 (68 decimal), meaning the RTC will generate an overflow event after counting to this value.
It enables the overflow interrupt, so that an interrupt is triggered when the RTC overflows,
while disabling the compare match interrupt. */
void RTC_init(void)
{
	RTC.CTRLA = RTC_PRESCALER_DIV512_gc /* 512 */
 1fa:	e0 e4       	ldi	r30, 0x40	; 64
 1fc:	f1 e0       	ldi	r31, 0x01	; 1
 1fe:	89 e4       	ldi	r24, 0x49	; 73
 200:	80 83       	st	Z, r24
	| 1 << RTC_RTCEN_bp     /* Enable: enabled */
	| 0 << RTC_RUNSTDBY_bp; /* Run In Standby: disabled */

	RTC.PER = 0x44; /* Period: 0xd */
 202:	84 e4       	ldi	r24, 0x44	; 68
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	82 87       	std	Z+10, r24	; 0x0a
 208:	93 87       	std	Z+11, r25	; 0x0b

	RTC.INTCTRL = 0 << RTC_CMP_bp    /* Compare Match Interrupt enable: disabled */
 20a:	81 e0       	ldi	r24, 0x01	; 1
 20c:	82 83       	std	Z+2, r24	; 0x02
 20e:	08 95       	ret

00000210 <GPIO_init>:
#include "gpio.h"

/*This function looks for the direction of PORTA and configures its pin 2 as an output pin*/
void GPIO_init(void)
{
	PORTA.DIR |= PIN2_bm;
 210:	e0 e0       	ldi	r30, 0x00	; 0
 212:	f4 e0       	ldi	r31, 0x04	; 4
 214:	80 81       	ld	r24, Z
 216:	84 60       	ori	r24, 0x04	; 4
 218:	80 83       	st	Z, r24
 21a:	08 95       	ret

0000021c <GPIO_relay>:
/*This function takes the active value (True or False) to work like:
If active = true, the relay is turned on by setting the output of pin 2 to HIGH.
If active = false, the relay is turned off by setting the output of pin 2 to LOW.*/
void GPIO_relay(bool active)
{
	if(active) {
 21c:	88 23       	and	r24, r24
 21e:	31 f0       	breq	.+12     	; 0x22c <GPIO_relay+0x10>
		PORTA.OUT |= PIN2_bm;
 220:	e0 e0       	ldi	r30, 0x00	; 0
 222:	f4 e0       	ldi	r31, 0x04	; 4
 224:	84 81       	ldd	r24, Z+4	; 0x04
 226:	84 60       	ori	r24, 0x04	; 4
 228:	84 83       	std	Z+4, r24	; 0x04
 22a:	08 95       	ret
		} else {
		PORTA.OUT &= ~PIN2_bm;
 22c:	e0 e0       	ldi	r30, 0x00	; 0
 22e:	f4 e0       	ldi	r31, 0x04	; 4
 230:	84 81       	ldd	r24, Z+4	; 0x04
 232:	8b 7f       	andi	r24, 0xFB	; 251
 234:	84 83       	std	Z+4, r24	; 0x04
 236:	08 95       	ret

00000238 <UART_init>:
/*This function initializes the UART with the necessary parameters like baud rate, and activating both
Receiver and Transmitter so it can get and send data though the same UART*/
void UART_init()
{

	USART0.BAUD = (uint16_t)USART0_BAUD_RATE(9600); /* set baud rate register */
 238:	e0 e0       	ldi	r30, 0x00	; 0
 23a:	f8 e0       	ldi	r31, 0x08	; 8
 23c:	81 ea       	ldi	r24, 0xA1	; 161
 23e:	91 e0       	ldi	r25, 0x01	; 1
 240:	80 87       	std	Z+8, r24	; 0x08
 242:	91 87       	std	Z+9, r25	; 0x09

	USART0.CTRLA = USART_RXCIE_bm;  /* Receive Complete Interrupt Enable: enabled */
 244:	80 e8       	ldi	r24, 0x80	; 128
 246:	85 83       	std	Z+5, r24	; 0x05
	
	USART0.CTRLB = USART_RXEN_bm |    /* Receiver Enable: enabled */
 248:	80 ec       	ldi	r24, 0xC0	; 192
 24a:	86 83       	std	Z+6, r24	; 0x06
	USART_TXEN_bm;    /* Transmitter Enable: enabled */
	
	/* Set TxD (PB2) as output */
	PORTB.DIR |= PIN2_bm;
 24c:	e0 e2       	ldi	r30, 0x20	; 32
 24e:	f4 e0       	ldi	r31, 0x04	; 4
 250:	80 81       	ld	r24, Z
 252:	84 60       	ori	r24, 0x04	; 4
 254:	80 83       	st	Z, r24
 256:	08 95       	ret

00000258 <UART_SendString>:

/*This function takes a string and sends each character over UART until it reaches the end of the string (null terminator).
It ensures that each byte is sent only when the transmit buffer is empty and 
waits for the entire transmission to complete before clearing the corresponding flag.*/
void UART_SendString(const char *str)
{
 258:	fc 01       	movw	r30, r24
	while (*str != '\0')
 25a:	07 c0       	rjmp	.+14     	; 0x26a <UART_SendString+0x12>
	{
		while (!(USART0.STATUS & USART_DREIF_bm)); //wait until Tx buffer is empty
 25c:	90 91 04 08 	lds	r25, 0x0804	; 0x800804 <delim+0x7f7ce3>
 260:	95 ff       	sbrs	r25, 5
 262:	fc cf       	rjmp	.-8      	; 0x25c <UART_SendString+0x4>
		
		USART0.TXDATAL = *str;
 264:	80 93 02 08 	sts	0x0802, r24	; 0x800802 <delim+0x7f7ce1>
		str++;
 268:	31 96       	adiw	r30, 0x01	; 1
/*This function takes a string and sends each character over UART until it reaches the end of the string (null terminator).
It ensures that each byte is sent only when the transmit buffer is empty and 
waits for the entire transmission to complete before clearing the corresponding flag.*/
void UART_SendString(const char *str)
{
	while (*str != '\0')
 26a:	80 81       	ld	r24, Z
 26c:	81 11       	cpse	r24, r1
 26e:	f6 cf       	rjmp	.-20     	; 0x25c <UART_SendString+0x4>
		while (!(USART0.STATUS & USART_DREIF_bm)); //wait until Tx buffer is empty
		
		USART0.TXDATAL = *str;
		str++;
	}
	while (!(USART0.STATUS & USART_TXCIF_bm)); //wait until Tx finished
 270:	80 91 04 08 	lds	r24, 0x0804	; 0x800804 <delim+0x7f7ce3>
 274:	86 ff       	sbrs	r24, 6
 276:	fc cf       	rjmp	.-8      	; 0x270 <UART_SendString+0x18>
	
	USART0.STATUS |= USART_TXCIF_bm;
 278:	e0 e0       	ldi	r30, 0x00	; 0
 27a:	f8 e0       	ldi	r31, 0x08	; 8
 27c:	84 81       	ldd	r24, Z+4	; 0x04
 27e:	80 64       	ori	r24, 0x40	; 64
 280:	84 83       	std	Z+4, r24	; 0x04
 282:	08 95       	ret

00000284 <__vector_22>:
It stores the received byte in RXBuffer at the current rx_index.
The code checks if the byte is a newline (0x0A) or if the buffer is full. If either is true, the rx_index is reset to 0 
to prepare for the next message. Otherwise, the rx_index is incremented to store the next byte in the buffer.
The commented DataRDY = true; line is used to indicate when a complete message has been received.*/
ISR(USART0_RXC_vect)
{
 284:	1f 92       	push	r1
 286:	0f 92       	push	r0
 288:	0f b6       	in	r0, 0x3f	; 63
 28a:	0f 92       	push	r0
 28c:	11 24       	eor	r1, r1
 28e:	8f 93       	push	r24
 290:	9f 93       	push	r25
 292:	ef 93       	push	r30
 294:	ff 93       	push	r31
	RXBuffer[rx_index] = USART0.RXDATAL;
 296:	80 91 03 3f 	lds	r24, 0x3F03	; 0x803f03 <rx_index>
 29a:	e8 2f       	mov	r30, r24
 29c:	f0 e0       	ldi	r31, 0x00	; 0
 29e:	90 91 00 08 	lds	r25, 0x0800	; 0x800800 <delim+0x7f7cdf>
 2a2:	e7 5f       	subi	r30, 0xF7	; 247
 2a4:	f0 4c       	sbci	r31, 0xC0	; 192
 2a6:	90 83       	st	Z, r25
	
	if((RXBuffer[rx_index] == 0x0A) || (rx_index == 19)) {
 2a8:	9a 30       	cpi	r25, 0x0A	; 10
 2aa:	11 f0       	breq	.+4      	; 0x2b0 <__vector_22+0x2c>
 2ac:	83 31       	cpi	r24, 0x13	; 19
 2ae:	31 f4       	brne	.+12     	; 0x2bc <__vector_22+0x38>
		UART_drdy = true;
 2b0:	81 e0       	ldi	r24, 0x01	; 1
 2b2:	80 93 02 3f 	sts	0x3F02, r24	; 0x803f02 <UART_drdy>
		rx_index = 0;
 2b6:	10 92 03 3f 	sts	0x3F03, r1	; 0x803f03 <rx_index>
 2ba:	03 c0       	rjmp	.+6      	; 0x2c2 <__vector_22+0x3e>
		} else {
		rx_index++;
 2bc:	8f 5f       	subi	r24, 0xFF	; 255
 2be:	80 93 03 3f 	sts	0x3F03, r24	; 0x803f03 <rx_index>
	}
}
 2c2:	ff 91       	pop	r31
 2c4:	ef 91       	pop	r30
 2c6:	9f 91       	pop	r25
 2c8:	8f 91       	pop	r24
 2ca:	0f 90       	pop	r0
 2cc:	0f be       	out	0x3f, r0	; 63
 2ce:	0f 90       	pop	r0
 2d0:	1f 90       	pop	r1
 2d2:	18 95       	reti

000002d4 <data_process>:

/*This function was made to receive the data sent via UART after taking the string from the Bluetooth module, it takes the
string and divides it so look for a number to convert thanks to the ATOI function, saving the numeric values into the pointers
of my low and upper threshold, returning both to the main.c and printing correct execution when checking the control flag*/
uint8_t data_process(int *lower_threshold, int *upper_threshold){
 2d4:	0f 93       	push	r16
 2d6:	1f 93       	push	r17
 2d8:	cf 93       	push	r28
 2da:	df 93       	push	r29
 2dc:	ec 01       	movw	r28, r24
 2de:	8b 01       	movw	r16, r22
	int control = 0;
	char *token = strtok((char *)RXBuffer, delim);
 2e0:	61 e2       	ldi	r22, 0x21	; 33
 2e2:	7b e8       	ldi	r23, 0x8B	; 139
 2e4:	89 e0       	ldi	r24, 0x09	; 9
 2e6:	9f e3       	ldi	r25, 0x3F	; 63
 2e8:	05 d1       	rcall	.+522    	; 0x4f4 <strtok>
	if (token != NULL){
 2ea:	00 97       	sbiw	r24, 0x00	; 0
 2ec:	31 f0       	breq	.+12     	; 0x2fa <data_process+0x26>
		*lower_threshold = atoi(token);
 2ee:	e4 d0       	rcall	.+456    	; 0x4b8 <atoi>
 2f0:	88 83       	st	Y, r24
 2f2:	99 83       	std	Y+1, r25	; 0x01
		control++;
 2f4:	c1 e0       	ldi	r28, 0x01	; 1
 2f6:	d0 e0       	ldi	r29, 0x00	; 0
 2f8:	02 c0       	rjmp	.+4      	; 0x2fe <data_process+0x2a>

/*This function was made to receive the data sent via UART after taking the string from the Bluetooth module, it takes the
string and divides it so look for a number to convert thanks to the ATOI function, saving the numeric values into the pointers
of my low and upper threshold, returning both to the main.c and printing correct execution when checking the control flag*/
uint8_t data_process(int *lower_threshold, int *upper_threshold){
	int control = 0;
 2fa:	c0 e0       	ldi	r28, 0x00	; 0
 2fc:	d0 e0       	ldi	r29, 0x00	; 0
	char *token = strtok((char *)RXBuffer, delim);
	if (token != NULL){
		*lower_threshold = atoi(token);
		control++;
	}
	token = strtok(NULL, delim);
 2fe:	61 e2       	ldi	r22, 0x21	; 33
 300:	7b e8       	ldi	r23, 0x8B	; 139
 302:	80 e0       	ldi	r24, 0x00	; 0
 304:	90 e0       	ldi	r25, 0x00	; 0
 306:	f6 d0       	rcall	.+492    	; 0x4f4 <strtok>
	if (token != NULL){
 308:	00 97       	sbiw	r24, 0x00	; 0
 30a:	29 f0       	breq	.+10     	; 0x316 <data_process+0x42>
		*upper_threshold = atoi(token);
 30c:	d5 d0       	rcall	.+426    	; 0x4b8 <atoi>
 30e:	f8 01       	movw	r30, r16
 310:	80 83       	st	Z, r24
 312:	91 83       	std	Z+1, r25	; 0x01
		control++;
 314:	21 96       	adiw	r28, 0x01	; 1
	}
	if (control == 2){
 316:	22 97       	sbiw	r28, 0x02	; 2
 318:	29 f0       	breq	.+10     	; 0x324 <data_process+0x50>
		return 1;
	}else{
		UART_SendString("Error en la obtención de datos");
 31a:	82 e0       	ldi	r24, 0x02	; 2
 31c:	9b e8       	ldi	r25, 0x8B	; 139
 31e:	9c df       	rcall	.-200    	; 0x258 <UART_SendString>
		return 0;
 320:	80 e0       	ldi	r24, 0x00	; 0
 322:	01 c0       	rjmp	.+2      	; 0x326 <data_process+0x52>
	if (token != NULL){
		*upper_threshold = atoi(token);
		control++;
	}
	if (control == 2){
		return 1;
 324:	81 e0       	ldi	r24, 0x01	; 1
	}else{
		UART_SendString("Error en la obtención de datos");
		return 0;
	}
 326:	df 91       	pop	r29
 328:	cf 91       	pop	r28
 32a:	1f 91       	pop	r17
 32c:	0f 91       	pop	r16
 32e:	08 95       	ret

00000330 <__vector_6>:

extern bool UART_drdy; //Variable which determines whether the information sent via UART is ready or not to be processed
bool relay_state = false; //Variable to know if the rele is activated or not

ISR(RTC_CNT_vect)
{
 330:	1f 92       	push	r1
 332:	0f 92       	push	r0
 334:	0f b6       	in	r0, 0x3f	; 63
 336:	0f 92       	push	r0
 338:	11 24       	eor	r1, r1
 33a:	8f 93       	push	r24
	/* Insert your RTC Overflow interrupt handling code */
	sensor_drdy = true;
 33c:	81 e0       	ldi	r24, 0x01	; 1
 33e:	80 93 05 3f 	sts	0x3F05, r24	; 0x803f05 <sensor_drdy>
	/* Overflow interrupt flag has to be cleared manually */
	RTC.INTFLAGS = RTC_OVF_bm;
 342:	80 93 43 01 	sts	0x0143, r24	; 0x800143 <delim+0x7f7622>
}
 346:	8f 91       	pop	r24
 348:	0f 90       	pop	r0
 34a:	0f be       	out	0x3f, r0	; 63
 34c:	0f 90       	pop	r0
 34e:	1f 90       	pop	r1
 350:	18 95       	reti

00000352 <main>:

int main(void)
{
 352:	cf 93       	push	r28
 354:	df 93       	push	r29
 356:	cd b7       	in	r28, 0x3d	; 61
 358:	de b7       	in	r29, 0x3e	; 62
 35a:	ac 97       	sbiw	r28, 0x2c	; 44
 35c:	cd bf       	out	0x3d, r28	; 61
 35e:	de bf       	out	0x3e, r29	; 62
	/* Configure modules, Initialize all needed functions */
	CLKCTRL_init();
 360:	3c df       	rcall	.-392    	; 0x1da <CLKCTRL_init>
	RTC_init();
 362:	4b df       	rcall	.-362    	; 0x1fa <RTC_init>
	ADC0_init();
 364:	17 df       	rcall	.-466    	; 0x194 <ADC0_init>
	GPIO_init();
 366:	54 df       	rcall	.-344    	; 0x210 <GPIO_init>
	UART_init();
 368:	67 df       	rcall	.-306    	; 0x238 <UART_init>
	
	int low_threshold = 20;
 36a:	84 e1       	ldi	r24, 0x14	; 20
 36c:	90 e0       	ldi	r25, 0x00	; 0
 36e:	89 83       	std	Y+1, r24	; 0x01
 370:	9a 83       	std	Y+2, r25	; 0x02
	int upper_threshold = 40;
 372:	88 e2       	ldi	r24, 0x28	; 40
 374:	90 e0       	ldi	r25, 0x00	; 0
 376:	8b 83       	std	Y+3, r24	; 0x03
 378:	9c 83       	std	Y+4, r25	; 0x04
	
	countTime = 0;	//Seconds counter
 37a:	10 92 08 3f 	sts	0x3F08, r1	; 0x803f08 <countTime>
	char CommCon[40];	//String buffer
	
	memset(CommCon,0,40);	//Cleans the buffer by adding zeros to each position
 37e:	ce 01       	movw	r24, r28
 380:	05 96       	adiw	r24, 0x05	; 5
 382:	28 e2       	ldi	r18, 0x28	; 40
 384:	fc 01       	movw	r30, r24
 386:	11 92       	st	Z+, r1
 388:	2a 95       	dec	r18
 38a:	e9 f7       	brne	.-6      	; 0x386 <main+0x34>
	sprintf(CommCon, "HisBand Pro 1.0\r\n");
 38c:	22 e1       	ldi	r18, 0x12	; 18
 38e:	e9 e2       	ldi	r30, 0x29	; 41
 390:	fb e8       	ldi	r31, 0x8B	; 139
 392:	dc 01       	movw	r26, r24
 394:	01 90       	ld	r0, Z+
 396:	0d 92       	st	X+, r0
 398:	2a 95       	dec	r18
 39a:	e1 f7       	brne	.-8      	; 0x394 <main+0x42>
	UART_SendString(CommCon);
 39c:	5d df       	rcall	.-326    	; 0x258 <UART_SendString>
	
	/* Enable global interrupt */
	sei();
 39e:	78 94       	sei
	
	/* Start a conversion */
	ADC0_start();
 3a0:	18 df       	rcall	.-464    	; 0x1d2 <ADC0_start>
	
	/* Replace with your application code */
	while (1)
	{
		// Temporización
		if (countTime == 1)
 3a2:	80 91 08 3f 	lds	r24, 0x3F08	; 0x803f08 <countTime>
 3a6:	81 30       	cpi	r24, 0x01	; 1
 3a8:	f1 f4       	brne	.+60     	; 0x3e6 <main+0x94>
		{
			//memset(CommCon, 0, 40);
			sprintf(CommCon, "Temperature: %d\r\n", sample);
 3aa:	80 91 07 3f 	lds	r24, 0x3F07	; 0x803f07 <sample+0x1>
 3ae:	8f 93       	push	r24
 3b0:	80 91 06 3f 	lds	r24, 0x3F06	; 0x803f06 <sample>
 3b4:	8f 93       	push	r24
 3b6:	8e e6       	ldi	r24, 0x6E	; 110
 3b8:	9b e8       	ldi	r25, 0x8B	; 139
 3ba:	9f 93       	push	r25
 3bc:	8f 93       	push	r24
 3be:	8e 01       	movw	r16, r28
 3c0:	0b 5f       	subi	r16, 0xFB	; 251
 3c2:	1f 4f       	sbci	r17, 0xFF	; 255
 3c4:	1f 93       	push	r17
 3c6:	0f 93       	push	r16
 3c8:	c8 d0       	rcall	.+400    	; 0x55a <sprintf>
			UART_SendString(CommCon);
 3ca:	c8 01       	movw	r24, r16
 3cc:	45 df       	rcall	.-374    	; 0x258 <UART_SendString>
			countTime++;
 3ce:	80 91 08 3f 	lds	r24, 0x3F08	; 0x803f08 <countTime>
 3d2:	8f 5f       	subi	r24, 0xFF	; 255
 3d4:	80 93 08 3f 	sts	0x3F08, r24	; 0x803f08 <countTime>
 3d8:	0f 90       	pop	r0
 3da:	0f 90       	pop	r0
 3dc:	0f 90       	pop	r0
 3de:	0f 90       	pop	r0
 3e0:	0f 90       	pop	r0
 3e2:	0f 90       	pop	r0
 3e4:	08 c0       	rjmp	.+16     	; 0x3f6 <main+0xa4>
		} else if (countTime == 3){
 3e6:	83 30       	cpi	r24, 0x03	; 3
 3e8:	19 f4       	brne	.+6      	; 0x3f0 <main+0x9e>
			countTime = 0;
 3ea:	10 92 08 3f 	sts	0x3F08, r1	; 0x803f08 <countTime>
 3ee:	03 c0       	rjmp	.+6      	; 0x3f6 <main+0xa4>
		} else {
			countTime++;
 3f0:	8f 5f       	subi	r24, 0xFF	; 255
 3f2:	80 93 08 3f 	sts	0x3F08, r24	; 0x803f08 <countTime>
		}
		
		if (UART_drdy)
 3f6:	80 91 02 3f 	lds	r24, 0x3F02	; 0x803f02 <UART_drdy>
 3fa:	88 23       	and	r24, r24
 3fc:	91 f2       	breq	.-92     	; 0x3a2 <main+0x50>
		{
			//Get the new values for low and upper threshold
			data_process(&low_threshold, &upper_threshold);
 3fe:	be 01       	movw	r22, r28
 400:	6d 5f       	subi	r22, 0xFD	; 253
 402:	7f 4f       	sbci	r23, 0xFF	; 255
 404:	ce 01       	movw	r24, r28
 406:	01 96       	adiw	r24, 0x01	; 1
 408:	65 df       	rcall	.-310    	; 0x2d4 <data_process>
			
			if (sensor_drdy){
 40a:	80 91 05 3f 	lds	r24, 0x3F05	; 0x803f05 <sensor_drdy>
 40e:	88 23       	and	r24, r24
 410:	41 f2       	breq	.-112    	; 0x3a2 <main+0x50>
				if (sample > upper_threshold && !relay_state)
 412:	80 91 06 3f 	lds	r24, 0x3F06	; 0x803f06 <sample>
 416:	90 91 07 3f 	lds	r25, 0x3F07	; 0x803f07 <sample+0x1>
 41a:	2b 81       	ldd	r18, Y+3	; 0x03
 41c:	3c 81       	ldd	r19, Y+4	; 0x04
 41e:	28 17       	cp	r18, r24
 420:	39 07       	cpc	r19, r25
 422:	10 f5       	brcc	.+68     	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
 424:	20 91 04 3f 	lds	r18, 0x3F04	; 0x803f04 <relay_state>
 428:	21 11       	cpse	r18, r1
 42a:	1e c0       	rjmp	.+60     	; 0x468 <__LOCK_REGION_LENGTH__+0x68>
				{
					//Activate the relay
					GPIO_relay(true);
 42c:	81 e0       	ldi	r24, 0x01	; 1
 42e:	f6 de       	rcall	.-532    	; 0x21c <GPIO_relay>
					relay_state = true;
 430:	81 e0       	ldi	r24, 0x01	; 1
 432:	80 93 04 3f 	sts	0x3F04, r24	; 0x803f04 <relay_state>
					
					//Send activation message
					//memset(CommCon, 0, 40);
					sprintf(CommCon, "Relay Turned ON-Temperature: %d\r\n",sample);
 436:	80 91 07 3f 	lds	r24, 0x3F07	; 0x803f07 <sample+0x1>
 43a:	8f 93       	push	r24
 43c:	80 91 06 3f 	lds	r24, 0x3F06	; 0x803f06 <sample>
 440:	8f 93       	push	r24
 442:	8b e3       	ldi	r24, 0x3B	; 59
 444:	9b e8       	ldi	r25, 0x8B	; 139
 446:	9f 93       	push	r25
 448:	8f 93       	push	r24
 44a:	8e 01       	movw	r16, r28
 44c:	0b 5f       	subi	r16, 0xFB	; 251
 44e:	1f 4f       	sbci	r17, 0xFF	; 255
 450:	1f 93       	push	r17
 452:	0f 93       	push	r16
 454:	82 d0       	rcall	.+260    	; 0x55a <sprintf>
					UART_SendString(CommCon);
 456:	c8 01       	movw	r24, r16
 458:	ff de       	rcall	.-514    	; 0x258 <UART_SendString>
 45a:	0f 90       	pop	r0
 45c:	0f 90       	pop	r0
 45e:	0f 90       	pop	r0
 460:	0f 90       	pop	r0
 462:	0f 90       	pop	r0
 464:	0f 90       	pop	r0
 466:	9d cf       	rjmp	.-198    	; 0x3a2 <main+0x50>
				}
				else if (sample < low_threshold && relay_state)
 468:	29 81       	ldd	r18, Y+1	; 0x01
 46a:	3a 81       	ldd	r19, Y+2	; 0x02
 46c:	82 17       	cp	r24, r18
 46e:	93 07       	cpc	r25, r19
 470:	08 f0       	brcs	.+2      	; 0x474 <__LOCK_REGION_LENGTH__+0x74>
 472:	97 cf       	rjmp	.-210    	; 0x3a2 <main+0x50>
 474:	80 91 04 3f 	lds	r24, 0x3F04	; 0x803f04 <relay_state>
 478:	88 23       	and	r24, r24
 47a:	09 f4       	brne	.+2      	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
 47c:	92 cf       	rjmp	.-220    	; 0x3a2 <main+0x50>
				{
					//Deactivate the relay
					GPIO_relay(false);
 47e:	80 e0       	ldi	r24, 0x00	; 0
 480:	cd de       	rcall	.-614    	; 0x21c <GPIO_relay>
					relay_state = false;
 482:	10 92 04 3f 	sts	0x3F04, r1	; 0x803f04 <relay_state>
					
					//Send deactivation message
					//memset(CommCon, 0, 40);
					sprintf(CommCon, "Relay Turned OFF-Temperature: %d\r\n",sample);
 486:	80 91 07 3f 	lds	r24, 0x3F07	; 0x803f07 <sample+0x1>
 48a:	8f 93       	push	r24
 48c:	80 91 06 3f 	lds	r24, 0x3F06	; 0x803f06 <sample>
 490:	8f 93       	push	r24
 492:	8d e5       	ldi	r24, 0x5D	; 93
 494:	9b e8       	ldi	r25, 0x8B	; 139
 496:	9f 93       	push	r25
 498:	8f 93       	push	r24
 49a:	8e 01       	movw	r16, r28
 49c:	0b 5f       	subi	r16, 0xFB	; 251
 49e:	1f 4f       	sbci	r17, 0xFF	; 255
 4a0:	1f 93       	push	r17
 4a2:	0f 93       	push	r16
 4a4:	5a d0       	rcall	.+180    	; 0x55a <sprintf>
					UART_SendString(CommCon);
 4a6:	c8 01       	movw	r24, r16
 4a8:	d7 de       	rcall	.-594    	; 0x258 <UART_SendString>
 4aa:	0f 90       	pop	r0
 4ac:	0f 90       	pop	r0
 4ae:	0f 90       	pop	r0
 4b0:	0f 90       	pop	r0
 4b2:	0f 90       	pop	r0
 4b4:	0f 90       	pop	r0
 4b6:	75 cf       	rjmp	.-278    	; 0x3a2 <main+0x50>

000004b8 <atoi>:
 4b8:	fc 01       	movw	r30, r24
 4ba:	88 27       	eor	r24, r24
 4bc:	99 27       	eor	r25, r25
 4be:	e8 94       	clt
 4c0:	21 91       	ld	r18, Z+
 4c2:	20 32       	cpi	r18, 0x20	; 32
 4c4:	e9 f3       	breq	.-6      	; 0x4c0 <atoi+0x8>
 4c6:	29 30       	cpi	r18, 0x09	; 9
 4c8:	10 f0       	brcs	.+4      	; 0x4ce <atoi+0x16>
 4ca:	2e 30       	cpi	r18, 0x0E	; 14
 4cc:	c8 f3       	brcs	.-14     	; 0x4c0 <atoi+0x8>
 4ce:	2b 32       	cpi	r18, 0x2B	; 43
 4d0:	41 f0       	breq	.+16     	; 0x4e2 <atoi+0x2a>
 4d2:	2d 32       	cpi	r18, 0x2D	; 45
 4d4:	39 f4       	brne	.+14     	; 0x4e4 <atoi+0x2c>
 4d6:	68 94       	set
 4d8:	04 c0       	rjmp	.+8      	; 0x4e2 <atoi+0x2a>
 4da:	0e 94 a5 02 	call	0x54a	; 0x54a <__mulhi_const_10>
 4de:	82 0f       	add	r24, r18
 4e0:	91 1d       	adc	r25, r1
 4e2:	21 91       	ld	r18, Z+
 4e4:	20 53       	subi	r18, 0x30	; 48
 4e6:	2a 30       	cpi	r18, 0x0A	; 10
 4e8:	c0 f3       	brcs	.-16     	; 0x4da <atoi+0x22>
 4ea:	1e f4       	brtc	.+6      	; 0x4f2 <atoi+0x3a>
 4ec:	90 95       	com	r25
 4ee:	81 95       	neg	r24
 4f0:	9f 4f       	sbci	r25, 0xFF	; 255
 4f2:	08 95       	ret

000004f4 <strtok>:
 4f4:	40 e0       	ldi	r20, 0x00	; 0
 4f6:	5f e3       	ldi	r21, 0x3F	; 63
 4f8:	01 d0       	rcall	.+2      	; 0x4fc <strtok_r>
 4fa:	08 95       	ret

000004fc <strtok_r>:
 4fc:	fa 01       	movw	r30, r20
 4fe:	a1 91       	ld	r26, Z+
 500:	b0 81       	ld	r27, Z
 502:	00 97       	sbiw	r24, 0x00	; 0
 504:	19 f4       	brne	.+6      	; 0x50c <strtok_r+0x10>
 506:	10 97       	sbiw	r26, 0x00	; 0
 508:	e1 f0       	breq	.+56     	; 0x542 <strtok_r+0x46>
 50a:	cd 01       	movw	r24, r26
 50c:	dc 01       	movw	r26, r24
 50e:	cd 01       	movw	r24, r26
 510:	0d 90       	ld	r0, X+
 512:	00 20       	and	r0, r0
 514:	11 f4       	brne	.+4      	; 0x51a <strtok_r+0x1e>
 516:	c0 01       	movw	r24, r0
 518:	13 c0       	rjmp	.+38     	; 0x540 <strtok_r+0x44>
 51a:	fb 01       	movw	r30, r22
 51c:	21 91       	ld	r18, Z+
 51e:	22 23       	and	r18, r18
 520:	19 f0       	breq	.+6      	; 0x528 <strtok_r+0x2c>
 522:	20 15       	cp	r18, r0
 524:	d9 f7       	brne	.-10     	; 0x51c <strtok_r+0x20>
 526:	f3 cf       	rjmp	.-26     	; 0x50e <strtok_r+0x12>
 528:	fb 01       	movw	r30, r22
 52a:	21 91       	ld	r18, Z+
 52c:	20 15       	cp	r18, r0
 52e:	19 f4       	brne	.+6      	; 0x536 <strtok_r+0x3a>
 530:	1e 92       	st	-X, r1
 532:	11 96       	adiw	r26, 0x01	; 1
 534:	06 c0       	rjmp	.+12     	; 0x542 <strtok_r+0x46>
 536:	22 23       	and	r18, r18
 538:	c1 f7       	brne	.-16     	; 0x52a <strtok_r+0x2e>
 53a:	0d 90       	ld	r0, X+
 53c:	00 20       	and	r0, r0
 53e:	a1 f7       	brne	.-24     	; 0x528 <strtok_r+0x2c>
 540:	d0 01       	movw	r26, r0
 542:	fa 01       	movw	r30, r20
 544:	a1 93       	st	Z+, r26
 546:	b0 83       	st	Z, r27
 548:	08 95       	ret

0000054a <__mulhi_const_10>:
 54a:	7a e0       	ldi	r23, 0x0A	; 10
 54c:	97 9f       	mul	r25, r23
 54e:	90 2d       	mov	r25, r0
 550:	87 9f       	mul	r24, r23
 552:	80 2d       	mov	r24, r0
 554:	91 0d       	add	r25, r1
 556:	11 24       	eor	r1, r1
 558:	08 95       	ret

0000055a <sprintf>:
 55a:	ae e0       	ldi	r26, 0x0E	; 14
 55c:	b0 e0       	ldi	r27, 0x00	; 0
 55e:	e2 eb       	ldi	r30, 0xB2	; 178
 560:	f2 e0       	ldi	r31, 0x02	; 2
 562:	aa c2       	rjmp	.+1364   	; 0xab8 <__prologue_saves__+0x1c>
 564:	0d 89       	ldd	r16, Y+21	; 0x15
 566:	1e 89       	ldd	r17, Y+22	; 0x16
 568:	86 e0       	ldi	r24, 0x06	; 6
 56a:	8c 83       	std	Y+4, r24	; 0x04
 56c:	09 83       	std	Y+1, r16	; 0x01
 56e:	1a 83       	std	Y+2, r17	; 0x02
 570:	8f ef       	ldi	r24, 0xFF	; 255
 572:	9f e7       	ldi	r25, 0x7F	; 127
 574:	8d 83       	std	Y+5, r24	; 0x05
 576:	9e 83       	std	Y+6, r25	; 0x06
 578:	ae 01       	movw	r20, r28
 57a:	47 5e       	subi	r20, 0xE7	; 231
 57c:	5f 4f       	sbci	r21, 0xFF	; 255
 57e:	6f 89       	ldd	r22, Y+23	; 0x17
 580:	78 8d       	ldd	r23, Y+24	; 0x18
 582:	ce 01       	movw	r24, r28
 584:	01 96       	adiw	r24, 0x01	; 1
 586:	08 d0       	rcall	.+16     	; 0x598 <vfprintf>
 588:	ef 81       	ldd	r30, Y+7	; 0x07
 58a:	f8 85       	ldd	r31, Y+8	; 0x08
 58c:	e0 0f       	add	r30, r16
 58e:	f1 1f       	adc	r31, r17
 590:	10 82       	st	Z, r1
 592:	2e 96       	adiw	r28, 0x0e	; 14
 594:	e4 e0       	ldi	r30, 0x04	; 4
 596:	a9 c2       	rjmp	.+1362   	; 0xaea <__epilogue_restores__+0x1c>

00000598 <vfprintf>:
 598:	ab e0       	ldi	r26, 0x0B	; 11
 59a:	b0 e0       	ldi	r27, 0x00	; 0
 59c:	e1 ed       	ldi	r30, 0xD1	; 209
 59e:	f2 e0       	ldi	r31, 0x02	; 2
 5a0:	7d c2       	rjmp	.+1274   	; 0xa9c <__prologue_saves__>
 5a2:	6c 01       	movw	r12, r24
 5a4:	7b 01       	movw	r14, r22
 5a6:	8a 01       	movw	r16, r20
 5a8:	fc 01       	movw	r30, r24
 5aa:	16 82       	std	Z+6, r1	; 0x06
 5ac:	17 82       	std	Z+7, r1	; 0x07
 5ae:	83 81       	ldd	r24, Z+3	; 0x03
 5b0:	81 ff       	sbrs	r24, 1
 5b2:	bf c1       	rjmp	.+894    	; 0x932 <vfprintf+0x39a>
 5b4:	ce 01       	movw	r24, r28
 5b6:	01 96       	adiw	r24, 0x01	; 1
 5b8:	3c 01       	movw	r6, r24
 5ba:	f6 01       	movw	r30, r12
 5bc:	93 81       	ldd	r25, Z+3	; 0x03
 5be:	f7 01       	movw	r30, r14
 5c0:	93 fd       	sbrc	r25, 3
 5c2:	85 91       	lpm	r24, Z+
 5c4:	93 ff       	sbrs	r25, 3
 5c6:	81 91       	ld	r24, Z+
 5c8:	7f 01       	movw	r14, r30
 5ca:	88 23       	and	r24, r24
 5cc:	09 f4       	brne	.+2      	; 0x5d0 <vfprintf+0x38>
 5ce:	ad c1       	rjmp	.+858    	; 0x92a <vfprintf+0x392>
 5d0:	85 32       	cpi	r24, 0x25	; 37
 5d2:	39 f4       	brne	.+14     	; 0x5e2 <vfprintf+0x4a>
 5d4:	93 fd       	sbrc	r25, 3
 5d6:	85 91       	lpm	r24, Z+
 5d8:	93 ff       	sbrs	r25, 3
 5da:	81 91       	ld	r24, Z+
 5dc:	7f 01       	movw	r14, r30
 5de:	85 32       	cpi	r24, 0x25	; 37
 5e0:	21 f4       	brne	.+8      	; 0x5ea <vfprintf+0x52>
 5e2:	b6 01       	movw	r22, r12
 5e4:	90 e0       	ldi	r25, 0x00	; 0
 5e6:	c0 d1       	rcall	.+896    	; 0x968 <fputc>
 5e8:	e8 cf       	rjmp	.-48     	; 0x5ba <vfprintf+0x22>
 5ea:	91 2c       	mov	r9, r1
 5ec:	21 2c       	mov	r2, r1
 5ee:	31 2c       	mov	r3, r1
 5f0:	ff e1       	ldi	r31, 0x1F	; 31
 5f2:	f3 15       	cp	r31, r3
 5f4:	d8 f0       	brcs	.+54     	; 0x62c <vfprintf+0x94>
 5f6:	8b 32       	cpi	r24, 0x2B	; 43
 5f8:	79 f0       	breq	.+30     	; 0x618 <vfprintf+0x80>
 5fa:	38 f4       	brcc	.+14     	; 0x60a <vfprintf+0x72>
 5fc:	80 32       	cpi	r24, 0x20	; 32
 5fe:	79 f0       	breq	.+30     	; 0x61e <vfprintf+0x86>
 600:	83 32       	cpi	r24, 0x23	; 35
 602:	a1 f4       	brne	.+40     	; 0x62c <vfprintf+0x94>
 604:	23 2d       	mov	r18, r3
 606:	20 61       	ori	r18, 0x10	; 16
 608:	1d c0       	rjmp	.+58     	; 0x644 <vfprintf+0xac>
 60a:	8d 32       	cpi	r24, 0x2D	; 45
 60c:	61 f0       	breq	.+24     	; 0x626 <vfprintf+0x8e>
 60e:	80 33       	cpi	r24, 0x30	; 48
 610:	69 f4       	brne	.+26     	; 0x62c <vfprintf+0x94>
 612:	23 2d       	mov	r18, r3
 614:	21 60       	ori	r18, 0x01	; 1
 616:	16 c0       	rjmp	.+44     	; 0x644 <vfprintf+0xac>
 618:	83 2d       	mov	r24, r3
 61a:	82 60       	ori	r24, 0x02	; 2
 61c:	38 2e       	mov	r3, r24
 61e:	e3 2d       	mov	r30, r3
 620:	e4 60       	ori	r30, 0x04	; 4
 622:	3e 2e       	mov	r3, r30
 624:	2a c0       	rjmp	.+84     	; 0x67a <vfprintf+0xe2>
 626:	f3 2d       	mov	r31, r3
 628:	f8 60       	ori	r31, 0x08	; 8
 62a:	1d c0       	rjmp	.+58     	; 0x666 <vfprintf+0xce>
 62c:	37 fc       	sbrc	r3, 7
 62e:	2d c0       	rjmp	.+90     	; 0x68a <vfprintf+0xf2>
 630:	20 ed       	ldi	r18, 0xD0	; 208
 632:	28 0f       	add	r18, r24
 634:	2a 30       	cpi	r18, 0x0A	; 10
 636:	40 f0       	brcs	.+16     	; 0x648 <vfprintf+0xb0>
 638:	8e 32       	cpi	r24, 0x2E	; 46
 63a:	b9 f4       	brne	.+46     	; 0x66a <vfprintf+0xd2>
 63c:	36 fc       	sbrc	r3, 6
 63e:	75 c1       	rjmp	.+746    	; 0x92a <vfprintf+0x392>
 640:	23 2d       	mov	r18, r3
 642:	20 64       	ori	r18, 0x40	; 64
 644:	32 2e       	mov	r3, r18
 646:	19 c0       	rjmp	.+50     	; 0x67a <vfprintf+0xe2>
 648:	36 fe       	sbrs	r3, 6
 64a:	06 c0       	rjmp	.+12     	; 0x658 <vfprintf+0xc0>
 64c:	8a e0       	ldi	r24, 0x0A	; 10
 64e:	98 9e       	mul	r9, r24
 650:	20 0d       	add	r18, r0
 652:	11 24       	eor	r1, r1
 654:	92 2e       	mov	r9, r18
 656:	11 c0       	rjmp	.+34     	; 0x67a <vfprintf+0xe2>
 658:	ea e0       	ldi	r30, 0x0A	; 10
 65a:	2e 9e       	mul	r2, r30
 65c:	20 0d       	add	r18, r0
 65e:	11 24       	eor	r1, r1
 660:	22 2e       	mov	r2, r18
 662:	f3 2d       	mov	r31, r3
 664:	f0 62       	ori	r31, 0x20	; 32
 666:	3f 2e       	mov	r3, r31
 668:	08 c0       	rjmp	.+16     	; 0x67a <vfprintf+0xe2>
 66a:	8c 36       	cpi	r24, 0x6C	; 108
 66c:	21 f4       	brne	.+8      	; 0x676 <vfprintf+0xde>
 66e:	83 2d       	mov	r24, r3
 670:	80 68       	ori	r24, 0x80	; 128
 672:	38 2e       	mov	r3, r24
 674:	02 c0       	rjmp	.+4      	; 0x67a <vfprintf+0xe2>
 676:	88 36       	cpi	r24, 0x68	; 104
 678:	41 f4       	brne	.+16     	; 0x68a <vfprintf+0xf2>
 67a:	f7 01       	movw	r30, r14
 67c:	93 fd       	sbrc	r25, 3
 67e:	85 91       	lpm	r24, Z+
 680:	93 ff       	sbrs	r25, 3
 682:	81 91       	ld	r24, Z+
 684:	7f 01       	movw	r14, r30
 686:	81 11       	cpse	r24, r1
 688:	b3 cf       	rjmp	.-154    	; 0x5f0 <vfprintf+0x58>
 68a:	98 2f       	mov	r25, r24
 68c:	9f 7d       	andi	r25, 0xDF	; 223
 68e:	95 54       	subi	r25, 0x45	; 69
 690:	93 30       	cpi	r25, 0x03	; 3
 692:	28 f4       	brcc	.+10     	; 0x69e <vfprintf+0x106>
 694:	0c 5f       	subi	r16, 0xFC	; 252
 696:	1f 4f       	sbci	r17, 0xFF	; 255
 698:	9f e3       	ldi	r25, 0x3F	; 63
 69a:	99 83       	std	Y+1, r25	; 0x01
 69c:	0d c0       	rjmp	.+26     	; 0x6b8 <vfprintf+0x120>
 69e:	83 36       	cpi	r24, 0x63	; 99
 6a0:	31 f0       	breq	.+12     	; 0x6ae <vfprintf+0x116>
 6a2:	83 37       	cpi	r24, 0x73	; 115
 6a4:	71 f0       	breq	.+28     	; 0x6c2 <vfprintf+0x12a>
 6a6:	83 35       	cpi	r24, 0x53	; 83
 6a8:	09 f0       	breq	.+2      	; 0x6ac <vfprintf+0x114>
 6aa:	55 c0       	rjmp	.+170    	; 0x756 <vfprintf+0x1be>
 6ac:	20 c0       	rjmp	.+64     	; 0x6ee <vfprintf+0x156>
 6ae:	f8 01       	movw	r30, r16
 6b0:	80 81       	ld	r24, Z
 6b2:	89 83       	std	Y+1, r24	; 0x01
 6b4:	0e 5f       	subi	r16, 0xFE	; 254
 6b6:	1f 4f       	sbci	r17, 0xFF	; 255
 6b8:	88 24       	eor	r8, r8
 6ba:	83 94       	inc	r8
 6bc:	91 2c       	mov	r9, r1
 6be:	53 01       	movw	r10, r6
 6c0:	12 c0       	rjmp	.+36     	; 0x6e6 <vfprintf+0x14e>
 6c2:	28 01       	movw	r4, r16
 6c4:	f2 e0       	ldi	r31, 0x02	; 2
 6c6:	4f 0e       	add	r4, r31
 6c8:	51 1c       	adc	r5, r1
 6ca:	f8 01       	movw	r30, r16
 6cc:	a0 80       	ld	r10, Z
 6ce:	b1 80       	ldd	r11, Z+1	; 0x01
 6d0:	36 fe       	sbrs	r3, 6
 6d2:	03 c0       	rjmp	.+6      	; 0x6da <vfprintf+0x142>
 6d4:	69 2d       	mov	r22, r9
 6d6:	70 e0       	ldi	r23, 0x00	; 0
 6d8:	02 c0       	rjmp	.+4      	; 0x6de <vfprintf+0x146>
 6da:	6f ef       	ldi	r22, 0xFF	; 255
 6dc:	7f ef       	ldi	r23, 0xFF	; 255
 6de:	c5 01       	movw	r24, r10
 6e0:	38 d1       	rcall	.+624    	; 0x952 <strnlen>
 6e2:	4c 01       	movw	r8, r24
 6e4:	82 01       	movw	r16, r4
 6e6:	f3 2d       	mov	r31, r3
 6e8:	ff 77       	andi	r31, 0x7F	; 127
 6ea:	3f 2e       	mov	r3, r31
 6ec:	15 c0       	rjmp	.+42     	; 0x718 <vfprintf+0x180>
 6ee:	28 01       	movw	r4, r16
 6f0:	22 e0       	ldi	r18, 0x02	; 2
 6f2:	42 0e       	add	r4, r18
 6f4:	51 1c       	adc	r5, r1
 6f6:	f8 01       	movw	r30, r16
 6f8:	a0 80       	ld	r10, Z
 6fa:	b1 80       	ldd	r11, Z+1	; 0x01
 6fc:	36 fe       	sbrs	r3, 6
 6fe:	03 c0       	rjmp	.+6      	; 0x706 <vfprintf+0x16e>
 700:	69 2d       	mov	r22, r9
 702:	70 e0       	ldi	r23, 0x00	; 0
 704:	02 c0       	rjmp	.+4      	; 0x70a <vfprintf+0x172>
 706:	6f ef       	ldi	r22, 0xFF	; 255
 708:	7f ef       	ldi	r23, 0xFF	; 255
 70a:	c5 01       	movw	r24, r10
 70c:	17 d1       	rcall	.+558    	; 0x93c <strnlen_P>
 70e:	4c 01       	movw	r8, r24
 710:	f3 2d       	mov	r31, r3
 712:	f0 68       	ori	r31, 0x80	; 128
 714:	3f 2e       	mov	r3, r31
 716:	82 01       	movw	r16, r4
 718:	33 fc       	sbrc	r3, 3
 71a:	19 c0       	rjmp	.+50     	; 0x74e <vfprintf+0x1b6>
 71c:	82 2d       	mov	r24, r2
 71e:	90 e0       	ldi	r25, 0x00	; 0
 720:	88 16       	cp	r8, r24
 722:	99 06       	cpc	r9, r25
 724:	a0 f4       	brcc	.+40     	; 0x74e <vfprintf+0x1b6>
 726:	b6 01       	movw	r22, r12
 728:	80 e2       	ldi	r24, 0x20	; 32
 72a:	90 e0       	ldi	r25, 0x00	; 0
 72c:	1d d1       	rcall	.+570    	; 0x968 <fputc>
 72e:	2a 94       	dec	r2
 730:	f5 cf       	rjmp	.-22     	; 0x71c <vfprintf+0x184>
 732:	f5 01       	movw	r30, r10
 734:	37 fc       	sbrc	r3, 7
 736:	85 91       	lpm	r24, Z+
 738:	37 fe       	sbrs	r3, 7
 73a:	81 91       	ld	r24, Z+
 73c:	5f 01       	movw	r10, r30
 73e:	b6 01       	movw	r22, r12
 740:	90 e0       	ldi	r25, 0x00	; 0
 742:	12 d1       	rcall	.+548    	; 0x968 <fputc>
 744:	21 10       	cpse	r2, r1
 746:	2a 94       	dec	r2
 748:	21 e0       	ldi	r18, 0x01	; 1
 74a:	82 1a       	sub	r8, r18
 74c:	91 08       	sbc	r9, r1
 74e:	81 14       	cp	r8, r1
 750:	91 04       	cpc	r9, r1
 752:	79 f7       	brne	.-34     	; 0x732 <vfprintf+0x19a>
 754:	e1 c0       	rjmp	.+450    	; 0x918 <vfprintf+0x380>
 756:	84 36       	cpi	r24, 0x64	; 100
 758:	11 f0       	breq	.+4      	; 0x75e <vfprintf+0x1c6>
 75a:	89 36       	cpi	r24, 0x69	; 105
 75c:	39 f5       	brne	.+78     	; 0x7ac <vfprintf+0x214>
 75e:	f8 01       	movw	r30, r16
 760:	37 fe       	sbrs	r3, 7
 762:	07 c0       	rjmp	.+14     	; 0x772 <vfprintf+0x1da>
 764:	60 81       	ld	r22, Z
 766:	71 81       	ldd	r23, Z+1	; 0x01
 768:	82 81       	ldd	r24, Z+2	; 0x02
 76a:	93 81       	ldd	r25, Z+3	; 0x03
 76c:	0c 5f       	subi	r16, 0xFC	; 252
 76e:	1f 4f       	sbci	r17, 0xFF	; 255
 770:	08 c0       	rjmp	.+16     	; 0x782 <vfprintf+0x1ea>
 772:	60 81       	ld	r22, Z
 774:	71 81       	ldd	r23, Z+1	; 0x01
 776:	07 2e       	mov	r0, r23
 778:	00 0c       	add	r0, r0
 77a:	88 0b       	sbc	r24, r24
 77c:	99 0b       	sbc	r25, r25
 77e:	0e 5f       	subi	r16, 0xFE	; 254
 780:	1f 4f       	sbci	r17, 0xFF	; 255
 782:	f3 2d       	mov	r31, r3
 784:	ff 76       	andi	r31, 0x6F	; 111
 786:	3f 2e       	mov	r3, r31
 788:	97 ff       	sbrs	r25, 7
 78a:	09 c0       	rjmp	.+18     	; 0x79e <vfprintf+0x206>
 78c:	90 95       	com	r25
 78e:	80 95       	com	r24
 790:	70 95       	com	r23
 792:	61 95       	neg	r22
 794:	7f 4f       	sbci	r23, 0xFF	; 255
 796:	8f 4f       	sbci	r24, 0xFF	; 255
 798:	9f 4f       	sbci	r25, 0xFF	; 255
 79a:	f0 68       	ori	r31, 0x80	; 128
 79c:	3f 2e       	mov	r3, r31
 79e:	2a e0       	ldi	r18, 0x0A	; 10
 7a0:	30 e0       	ldi	r19, 0x00	; 0
 7a2:	a3 01       	movw	r20, r6
 7a4:	1d d1       	rcall	.+570    	; 0x9e0 <__ultoa_invert>
 7a6:	88 2e       	mov	r8, r24
 7a8:	86 18       	sub	r8, r6
 7aa:	44 c0       	rjmp	.+136    	; 0x834 <vfprintf+0x29c>
 7ac:	85 37       	cpi	r24, 0x75	; 117
 7ae:	31 f4       	brne	.+12     	; 0x7bc <vfprintf+0x224>
 7b0:	23 2d       	mov	r18, r3
 7b2:	2f 7e       	andi	r18, 0xEF	; 239
 7b4:	b2 2e       	mov	r11, r18
 7b6:	2a e0       	ldi	r18, 0x0A	; 10
 7b8:	30 e0       	ldi	r19, 0x00	; 0
 7ba:	25 c0       	rjmp	.+74     	; 0x806 <vfprintf+0x26e>
 7bc:	93 2d       	mov	r25, r3
 7be:	99 7f       	andi	r25, 0xF9	; 249
 7c0:	b9 2e       	mov	r11, r25
 7c2:	8f 36       	cpi	r24, 0x6F	; 111
 7c4:	c1 f0       	breq	.+48     	; 0x7f6 <vfprintf+0x25e>
 7c6:	18 f4       	brcc	.+6      	; 0x7ce <vfprintf+0x236>
 7c8:	88 35       	cpi	r24, 0x58	; 88
 7ca:	79 f0       	breq	.+30     	; 0x7ea <vfprintf+0x252>
 7cc:	ae c0       	rjmp	.+348    	; 0x92a <vfprintf+0x392>
 7ce:	80 37       	cpi	r24, 0x70	; 112
 7d0:	19 f0       	breq	.+6      	; 0x7d8 <vfprintf+0x240>
 7d2:	88 37       	cpi	r24, 0x78	; 120
 7d4:	21 f0       	breq	.+8      	; 0x7de <vfprintf+0x246>
 7d6:	a9 c0       	rjmp	.+338    	; 0x92a <vfprintf+0x392>
 7d8:	e9 2f       	mov	r30, r25
 7da:	e0 61       	ori	r30, 0x10	; 16
 7dc:	be 2e       	mov	r11, r30
 7de:	b4 fe       	sbrs	r11, 4
 7e0:	0d c0       	rjmp	.+26     	; 0x7fc <vfprintf+0x264>
 7e2:	fb 2d       	mov	r31, r11
 7e4:	f4 60       	ori	r31, 0x04	; 4
 7e6:	bf 2e       	mov	r11, r31
 7e8:	09 c0       	rjmp	.+18     	; 0x7fc <vfprintf+0x264>
 7ea:	34 fe       	sbrs	r3, 4
 7ec:	0a c0       	rjmp	.+20     	; 0x802 <vfprintf+0x26a>
 7ee:	29 2f       	mov	r18, r25
 7f0:	26 60       	ori	r18, 0x06	; 6
 7f2:	b2 2e       	mov	r11, r18
 7f4:	06 c0       	rjmp	.+12     	; 0x802 <vfprintf+0x26a>
 7f6:	28 e0       	ldi	r18, 0x08	; 8
 7f8:	30 e0       	ldi	r19, 0x00	; 0
 7fa:	05 c0       	rjmp	.+10     	; 0x806 <vfprintf+0x26e>
 7fc:	20 e1       	ldi	r18, 0x10	; 16
 7fe:	30 e0       	ldi	r19, 0x00	; 0
 800:	02 c0       	rjmp	.+4      	; 0x806 <vfprintf+0x26e>
 802:	20 e1       	ldi	r18, 0x10	; 16
 804:	32 e0       	ldi	r19, 0x02	; 2
 806:	f8 01       	movw	r30, r16
 808:	b7 fe       	sbrs	r11, 7
 80a:	07 c0       	rjmp	.+14     	; 0x81a <vfprintf+0x282>
 80c:	60 81       	ld	r22, Z
 80e:	71 81       	ldd	r23, Z+1	; 0x01
 810:	82 81       	ldd	r24, Z+2	; 0x02
 812:	93 81       	ldd	r25, Z+3	; 0x03
 814:	0c 5f       	subi	r16, 0xFC	; 252
 816:	1f 4f       	sbci	r17, 0xFF	; 255
 818:	06 c0       	rjmp	.+12     	; 0x826 <vfprintf+0x28e>
 81a:	60 81       	ld	r22, Z
 81c:	71 81       	ldd	r23, Z+1	; 0x01
 81e:	80 e0       	ldi	r24, 0x00	; 0
 820:	90 e0       	ldi	r25, 0x00	; 0
 822:	0e 5f       	subi	r16, 0xFE	; 254
 824:	1f 4f       	sbci	r17, 0xFF	; 255
 826:	a3 01       	movw	r20, r6
 828:	db d0       	rcall	.+438    	; 0x9e0 <__ultoa_invert>
 82a:	88 2e       	mov	r8, r24
 82c:	86 18       	sub	r8, r6
 82e:	fb 2d       	mov	r31, r11
 830:	ff 77       	andi	r31, 0x7F	; 127
 832:	3f 2e       	mov	r3, r31
 834:	36 fe       	sbrs	r3, 6
 836:	0d c0       	rjmp	.+26     	; 0x852 <vfprintf+0x2ba>
 838:	23 2d       	mov	r18, r3
 83a:	2e 7f       	andi	r18, 0xFE	; 254
 83c:	a2 2e       	mov	r10, r18
 83e:	89 14       	cp	r8, r9
 840:	58 f4       	brcc	.+22     	; 0x858 <vfprintf+0x2c0>
 842:	34 fe       	sbrs	r3, 4
 844:	0b c0       	rjmp	.+22     	; 0x85c <vfprintf+0x2c4>
 846:	32 fc       	sbrc	r3, 2
 848:	09 c0       	rjmp	.+18     	; 0x85c <vfprintf+0x2c4>
 84a:	83 2d       	mov	r24, r3
 84c:	8e 7e       	andi	r24, 0xEE	; 238
 84e:	a8 2e       	mov	r10, r24
 850:	05 c0       	rjmp	.+10     	; 0x85c <vfprintf+0x2c4>
 852:	b8 2c       	mov	r11, r8
 854:	a3 2c       	mov	r10, r3
 856:	03 c0       	rjmp	.+6      	; 0x85e <vfprintf+0x2c6>
 858:	b8 2c       	mov	r11, r8
 85a:	01 c0       	rjmp	.+2      	; 0x85e <vfprintf+0x2c6>
 85c:	b9 2c       	mov	r11, r9
 85e:	a4 fe       	sbrs	r10, 4
 860:	0f c0       	rjmp	.+30     	; 0x880 <vfprintf+0x2e8>
 862:	fe 01       	movw	r30, r28
 864:	e8 0d       	add	r30, r8
 866:	f1 1d       	adc	r31, r1
 868:	80 81       	ld	r24, Z
 86a:	80 33       	cpi	r24, 0x30	; 48
 86c:	21 f4       	brne	.+8      	; 0x876 <vfprintf+0x2de>
 86e:	9a 2d       	mov	r25, r10
 870:	99 7e       	andi	r25, 0xE9	; 233
 872:	a9 2e       	mov	r10, r25
 874:	09 c0       	rjmp	.+18     	; 0x888 <vfprintf+0x2f0>
 876:	a2 fe       	sbrs	r10, 2
 878:	06 c0       	rjmp	.+12     	; 0x886 <vfprintf+0x2ee>
 87a:	b3 94       	inc	r11
 87c:	b3 94       	inc	r11
 87e:	04 c0       	rjmp	.+8      	; 0x888 <vfprintf+0x2f0>
 880:	8a 2d       	mov	r24, r10
 882:	86 78       	andi	r24, 0x86	; 134
 884:	09 f0       	breq	.+2      	; 0x888 <vfprintf+0x2f0>
 886:	b3 94       	inc	r11
 888:	a3 fc       	sbrc	r10, 3
 88a:	10 c0       	rjmp	.+32     	; 0x8ac <vfprintf+0x314>
 88c:	a0 fe       	sbrs	r10, 0
 88e:	06 c0       	rjmp	.+12     	; 0x89c <vfprintf+0x304>
 890:	b2 14       	cp	r11, r2
 892:	80 f4       	brcc	.+32     	; 0x8b4 <vfprintf+0x31c>
 894:	28 0c       	add	r2, r8
 896:	92 2c       	mov	r9, r2
 898:	9b 18       	sub	r9, r11
 89a:	0d c0       	rjmp	.+26     	; 0x8b6 <vfprintf+0x31e>
 89c:	b2 14       	cp	r11, r2
 89e:	58 f4       	brcc	.+22     	; 0x8b6 <vfprintf+0x31e>
 8a0:	b6 01       	movw	r22, r12
 8a2:	80 e2       	ldi	r24, 0x20	; 32
 8a4:	90 e0       	ldi	r25, 0x00	; 0
 8a6:	60 d0       	rcall	.+192    	; 0x968 <fputc>
 8a8:	b3 94       	inc	r11
 8aa:	f8 cf       	rjmp	.-16     	; 0x89c <vfprintf+0x304>
 8ac:	b2 14       	cp	r11, r2
 8ae:	18 f4       	brcc	.+6      	; 0x8b6 <vfprintf+0x31e>
 8b0:	2b 18       	sub	r2, r11
 8b2:	02 c0       	rjmp	.+4      	; 0x8b8 <vfprintf+0x320>
 8b4:	98 2c       	mov	r9, r8
 8b6:	21 2c       	mov	r2, r1
 8b8:	a4 fe       	sbrs	r10, 4
 8ba:	0f c0       	rjmp	.+30     	; 0x8da <vfprintf+0x342>
 8bc:	b6 01       	movw	r22, r12
 8be:	80 e3       	ldi	r24, 0x30	; 48
 8c0:	90 e0       	ldi	r25, 0x00	; 0
 8c2:	52 d0       	rcall	.+164    	; 0x968 <fputc>
 8c4:	a2 fe       	sbrs	r10, 2
 8c6:	16 c0       	rjmp	.+44     	; 0x8f4 <vfprintf+0x35c>
 8c8:	a1 fc       	sbrc	r10, 1
 8ca:	03 c0       	rjmp	.+6      	; 0x8d2 <vfprintf+0x33a>
 8cc:	88 e7       	ldi	r24, 0x78	; 120
 8ce:	90 e0       	ldi	r25, 0x00	; 0
 8d0:	02 c0       	rjmp	.+4      	; 0x8d6 <vfprintf+0x33e>
 8d2:	88 e5       	ldi	r24, 0x58	; 88
 8d4:	90 e0       	ldi	r25, 0x00	; 0
 8d6:	b6 01       	movw	r22, r12
 8d8:	0c c0       	rjmp	.+24     	; 0x8f2 <vfprintf+0x35a>
 8da:	8a 2d       	mov	r24, r10
 8dc:	86 78       	andi	r24, 0x86	; 134
 8de:	51 f0       	breq	.+20     	; 0x8f4 <vfprintf+0x35c>
 8e0:	a1 fe       	sbrs	r10, 1
 8e2:	02 c0       	rjmp	.+4      	; 0x8e8 <vfprintf+0x350>
 8e4:	8b e2       	ldi	r24, 0x2B	; 43
 8e6:	01 c0       	rjmp	.+2      	; 0x8ea <vfprintf+0x352>
 8e8:	80 e2       	ldi	r24, 0x20	; 32
 8ea:	a7 fc       	sbrc	r10, 7
 8ec:	8d e2       	ldi	r24, 0x2D	; 45
 8ee:	b6 01       	movw	r22, r12
 8f0:	90 e0       	ldi	r25, 0x00	; 0
 8f2:	3a d0       	rcall	.+116    	; 0x968 <fputc>
 8f4:	89 14       	cp	r8, r9
 8f6:	30 f4       	brcc	.+12     	; 0x904 <vfprintf+0x36c>
 8f8:	b6 01       	movw	r22, r12
 8fa:	80 e3       	ldi	r24, 0x30	; 48
 8fc:	90 e0       	ldi	r25, 0x00	; 0
 8fe:	34 d0       	rcall	.+104    	; 0x968 <fputc>
 900:	9a 94       	dec	r9
 902:	f8 cf       	rjmp	.-16     	; 0x8f4 <vfprintf+0x35c>
 904:	8a 94       	dec	r8
 906:	f3 01       	movw	r30, r6
 908:	e8 0d       	add	r30, r8
 90a:	f1 1d       	adc	r31, r1
 90c:	80 81       	ld	r24, Z
 90e:	b6 01       	movw	r22, r12
 910:	90 e0       	ldi	r25, 0x00	; 0
 912:	2a d0       	rcall	.+84     	; 0x968 <fputc>
 914:	81 10       	cpse	r8, r1
 916:	f6 cf       	rjmp	.-20     	; 0x904 <vfprintf+0x36c>
 918:	22 20       	and	r2, r2
 91a:	09 f4       	brne	.+2      	; 0x91e <vfprintf+0x386>
 91c:	4e ce       	rjmp	.-868    	; 0x5ba <vfprintf+0x22>
 91e:	b6 01       	movw	r22, r12
 920:	80 e2       	ldi	r24, 0x20	; 32
 922:	90 e0       	ldi	r25, 0x00	; 0
 924:	21 d0       	rcall	.+66     	; 0x968 <fputc>
 926:	2a 94       	dec	r2
 928:	f7 cf       	rjmp	.-18     	; 0x918 <vfprintf+0x380>
 92a:	f6 01       	movw	r30, r12
 92c:	86 81       	ldd	r24, Z+6	; 0x06
 92e:	97 81       	ldd	r25, Z+7	; 0x07
 930:	02 c0       	rjmp	.+4      	; 0x936 <vfprintf+0x39e>
 932:	8f ef       	ldi	r24, 0xFF	; 255
 934:	9f ef       	ldi	r25, 0xFF	; 255
 936:	2b 96       	adiw	r28, 0x0b	; 11
 938:	e2 e1       	ldi	r30, 0x12	; 18
 93a:	c9 c0       	rjmp	.+402    	; 0xace <__epilogue_restores__>

0000093c <strnlen_P>:
 93c:	fc 01       	movw	r30, r24
 93e:	05 90       	lpm	r0, Z+
 940:	61 50       	subi	r22, 0x01	; 1
 942:	70 40       	sbci	r23, 0x00	; 0
 944:	01 10       	cpse	r0, r1
 946:	d8 f7       	brcc	.-10     	; 0x93e <strnlen_P+0x2>
 948:	80 95       	com	r24
 94a:	90 95       	com	r25
 94c:	8e 0f       	add	r24, r30
 94e:	9f 1f       	adc	r25, r31
 950:	08 95       	ret

00000952 <strnlen>:
 952:	fc 01       	movw	r30, r24
 954:	61 50       	subi	r22, 0x01	; 1
 956:	70 40       	sbci	r23, 0x00	; 0
 958:	01 90       	ld	r0, Z+
 95a:	01 10       	cpse	r0, r1
 95c:	d8 f7       	brcc	.-10     	; 0x954 <strnlen+0x2>
 95e:	80 95       	com	r24
 960:	90 95       	com	r25
 962:	8e 0f       	add	r24, r30
 964:	9f 1f       	adc	r25, r31
 966:	08 95       	ret

00000968 <fputc>:
 968:	0f 93       	push	r16
 96a:	1f 93       	push	r17
 96c:	cf 93       	push	r28
 96e:	df 93       	push	r29
 970:	fb 01       	movw	r30, r22
 972:	23 81       	ldd	r18, Z+3	; 0x03
 974:	21 fd       	sbrc	r18, 1
 976:	03 c0       	rjmp	.+6      	; 0x97e <fputc+0x16>
 978:	8f ef       	ldi	r24, 0xFF	; 255
 97a:	9f ef       	ldi	r25, 0xFF	; 255
 97c:	2c c0       	rjmp	.+88     	; 0x9d6 <fputc+0x6e>
 97e:	22 ff       	sbrs	r18, 2
 980:	16 c0       	rjmp	.+44     	; 0x9ae <fputc+0x46>
 982:	46 81       	ldd	r20, Z+6	; 0x06
 984:	57 81       	ldd	r21, Z+7	; 0x07
 986:	24 81       	ldd	r18, Z+4	; 0x04
 988:	35 81       	ldd	r19, Z+5	; 0x05
 98a:	42 17       	cp	r20, r18
 98c:	53 07       	cpc	r21, r19
 98e:	44 f4       	brge	.+16     	; 0x9a0 <fputc+0x38>
 990:	a0 81       	ld	r26, Z
 992:	b1 81       	ldd	r27, Z+1	; 0x01
 994:	9d 01       	movw	r18, r26
 996:	2f 5f       	subi	r18, 0xFF	; 255
 998:	3f 4f       	sbci	r19, 0xFF	; 255
 99a:	20 83       	st	Z, r18
 99c:	31 83       	std	Z+1, r19	; 0x01
 99e:	8c 93       	st	X, r24
 9a0:	26 81       	ldd	r18, Z+6	; 0x06
 9a2:	37 81       	ldd	r19, Z+7	; 0x07
 9a4:	2f 5f       	subi	r18, 0xFF	; 255
 9a6:	3f 4f       	sbci	r19, 0xFF	; 255
 9a8:	26 83       	std	Z+6, r18	; 0x06
 9aa:	37 83       	std	Z+7, r19	; 0x07
 9ac:	14 c0       	rjmp	.+40     	; 0x9d6 <fputc+0x6e>
 9ae:	8b 01       	movw	r16, r22
 9b0:	ec 01       	movw	r28, r24
 9b2:	fb 01       	movw	r30, r22
 9b4:	00 84       	ldd	r0, Z+8	; 0x08
 9b6:	f1 85       	ldd	r31, Z+9	; 0x09
 9b8:	e0 2d       	mov	r30, r0
 9ba:	09 95       	icall
 9bc:	89 2b       	or	r24, r25
 9be:	e1 f6       	brne	.-72     	; 0x978 <fputc+0x10>
 9c0:	d8 01       	movw	r26, r16
 9c2:	16 96       	adiw	r26, 0x06	; 6
 9c4:	8d 91       	ld	r24, X+
 9c6:	9c 91       	ld	r25, X
 9c8:	17 97       	sbiw	r26, 0x07	; 7
 9ca:	01 96       	adiw	r24, 0x01	; 1
 9cc:	16 96       	adiw	r26, 0x06	; 6
 9ce:	8d 93       	st	X+, r24
 9d0:	9c 93       	st	X, r25
 9d2:	17 97       	sbiw	r26, 0x07	; 7
 9d4:	ce 01       	movw	r24, r28
 9d6:	df 91       	pop	r29
 9d8:	cf 91       	pop	r28
 9da:	1f 91       	pop	r17
 9dc:	0f 91       	pop	r16
 9de:	08 95       	ret

000009e0 <__ultoa_invert>:
 9e0:	fa 01       	movw	r30, r20
 9e2:	aa 27       	eor	r26, r26
 9e4:	28 30       	cpi	r18, 0x08	; 8
 9e6:	51 f1       	breq	.+84     	; 0xa3c <__ultoa_invert+0x5c>
 9e8:	20 31       	cpi	r18, 0x10	; 16
 9ea:	81 f1       	breq	.+96     	; 0xa4c <__ultoa_invert+0x6c>
 9ec:	e8 94       	clt
 9ee:	6f 93       	push	r22
 9f0:	6e 7f       	andi	r22, 0xFE	; 254
 9f2:	6e 5f       	subi	r22, 0xFE	; 254
 9f4:	7f 4f       	sbci	r23, 0xFF	; 255
 9f6:	8f 4f       	sbci	r24, 0xFF	; 255
 9f8:	9f 4f       	sbci	r25, 0xFF	; 255
 9fa:	af 4f       	sbci	r26, 0xFF	; 255
 9fc:	b1 e0       	ldi	r27, 0x01	; 1
 9fe:	3e d0       	rcall	.+124    	; 0xa7c <__ultoa_invert+0x9c>
 a00:	b4 e0       	ldi	r27, 0x04	; 4
 a02:	3c d0       	rcall	.+120    	; 0xa7c <__ultoa_invert+0x9c>
 a04:	67 0f       	add	r22, r23
 a06:	78 1f       	adc	r23, r24
 a08:	89 1f       	adc	r24, r25
 a0a:	9a 1f       	adc	r25, r26
 a0c:	a1 1d       	adc	r26, r1
 a0e:	68 0f       	add	r22, r24
 a10:	79 1f       	adc	r23, r25
 a12:	8a 1f       	adc	r24, r26
 a14:	91 1d       	adc	r25, r1
 a16:	a1 1d       	adc	r26, r1
 a18:	6a 0f       	add	r22, r26
 a1a:	71 1d       	adc	r23, r1
 a1c:	81 1d       	adc	r24, r1
 a1e:	91 1d       	adc	r25, r1
 a20:	a1 1d       	adc	r26, r1
 a22:	20 d0       	rcall	.+64     	; 0xa64 <__ultoa_invert+0x84>
 a24:	09 f4       	brne	.+2      	; 0xa28 <__ultoa_invert+0x48>
 a26:	68 94       	set
 a28:	3f 91       	pop	r19
 a2a:	2a e0       	ldi	r18, 0x0A	; 10
 a2c:	26 9f       	mul	r18, r22
 a2e:	11 24       	eor	r1, r1
 a30:	30 19       	sub	r19, r0
 a32:	30 5d       	subi	r19, 0xD0	; 208
 a34:	31 93       	st	Z+, r19
 a36:	de f6       	brtc	.-74     	; 0x9ee <__ultoa_invert+0xe>
 a38:	cf 01       	movw	r24, r30
 a3a:	08 95       	ret
 a3c:	46 2f       	mov	r20, r22
 a3e:	47 70       	andi	r20, 0x07	; 7
 a40:	40 5d       	subi	r20, 0xD0	; 208
 a42:	41 93       	st	Z+, r20
 a44:	b3 e0       	ldi	r27, 0x03	; 3
 a46:	0f d0       	rcall	.+30     	; 0xa66 <__ultoa_invert+0x86>
 a48:	c9 f7       	brne	.-14     	; 0xa3c <__ultoa_invert+0x5c>
 a4a:	f6 cf       	rjmp	.-20     	; 0xa38 <__ultoa_invert+0x58>
 a4c:	46 2f       	mov	r20, r22
 a4e:	4f 70       	andi	r20, 0x0F	; 15
 a50:	40 5d       	subi	r20, 0xD0	; 208
 a52:	4a 33       	cpi	r20, 0x3A	; 58
 a54:	18 f0       	brcs	.+6      	; 0xa5c <__ultoa_invert+0x7c>
 a56:	49 5d       	subi	r20, 0xD9	; 217
 a58:	31 fd       	sbrc	r19, 1
 a5a:	40 52       	subi	r20, 0x20	; 32
 a5c:	41 93       	st	Z+, r20
 a5e:	02 d0       	rcall	.+4      	; 0xa64 <__ultoa_invert+0x84>
 a60:	a9 f7       	brne	.-22     	; 0xa4c <__ultoa_invert+0x6c>
 a62:	ea cf       	rjmp	.-44     	; 0xa38 <__ultoa_invert+0x58>
 a64:	b4 e0       	ldi	r27, 0x04	; 4
 a66:	a6 95       	lsr	r26
 a68:	97 95       	ror	r25
 a6a:	87 95       	ror	r24
 a6c:	77 95       	ror	r23
 a6e:	67 95       	ror	r22
 a70:	ba 95       	dec	r27
 a72:	c9 f7       	brne	.-14     	; 0xa66 <__ultoa_invert+0x86>
 a74:	00 97       	sbiw	r24, 0x00	; 0
 a76:	61 05       	cpc	r22, r1
 a78:	71 05       	cpc	r23, r1
 a7a:	08 95       	ret
 a7c:	9b 01       	movw	r18, r22
 a7e:	ac 01       	movw	r20, r24
 a80:	0a 2e       	mov	r0, r26
 a82:	06 94       	lsr	r0
 a84:	57 95       	ror	r21
 a86:	47 95       	ror	r20
 a88:	37 95       	ror	r19
 a8a:	27 95       	ror	r18
 a8c:	ba 95       	dec	r27
 a8e:	c9 f7       	brne	.-14     	; 0xa82 <__ultoa_invert+0xa2>
 a90:	62 0f       	add	r22, r18
 a92:	73 1f       	adc	r23, r19
 a94:	84 1f       	adc	r24, r20
 a96:	95 1f       	adc	r25, r21
 a98:	a0 1d       	adc	r26, r0
 a9a:	08 95       	ret

00000a9c <__prologue_saves__>:
 a9c:	2f 92       	push	r2
 a9e:	3f 92       	push	r3
 aa0:	4f 92       	push	r4
 aa2:	5f 92       	push	r5
 aa4:	6f 92       	push	r6
 aa6:	7f 92       	push	r7
 aa8:	8f 92       	push	r8
 aaa:	9f 92       	push	r9
 aac:	af 92       	push	r10
 aae:	bf 92       	push	r11
 ab0:	cf 92       	push	r12
 ab2:	df 92       	push	r13
 ab4:	ef 92       	push	r14
 ab6:	ff 92       	push	r15
 ab8:	0f 93       	push	r16
 aba:	1f 93       	push	r17
 abc:	cf 93       	push	r28
 abe:	df 93       	push	r29
 ac0:	cd b7       	in	r28, 0x3d	; 61
 ac2:	de b7       	in	r29, 0x3e	; 62
 ac4:	ca 1b       	sub	r28, r26
 ac6:	db 0b       	sbc	r29, r27
 ac8:	cd bf       	out	0x3d, r28	; 61
 aca:	de bf       	out	0x3e, r29	; 62
 acc:	09 94       	ijmp

00000ace <__epilogue_restores__>:
 ace:	2a 88       	ldd	r2, Y+18	; 0x12
 ad0:	39 88       	ldd	r3, Y+17	; 0x11
 ad2:	48 88       	ldd	r4, Y+16	; 0x10
 ad4:	5f 84       	ldd	r5, Y+15	; 0x0f
 ad6:	6e 84       	ldd	r6, Y+14	; 0x0e
 ad8:	7d 84       	ldd	r7, Y+13	; 0x0d
 ada:	8c 84       	ldd	r8, Y+12	; 0x0c
 adc:	9b 84       	ldd	r9, Y+11	; 0x0b
 ade:	aa 84       	ldd	r10, Y+10	; 0x0a
 ae0:	b9 84       	ldd	r11, Y+9	; 0x09
 ae2:	c8 84       	ldd	r12, Y+8	; 0x08
 ae4:	df 80       	ldd	r13, Y+7	; 0x07
 ae6:	ee 80       	ldd	r14, Y+6	; 0x06
 ae8:	fd 80       	ldd	r15, Y+5	; 0x05
 aea:	0c 81       	ldd	r16, Y+4	; 0x04
 aec:	1b 81       	ldd	r17, Y+3	; 0x03
 aee:	aa 81       	ldd	r26, Y+2	; 0x02
 af0:	b9 81       	ldd	r27, Y+1	; 0x01
 af2:	ce 0f       	add	r28, r30
 af4:	d1 1d       	adc	r29, r1
 af6:	cd bf       	out	0x3d, r28	; 61
 af8:	de bf       	out	0x3e, r29	; 62
 afa:	ed 01       	movw	r28, r26
 afc:	08 95       	ret

00000afe <_exit>:
 afe:	f8 94       	cli

00000b00 <__stop_program>:
 b00:	ff cf       	rjmp	.-2      	; 0xb00 <__stop_program>
