# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../eight_bit_console.srcs/sources_1/new/alu_8bit.sv" \
"../../../../eight_bit_console.srcs/sim_2/new/alu_go_bruh.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
