<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="111" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="529" />
   <clocksource preferredWidth="527" />
   <frequency preferredWidth="521" />
  </columns>
 </clocktable>
<<<<<<< HEAD
 <library expandedCategories="Library,Project" />
 <window width="1889" height="1019" x="0" y="21" />
=======
 <library expandedCategories="Library,Library/Embedded Processors,Project" />
 <window width="1920" height="1032" x="-9" y="-9" />
>>>>>>> origin/master
 <hdlexample language="VERILOG" />
</preferences>
