// Seed: 3552818441
module module_0;
  assign module_1.type_13 = 0;
endmodule
module module_1 (
    output tri   id_0,
    output tri0  id_1,
    input  wire  id_2,
    input  wand  id_3,
    output wand  id_4,
    output uwire id_5
    , id_8,
    output tri0  id_6
);
  wire id_9;
  wire id_10;
  module_0 modCall_1 ();
  assign id_0 = id_2;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  inout wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  tri id_19;
  module_0 modCall_1 ();
  for (id_20 = 1'b0; 1; id_12 = id_6)
  xor primCall (
      id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_18, id_19, id_2, id_3, id_6, id_7, id_9
  );
  wand id_21 = 1;
  id_22 :
  assert property (@(posedge 1 or id_19) 1)
  else id_8 <= "";
endmodule
