// Seed: 1344596377
module module_0 (
    input supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    output wand id_3,
    input tri0 id_4,
    output wor id_5,
    output tri0 id_6
);
  wire id_8;
  ;
  assign id_3 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd46,
    parameter id_8 = 32'd39
) (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    output uwire _id_3,
    input wand id_4,
    input wand id_5,
    output tri id_6,
    input tri id_7,
    output wire _id_8,
    input uwire id_9,
    output tri0 id_10
);
  logic [-1  ==  id_3 : -1  ==  id_8] id_12;
  ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_4,
      id_6,
      id_4,
      id_6,
      id_6
  );
  assign modCall_1.id_6 = 0;
endmodule
