# Device Utilization and Performance

Device utilization and performance data is provided in following tables for the supported<br /> device families. The TXCLK, RXCLK, TBI\_TX\_CLK, and TBI\_RX\_CLK performance is above 125 MHz.<br /> The data in the following table is achieved using typical synthesis and layout settings. The<br /> data described in the table is only indicative. The overall device utilization and performance<br /> of the core is system dependent.

**CoreTSE Device Utilization**

The following table describes the CoreTSE device utilization applicable for these \(G/MII,<br /> PACKET\_SIZE = 256 Bytes, SAL-OFF, WoL-OFF, and STATS-OFF\) parameters.

|Family \(Device\)|Utilization|Performance \(MHz\)|
|Sequential \(DFF\)|Combinational \(LUT\)|Total|%|PCLK|MTXCLK|MRXCLK|
|-----------------|-----------|-------------------|
|------------------|---------------------|-----|---|----|------|------|
|SmartFusion2® \(M2S050\)|2347|3211|5558|9.87|190|220|197|
|IGLOO2® \(M2GL050\)|2347|3211|5558|9.87|190|220|197|
|RTG4® \(RT4G150\)|2323|3313|5635|3.71|156|186|152|
|PolarFire® \(MPF300T\)|2287|3143|5430|1.81|297|304|266|
|PolarFire SoC \(MPFS250T\)|2287|3143|5430|2.14|292|340|292|

**CoreTSE Device Utilization**

The following table describes the CoreTSE device utilization applicable for these \(G/MII,<br /> PACKET\_SIZE = 32 KB, SAL-ON, WoL-ON, and STATS-ON\) parameters.

|Family \(Device\)|**Utilization**|Performance \(MHz\)|
|Sequential \(DFF\)|Combinational \(LUT\)|Total|%|PCLK|MTXCLK|MRXCLK|
|-----------------|---------------|-------------------|
|------------------|---------------------|-----|---|----|------|------|
|SmartFusion®2 \(M2S050\)|5564|8267|13831|24.55|140|186|124|
|IGLOO®2 \(M2GL050\)|5564|8267|13831|24.55|140|186|124|
|RTG4™ \(RT4G150\)|5579|8662|14241|9.38|115|146|91|
|PolarFire® \(MPF300T\)|5299|8568|13867|4.63|220|248|187|
|PolarFire SoC \(MPFS250T\)|5299|8568|13867|5.46|203|256|174|

**CoreTSE Device Utilization**

The following table describes the CoreTSE device utilization applicable for these \(TBI,<br /> PACKET\_SIZE = 256 Bytes, SAL-OFF, WoL-OFF, and STATS-OFF\) parameters.

|Family \(Device\)|Utilization|Performance \(MHz\)|
|Sequential \(DFF\)|Combinational \(LUT\)|Total|%|PCLK|MTXCLK|MRXCLK|
|-----------------|-----------|-------------------|
|------------------|---------------------|-----|---|----|------|------|
|SmartFusion®2 \(M2S050\)|3408|5271|8679|15.40|177|221|184|
|IGLOO®2 \(M2GL050\)|3408|5271|8679|15.40|177|221|184|
|RTG4™ \(RT4G150\)|3374|5324|8698|5.73|162|163|154|
|PolarFire® \(MPF300T\)|3329|5113|8442|2.82|288|358|301|
|PolarFire SoC \(MPFS250T\)|3329|5113|8442|3.32|292|340|292|

**CoreTSE Device Utilization**

The following table describes the CoreTSE device utilization applicable for these \(TBI,<br /> PACKET\_SIZE = 32 KB, SAL-ON, WoL-ON, and STATS-ON\) parameters.

|Family \(Device\)|Utilization|Performance \(MHz\)|
|Sequential \(DFF\)|Combinational \(LUT\)|Total|%|PCLK|MTXCLK|MRXCLK|
|-----------------|-----------|-------------------|
|------------------|---------------------|-----|---|----|------|------|
|SmartFusion®2 \(M2S050\)|6623|10206|16829|29.87|136|166|126|
|IGLOO®2 \(M2GL050\)|6623|10206|16829|29.87|136|166|126|
|RTG4™ \(RT4G150\)|6633|10718|17315|11.43|120|127|90|
|PolarFire® \(MPF300T\)|6341|10529|16870|5.63|207|290|191|
|PolarFire SoC \(MPFS250T\)|6341|10529|16870|6.64|203|256|174|

