// Seed: 1441254010
`define pp_1 0
module module_0 (
    output id_2
    , id_3,
    output logic id_4,
    input id_5
);
  logic id_6, id_7;
  assign id_5 = (id_2);
  type_11(
      .id_0(id_6)
  );
  logic id_8 = id_4;
endmodule
`timescale 1 ps / 1 ps
