\hypertarget{union__hw__i2s__rcr5}{}\section{\+\_\+hw\+\_\+i2s\+\_\+rcr5 Union Reference}
\label{union__hw__i2s__rcr5}\index{\+\_\+hw\+\_\+i2s\+\_\+rcr5@{\+\_\+hw\+\_\+i2s\+\_\+rcr5}}


H\+W\+\_\+\+I2\+S\+\_\+\+R\+C\+R5 -\/ S\+AI Receive Configuration 5 Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+i2s.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+rcr5\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__i2s__rcr5_a931d837c21b198cf786c281bea3fc9c7}{}\label{union__hw__i2s__rcr5_a931d837c21b198cf786c281bea3fc9c7}

\item 
struct \hyperlink{struct__hw__i2s__rcr5_1_1__hw__i2s__rcr5__bitfields}{\+\_\+hw\+\_\+i2s\+\_\+rcr5\+::\+\_\+hw\+\_\+i2s\+\_\+rcr5\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__i2s__rcr5_a0eb4ceaf1f4e5c5769d9b4e50be8a0a0}{}\label{union__hw__i2s__rcr5_a0eb4ceaf1f4e5c5769d9b4e50be8a0a0}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+I2\+S\+\_\+\+R\+C\+R5 -\/ S\+AI Receive Configuration 5 Register (RW) 

Reset value\+: 0x00000000U

This register must not be altered when R\+C\+SR\mbox{[}RE\mbox{]} is set. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+i2s.\+h\end{DoxyCompactItemize}
