<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="ultra96ms2_418/utils.cpp:17:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 27 has been inferred" BundleName="wt" VarName="weights_3x3" LoopLoc="ultra96ms2_418/utils.cpp:17:22" LoopName="VITIS_LOOP_17_1" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="27" Direction="read" AccessID="weights_3x31seq" OrigID="for.inc.i.load.6" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:20:30" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="ultra96ms2_418/utils.cpp:22:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 3 has been inferred" BundleName="wt" VarName="bias_3x3" LoopLoc="ultra96ms2_418/utils.cpp:22:22" LoopName="VITIS_LOOP_22_4" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="3" Direction="read" AccessID="bias_3x32seq" OrigID="for.inc34.i.load.5" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:23:24" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="ultra96ms2_418/utils.cpp:25:22" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 144 has been inferred" BundleName="wt" VarName="weights_1x1" LoopLoc="ultra96ms2_418/utils.cpp:25:22" LoopName="VITIS_LOOP_25_5" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="144" Direction="read" AccessID="weights_1x13seq" OrigID="for.inc54.i.load.6" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:27:24" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="ultra96ms2_418/utils.cpp:29:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 48 has been inferred" BundleName="wt" VarName="bias_1x1" LoopLoc="ultra96ms2_418/utils.cpp:29:19" LoopName="VITIS_LOOP_29_7" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="48" Direction="read" AccessID="bias_1x14seq" OrigID="for.inc69.i.load.5" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:30:18" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="ultra96ms2_418/utils.cpp:68:30" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of length 80 has been inferred" BundleName="fm" VarName="output_feature_map" LoopLoc="ultra96ms2_418/utils.cpp:68:30" LoopName="VITIS_LOOP_68_3" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" Length="80" Direction="write" AccessID="scevgepseq" OrigID="for.inc.i40.store.8" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:70:43" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="AccessInCondBranchMissed" src_info="ultra96ms2_418/utils.cpp:45:21" msg_id="214-232" msg_severity="INFO" msg_body="Access load is in the conditional branch" resolution="214-232" BundleName="fm" VarName="input_feature_map" LoopLoc="ultra96ms2_418/utils.cpp:45:21" LoopName="VITIS_LOOP_45_3" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="if.else.i.load.1" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:53:25" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="ultra96ms2_418/utils.cpp:67:26" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="fm" VarName="output_feature_map" LoopLoc="ultra96ms2_418/utils.cpp:67:26" LoopName="VITIS_LOOP_67_2" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:68:30" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="ultra96ms2_418/utils.cpp:68:30" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="fm" VarName="output_feature_map" LoopLoc="ultra96ms2_418/utils.cpp:68:30" LoopName="VITIS_LOOP_68_3" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="scevgepseq" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:68:30" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="ultra96ms2_418/utils.cpp:29:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="wt" VarName="bias_1x1" LoopLoc="ultra96ms2_418/utils.cpp:29:19" LoopName="VITIS_LOOP_29_7" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="bias_1x14seq" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:29:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="ultra96ms2_418/utils.cpp:26:26" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="wt" VarName="weights_1x1" LoopLoc="ultra96ms2_418/utils.cpp:26:26" LoopName="VITIS_LOOP_26_6" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_1x13seq" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:25:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="ultra96ms2_418/utils.cpp:22:22" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="wt" VarName="bias_3x3" LoopLoc="ultra96ms2_418/utils.cpp:22:22" LoopName="VITIS_LOOP_22_4" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="bias_3x32seq" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:22:22" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="ultra96ms2_418/utils.cpp:19:21" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i16 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="wt" VarName="weights_3x3" LoopLoc="ultra96ms2_418/utils.cpp:19:21" LoopName="VITIS_LOOP_19_3" ParentFunc="main_func(ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3][3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt; (*) [3], ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*, ap_fixed&lt;16, 3, (ap_q_mode)5, (ap_o_mode)3, 0&gt;*)" OrigID="weights_3x31seq" OrigAccess-DebugLoc="ultra96ms2_418/utils.cpp:17:22" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="ultra96ms2_418/utils.cpp:17:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 27 and bit width 16 in loop 'VITIS_LOOP_17_1' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="ultra96ms2_418/utils.cpp:17:22" LoopName="VITIS_LOOP_17_1" Length="27" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="ultra96ms2_418/utils.cpp:22:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 16 in loop 'VITIS_LOOP_22_4' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="ultra96ms2_418/utils.cpp:22:22" LoopName="VITIS_LOOP_22_4" Length="3" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="ultra96ms2_418/utils.cpp:25:22" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 144 and bit width 16 in loop 'VITIS_LOOP_25_5' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="ultra96ms2_418/utils.cpp:25:22" LoopName="VITIS_LOOP_25_5" Length="144" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="ultra96ms2_418/utils.cpp:29:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 48 and bit width 16 in loop 'VITIS_LOOP_29_7' has been inferred on bundle 'wt'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="wt" LoopLoc="ultra96ms2_418/utils.cpp:29:19" LoopName="VITIS_LOOP_29_7" Length="48" Width="16" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="ultra96ms2_418/utils.cpp:68:30" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of length 80 and bit width 16 in loop 'VITIS_LOOP_68_3' has been inferred on bundle 'fm'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="fm" LoopLoc="ultra96ms2_418/utils.cpp:68:30" LoopName="VITIS_LOOP_68_3" Length="80" Width="16" Direction="write"/>
</VitisHLS:BurstInfo>

