{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1521534089572 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1521534089572 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE6F17C8 " "Selected device EP4CE6F17C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1521534089594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521534089668 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1521534089668 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 12 25 0 0 " "Implementing clock multiplication of 12, clock division of 25, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1521534089724 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 1069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1521534089724 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/sys_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1521534089724 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 33 50 0 0 " "Implementing clock multiplication of 33, clock division of 50, and phase shift of 0 degrees (0 ps) for video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/video_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1521534089728 ""}  } { { "db/video_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/video_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1521534089728 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1521534089804 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1521534089824 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521534090747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521534090747 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1521534090747 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1521534090747 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521534090751 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521534090751 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521534090751 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1521534090751 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1521534090753 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1521534090777 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 " "The parameters of the PLL video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 and the PLL sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 and PLL video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 12 " "The value of the parameter \"M\" for the PLL atom sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 is 12" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 33 " "The value of the parameter \"M\" for the PLL atom video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 33" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 and PLL video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 5 " "The value of the parameter \"N\" for the PLL atom video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 5" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 and PLL video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 6000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 6000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 and PLL video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 18456 " "The value of the parameter \"Min Lock Period\" for the PLL atom sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 is 18456" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 10150 " "The value of the parameter \"Min Lock Period\" for the PLL atom video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 10150" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 and PLL video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 39996 " "The value of the parameter \"Max Lock Period\" for the PLL atom sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 is 39996" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 20408 " "The value of the parameter \"Max Lock Period\" for the PLL atom video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 is 20408" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Design Software" 0 -1 1521534091129 ""}  } { { "db/video_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/video_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } } { "db/sys_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/sys_pll_altpll.v" 77 -1 0 } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1521534091129 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_7ql1 " "Entity dcfifo_7ql1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1521534091463 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1521534091463 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1521534091463 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1521534091463 ""}
{ "Info" "ISTA_SDC_FOUND" "top.sdc " "Reading SDC File: 'top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1521534091470 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521534091472 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521534091472 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1521534091472 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1521534091472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1521534091472 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1521534091486 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1521534091487 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1521534091487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1521534091487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1521534091487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.904    cmos_pclk " "  11.904    cmos_pclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1521534091487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  41.666 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1521534091487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 sys_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1521534091487 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  30.303 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  30.303 video_pll_m0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1521534091487 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1521534091487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521534091624 ""}  } { { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 3704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521534091624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521534091624 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/sys_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521534091624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521534091624 ""}  } { { "db/sys_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/sys_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 1068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521534091624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521534091624 ""}  } { { "db/video_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/video_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 1047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521534091624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0\|fifo_aclr  " "Automatically promoted node frame_read_write:frame_read_write_m0\|frame_fifo_read:frame_fifo_read_m0\|fifo_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521534091624 ""}  } { { "src/frame_fifo_read.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/frame_fifo_read.v" 57 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521534091624 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0\|fifo_aclr  " "Automatically promoted node frame_read_write:frame_read_write_m0\|frame_fifo_write:frame_fifo_write_m0\|fifo_aclr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1521534091624 ""}  } { { "src/frame_fifo_write.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/frame_fifo_write.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1521534091624 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1521534091943 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521534091945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1521534091945 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521534091947 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1521534091951 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1521534091954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1521534091954 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1521534091956 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1521534092039 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1521534092041 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1521534092041 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/sys_pll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/ip_core/sys_pll.v" 95 0 0 } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 115 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1521534092090 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[0\] cmos_xclk~output " "PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"cmos_xclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/sys_pll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/ip_core/sys_pll.v" 95 0 0 } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 115 0 0 } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 38 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1521534092094 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"sys_pll:sys_pll_m0\|altpll:altpll_component\|sys_pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sys_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/sys_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/sys_pll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/ip_core/sys_pll.v" 95 0 0 } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 115 0 0 } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 50 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1521534092095 ""}
{ "Warning" "WCUT_PLL_INCLK_NOT_FROM_DEDICATED_INPUT" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 0 " "PLL \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" { { "Info" "ICUT_CUT_INPUT_PORT_SIGNAL_SOURCE" "INCLK\[0\] video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl " "Input port INCLK\[0\] of node \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" is driven by clk~inputclkctrl which is OUTCLK output port of Clock control block type node clk~inputclkctrl" {  } { { "db/video_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/video_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/video_pll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/ip_core/video_pll.v" 91 0 0 } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 120 0 0 } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 31 0 0 } }  } 0 15024 "Input port %1!s! of node \"%2!s!\" is %3!s!" 0 0 "Design Software" 0 -1 1521534092100 ""}  } { { "db/video_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/video_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/video_pll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/ip_core/video_pll.v" 91 0 0 } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 120 0 0 } }  } 0 15055 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated and may have reduced jitter performance because it is fed by a non-dedicated input" 0 0 "Fitter" 0 -1 1521534092100 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1 clk\[0\] lcd_dclk~output " "PLL \"video_pll:video_pll_m0\|altpll:altpll_component\|video_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"lcd_dclk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/video_pll_altpll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/db/video_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "src/ip_core/video_pll.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/ip_core/video_pll.v" 91 0 0 } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 120 0 0 } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 42 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1521534092100 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521534092131 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1521534092137 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1521534092623 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521534092914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1521534092936 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1521534094542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521534094542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1521534094978 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1521534096076 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1521534096076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1521534096531 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1521534096531 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1521534096531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521534096535 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.13 " "Total time spent on timing analysis during the Fitter is 1.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1521534096676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521534096692 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521534096945 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1521534096946 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1521534097350 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1521534098039 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "31 Cyclone IV E " "31 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_scl 3.3-V LVTTL F1 " "Pin cmos_scl uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_scl } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_scl" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_sda 3.3-V LVTTL F3 " "Pin cmos_sda uses I/O standard 3.3-V LVTTL at F3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_sda } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_sda" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[0\] 3.3-V LVTTL P14 " "Pin sdram_dq\[0\] uses I/O standard 3.3-V LVTTL at P14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[0\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[1\] 3.3-V LVTTL M12 " "Pin sdram_dq\[1\] uses I/O standard 3.3-V LVTTL at M12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[1\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[2\] 3.3-V LVTTL N14 " "Pin sdram_dq\[2\] uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[2\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[3\] 3.3-V LVTTL L12 " "Pin sdram_dq\[3\] uses I/O standard 3.3-V LVTTL at L12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[3\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[4\] 3.3-V LVTTL L13 " "Pin sdram_dq\[4\] uses I/O standard 3.3-V LVTTL at L13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[4\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[5\] 3.3-V LVTTL L14 " "Pin sdram_dq\[5\] uses I/O standard 3.3-V LVTTL at L14" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[5\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[6\] 3.3-V LVTTL L11 " "Pin sdram_dq\[6\] uses I/O standard 3.3-V LVTTL at L11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[6\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[7\] 3.3-V LVTTL K12 " "Pin sdram_dq\[7\] uses I/O standard 3.3-V LVTTL at K12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[7\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[8\] 3.3-V LVTTL G16 " "Pin sdram_dq\[8\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[8\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[9\] 3.3-V LVTTL J11 " "Pin sdram_dq\[9\] uses I/O standard 3.3-V LVTTL at J11" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[9\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[10\] 3.3-V LVTTL J16 " "Pin sdram_dq\[10\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[10\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[11\] 3.3-V LVTTL J15 " "Pin sdram_dq\[11\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[11\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[12\] 3.3-V LVTTL K16 " "Pin sdram_dq\[12\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[12] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[12\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[13\] 3.3-V LVTTL K15 " "Pin sdram_dq\[13\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[13] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[13\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[14\] 3.3-V LVTTL L16 " "Pin sdram_dq\[14\] uses I/O standard 3.3-V LVTTL at L16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[14] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[14\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sdram_dq\[15\] 3.3-V LVTTL L15 " "Pin sdram_dq\[15\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { sdram_dq[15] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_dq\[15\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL E1 " "Pin clk uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_n 3.3-V LVTTL N13 " "Pin rst_n uses I/O standard 3.3-V LVTTL at N13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { rst_n } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_pclk 3.3-V LVTTL G1 " "Pin cmos_pclk uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_pclk } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_pclk" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_href 3.3-V LVTTL K1 " "Pin cmos_href uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_href } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_href" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[5\] 3.3-V LVTTL N5 " "Pin cmos_db\[5\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_db[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[5\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[6\] 3.3-V LVTTL J1 " "Pin cmos_db\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_db[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[6\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[7\] 3.3-V LVTTL J2 " "Pin cmos_db\[7\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_db[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[7\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[0\] 3.3-V LVTTL L2 " "Pin cmos_db\[0\] uses I/O standard 3.3-V LVTTL at L2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_db[0] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[0\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[1\] 3.3-V LVTTL M6 " "Pin cmos_db\[1\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_db[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[1\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[2\] 3.3-V LVTTL G2 " "Pin cmos_db\[2\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_db[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[2\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[3\] 3.3-V LVTTL M1 " "Pin cmos_db\[3\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_db[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[3\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_db\[4\] 3.3-V LVTTL L1 " "Pin cmos_db\[4\] uses I/O standard 3.3-V LVTTL at L1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_db[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_db\[4\]" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cmos_vsync 3.3-V LVTTL F2 " "Pin cmos_vsync uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { cmos_vsync } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cmos_vsync" } } } } { "src/top.v" "" { Text "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/src/top.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1521534098402 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1521534098402 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/output_files/top.fit.smsg " "Generated suppressed messages file D:/intel_project/AX301/demo/18_3_sdram_ov5640_an070_lcd/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1521534098704 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1400 " "Peak virtual memory: 1400 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521534099278 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 20 16:21:39 2018 " "Processing ended: Tue Mar 20 16:21:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521534099278 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521534099278 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521534099278 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1521534099278 ""}
