--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

Design file:              mips_top.ncd
Physical constraint file: mips_top.pcf
Device,package,speed:     xc7k325t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.800ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKIN = PERIOD TIMEGRP "TM_CLK" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tmmcmpw_CLKIN1_200_250)
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------
Slack: 3.929ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.071ns (933.707MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Logical resource: CLK_GEN/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y0.CLKIN1
  Clock network: clk200MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" 
TS_CLKIN / 0.125 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30041 paths analyzed, 1316 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.196ns.
--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMB (SLICE_X78Y75.BI), 84 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.525ns (Levels of Logic = 2)
  Clock Path Skew:      -0.309ns (3.830 - 4.139)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y63.BMUX   Tshcko                0.812   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMB
    SLICE_X101Y63.B1     net (fanout=1)        0.436   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<2>
    SLICE_X101Y63.B      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data231
    SLICE_X101Y63.A4     net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
    SLICE_X101Y63.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
                                                       MIPS/Mmux_debug_data231
    SLICE_X78Y75.BI      net (fanout=1)        0.848   debug_data<2>
    SLICE_X78Y75.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      2.525ns (1.009ns logic, 1.516ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      1.335ns (Levels of Logic = 1)
  Clock Path Skew:      -0.309ns (3.830 - 4.139)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y63.CQ     Tcko                  0.228   MIPS/debug_data_cp0<2>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_2
    SLICE_X101Y63.A6     net (fanout=1)        0.105   MIPS/debug_data_cp0<2>
    SLICE_X101Y63.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
                                                       MIPS/Mmux_debug_data231
    SLICE_X78Y75.BI      net (fanout=1)        0.848   debug_data<2>
    SLICE_X78Y75.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.382ns logic, 0.953ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.599ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMB (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.869ns (Levels of Logic = 1)
  Clock Path Skew:      -0.317ns (3.830 - 4.147)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2 to VGA_DEBUG/Mram_data_buf1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y63.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_2
    SLICE_X101Y63.A2     net (fanout=1)        0.608   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<2>
    SLICE_X101Y63.A      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<2>
                                                       MIPS/Mmux_debug_data231
    SLICE_X78Y75.BI      net (fanout=1)        0.848   debug_data<2>
    SLICE_X78Y75.CLK     Tds                   0.111   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.413ns logic, 1.456ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMC_D1 (SLICE_X78Y75.CX), 84 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.504ns (Levels of Logic = 2)
  Clock Path Skew:      -0.309ns (3.830 - 4.139)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y63.C      Tshcko                0.700   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMC_D1
    SLICE_X89Y65.B1      net (fanout=1)        0.737   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
    SLICE_X89Y65.B       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<7>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data281
    SLICE_X89Y65.A4      net (fanout=1)        0.232   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<5>
    SLICE_X89Y65.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<7>
                                                       MIPS/Mmux_debug_data281
    SLICE_X78Y75.CX      net (fanout=1)        0.602   debug_data<5>
    SLICE_X78Y75.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (0.933ns logic, 1.571ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      1.348ns (Levels of Logic = 1)
  Clock Path Skew:      -0.307ns (3.830 - 4.137)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_5 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y58.CQ      Tcko                  0.228   MIPS/debug_data_cp0<5>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_5
    SLICE_X89Y65.A6      net (fanout=1)        0.328   MIPS/debug_data_cp0<5>
    SLICE_X89Y65.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<7>
                                                       MIPS/Mmux_debug_data281
    SLICE_X78Y75.CX      net (fanout=1)        0.602   debug_data<5>
    SLICE_X78Y75.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.348ns (0.418ns logic, 0.930ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMC_D1 (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.641ns (Levels of Logic = 1)
  Clock Path Skew:      -0.305ns (3.830 - 4.135)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5 to VGA_DEBUG/Mram_data_buf1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y65.DQ      Tcko                  0.223   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_5
    SLICE_X89Y65.A2      net (fanout=1)        0.626   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<5>
    SLICE_X89Y65.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<7>
                                                       MIPS/Mmux_debug_data281
    SLICE_X78Y75.CX      net (fanout=1)        0.602   debug_data<5>
    SLICE_X78Y75.CLK     Tds                   0.147   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      1.641ns (0.413ns logic, 1.228ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/Mram_data_buf1_RAMA (SLICE_X78Y75.AI), 84 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA (RAM)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      2.404ns (Levels of Logic = 2)
  Clock Path Skew:      -0.309ns (3.830 - 4.139)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y63.AMUX   Tshcko                0.804   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<5>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile21_RAMA
    SLICE_X101Y64.D2     net (fanout=1)        0.441   MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<0>
    SLICE_X101Y64.D      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<11>
                                                       MIPS/MIPS_CORE/DATAPATH/REGFILE/Mmux_debug_data11
    SLICE_X101Y64.C5     net (fanout=1)        0.150   MIPS/MIPS_CORE/DATAPATH/debug_data_reg<0>
    SLICE_X101Y64.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<11>
                                                       MIPS/Mmux_debug_data11
    SLICE_X78Y75.AI      net (fanout=1)        0.827   debug_data<0>
    SLICE_X78Y75.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (0.986ns logic, 1.418ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      1.606ns (Levels of Logic = 1)
  Clock Path Skew:      -0.310ns (3.830 - 4.140)
  Source Clock:         clk_cpu falling at 150.000ns
  Destination Clock:    clk_disp rising at 160.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_0 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y61.CQ     Tcko                  0.228   MIPS/debug_data_cp0<0>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_0
    SLICE_X101Y64.C4     net (fanout=1)        0.412   MIPS/debug_data_cp0<0>
    SLICE_X101Y64.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<11>
                                                       MIPS/Mmux_debug_data11
    SLICE_X78Y75.AI      net (fanout=1)        0.827   debug_data<0>
    SLICE_X78Y75.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.367ns logic, 1.239ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 (FF)
  Destination:          VGA_DEBUG/Mram_data_buf1_RAMA (RAM)
  Requirement:          20.000ns
  Data Path Delay:      1.539ns (Levels of Logic = 1)
  Clock Path Skew:      -0.313ns (3.830 - 4.143)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_disp rising at 120.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0 to VGA_DEBUG/Mram_data_buf1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y64.CQ     Tcko                  0.259   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
                                                       MIPS/MIPS_CORE/DATAPATH/debug_data_signal_0
    SLICE_X101Y64.C6     net (fanout=1)        0.314   MIPS/MIPS_CORE/DATAPATH/debug_data_signal<0>
    SLICE_X101Y64.C      Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/alu_out_wb<11>
                                                       MIPS/Mmux_debug_data11
    SLICE_X78Y75.AI      net (fanout=1)        0.827   debug_data<0>
    SLICE_X78Y75.CLK     Tds                   0.096   VGA_DEBUG/Sh33
                                                       VGA_DEBUG/Mram_data_buf1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      1.539ns (0.398ns logic, 1.141ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_44 (SLICE_X25Y74.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/buff_43 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_44 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.134ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/buff_43 to DISPLAY/P2S_SEG/buff_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.AQ      Tcko                  0.100   DISPLAY/P2S_SEG/buff<48>
                                                       DISPLAY/P2S_SEG/buff_43
    SLICE_X25Y74.A5      net (fanout=1)        0.079   DISPLAY/P2S_SEG/buff<43>
    SLICE_X25Y74.CLK     Tah         (-Th)     0.045   DISPLAY/P2S_SEG/buff<15>
                                                       DISPLAY/P2S_SEG/Mmux__n0110391
                                                       DISPLAY/P2S_SEG/buff_44
    -------------------------------------------------  ---------------------------
    Total                                      0.134ns (0.055ns logic, 0.079ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAMB18_X2Y32.ADDRARDADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VGA_DEBUG/ascii_code_2 (FF)
  Destination:          VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.345 - 0.315)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: VGA_DEBUG/ascii_code_2 to VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X49Y80.CQ           Tcko                  0.100   VGA_DEBUG/ascii_code<2>
                                                            VGA_DEBUG/ascii_code_2
    RAMB18_X2Y32.ADDRARDADDR9 net (fanout=1)        0.241   VGA_DEBUG/ascii_code<2>
    RAMB18_X2Y32.RDCLK        Trckc_ADDRA (-Th)     0.183   VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
                                                            VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0
    ------------------------------------------------------  ---------------------------
    Total                                           0.158ns (-0.083ns logic, 0.241ns route)
                                                            (-52.5% logic, 152.5% route)

--------------------------------------------------------------------------------

Paths for end point DISPLAY/P2S_SEG/buff_35 (SLICE_X23Y76.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DISPLAY/P2S_SEG/buff_34 (FF)
  Destination:          DISPLAY/P2S_SEG/buff_35 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_disp rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DISPLAY/P2S_SEG/buff_34 to DISPLAY/P2S_SEG/buff_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y76.DQ      Tcko                  0.118   DISPLAY/P2S_SEG/buff<34>
                                                       DISPLAY/P2S_SEG/buff_34
    SLICE_X23Y76.D5      net (fanout=1)        0.077   DISPLAY/P2S_SEG/buff<34>
    SLICE_X23Y76.CLK     Tah         (-Th)     0.045   DISPLAY/P2S_SEG/buff<11>
                                                       DISPLAY/P2S_SEG/Mmux__n0110291
                                                       DISPLAY/P2S_SEG/buff_35
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.073ns logic, 0.077ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout2 = PERIOD TIMEGRP "CLK_GEN_clkout2" TS_CLKIN / 0.125 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 38.161ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Logical resource: VGA_DEBUG/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  Location pin: RAMB18_X2Y32.RDCLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh45/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf3_RAMA/CLK
  Location pin: SLICE_X78Y73.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------
Slack: 38.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: VGA_DEBUG/Sh45/CLK
  Logical resource: VGA_DEBUG/Mram_data_buf3_RAMA/CLK
  Location pin: SLICE_X78Y73.CLK
  Clock network: clk_disp
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" 
TS_CLKIN / 0.05 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 128343333 paths analyzed, 4763 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  38.930ns.
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_30 (SLICE_X92Y82.CX), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 3)
  Clock Path Skew:      -0.254ns (3.855 - 4.109)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X52Y77.B3      net (fanout=8)        0.595   vga_v_count<3>
    SLICE_X52Y77.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X94Y66.A1      net (fanout=32)       1.343   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X94Y66.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux3043
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X92Y82.CX      net (fanout=158)      1.066   debug_addr<4>
    SLICE_X92Y82.CLK     Tdick                 0.111   MIPS/debug_data_cp0<30>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/Mmux_debug_addr[4]_regfile_cp0[31][31]_wide_mux_54_OUT_2_f7_22
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_30
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (0.420ns logic, 3.004ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 3)
  Clock Path Skew:      -0.254ns (3.855 - 4.109)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X52Y77.B1      net (fanout=9)        0.594   vga_v_count<2>
    SLICE_X52Y77.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X94Y66.A1      net (fanout=32)       1.343   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X94Y66.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux3043
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X92Y82.CX      net (fanout=158)      1.066   debug_addr<4>
    SLICE_X92Y82.CLK     Tdick                 0.111   MIPS/debug_data_cp0<30>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/Mmux_debug_addr[4]_regfile_cp0[31][31]_wide_mux_54_OUT_2_f7_22
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_30
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (0.420ns logic, 3.003ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 3)
  Clock Path Skew:      -0.254ns (3.855 - 4.109)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.AQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X52Y77.B2      net (fanout=11)       0.591   vga_v_count<0>
    SLICE_X52Y77.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X94Y66.A1      net (fanout=32)       1.343   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X94Y66.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux3043
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X92Y82.CX      net (fanout=158)      1.066   debug_addr<4>
    SLICE_X92Y82.CLK     Tdick                 0.111   MIPS/debug_data_cp0<30>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/Mmux_debug_addr[4]_regfile_cp0[31][31]_wide_mux_54_OUT_2_f7_22
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_30
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.420ns logic, 3.000ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_28 (SLICE_X93Y82.CX), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 3)
  Clock Path Skew:      -0.254ns (3.855 - 4.109)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X52Y77.B3      net (fanout=8)        0.595   vga_v_count<3>
    SLICE_X52Y77.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X94Y66.A1      net (fanout=32)       1.343   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X94Y66.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux3043
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X93Y82.CX      net (fanout=158)      1.066   debug_addr<4>
    SLICE_X93Y82.CLK     Tdick                 0.111   MIPS/debug_data_cp0<28>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/Mmux_debug_addr[4]_regfile_cp0[31][31]_wide_mux_54_OUT_2_f7_19
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_28
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (0.420ns logic, 3.004ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.423ns (Levels of Logic = 3)
  Clock Path Skew:      -0.254ns (3.855 - 4.109)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X52Y77.B1      net (fanout=9)        0.594   vga_v_count<2>
    SLICE_X52Y77.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X94Y66.A1      net (fanout=32)       1.343   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X94Y66.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux3043
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X93Y82.CX      net (fanout=158)      1.066   debug_addr<4>
    SLICE_X93Y82.CLK     Tdick                 0.111   MIPS/debug_data_cp0<28>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/Mmux_debug_addr[4]_regfile_cp0[31][31]_wide_mux_54_OUT_2_f7_19
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_28
    -------------------------------------------------  ---------------------------
    Total                                      3.423ns (0.420ns logic, 3.003ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.420ns (Levels of Logic = 3)
  Clock Path Skew:      -0.254ns (3.855 - 4.109)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.AQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X52Y77.B2      net (fanout=11)       0.591   vga_v_count<0>
    SLICE_X52Y77.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X94Y66.A1      net (fanout=32)       1.343   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X94Y66.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux3043
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X93Y82.CX      net (fanout=158)      1.066   debug_addr<4>
    SLICE_X93Y82.CLK     Tdick                 0.111   MIPS/debug_data_cp0<28>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/Mmux_debug_addr[4]_regfile_cp0[31][31]_wide_mux_54_OUT_2_f7_19
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_28
    -------------------------------------------------  ---------------------------
    Total                                      3.420ns (0.420ns logic, 3.000ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_31 (SLICE_X93Y81.CX), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.197ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_3 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.333ns (Levels of Logic = 3)
  Clock Path Skew:      -0.255ns (3.854 - 4.109)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_3 to MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.DQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_3
    SLICE_X52Y77.B3      net (fanout=8)        0.595   vga_v_count<3>
    SLICE_X52Y77.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X94Y66.A1      net (fanout=32)       1.343   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X94Y66.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux3043
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X93Y81.CX      net (fanout=158)      0.975   debug_addr<4>
    SLICE_X93Y81.CLK     Tdick                 0.111   MIPS/debug_data_cp0<31>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/Mmux_debug_addr[4]_regfile_cp0[31][31]_wide_mux_54_OUT_2_f7_23
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_31
    -------------------------------------------------  ---------------------------
    Total                                      3.333ns (0.420ns logic, 2.913ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_2 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.332ns (Levels of Logic = 3)
  Clock Path Skew:      -0.255ns (3.854 - 4.109)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_2 to MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.CQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_2
    SLICE_X52Y77.B1      net (fanout=9)        0.594   vga_v_count<2>
    SLICE_X52Y77.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X94Y66.A1      net (fanout=32)       1.343   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X94Y66.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux3043
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X93Y81.CX      net (fanout=158)      0.975   debug_addr<4>
    SLICE_X93Y81.CLK     Tdick                 0.111   MIPS/debug_data_cp0<31>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/Mmux_debug_addr[4]_regfile_cp0[31][31]_wide_mux_54_OUT_2_f7_23
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_31
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (0.420ns logic, 2.912ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               VGA/v_count_0 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.329ns (Levels of Logic = 3)
  Clock Path Skew:      -0.255ns (3.854 - 4.109)
  Source Clock:         clk_disp rising at 40.000ns
  Destination Clock:    clk_cpu falling at 50.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.175ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: VGA/v_count_0 to MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.AQ      Tcko                  0.223   vga_v_count<3>
                                                       VGA/v_count_0
    SLICE_X52Y77.B2      net (fanout=11)       0.591   vga_v_count<0>
    SLICE_X52Y77.B       Tilo                  0.043   VGA_DEBUG/strdata<30>
                                                       VGA_DEBUG/Msub_row_addr_cy<5>11
    SLICE_X94Y66.A1      net (fanout=32)       1.343   VGA_DEBUG/Msub_row_addr_cy<5>
    SLICE_X94Y66.A       Tilo                  0.043   MIPS/MIPS_CORE/DATAPATH/mux3043
                                                       VGA_DEBUG/Msub_char_index_row_xor<2>11
    SLICE_X93Y81.CX      net (fanout=158)      0.975   debug_addr<4>
    SLICE_X93Y81.CLK     Tdick                 0.111   MIPS/debug_data_cp0<31>
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/Mmux_debug_addr[4]_regfile_cp0[31][31]_wide_mux_54_OUT_2_f7_23
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/debug_data_31
    -------------------------------------------------  ---------------------------
    Total                                      3.329ns (0.420ns logic, 2.909ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/CP0/ir_wait (SLICE_X116Y46.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.112ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/interrupt_prev (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/CP0/ir_wait (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/interrupt_prev to MIPS/MIPS_CORE/DATAPATH/CP0/ir_wait
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X117Y46.DQ     Tcko                  0.100   MIPS/MIPS_CORE/interrupt_prev
                                                       MIPS/MIPS_CORE/interrupt_prev
    SLICE_X116Y46.D5     net (fanout=1)        0.082   MIPS/MIPS_CORE/interrupt_prev
    SLICE_X116Y46.CLK    Tah         (-Th)     0.059   MIPS/MIPS_CORE/DATAPATH/CP0/ir_wait
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/ir_wait_glue_set
                                                       MIPS/MIPS_CORE/DATAPATH/CP0/ir_wait
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.041ns logic, 0.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_15 (SLICE_X101Y68.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_15 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.159ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.322 - 0.291)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_15 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y68.DQ      Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<15>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_15
    SLICE_X101Y68.DX     net (fanout=2)        0.108   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<15>
    SLICE_X101Y68.CLK    Tckdi       (-Th)     0.049   MIPS/MIPS_CORE/DATAPATH/mux545
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_15
    -------------------------------------------------  ---------------------------
    Total                                      0.159ns (0.051ns logic, 0.108ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_12 (SLICE_X101Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MIPS/MIPS_CORE/DATAPATH/data_rt_exe_12 (FF)
  Destination:          MIPS/MIPS_CORE/DATAPATH/data_rt_mem_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.161ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (0.322 - 0.291)
  Source Clock:         clk_cpu rising at 100.000ns
  Destination Clock:    clk_cpu rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MIPS/MIPS_CORE/DATAPATH/data_rt_exe_12 to MIPS/MIPS_CORE/DATAPATH/data_rt_mem_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y68.AQ      Tcko                  0.100   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<15>
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_exe_12
    SLICE_X101Y68.AX     net (fanout=2)        0.108   MIPS/MIPS_CORE/DATAPATH/data_rt_exe<12>
    SLICE_X101Y68.CLK    Tckdi       (-Th)     0.047   MIPS/MIPS_CORE/DATAPATH/mux545
                                                       MIPS/MIPS_CORE/DATAPATH/data_rt_mem_12
    -------------------------------------------------  ---------------------------
    Total                                      0.161ns (0.053ns logic, 0.108ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_GEN_clkout3 = PERIOD TIMEGRP "CLK_GEN_clkout3" TS_CLKIN / 0.05 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKARDCLK
  Location pin: RAMB18_X3Y27.CLKARDCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.161ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Logical resource: MIPS/DATA_RAM/Mram_data1/CLKBWRCLK
  Location pin: RAMB18_X3Y27.CLKBWRCLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------
Slack: 98.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_addr[4]_read_port_10_OUT<17>/CLK
  Logical resource: MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile23_RAMA/CLK
  Location pin: SLICE_X90Y70.CLK
  Clock network: clk_cpu
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLKIN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLKIN                       |      5.000ns|      2.800ns|      1.947ns|            0|            0|            0|    128373374|
| TS_CLK_GEN_clkout2            |     40.000ns|     12.196ns|          N/A|            0|            0|        30041|            0|
| TS_CLK_GEN_clkout3            |    100.000ns|     38.930ns|          N/A|            0|            0|    128343333|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_200M_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |   10.581|    7.864|    3.893|         |
CLK_200M_P     |   10.581|    7.864|    3.893|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK_200M_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_200M_N     |   10.581|    7.864|    3.893|         |
CLK_200M_P     |   10.581|    7.864|    3.893|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 128373374 paths, 0 nets, and 9777 connections

Design statistics:
   Minimum period:  38.930ns{1}   (Maximum frequency:  25.687MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec 19 16:59:59 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 987 MB



