
Efinix FPGA Bitstream Generator.
Version: 2023.2.307.5.10 
Copyright (C) 2013 - 2023 Efinix, Inc. All rights reserved.

Compiled: May 19 2024.

Using source file "C:/FPGA/EFINIX/UDP/UDP/work_pnr/UDP.lbf"
Generating HEX programming file for device "Ti180M484", family "Titanium"
Using periphery source file "C:/FPGA/EFINIX/UDP/UDP/outflow/UDP.lpf"
Generating bit file: "C:/FPGA/EFINIX/UDP/UDP/outflow/UDP.bit"
HEX Generation Options Summary:
	Listing options specified to bitstream generation:
	bitstream_compression                    = on
	oscillator_clock_divider                 = DIV8
	enable_external_master_clock             = off
	spi_low_power_mode                       = on
	active_capture_clk_edge                  = negedge
	four_byte_addressing                     = off
	enable_remote_update                     = off
	release_tri_then_reset                   = on
	enable_seu_crc_check                     = off
	seu_mode                                 = automatic
	seu_wait_interval                        = 0xFFFFFF
	jtag_usercode                            = 0xFFFFFFFF
	io_weak_pullup                           = on
Finished generating "C:/FPGA/EFINIX/UDP/UDP/outflow/UDP.hex"
Efinity Bitstream Generator took 17.4853 seconds.
	Efinity Bitstream Generator took 7.1875 seconds (approximately) in total CPU time.
Efinity Bitstream Generator virtual memory usage: begin = 2.472 MB, end = 7.84 MB, delta = 5.368 MB
	Efinity Bitstream Generator peak virtual memory usage = 393.408 MB
Efinity Bitstream Generator resident set memory usage: begin = 7.776 MB, end = 16.484 MB, delta = 8.708 MB
	Efinity Bitstream Generator peak resident set memory usage = 376.776 MB
