/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [35:0] celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [21:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire [13:0] celloutsig_0_27z;
  wire [20:0] celloutsig_0_29z;
  reg [4:0] celloutsig_0_2z;
  wire [16:0] celloutsig_0_33z;
  wire celloutsig_0_39z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [16:0] celloutsig_0_43z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  reg [5:0] celloutsig_0_57z;
  wire [4:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_67z;
  wire celloutsig_0_6z;
  wire [12:0] celloutsig_0_74z;
  wire celloutsig_0_75z;
  wire celloutsig_0_79z;
  wire [5:0] celloutsig_0_84z;
  wire celloutsig_0_86z;
  wire [5:0] celloutsig_0_87z;
  wire [4:0] celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  reg [14:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_15z;
  wire [7:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = ~((in_data[140] | celloutsig_1_1z) & (celloutsig_1_8z[3] | celloutsig_1_0z));
  assign celloutsig_0_18z = ~((celloutsig_0_5z[1] | celloutsig_0_15z) & (celloutsig_0_0z[16] | celloutsig_0_17z));
  assign celloutsig_0_20z = ~((celloutsig_0_4z | celloutsig_0_1z[4]) & (in_data[8] | celloutsig_0_16z[1]));
  assign celloutsig_0_79z = celloutsig_0_74z[12] ^ celloutsig_0_75z;
  assign celloutsig_1_5z = celloutsig_1_4z ^ celloutsig_1_2z;
  assign celloutsig_0_0z = in_data[58:23] + in_data[55:20];
  assign celloutsig_1_7z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } / { 1'h1, celloutsig_1_6z, celloutsig_1_5z };
  assign celloutsig_0_16z = celloutsig_0_8z[2:0] / { 1'h1, celloutsig_0_0z[8:7] };
  assign celloutsig_0_25z = { celloutsig_0_1z[5:1], celloutsig_0_3z } / { 1'h1, in_data[77:71], celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_29z = { celloutsig_0_1z[3:2], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_6z } / { 1'h1, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_1z };
  assign celloutsig_0_42z = celloutsig_0_12z[6:4] == { celloutsig_0_1z[4:3], celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[178:175] == { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_0z } == { celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_49z = celloutsig_0_25z[2] & ~(celloutsig_0_39z);
  assign celloutsig_1_2z = in_data[126] & ~(celloutsig_1_1z);
  assign celloutsig_0_9z = { celloutsig_0_1z[4:0], celloutsig_0_1z } % { 1'h1, in_data[37:34], celloutsig_0_1z[5:1], in_data[0] };
  assign celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_6z } % { 1'h1, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_12z = { celloutsig_0_0z[12:11], celloutsig_0_9z } % { 1'h1, celloutsig_0_0z[28:17] };
  assign celloutsig_1_18z = in_data[117:110] % { 1'h1, celloutsig_1_10z[11:6], celloutsig_1_0z };
  assign celloutsig_0_23z = { in_data[40:32], celloutsig_0_12z } % { 1'h1, celloutsig_0_9z[9:0], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_20z, celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_3z = in_data[65:61] % { 1'h1, celloutsig_0_0z[13:10] };
  assign celloutsig_0_67z = { celloutsig_0_25z[8:5], celloutsig_0_11z } % { 1'h1, celloutsig_0_3z[3:0] };
  assign celloutsig_0_8z = celloutsig_0_0z[8:4] % { 1'h1, celloutsig_0_0z[14:11] };
  assign celloutsig_0_74z = { celloutsig_0_0z[16:9], celloutsig_0_67z } % { 1'h1, celloutsig_0_21z[12:1] };
  assign celloutsig_0_87z = { celloutsig_0_57z[5:1], celloutsig_0_86z } % { 1'h1, celloutsig_0_84z[4:0] };
  assign celloutsig_1_12z = { in_data[99:97], celloutsig_1_0z } % { 1'h1, celloutsig_1_11z[3:1] };
  assign celloutsig_0_33z = - { celloutsig_0_29z[4], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_3z };
  assign celloutsig_0_5z = - celloutsig_0_3z;
  assign celloutsig_0_10z = - { celloutsig_0_1z[4:0], celloutsig_0_8z };
  assign celloutsig_1_8z = - { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = - { celloutsig_1_10z[2], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_15z };
  assign celloutsig_0_1z = - celloutsig_0_0z[16:11];
  assign celloutsig_0_21z = - celloutsig_0_0z[15:0];
  assign celloutsig_0_39z = & { celloutsig_0_33z[15:5], celloutsig_0_6z };
  assign celloutsig_0_86z = & { celloutsig_0_16z, celloutsig_0_2z[3:1] };
  assign celloutsig_0_4z = ~^ celloutsig_0_1z;
  assign celloutsig_0_6z = ~^ { in_data[59:53], celloutsig_0_4z };
  assign celloutsig_1_4z = ~^ { in_data[111:109], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_11z = ~^ in_data[32:27];
  assign celloutsig_1_15z = ~^ { in_data[127:111], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_12z, celloutsig_1_1z };
  assign celloutsig_0_43z = { celloutsig_0_23z[14:0], celloutsig_0_20z, celloutsig_0_42z } >> { celloutsig_0_12z[10:0], celloutsig_0_8z, celloutsig_0_42z };
  assign celloutsig_0_84z = { celloutsig_0_14z[7:4], celloutsig_0_49z, celloutsig_0_79z } >> celloutsig_0_43z[8:3];
  assign celloutsig_0_14z = celloutsig_0_0z[11:4] >> { celloutsig_0_10z[2:0], celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_0z[20:12], celloutsig_0_3z } >> { celloutsig_0_1z[4:3], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_75z = ~((celloutsig_0_42z & celloutsig_0_14z[4]) | celloutsig_0_27z[8]);
  assign celloutsig_1_0z = ~((in_data[187] & in_data[186]) | in_data[177]);
  assign celloutsig_0_15z = ~((celloutsig_0_5z[0] & in_data[6]) | celloutsig_0_2z[1]);
  assign celloutsig_0_17z = ~((in_data[25] & celloutsig_0_2z[0]) | celloutsig_0_16z[0]);
  assign celloutsig_0_19z = ~((celloutsig_0_15z & celloutsig_0_11z) | celloutsig_0_18z);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_57z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_57z = { celloutsig_0_20z, celloutsig_0_3z };
  always_latch
    if (clkin_data[128]) celloutsig_1_10z = 15'h0000;
    else if (clkin_data[64]) celloutsig_1_10z = { in_data[178:173], celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_2z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_2z = celloutsig_0_0z[15:11];
  assign { out_data[135:128], out_data[99:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_86z, celloutsig_0_87z };
endmodule
