

================================================================
== Vitis HLS Report for 'nussinov'
================================================================
* Date:           Thu May 22 09:32:36 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        nussinov
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.611 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |      781|   673381|  3.905 us|  3.367 ms|  782|  673382|       no|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                              |                                   |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_nussinov_Pipeline_VITIS_LOOP_40_3_fu_154  |nussinov_Pipeline_VITIS_LOOP_40_3  |        5|      182|  25.000 ns|  0.910 us|    5|  182|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |                    |  Latency (cycles) |  Iteration |  Initiation Interval  |  Trip  |          |
        |      Loop Name     |   min   |   max   |   Latency  |  achieved |   target  |  Count | Pipelined|
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_9_1    |      780|   673380|  13 ~ 11223|          -|          -|      60|        no|
        | + VITIS_LOOP_11_2  |       10|    11220|    10 ~ 187|          -|          -|  1 ~ 60|        no|
        +--------------------+---------+---------+------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      530|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      235|      345|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      167|    -|
|Register             |        -|     -|      248|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      483|     1042|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                   |               Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |grp_nussinov_Pipeline_VITIS_LOOP_40_3_fu_154  |nussinov_Pipeline_VITIS_LOOP_40_3  |        0|   0|  235|  345|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+
    |Total                                         |                                   |        0|   0|  235|  345|    0|
    +----------------------------------------------+-----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln11_1_fu_308_p2   |         +|   0|  0|  19|          12|           1|
    |add_ln11_fu_231_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln14_fu_287_p2     |         +|   0|  0|  19|          12|           2|
    |add_ln16_1_fu_293_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln16_fu_277_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln20_fu_335_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln28_1_fu_345_p2   |         +|   0|  0|  19|          12|          12|
    |add_ln28_fu_410_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln29_fu_378_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln9_1_fu_319_p2    |         +|   0|  0|  13|           6|           2|
    |add_ln9_fu_314_p2      |         +|   0|  0|  14|           7|           2|
    |sub_ln16_fu_218_p2     |         -|   0|  0|  19|          12|          12|
    |sub_ln20_fu_256_p2     |         -|   0|  0|  19|          12|          12|
    |icmp_ln11_fu_266_p2    |      icmp|   0|  0|  12|          12|           6|
    |icmp_ln16_fu_354_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln20_fu_389_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln25_fu_303_p2    |      icmp|   0|  0|  12|          12|          12|
    |icmp_ln27_fu_415_p2    |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln29_fu_383_p2    |      icmp|   0|  0|  11|           9|           2|
    |icmp_ln35_fu_433_p2    |      icmp|   0|  0|  20|          32|          32|
    |select_ln16_fu_366_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln20_fu_400_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln25_fu_449_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln27_fu_426_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln35_fu_443_p3  |    select|   0|  0|  32|           1|          32|
    |xor_ln16_fu_360_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln20_fu_394_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln27_fu_420_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln35_fu_437_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 530|         326|         437|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  49|          9|    1|          9|
    |i_fu_78           |   9|          2|    7|         14|
    |indvars_iv_fu_74  |   9|          2|    6|         12|
    |j_reg_144         |   9|          2|   12|         24|
    |seq_address0      |  14|          3|    6|         18|
    |table_r_address0  |  20|          4|   12|         48|
    |table_r_address1  |  20|          4|   12|         48|
    |table_r_ce0       |  14|          3|    1|          3|
    |table_r_ce1       |  14|          3|    1|          3|
    |table_r_we0       |   9|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             | 167|         34|   59|        181|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------+----+----+-----+-----------+
    |                            Name                           | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |add_ln11_1_reg_549                                         |  12|   0|   12|          0|
    |add_ln14_reg_529                                           |  12|   0|   12|          0|
    |add_ln16_reg_519                                           |  12|   0|   12|          0|
    |ap_CS_fsm                                                  |   8|   0|    8|          0|
    |grp_nussinov_Pipeline_VITIS_LOOP_40_3_fu_154_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_78                                                    |   7|   0|    7|          0|
    |icmp_ln25_reg_539                                          |   1|   0|    1|          0|
    |icmp_ln29_reg_570                                          |   1|   0|    1|          0|
    |indvars_iv_fu_74                                           |   6|   0|    6|          0|
    |indvars_iv_load_2_reg_590                                  |   6|   0|    6|          0|
    |j_reg_144                                                  |  12|   0|   12|          0|
    |select_ln16_reg_564                                        |  32|   0|   32|          0|
    |select_ln20_reg_575                                        |  32|   0|   32|          0|
    |select_ln25_reg_595                                        |  32|   0|   32|          0|
    |sext_ln11_reg_511                                          |   9|   0|    9|          0|
    |sub_ln16_reg_488                                           |  10|   0|   12|          2|
    |sub_ln20_reg_505                                           |  10|   0|   12|          2|
    |table_r_load_3_reg_583                                     |  32|   0|   32|          0|
    |trunc_ln9_reg_474                                          |   6|   0|    6|          0|
    |zext_ln9_2_reg_500                                         |   7|   0|   12|          5|
    +-----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                      | 248|   0|  257|          9|
    +-----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|      nussinov|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|      nussinov|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|      nussinov|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|      nussinov|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|      nussinov|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|      nussinov|  return value|
|seq_address0      |  out|    6|   ap_memory|           seq|         array|
|seq_ce0           |  out|    1|   ap_memory|           seq|         array|
|seq_q0            |   in|    8|   ap_memory|           seq|         array|
|table_r_address0  |  out|   12|   ap_memory|       table_r|         array|
|table_r_ce0       |  out|    1|   ap_memory|       table_r|         array|
|table_r_we0       |  out|    1|   ap_memory|       table_r|         array|
|table_r_d0        |  out|   32|   ap_memory|       table_r|         array|
|table_r_q0        |   in|   32|   ap_memory|       table_r|         array|
|table_r_address1  |  out|   12|   ap_memory|       table_r|         array|
|table_r_ce1       |  out|    1|   ap_memory|       table_r|         array|
|table_r_q1        |   in|   32|   ap_memory|       table_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

