$date
	Sat Jun 22 22:22:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module alu_tb $end
$scope module al $end
$var wire 8 ! accumulator [7:0] $end
$var wire 1 " clk $end
$var wire 4 # op [3:0] $end
$var wire 8 $ operand_2 [7:0] $end
$var wire 8 % result_temp_bypass [7:0] $end
$var wire 1 & rst $end
$var wire 8 ' status [7:0] $end
$var wire 8 ( status_out [7:0] $end
$var wire 8 ) status_out_temp_sub [7:0] $end
$var wire 8 * status_out_temp_add [7:0] $end
$var wire 8 + result_temp_sub [7:0] $end
$var wire 8 , result_temp_adder [7:0] $end
$var wire 8 - result [7:0] $end
$var reg 8 . alu_sel [7:0] $end
$var reg 1 / cin $end
$var reg 8 0 operand [7:0] $end
$var reg 1 1 sh_r $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x1
bx 0
x/
bx .
bx -
bx ,
bx +
bxzzzzzxz *
bxzzzzzxz )
bxzzzzxx (
b0 '
x&
bx %
b11110 $
b0 #
0"
b1000010 !
$end
#5
bx0zzzz00 (
b1100000 -
b1zzzzz0z )
b1100000 %
b1100000 +
b1100000 ,
b0zzzzz0z *
b11110 0
0/
b1 .
1"
#10
0"
#15
1"
b1 #
#20
0"
#25
1"
#30
b0zzzz00 (
0"
b10 #
#35
b100100 +
b1zzzzz0z *
b100100 -
b100100 %
b100100 ,
b10zzzz00 (
b11100001 0
1/
1"
#40
0"
#45
b10 -
bz ,
bz *
bz +
bz )
b0zzzzz0 (
b10 %
b11110 0
x/
b1000 .
1"
b11 #
#50
0"
#55
1"
#60
0"
b100 #
#65
b1011100 -
b1011100 %
b10000 .
1"
#70
0"
#75
b1011110 -
b1011110 %
b100000 .
1"
b101 #
#80
0"
#85
1"
#90
0"
b110 #
#95
b10 -
b10 %
b0zzzz00 (
b1000000 .
1"
#100
0"
#105
b111100 -
b111100 %
b0zzzzz0 (
11
0/
b10 .
1"
b111 #
#110
0"
#115
1"
#120
0"
b1000 #
#125
b1111 -
b1111 %
b100 .
1"
#130
0"
#135
b111100 -
b111100 %
01
b10 .
1"
b1001 #
#140
0"
#145
1"
#150
0"
b1010 #
#155
b1111 -
b1111 %
b100 .
1"
#160
0"
#165
bz %
x1
b0 .
b11110 -
1"
b1011 #
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
