

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_boundary_1_x0'
================================================================
* Date:           Tue Sep  6 09:36:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3589|     3589|  11.962 us|  11.962 us|  3589|  3589|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                    Loop Name                                    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_boundary_1_x0_loop_1_C_drain_IO_L1_out_boundary_1_x0_loop_2  |     3073|     3073|         5|          3|          1|  1024|       yes|
        |- C_drain_IO_L1_out_boundary_1_x0_loop_5                                         |      512|      512|        33|         32|         32|    16|       yes|
        +---------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5
  * Pipeline-1: initiation interval (II) = 32, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 41
* Pipeline : 2
  Pipeline-0 : II = 3, D = 5, States = { 2 3 4 5 6 }
  Pipeline-1 : II = 32, D = 33, States = { 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 41 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 8 
41 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_12_1_x0108, void @empty_24, i32 0, i32 0, void @empty_401, i32 0, i32 0, void @empty_401, void @empty_401, void @empty_401, i32 0, i32 0, i32 0, i32 0, void @empty_401, void @empty_401"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:5240]   --->   Operation 44 'alloca' 'local_C_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:5245]   --->   Operation 45 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln5240 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:5240]   --->   Operation 46 'specmemcore' 'specmemcore_ln5240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln5241 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:5241]   --->   Operation 47 'specmemcore' 'specmemcore_ln5241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 48 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_7 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 49 'getelementptr' 'buf_data_split_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.38ns)   --->   "%br_ln5251 = br void" [./dut.cpp:5251]   --->   Operation 50 'br' 'br_ln5251' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split9"   --->   Operation 51 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_394, void %.split9"   --->   Operation 52 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_323, void %.split9"   --->   Operation 53 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 54 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 55 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split9, void %.preheader.preheader"   --->   Operation 56 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 57 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.63ns)   --->   "%icmp_ln890216 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 58 'icmp' 'icmp_ln890216' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln890216, i5 0, i5 %c7_V"   --->   Operation 59 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.30ns)   --->   "%select_ln890_394 = select i1 %icmp_ln890216, i7 %add_ln691, i7 %c6_V"   --->   Operation 60 'select' 'select_ln890_394' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%conv_i106_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_394, i32 1, i32 5"   --->   Operation 61 'partselect' 'conv_i106_mid2_v' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i7 %select_ln890_394"   --->   Operation 62 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i106_mid2_v" [./dut.cpp:5257]   --->   Operation 63 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln5257 = zext i10 %tmp_s" [./dut.cpp:5257]   --->   Operation 64 'zext' 'zext_ln5257' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln5257" [./dut.cpp:5257]   --->   Operation 65 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 66 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:5257]   --->   Operation 66 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 67 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:5257]   --->   Operation 67 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %buf_data_V"   --->   Operation 68 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.69ns)   --->   "%store_ln5259 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_7" [./dut.cpp:5259]   --->   Operation 69 'store' 'store_ln5259' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_1 = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %buf_data_V, i32 32, i32 63"   --->   Operation 70 'partselect' 'p_Result_1' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.69ns)   --->   "%store_ln5259 = store i32 %p_Result_1, i1 %buf_data_split_V_addr" [./dut.cpp:5259]   --->   Operation 71 'store' 'store_ln5259' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %trunc_ln890"   --->   Operation 72 'zext' 'zext_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.21ns)   --->   "%tmp_32 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_12_1_x0108" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 73 'read' 'tmp_32' <Predicate = (!icmp_ln890)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_8 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 74 'getelementptr' 'buf_data_split_V_addr_8' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.69ns)   --->   "%store_ln5269 = store i32 %tmp_32, i1 %buf_data_split_V_addr_8" [./dut.cpp:5269]   --->   Operation 75 'store' 'store_ln5269' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 76 [1/1] (0.70ns)   --->   "%add_ln691_323 = add i5 %select_ln890, i5 1"   --->   Operation 76 'add' 'add_ln691_323' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 77 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_7"   --->   Operation 77 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_5 : Operation 78 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 78 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 1.89>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_boundary_1_x0_loop_1_C_drain_IO_L1_out_boundary_1_x0_loop_2_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specpipeline_ln5253 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:5253]   --->   Operation 81 'specpipeline' 'specpipeline_ln5253' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specloopname_ln5253 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [./dut.cpp:5253]   --->   Operation 82 'specloopname' 'specloopname_ln5253' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 83 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_7"   --->   Operation 83 'load' 'v2_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 84 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 84 'load' 'v1_V' <Predicate = (!icmp_ln890)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 85 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (1.20ns)   --->   "%store_ln5271 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:5271]   --->   Operation 86 'store' 'store_ln5271' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.38>
ST_7 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader"   --->   Operation 88 'br' 'br_ln890' <Predicate = true> <Delay = 0.38>

State 8 <SV = 3> <Delay = 1.20>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_324, void %.split3, i5 0, void %.preheader.preheader"   --->   Operation 89 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.70ns)   --->   "%add_ln691_324 = add i5 %c5_V, i5 1"   --->   Operation 90 'add' 'add_ln691_324' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.63ns)   --->   "%icmp_ln890_242 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 91 'icmp' 'icmp_ln890_242' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 92 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln5279 = br i1 %icmp_ln890_242, void %.split3, void" [./dut.cpp:5279]   --->   Operation 93 'br' 'br_ln5279' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %c5_V, i5 0" [./dut.cpp:5283]   --->   Operation 94 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln5283 = zext i10 %tmp" [./dut.cpp:5283]   --->   Operation 95 'zext' 'zext_ln5283' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%local_C_V_addr_3 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln5283" [./dut.cpp:5283]   --->   Operation 96 'getelementptr' 'local_C_V_addr_3' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%or_ln5283 = or i10 %tmp, i10 1" [./dut.cpp:5283]   --->   Operation 97 'or' 'or_ln5283' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283" [./dut.cpp:5283]   --->   Operation 98 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%local_C_V_addr_4 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_1" [./dut.cpp:5283]   --->   Operation 99 'getelementptr' 'local_C_V_addr_4' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_8 : Operation 100 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_3" [./dut.cpp:5283]   --->   Operation 100 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_8 : Operation 101 [2/2] (1.20ns)   --->   "%local_C_V_load_1 = load i9 %local_C_V_addr_4" [./dut.cpp:5283]   --->   Operation 101 'load' 'local_C_V_load_1' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 9 <SV = 4> <Delay = 2.41>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%or_ln5283_1 = or i10 %tmp, i10 2" [./dut.cpp:5283]   --->   Operation 102 'or' 'or_ln5283_1' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_1" [./dut.cpp:5283]   --->   Operation 103 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%local_C_V_addr_5 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_2" [./dut.cpp:5283]   --->   Operation 104 'getelementptr' 'local_C_V_addr_5' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln5283_2 = or i10 %tmp, i10 3" [./dut.cpp:5283]   --->   Operation 105 'or' 'or_ln5283_2' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_2" [./dut.cpp:5283]   --->   Operation 106 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%local_C_V_addr_6 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_3" [./dut.cpp:5283]   --->   Operation 107 'getelementptr' 'local_C_V_addr_6' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_9 : Operation 108 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_3" [./dut.cpp:5283]   --->   Operation 108 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 109 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 109 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_9 : Operation 110 [1/2] (1.20ns)   --->   "%local_C_V_load_1 = load i9 %local_C_V_addr_4" [./dut.cpp:5283]   --->   Operation 110 'load' 'local_C_V_load_1' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 111 [2/2] (1.20ns)   --->   "%local_C_V_load_2 = load i9 %local_C_V_addr_5" [./dut.cpp:5283]   --->   Operation 111 'load' 'local_C_V_load_2' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_9 : Operation 112 [2/2] (1.20ns)   --->   "%local_C_V_load_3 = load i9 %local_C_V_addr_6" [./dut.cpp:5283]   --->   Operation 112 'load' 'local_C_V_load_3' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 10 <SV = 5> <Delay = 1.21>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln5283_3 = or i10 %tmp, i10 4" [./dut.cpp:5283]   --->   Operation 113 'or' 'or_ln5283_3' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_3" [./dut.cpp:5283]   --->   Operation 114 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (0.00ns)   --->   "%local_C_V_addr_7 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_4" [./dut.cpp:5283]   --->   Operation 115 'getelementptr' 'local_C_V_addr_7' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln5283_4 = or i10 %tmp, i10 5" [./dut.cpp:5283]   --->   Operation 116 'or' 'or_ln5283_4' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_4" [./dut.cpp:5283]   --->   Operation 117 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "%local_C_V_addr_8 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_5" [./dut.cpp:5283]   --->   Operation 118 'getelementptr' 'local_C_V_addr_8' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_1" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_10 : Operation 120 [1/2] (1.20ns)   --->   "%local_C_V_load_2 = load i9 %local_C_V_addr_5" [./dut.cpp:5283]   --->   Operation 120 'load' 'local_C_V_load_2' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 121 [1/2] (1.20ns)   --->   "%local_C_V_load_3 = load i9 %local_C_V_addr_6" [./dut.cpp:5283]   --->   Operation 121 'load' 'local_C_V_load_3' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 122 [2/2] (1.20ns)   --->   "%local_C_V_load_4 = load i9 %local_C_V_addr_7" [./dut.cpp:5283]   --->   Operation 122 'load' 'local_C_V_load_4' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_10 : Operation 123 [2/2] (1.20ns)   --->   "%local_C_V_load_5 = load i9 %local_C_V_addr_8" [./dut.cpp:5283]   --->   Operation 123 'load' 'local_C_V_load_5' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 11 <SV = 6> <Delay = 1.21>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln5283_5 = or i10 %tmp, i10 6" [./dut.cpp:5283]   --->   Operation 124 'or' 'or_ln5283_5' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_5" [./dut.cpp:5283]   --->   Operation 125 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%local_C_V_addr_9 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_6" [./dut.cpp:5283]   --->   Operation 126 'getelementptr' 'local_C_V_addr_9' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln5283_6 = or i10 %tmp, i10 7" [./dut.cpp:5283]   --->   Operation 127 'or' 'or_ln5283_6' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_6" [./dut.cpp:5283]   --->   Operation 128 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%local_C_V_addr_10 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_7" [./dut.cpp:5283]   --->   Operation 129 'getelementptr' 'local_C_V_addr_10' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_2" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 130 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 131 [1/2] (1.20ns)   --->   "%local_C_V_load_4 = load i9 %local_C_V_addr_7" [./dut.cpp:5283]   --->   Operation 131 'load' 'local_C_V_load_4' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 132 [1/2] (1.20ns)   --->   "%local_C_V_load_5 = load i9 %local_C_V_addr_8" [./dut.cpp:5283]   --->   Operation 132 'load' 'local_C_V_load_5' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 133 [2/2] (1.20ns)   --->   "%local_C_V_load_6 = load i9 %local_C_V_addr_9" [./dut.cpp:5283]   --->   Operation 133 'load' 'local_C_V_load_6' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 134 [2/2] (1.20ns)   --->   "%local_C_V_load_7 = load i9 %local_C_V_addr_10" [./dut.cpp:5283]   --->   Operation 134 'load' 'local_C_V_load_7' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 12 <SV = 7> <Delay = 1.21>
ST_12 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln5283_7 = or i10 %tmp, i10 8" [./dut.cpp:5283]   --->   Operation 135 'or' 'or_ln5283_7' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_7" [./dut.cpp:5283]   --->   Operation 136 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_12 : Operation 137 [1/1] (0.00ns)   --->   "%local_C_V_addr_11 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_8" [./dut.cpp:5283]   --->   Operation 137 'getelementptr' 'local_C_V_addr_11' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_12 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln5283_8 = or i10 %tmp, i10 9" [./dut.cpp:5283]   --->   Operation 138 'or' 'or_ln5283_8' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_12 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_8" [./dut.cpp:5283]   --->   Operation 139 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_12 : Operation 140 [1/1] (0.00ns)   --->   "%local_C_V_addr_12 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_9" [./dut.cpp:5283]   --->   Operation 140 'getelementptr' 'local_C_V_addr_12' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_12 : Operation 141 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_3" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_12 : Operation 142 [1/2] (1.20ns)   --->   "%local_C_V_load_6 = load i9 %local_C_V_addr_9" [./dut.cpp:5283]   --->   Operation 142 'load' 'local_C_V_load_6' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_12 : Operation 143 [1/2] (1.20ns)   --->   "%local_C_V_load_7 = load i9 %local_C_V_addr_10" [./dut.cpp:5283]   --->   Operation 143 'load' 'local_C_V_load_7' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_12 : Operation 144 [2/2] (1.20ns)   --->   "%local_C_V_load_8 = load i9 %local_C_V_addr_11" [./dut.cpp:5283]   --->   Operation 144 'load' 'local_C_V_load_8' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_12 : Operation 145 [2/2] (1.20ns)   --->   "%local_C_V_load_9 = load i9 %local_C_V_addr_12" [./dut.cpp:5283]   --->   Operation 145 'load' 'local_C_V_load_9' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 13 <SV = 8> <Delay = 1.21>
ST_13 : Operation 146 [1/1] (0.00ns)   --->   "%or_ln5283_9 = or i10 %tmp, i10 10" [./dut.cpp:5283]   --->   Operation 146 'or' 'or_ln5283_9' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_13 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_9" [./dut.cpp:5283]   --->   Operation 147 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_13 : Operation 148 [1/1] (0.00ns)   --->   "%local_C_V_addr_13 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_10" [./dut.cpp:5283]   --->   Operation 148 'getelementptr' 'local_C_V_addr_13' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%or_ln5283_10 = or i10 %tmp, i10 11" [./dut.cpp:5283]   --->   Operation 149 'or' 'or_ln5283_10' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_11 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_10" [./dut.cpp:5283]   --->   Operation 150 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_13 : Operation 151 [1/1] (0.00ns)   --->   "%local_C_V_addr_14 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_11" [./dut.cpp:5283]   --->   Operation 151 'getelementptr' 'local_C_V_addr_14' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_13 : Operation 152 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_4" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 152 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_13 : Operation 153 [1/2] (1.20ns)   --->   "%local_C_V_load_8 = load i9 %local_C_V_addr_11" [./dut.cpp:5283]   --->   Operation 153 'load' 'local_C_V_load_8' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 154 [1/2] (1.20ns)   --->   "%local_C_V_load_9 = load i9 %local_C_V_addr_12" [./dut.cpp:5283]   --->   Operation 154 'load' 'local_C_V_load_9' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 155 [2/2] (1.20ns)   --->   "%local_C_V_load_10 = load i9 %local_C_V_addr_13" [./dut.cpp:5283]   --->   Operation 155 'load' 'local_C_V_load_10' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_13 : Operation 156 [2/2] (1.20ns)   --->   "%local_C_V_load_11 = load i9 %local_C_V_addr_14" [./dut.cpp:5283]   --->   Operation 156 'load' 'local_C_V_load_11' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 14 <SV = 9> <Delay = 1.21>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln5283_11 = or i10 %tmp, i10 12" [./dut.cpp:5283]   --->   Operation 157 'or' 'or_ln5283_11' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_12 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_11" [./dut.cpp:5283]   --->   Operation 158 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%local_C_V_addr_15 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_12" [./dut.cpp:5283]   --->   Operation 159 'getelementptr' 'local_C_V_addr_15' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%or_ln5283_12 = or i10 %tmp, i10 13" [./dut.cpp:5283]   --->   Operation 160 'or' 'or_ln5283_12' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_13 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_12" [./dut.cpp:5283]   --->   Operation 161 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%local_C_V_addr_16 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_13" [./dut.cpp:5283]   --->   Operation 162 'getelementptr' 'local_C_V_addr_16' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_5" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 163 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_14 : Operation 164 [1/2] (1.20ns)   --->   "%local_C_V_load_10 = load i9 %local_C_V_addr_13" [./dut.cpp:5283]   --->   Operation 164 'load' 'local_C_V_load_10' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_14 : Operation 165 [1/2] (1.20ns)   --->   "%local_C_V_load_11 = load i9 %local_C_V_addr_14" [./dut.cpp:5283]   --->   Operation 165 'load' 'local_C_V_load_11' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_14 : Operation 166 [2/2] (1.20ns)   --->   "%local_C_V_load_12 = load i9 %local_C_V_addr_15" [./dut.cpp:5283]   --->   Operation 166 'load' 'local_C_V_load_12' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_14 : Operation 167 [2/2] (1.20ns)   --->   "%local_C_V_load_13 = load i9 %local_C_V_addr_16" [./dut.cpp:5283]   --->   Operation 167 'load' 'local_C_V_load_13' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 15 <SV = 10> <Delay = 1.21>
ST_15 : Operation 168 [1/1] (0.00ns)   --->   "%or_ln5283_13 = or i10 %tmp, i10 14" [./dut.cpp:5283]   --->   Operation 168 'or' 'or_ln5283_13' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_15 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_14 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_13" [./dut.cpp:5283]   --->   Operation 169 'bitconcatenate' 'tmp_14' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_15 : Operation 170 [1/1] (0.00ns)   --->   "%local_C_V_addr_17 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_14" [./dut.cpp:5283]   --->   Operation 170 'getelementptr' 'local_C_V_addr_17' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_15 : Operation 171 [1/1] (0.00ns)   --->   "%or_ln5283_14 = or i10 %tmp, i10 15" [./dut.cpp:5283]   --->   Operation 171 'or' 'or_ln5283_14' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_15 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_14" [./dut.cpp:5283]   --->   Operation 172 'bitconcatenate' 'tmp_15' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_15 : Operation 173 [1/1] (0.00ns)   --->   "%local_C_V_addr_18 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_15" [./dut.cpp:5283]   --->   Operation 173 'getelementptr' 'local_C_V_addr_18' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_15 : Operation 174 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_6" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_15 : Operation 175 [1/2] (1.20ns)   --->   "%local_C_V_load_12 = load i9 %local_C_V_addr_15" [./dut.cpp:5283]   --->   Operation 175 'load' 'local_C_V_load_12' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_15 : Operation 176 [1/2] (1.20ns)   --->   "%local_C_V_load_13 = load i9 %local_C_V_addr_16" [./dut.cpp:5283]   --->   Operation 176 'load' 'local_C_V_load_13' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_15 : Operation 177 [2/2] (1.20ns)   --->   "%local_C_V_load_14 = load i9 %local_C_V_addr_17" [./dut.cpp:5283]   --->   Operation 177 'load' 'local_C_V_load_14' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_15 : Operation 178 [2/2] (1.20ns)   --->   "%local_C_V_load_15 = load i9 %local_C_V_addr_18" [./dut.cpp:5283]   --->   Operation 178 'load' 'local_C_V_load_15' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 16 <SV = 11> <Delay = 1.21>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln5283_15 = or i10 %tmp, i10 16" [./dut.cpp:5283]   --->   Operation 179 'or' 'or_ln5283_15' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_16 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_15" [./dut.cpp:5283]   --->   Operation 180 'bitconcatenate' 'tmp_16' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%local_C_V_addr_19 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_16" [./dut.cpp:5283]   --->   Operation 181 'getelementptr' 'local_C_V_addr_19' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%or_ln5283_16 = or i10 %tmp, i10 17" [./dut.cpp:5283]   --->   Operation 182 'or' 'or_ln5283_16' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_16" [./dut.cpp:5283]   --->   Operation 183 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%local_C_V_addr_20 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_17" [./dut.cpp:5283]   --->   Operation 184 'getelementptr' 'local_C_V_addr_20' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_7" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 185 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_16 : Operation 186 [1/2] (1.20ns)   --->   "%local_C_V_load_14 = load i9 %local_C_V_addr_17" [./dut.cpp:5283]   --->   Operation 186 'load' 'local_C_V_load_14' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 187 [1/2] (1.20ns)   --->   "%local_C_V_load_15 = load i9 %local_C_V_addr_18" [./dut.cpp:5283]   --->   Operation 187 'load' 'local_C_V_load_15' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 188 [2/2] (1.20ns)   --->   "%local_C_V_load_16 = load i9 %local_C_V_addr_19" [./dut.cpp:5283]   --->   Operation 188 'load' 'local_C_V_load_16' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_16 : Operation 189 [2/2] (1.20ns)   --->   "%local_C_V_load_17 = load i9 %local_C_V_addr_20" [./dut.cpp:5283]   --->   Operation 189 'load' 'local_C_V_load_17' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 17 <SV = 12> <Delay = 1.21>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%or_ln5283_17 = or i10 %tmp, i10 18" [./dut.cpp:5283]   --->   Operation 190 'or' 'or_ln5283_17' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_17" [./dut.cpp:5283]   --->   Operation 191 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "%local_C_V_addr_21 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_18" [./dut.cpp:5283]   --->   Operation 192 'getelementptr' 'local_C_V_addr_21' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%or_ln5283_18 = or i10 %tmp, i10 19" [./dut.cpp:5283]   --->   Operation 193 'or' 'or_ln5283_18' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_18" [./dut.cpp:5283]   --->   Operation 194 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_17 : Operation 195 [1/1] (0.00ns)   --->   "%local_C_V_addr_22 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_19" [./dut.cpp:5283]   --->   Operation 195 'getelementptr' 'local_C_V_addr_22' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_17 : Operation 196 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_8" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 196 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_17 : Operation 197 [1/2] (1.20ns)   --->   "%local_C_V_load_16 = load i9 %local_C_V_addr_19" [./dut.cpp:5283]   --->   Operation 197 'load' 'local_C_V_load_16' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_17 : Operation 198 [1/2] (1.20ns)   --->   "%local_C_V_load_17 = load i9 %local_C_V_addr_20" [./dut.cpp:5283]   --->   Operation 198 'load' 'local_C_V_load_17' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_17 : Operation 199 [2/2] (1.20ns)   --->   "%local_C_V_load_18 = load i9 %local_C_V_addr_21" [./dut.cpp:5283]   --->   Operation 199 'load' 'local_C_V_load_18' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_17 : Operation 200 [2/2] (1.20ns)   --->   "%local_C_V_load_19 = load i9 %local_C_V_addr_22" [./dut.cpp:5283]   --->   Operation 200 'load' 'local_C_V_load_19' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 18 <SV = 13> <Delay = 1.21>
ST_18 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln5283_19 = or i10 %tmp, i10 20" [./dut.cpp:5283]   --->   Operation 201 'or' 'or_ln5283_19' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_19" [./dut.cpp:5283]   --->   Operation 202 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "%local_C_V_addr_23 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_20" [./dut.cpp:5283]   --->   Operation 203 'getelementptr' 'local_C_V_addr_23' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%or_ln5283_20 = or i10 %tmp, i10 21" [./dut.cpp:5283]   --->   Operation 204 'or' 'or_ln5283_20' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_21 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_20" [./dut.cpp:5283]   --->   Operation 205 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "%local_C_V_addr_24 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_21" [./dut.cpp:5283]   --->   Operation 206 'getelementptr' 'local_C_V_addr_24' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_9" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 207 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_18 : Operation 208 [1/2] (1.20ns)   --->   "%local_C_V_load_18 = load i9 %local_C_V_addr_21" [./dut.cpp:5283]   --->   Operation 208 'load' 'local_C_V_load_18' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_18 : Operation 209 [1/2] (1.20ns)   --->   "%local_C_V_load_19 = load i9 %local_C_V_addr_22" [./dut.cpp:5283]   --->   Operation 209 'load' 'local_C_V_load_19' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_18 : Operation 210 [2/2] (1.20ns)   --->   "%local_C_V_load_20 = load i9 %local_C_V_addr_23" [./dut.cpp:5283]   --->   Operation 210 'load' 'local_C_V_load_20' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_18 : Operation 211 [2/2] (1.20ns)   --->   "%local_C_V_load_21 = load i9 %local_C_V_addr_24" [./dut.cpp:5283]   --->   Operation 211 'load' 'local_C_V_load_21' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 19 <SV = 14> <Delay = 1.21>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln5283_21 = or i10 %tmp, i10 22" [./dut.cpp:5283]   --->   Operation 212 'or' 'or_ln5283_21' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_22 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_21" [./dut.cpp:5283]   --->   Operation 213 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%local_C_V_addr_25 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_22" [./dut.cpp:5283]   --->   Operation 214 'getelementptr' 'local_C_V_addr_25' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%or_ln5283_22 = or i10 %tmp, i10 23" [./dut.cpp:5283]   --->   Operation 215 'or' 'or_ln5283_22' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_23 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_22" [./dut.cpp:5283]   --->   Operation 216 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_19 : Operation 217 [1/1] (0.00ns)   --->   "%local_C_V_addr_26 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_23" [./dut.cpp:5283]   --->   Operation 217 'getelementptr' 'local_C_V_addr_26' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_19 : Operation 218 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_10" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 218 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_19 : Operation 219 [1/2] (1.20ns)   --->   "%local_C_V_load_20 = load i9 %local_C_V_addr_23" [./dut.cpp:5283]   --->   Operation 219 'load' 'local_C_V_load_20' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_19 : Operation 220 [1/2] (1.20ns)   --->   "%local_C_V_load_21 = load i9 %local_C_V_addr_24" [./dut.cpp:5283]   --->   Operation 220 'load' 'local_C_V_load_21' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_19 : Operation 221 [2/2] (1.20ns)   --->   "%local_C_V_load_22 = load i9 %local_C_V_addr_25" [./dut.cpp:5283]   --->   Operation 221 'load' 'local_C_V_load_22' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_19 : Operation 222 [2/2] (1.20ns)   --->   "%local_C_V_load_23 = load i9 %local_C_V_addr_26" [./dut.cpp:5283]   --->   Operation 222 'load' 'local_C_V_load_23' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 20 <SV = 15> <Delay = 1.21>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "%or_ln5283_23 = or i10 %tmp, i10 24" [./dut.cpp:5283]   --->   Operation 223 'or' 'or_ln5283_23' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_20 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_23" [./dut.cpp:5283]   --->   Operation 224 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_20 : Operation 225 [1/1] (0.00ns)   --->   "%local_C_V_addr_27 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_24" [./dut.cpp:5283]   --->   Operation 225 'getelementptr' 'local_C_V_addr_27' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_20 : Operation 226 [1/1] (0.00ns)   --->   "%or_ln5283_24 = or i10 %tmp, i10 25" [./dut.cpp:5283]   --->   Operation 226 'or' 'or_ln5283_24' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_20 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_24" [./dut.cpp:5283]   --->   Operation 227 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_20 : Operation 228 [1/1] (0.00ns)   --->   "%local_C_V_addr_28 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_25" [./dut.cpp:5283]   --->   Operation 228 'getelementptr' 'local_C_V_addr_28' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_20 : Operation 229 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_11" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 229 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_20 : Operation 230 [1/2] (1.20ns)   --->   "%local_C_V_load_22 = load i9 %local_C_V_addr_25" [./dut.cpp:5283]   --->   Operation 230 'load' 'local_C_V_load_22' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_20 : Operation 231 [1/2] (1.20ns)   --->   "%local_C_V_load_23 = load i9 %local_C_V_addr_26" [./dut.cpp:5283]   --->   Operation 231 'load' 'local_C_V_load_23' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_20 : Operation 232 [2/2] (1.20ns)   --->   "%local_C_V_load_24 = load i9 %local_C_V_addr_27" [./dut.cpp:5283]   --->   Operation 232 'load' 'local_C_V_load_24' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_20 : Operation 233 [2/2] (1.20ns)   --->   "%local_C_V_load_25 = load i9 %local_C_V_addr_28" [./dut.cpp:5283]   --->   Operation 233 'load' 'local_C_V_load_25' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 21 <SV = 16> <Delay = 1.21>
ST_21 : Operation 234 [1/1] (0.00ns)   --->   "%or_ln5283_25 = or i10 %tmp, i10 26" [./dut.cpp:5283]   --->   Operation 234 'or' 'or_ln5283_25' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_25" [./dut.cpp:5283]   --->   Operation 235 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_21 : Operation 236 [1/1] (0.00ns)   --->   "%local_C_V_addr_29 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_26" [./dut.cpp:5283]   --->   Operation 236 'getelementptr' 'local_C_V_addr_29' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%or_ln5283_26 = or i10 %tmp, i10 27" [./dut.cpp:5283]   --->   Operation 237 'or' 'or_ln5283_26' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_26" [./dut.cpp:5283]   --->   Operation 238 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_21 : Operation 239 [1/1] (0.00ns)   --->   "%local_C_V_addr_30 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_27" [./dut.cpp:5283]   --->   Operation 239 'getelementptr' 'local_C_V_addr_30' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_21 : Operation 240 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_12" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 240 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_21 : Operation 241 [1/2] (1.20ns)   --->   "%local_C_V_load_24 = load i9 %local_C_V_addr_27" [./dut.cpp:5283]   --->   Operation 241 'load' 'local_C_V_load_24' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_21 : Operation 242 [1/2] (1.20ns)   --->   "%local_C_V_load_25 = load i9 %local_C_V_addr_28" [./dut.cpp:5283]   --->   Operation 242 'load' 'local_C_V_load_25' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_21 : Operation 243 [2/2] (1.20ns)   --->   "%local_C_V_load_26 = load i9 %local_C_V_addr_29" [./dut.cpp:5283]   --->   Operation 243 'load' 'local_C_V_load_26' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_21 : Operation 244 [2/2] (1.20ns)   --->   "%local_C_V_load_27 = load i9 %local_C_V_addr_30" [./dut.cpp:5283]   --->   Operation 244 'load' 'local_C_V_load_27' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 22 <SV = 17> <Delay = 1.21>
ST_22 : Operation 245 [1/1] (0.00ns)   --->   "%or_ln5283_27 = or i10 %tmp, i10 28" [./dut.cpp:5283]   --->   Operation 245 'or' 'or_ln5283_27' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_22 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_27" [./dut.cpp:5283]   --->   Operation 246 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_22 : Operation 247 [1/1] (0.00ns)   --->   "%local_C_V_addr_31 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_28" [./dut.cpp:5283]   --->   Operation 247 'getelementptr' 'local_C_V_addr_31' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_22 : Operation 248 [1/1] (0.00ns)   --->   "%or_ln5283_28 = or i10 %tmp, i10 29" [./dut.cpp:5283]   --->   Operation 248 'or' 'or_ln5283_28' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_22 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_28" [./dut.cpp:5283]   --->   Operation 249 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_22 : Operation 250 [1/1] (0.00ns)   --->   "%local_C_V_addr_32 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_29" [./dut.cpp:5283]   --->   Operation 250 'getelementptr' 'local_C_V_addr_32' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_22 : Operation 251 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_13" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 251 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_22 : Operation 252 [1/2] (1.20ns)   --->   "%local_C_V_load_26 = load i9 %local_C_V_addr_29" [./dut.cpp:5283]   --->   Operation 252 'load' 'local_C_V_load_26' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_22 : Operation 253 [1/2] (1.20ns)   --->   "%local_C_V_load_27 = load i9 %local_C_V_addr_30" [./dut.cpp:5283]   --->   Operation 253 'load' 'local_C_V_load_27' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_22 : Operation 254 [2/2] (1.20ns)   --->   "%local_C_V_load_28 = load i9 %local_C_V_addr_31" [./dut.cpp:5283]   --->   Operation 254 'load' 'local_C_V_load_28' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_22 : Operation 255 [2/2] (1.20ns)   --->   "%local_C_V_load_29 = load i9 %local_C_V_addr_32" [./dut.cpp:5283]   --->   Operation 255 'load' 'local_C_V_load_29' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 23 <SV = 18> <Delay = 1.21>
ST_23 : Operation 256 [1/1] (0.00ns)   --->   "%or_ln5283_29 = or i10 %tmp, i10 30" [./dut.cpp:5283]   --->   Operation 256 'or' 'or_ln5283_29' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_23 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_29" [./dut.cpp:5283]   --->   Operation 257 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_23 : Operation 258 [1/1] (0.00ns)   --->   "%local_C_V_addr_33 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_30" [./dut.cpp:5283]   --->   Operation 258 'getelementptr' 'local_C_V_addr_33' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_23 : Operation 259 [1/1] (0.00ns)   --->   "%or_ln5283_30 = or i10 %tmp, i10 31" [./dut.cpp:5283]   --->   Operation 259 'or' 'or_ln5283_30' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_23 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i54.i10, i54 0, i10 %or_ln5283_30" [./dut.cpp:5283]   --->   Operation 260 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_23 : Operation 261 [1/1] (0.00ns)   --->   "%local_C_V_addr_34 = getelementptr i64 %local_C_V, i64 0, i64 %tmp_31" [./dut.cpp:5283]   --->   Operation 261 'getelementptr' 'local_C_V_addr_34' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_23 : Operation 262 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_14" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 262 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_23 : Operation 263 [1/2] (1.20ns)   --->   "%local_C_V_load_28 = load i9 %local_C_V_addr_31" [./dut.cpp:5283]   --->   Operation 263 'load' 'local_C_V_load_28' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_23 : Operation 264 [1/2] (1.20ns)   --->   "%local_C_V_load_29 = load i9 %local_C_V_addr_32" [./dut.cpp:5283]   --->   Operation 264 'load' 'local_C_V_load_29' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_23 : Operation 265 [2/2] (1.20ns)   --->   "%local_C_V_load_30 = load i9 %local_C_V_addr_33" [./dut.cpp:5283]   --->   Operation 265 'load' 'local_C_V_load_30' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_23 : Operation 266 [2/2] (1.20ns)   --->   "%local_C_V_load_31 = load i9 %local_C_V_addr_34" [./dut.cpp:5283]   --->   Operation 266 'load' 'local_C_V_load_31' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 24 <SV = 19> <Delay = 1.21>
ST_24 : Operation 267 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_15" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 267 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_24 : Operation 268 [1/2] (1.20ns)   --->   "%local_C_V_load_30 = load i9 %local_C_V_addr_33" [./dut.cpp:5283]   --->   Operation 268 'load' 'local_C_V_load_30' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_24 : Operation 269 [1/2] (1.20ns)   --->   "%local_C_V_load_31 = load i9 %local_C_V_addr_34" [./dut.cpp:5283]   --->   Operation 269 'load' 'local_C_V_load_31' <Predicate = (!icmp_ln890_242)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 25 <SV = 20> <Delay = 1.21>
ST_25 : Operation 270 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_16" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 270 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 26 <SV = 21> <Delay = 1.21>
ST_26 : Operation 271 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_17" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 271 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 27 <SV = 22> <Delay = 1.21>
ST_27 : Operation 272 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_18" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 272 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 28 <SV = 23> <Delay = 1.21>
ST_28 : Operation 273 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_19" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 273 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 29 <SV = 24> <Delay = 1.21>
ST_29 : Operation 274 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_20" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 274 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 30 <SV = 25> <Delay = 1.21>
ST_30 : Operation 275 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_21" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 275 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 31 <SV = 26> <Delay = 1.21>
ST_31 : Operation 276 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_22" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 276 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 32 <SV = 27> <Delay = 1.21>
ST_32 : Operation 277 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_23" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 277 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 33 <SV = 28> <Delay = 1.21>
ST_33 : Operation 278 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_24" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 278 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 34 <SV = 29> <Delay = 1.21>
ST_34 : Operation 279 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_25" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 279 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 35 <SV = 30> <Delay = 1.21>
ST_35 : Operation 280 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_26" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 280 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 36 <SV = 31> <Delay = 1.21>
ST_36 : Operation 281 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_27" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 281 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 37 <SV = 32> <Delay = 1.21>
ST_37 : Operation 282 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_28" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 282 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 38 <SV = 33> <Delay = 1.21>
ST_38 : Operation 283 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_29" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 283 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 39 <SV = 34> <Delay = 1.21>
ST_39 : Operation 284 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_30" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 284 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>

State 40 <SV = 35> <Delay = 1.21>
ST_40 : Operation 285 [1/1] (0.00ns)   --->   "%specpipeline_ln5279 = specpipeline void @_ssdm_op_SpecPipeline, i32 32, i32 0, i32 0, i32 0, void @empty_401" [./dut.cpp:5279]   --->   Operation 285 'specpipeline' 'specpipeline_ln5279' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_40 : Operation 286 [1/1] (0.00ns)   --->   "%specloopname_ln5279 = specloopname void @_ssdm_op_SpecLoopName, void @empty_492" [./dut.cpp:5279]   --->   Operation 286 'specloopname' 'specloopname_ln5279' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>
ST_40 : Operation 287 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_12_x0134, i64 %local_C_V_load_31" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 287 'write' 'write_ln174' <Predicate = (!icmp_ln890_242)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_40 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 288 'br' 'br_ln0' <Predicate = (!icmp_ln890_242)> <Delay = 0.00>

State 41 <SV = 4> <Delay = 0.00>
ST_41 : Operation 289 [1/1] (0.00ns)   --->   "%ret_ln5288 = ret" [./dut.cpp:5288]   --->   Operation 289 'ret' 'ret_ln5288' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten') with incoming values : ('add_ln890') [13]  (0.387 ns)

 <State 2>: 2.21ns
The critical path consists of the following:
	'phi' operation ('c6.V') with incoming values : ('select_ln890_394') [14]  (0 ns)
	'add' operation ('add_ln691') [20]  (0.706 ns)
	'select' operation ('select_ln890_394') [25]  (0.308 ns)
	'getelementptr' operation ('local_C_V_addr', ./dut.cpp:5257) [31]  (0 ns)
	'load' operation ('buf_data.V', ./dut.cpp:5257) on array 'local_C.V', ./dut.cpp:5240 [34]  (1.2 ns)

 <State 3>: 1.9ns
The critical path consists of the following:
	'load' operation ('buf_data.V', ./dut.cpp:5257) on array 'local_C.V', ./dut.cpp:5240 [34]  (1.2 ns)
	'store' operation ('store_ln5259', ./dut.cpp:5259) of variable 'trunc_ln674' on array 'buf_data_split.V', ./dut.cpp:5245 [36]  (0.699 ns)

 <State 4>: 1.92ns
The critical path consists of the following:
	fifo read on port 'fifo_C_drain_PE_12_1_x0108' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [39]  (1.22 ns)
	'store' operation ('store_ln5269', ./dut.cpp:5269) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'buf_data_split.V', ./dut.cpp:5245 [41]  (0.699 ns)

 <State 5>: 0.699ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'buf_data_split.V', ./dut.cpp:5245 [42]  (0.699 ns)

 <State 6>: 1.9ns
The critical path consists of the following:
	'load' operation ('v2.V') on array 'buf_data_split.V', ./dut.cpp:5245 [42]  (0.699 ns)
	'store' operation ('store_ln5271', ./dut.cpp:5271) of variable '__Result__' on array 'local_C.V', ./dut.cpp:5240 [45]  (1.2 ns)

 <State 7>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('c5.V') with incoming values : ('add_ln691_324') [51]  (0.387 ns)

 <State 8>: 1.2ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_324') [51]  (0 ns)
	'getelementptr' operation ('local_C_V_addr_3', ./dut.cpp:5283) [59]  (0 ns)
	'load' operation ('local_C_V_load', ./dut.cpp:5283) on array 'local_C.V', ./dut.cpp:5240 [155]  (1.2 ns)

 <State 9>: 2.42ns
The critical path consists of the following:
	'load' operation ('local_C_V_load', ./dut.cpp:5283) on array 'local_C.V', ./dut.cpp:5240 [155]  (1.2 ns)
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [156]  (1.22 ns)

 <State 10>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [158]  (1.22 ns)

 <State 11>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [160]  (1.22 ns)

 <State 12>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [162]  (1.22 ns)

 <State 13>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [164]  (1.22 ns)

 <State 14>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [166]  (1.22 ns)

 <State 15>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [168]  (1.22 ns)

 <State 16>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [170]  (1.22 ns)

 <State 17>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [172]  (1.22 ns)

 <State 18>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [174]  (1.22 ns)

 <State 19>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [176]  (1.22 ns)

 <State 20>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [178]  (1.22 ns)

 <State 21>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [180]  (1.22 ns)

 <State 22>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [182]  (1.22 ns)

 <State 23>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [184]  (1.22 ns)

 <State 24>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [186]  (1.22 ns)

 <State 25>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [188]  (1.22 ns)

 <State 26>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [190]  (1.22 ns)

 <State 27>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [192]  (1.22 ns)

 <State 28>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [194]  (1.22 ns)

 <State 29>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [196]  (1.22 ns)

 <State 30>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [198]  (1.22 ns)

 <State 31>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [200]  (1.22 ns)

 <State 32>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [202]  (1.22 ns)

 <State 33>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [204]  (1.22 ns)

 <State 34>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [206]  (1.22 ns)

 <State 35>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [208]  (1.22 ns)

 <State 36>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [210]  (1.22 ns)

 <State 37>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [212]  (1.22 ns)

 <State 38>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [214]  (1.22 ns)

 <State 39>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [216]  (1.22 ns)

 <State 40>: 1.22ns
The critical path consists of the following:
	fifo write on port 'fifo_C_drain_C_drain_IO_L1_out_1_12_x0134' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [218]  (1.22 ns)

 <State 41>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
