Information: Updating graph... (UID-83)
Warning: Design 'fpu_double' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : reference
Design : fpu_double
Version: O-2018.06-SP5
Date   : Fri Feb 19 18:03:15 2021
****************************************

Attributes:
    b - black box (unknown)
   bo - allows boundary optimization
    d - dont_touch
   mo - map_only
    h - hierarchical
    n - noncombinational
    r - removable
    s - synthetic operator
    u - contains unmapped logic

Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     362      0.000000  n, u
IV_X1              spicelib       3.000000     463   1389.000000  
ND_X1              spicelib       8.000000    1086   8688.000000  
NR_X1              spicelib      10.000000     151   1510.000000  
XR_X1              spicelib      30.000000       7    210.000000  
fpu_add                       46723.000000       1  46723.000000  h, n, u
fpu_exceptions                24335.000000       1  24335.000000  h, n, u
fpu_mul                       396388.000000
                                                 1  396388.000000 h, n, u
fpu_round                     12549.000000       1  12549.000000  h, n, u
fpu_sub                       71272.000000       1  71272.000000  h, n, u
-----------------------------------------------------------------------------
Total 10 references                                 563064.000000

****************************************
Design: fpu_add 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     692      0.000000  n, u
IV_X1              spicelib       3.000000    1212   3636.000000  
MUX21_X1           spicelib      30.000000     273   8190.000000  
ND_X1              spicelib       8.000000    1966  15728.000000  
NR_X1              spicelib      10.000000     747   7470.000000  
XR_X1              spicelib      30.000000      20    600.000000  
fpu_add_DW01_add_0             8660.000000       1   8660.000000  h
fpu_add_DW01_sub_0              993.000000       1    993.000000  h
fpu_add_DW01_sub_1              993.000000       1    993.000000  h
fpu_add_DW_cmp_5                453.000000       1    453.000000  h
-----------------------------------------------------------------------------
Total 10 references                                 46723.000000

****************************************
Design: fpu_add_DW01_add_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     320    960.000000  
ND_X1              spicelib       8.000000     365   2920.000000  
NR_X1              spicelib      10.000000     145   1450.000000  
XR_X1              spicelib      30.000000     111   3330.000000  
-----------------------------------------------------------------------------
Total 4 references                                   8660.000000

****************************************
Design: fpu_add_DW01_sub_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      21     63.000000  
ND_X1              spicelib       8.000000      30    240.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      30.000000      20    600.000000  
-----------------------------------------------------------------------------
Total 4 references                                    993.000000

****************************************
Design: fpu_add_DW01_sub_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      21     63.000000  
ND_X1              spicelib       8.000000      30    240.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      30.000000      20    600.000000  
-----------------------------------------------------------------------------
Total 4 references                                    993.000000

****************************************
Design: fpu_add_DW_cmp_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      25     75.000000  
ND_X1              spicelib       8.000000      16    128.000000  
NR_X1              spicelib      10.000000      25    250.000000  
-----------------------------------------------------------------------------
Total 3 references                                    453.000000

****************************************
Design: fpu_exceptions 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     562      0.000000  n, u
IV_X1              spicelib       3.000000    1191   3573.000000  
ND_X1              spicelib       8.000000    1574  12592.000000  
NR_X1              spicelib      10.000000     817   8170.000000  
-----------------------------------------------------------------------------
Total 4 references                                  24335.000000

****************************************
Design: fpu_mul 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000    1743      0.000000  n, u
IV_X1              spicelib       3.000000    4050  12150.000000  
MUX21_X1           spicelib      30.000000    1803  54090.000000  
ND_X1              spicelib       8.000000    5429  43432.000000  
NR_X1              spicelib      10.000000    1301  13010.000000  
XR_X1              spicelib      30.000000      11    330.000000  
fpu_mul_DW01_add_0             2317.000000       1   2317.000000  h
fpu_mul_DW01_add_1             3319.000000       1   3319.000000  h
fpu_mul_DW01_add_2             2303.000000       1   2303.000000  h
fpu_mul_DW01_add_3             2505.000000       1   2505.000000  h
fpu_mul_DW01_add_4             3743.000000       1   3743.000000  h
fpu_mul_DW01_add_5             3314.000000       1   3314.000000  h
fpu_mul_DW01_add_6             3393.000000       1   3393.000000  h
fpu_mul_DW01_add_7             3703.000000       1   3703.000000  h
fpu_mul_DW01_add_8             2959.000000       1   2959.000000  h
fpu_mul_DW01_add_9             1069.000000       1   1069.000000  h
fpu_mul_DW01_add_10             532.000000       1    532.000000  h
fpu_mul_DW01_sub_0              715.000000       1    715.000000  h
fpu_mul_DW01_sub_2              336.000000       1    336.000000  h
fpu_mul_DW_mult_uns_6         17457.000000       1  17457.000000  h
fpu_mul_DW_mult_uns_7         15798.000000       1  15798.000000  h
fpu_mul_DW_mult_uns_8         15798.000000       1  15798.000000  h
fpu_mul_DW_mult_uns_9          2423.000000       1   2423.000000  h
fpu_mul_DW_mult_uns_13        40125.000000       1  40125.000000  h
fpu_mul_DW_mult_uns_14        40125.000000       1  40125.000000  h
fpu_mul_DW_mult_uns_15        40125.000000       1  40125.000000  h
fpu_mul_DW_mult_uns_27        23002.000000       1  23002.000000  h
fpu_mul_DW_mult_uns_29        23002.000000       1  23002.000000  h
fpu_mul_DW_mult_uns_31        25313.000000       1  25313.000000  h
-----------------------------------------------------------------------------
Total 29 references                                 396388.000000

****************************************
Design: fpu_mul_DW01_add_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      25     75.000000  
ND_X1              spicelib       8.000000      64    512.000000  
NR_X1              spicelib      10.000000      23    230.000000  
XR_X1              spicelib      30.000000      50   1500.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2317.000000

****************************************
Design: fpu_mul_DW01_add_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      63    189.000000  
ND_X1              spicelib       8.000000     110    880.000000  
NR_X1              spicelib      10.000000      30    300.000000  
XR_X1              spicelib      30.000000      65   1950.000000  
-----------------------------------------------------------------------------
Total 4 references                                   3319.000000

****************************************
Design: fpu_mul_DW01_add_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      25     75.000000  
ND_X1              spicelib       8.000000      66    528.000000  
NR_X1              spicelib      10.000000      23    230.000000  
XR_X1              spicelib      30.000000      49   1470.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2303.000000

****************************************
Design: fpu_mul_DW01_add_3 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      27     81.000000  
ND_X1              spicelib       8.000000      78    624.000000  
NR_X1              spicelib      10.000000      24    240.000000  
XR_X1              spicelib      30.000000      52   1560.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2505.000000

****************************************
Design: fpu_mul_DW01_add_4 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      85    255.000000  
ND_X1              spicelib       8.000000     136   1088.000000  
NR_X1              spicelib      10.000000      33    330.000000  
XR_X1              spicelib      30.000000      69   2070.000000  
-----------------------------------------------------------------------------
Total 4 references                                   3743.000000

****************************************
Design: fpu_mul_DW01_add_5 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      78    234.000000  
ND_X1              spicelib       8.000000     110    880.000000  
NR_X1              spicelib      10.000000      31    310.000000  
XR_X1              spicelib      30.000000      63   1890.000000  
-----------------------------------------------------------------------------
Total 4 references                                   3314.000000

****************************************
Design: fpu_mul_DW01_add_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      79    237.000000  
ND_X1              spicelib       8.000000     107    856.000000  
NR_X1              spicelib      10.000000      32    320.000000  
XR_X1              spicelib      30.000000      66   1980.000000  
-----------------------------------------------------------------------------
Total 4 references                                   3393.000000

****************************************
Design: fpu_mul_DW01_add_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      85    255.000000  
ND_X1              spicelib       8.000000     136   1088.000000  
NR_X1              spicelib      10.000000      32    320.000000  
XR_X1              spicelib      30.000000      68   2040.000000  
-----------------------------------------------------------------------------
Total 4 references                                   3703.000000

****************************************
Design: fpu_mul_DW01_add_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      33     99.000000  
ND_X1              spicelib       8.000000      80    640.000000  
NR_X1              spicelib      10.000000      30    300.000000  
XR_X1              spicelib      30.000000      64   1920.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2959.000000

****************************************
Design: fpu_mul_DW01_add_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      11     33.000000  
ND_X1              spicelib       8.000000      32    256.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      30.000000      23    690.000000  
-----------------------------------------------------------------------------
Total 4 references                                   1069.000000

****************************************
Design: fpu_mul_DW01_add_10 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000       6     18.000000  
ND_X1              spicelib       8.000000       8     64.000000  
NR_X1              spicelib      10.000000       6     60.000000  
XR_X1              spicelib      30.000000      13    390.000000  
-----------------------------------------------------------------------------
Total 4 references                                    532.000000

****************************************
Design: fpu_mul_DW01_sub_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      17     51.000000  
ND_X1              spicelib       8.000000      28    224.000000  
NR_X1              spicelib      10.000000       8     80.000000  
XR_X1              spicelib      30.000000      12    360.000000  
-----------------------------------------------------------------------------
Total 4 references                                    715.000000

****************************************
Design: fpu_mul_DW01_sub_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      14     42.000000  
ND_X1              spicelib       8.000000      23    184.000000  
NR_X1              spicelib      10.000000       5     50.000000  
XR_X1              spicelib      30.000000       2     60.000000  
-----------------------------------------------------------------------------
Total 4 references                                    336.000000

****************************************
Design: fpu_mul_DW_mult_uns_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     253    759.000000  
ND_X1              spicelib       8.000000     791   6328.000000  
NR_X1              spicelib      10.000000     101   1010.000000  
XR_X1              spicelib      30.000000     312   9360.000000  
-----------------------------------------------------------------------------
Total 4 references                                  17457.000000

****************************************
Design: fpu_mul_DW_mult_uns_7 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     220    660.000000  
ND_X1              spicelib       8.000000     711   5688.000000  
NR_X1              spicelib      10.000000      93    930.000000  
XR_X1              spicelib      30.000000     284   8520.000000  
-----------------------------------------------------------------------------
Total 4 references                                  15798.000000

****************************************
Design: fpu_mul_DW_mult_uns_8 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     220    660.000000  
ND_X1              spicelib       8.000000     711   5688.000000  
NR_X1              spicelib      10.000000      93    930.000000  
XR_X1              spicelib      30.000000     284   8520.000000  
-----------------------------------------------------------------------------
Total 4 references                                  15798.000000

****************************************
Design: fpu_mul_DW_mult_uns_9 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      25     75.000000  
ND_X1              spicelib       8.000000      91    728.000000  
NR_X1              spicelib      10.000000      24    240.000000  
XR_X1              spicelib      30.000000      46   1380.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2423.000000

****************************************
Design: fpu_mul_DW_mult_uns_13 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000    2129   6387.000000  
ND_X1              spicelib       8.000000     766   6128.000000  
NR_X1              spicelib      10.000000    1672  16720.000000  
XR_X1              spicelib      30.000000     363  10890.000000  
-----------------------------------------------------------------------------
Total 4 references                                  40125.000000

****************************************
Design: fpu_mul_DW_mult_uns_14 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000    2129   6387.000000  
ND_X1              spicelib       8.000000     766   6128.000000  
NR_X1              spicelib      10.000000    1672  16720.000000  
XR_X1              spicelib      30.000000     363  10890.000000  
-----------------------------------------------------------------------------
Total 4 references                                  40125.000000

****************************************
Design: fpu_mul_DW_mult_uns_15 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000    2129   6387.000000  
ND_X1              spicelib       8.000000     766   6128.000000  
NR_X1              spicelib      10.000000    1672  16720.000000  
XR_X1              spicelib      30.000000     363  10890.000000  
-----------------------------------------------------------------------------
Total 4 references                                  40125.000000

****************************************
Design: fpu_mul_DW_mult_uns_27 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     920   2760.000000  
ND_X1              spicelib       8.000000     989   7912.000000  
NR_X1              spicelib      10.000000     423   4230.000000  
XR_X1              spicelib      30.000000     270   8100.000000  
-----------------------------------------------------------------------------
Total 4 references                                  23002.000000

****************************************
Design: fpu_mul_DW_mult_uns_29 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     920   2760.000000  
ND_X1              spicelib       8.000000     989   7912.000000  
NR_X1              spicelib      10.000000     423   4230.000000  
XR_X1              spicelib      30.000000     270   8100.000000  
-----------------------------------------------------------------------------
Total 4 references                                  23002.000000

****************************************
Design: fpu_mul_DW_mult_uns_31 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000    1003   3009.000000  
ND_X1              spicelib       8.000000    1093   8744.000000  
NR_X1              spicelib      10.000000     465   4650.000000  
XR_X1              spicelib      30.000000     297   8910.000000  
-----------------------------------------------------------------------------
Total 4 references                                  25313.000000

****************************************
Design: fpu_round 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     258      0.000000  n, u
IV_X1              spicelib       3.000000     424   1272.000000  
ND_X1              spicelib       8.000000     820   6560.000000  
NR_X1              spicelib      10.000000     211   2110.000000  
XR_X1              spicelib      30.000000       1     30.000000  
fpu_round_DW01_add_0           2139.000000       1   2139.000000  h
fpu_round_DW01_inc_0            438.000000       1    438.000000  h
-----------------------------------------------------------------------------
Total 7 references                                  12549.000000

****************************************
Design: fpu_round_DW01_add_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      27     81.000000  
ND_X1              spicelib       8.000000      26    208.000000  
NR_X1              spicelib      10.000000      26    260.000000  
XR_X1              spicelib      30.000000      53   1590.000000  
-----------------------------------------------------------------------------
Total 4 references                                   2139.000000

****************************************
Design: fpu_round_DW01_inc_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000       6     18.000000  
ND_X1              spicelib       8.000000       5     40.000000  
NR_X1              spicelib      10.000000       5     50.000000  
XR_X1              spicelib      30.000000      11    330.000000  
-----------------------------------------------------------------------------
Total 4 references                                    438.000000

****************************************
Design: fpu_sub 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
**FFGEN**                         0.000000     694      0.000000  n, u
IV_X1              spicelib       3.000000    2049   6147.000000  
MUX21_X1           spicelib      30.000000     801  24030.000000  
ND_X1              spicelib       8.000000    2171  17368.000000  
NR_X1              spicelib      10.000000    1007  10070.000000  
XR_X1              spicelib      30.000000       1     30.000000  
fpu_sub_DW01_cmp6_0             532.000000       1    532.000000  h
fpu_sub_DW01_sub_0              685.000000       1    685.000000  h
fpu_sub_DW01_sub_1             9021.000000       1   9021.000000  h
fpu_sub_DW01_sub_2             1064.000000       1   1064.000000  h
fpu_sub_DW_cmp_6               2325.000000       1   2325.000000  h
-----------------------------------------------------------------------------
Total 11 references                                 71272.000000

****************************************
Design: fpu_sub_DW01_cmp6_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      18     54.000000  
ND_X1              spicelib       8.000000      31    248.000000  
NR_X1              spicelib      10.000000      23    230.000000  
-----------------------------------------------------------------------------
Total 3 references                                    532.000000

****************************************
Design: fpu_sub_DW01_sub_0 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      15     45.000000  
ND_X1              spicelib       8.000000      25    200.000000  
NR_X1              spicelib      10.000000       8     80.000000  
XR_X1              spicelib      30.000000      12    360.000000  
-----------------------------------------------------------------------------
Total 4 references                                    685.000000

****************************************
Design: fpu_sub_DW01_sub_1 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     421   1263.000000  
ND_X1              spicelib       8.000000     461   3688.000000  
NR_X1              spicelib      10.000000      83    830.000000  
XR_X1              spicelib      30.000000     108   3240.000000  
-----------------------------------------------------------------------------
Total 4 references                                   9021.000000

****************************************
Design: fpu_sub_DW01_sub_2 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000      22     66.000000  
ND_X1              spicelib       8.000000      31    248.000000  
NR_X1              spicelib      10.000000       9     90.000000  
XR_X1              spicelib      30.000000      22    660.000000  
-----------------------------------------------------------------------------
Total 4 references                                   1064.000000

****************************************
Design: fpu_sub_DW_cmp_6 
****************************************
Reference          Library       Unit Area   Count    Total Area   Attributes
-----------------------------------------------------------------------------
IV_X1              spicelib       3.000000     125    375.000000  
ND_X1              spicelib       8.000000      85    680.000000  
NR_X1              spicelib      10.000000     127   1270.000000  
-----------------------------------------------------------------------------
Total 3 references                                   2325.000000
1
Information: Updating design information... (UID-85)
Warning: Design 'fpu_double' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
        -transition_time
        -capacitance
Design : fpu_double
Version: O-2018.06-SP5
Date   : Fri Feb 19 18:03:15 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss_1.05V_125C   Library: spicelib
Wire Load Model Mode: top

  Startpoint: i_fpu_add/large_add_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: i_fpu_add/sum_reg[55]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Point                                          Cap     Trans      Incr       Path
  ------------------------------------------------------------------------------------
  clock CLK (rise edge)                                             0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  i_fpu_add/large_add_reg[0]/clocked_on (**FFGEN**)       0.00      0.00 #     0.00 r
  i_fpu_add/large_add_reg[0]/Q (**FFGEN**)     25.00      0.00      0.00       0.00 r
  i_fpu_add/add_168/A[0] (fpu_add_DW01_add_0)                       0.00       0.00 r
  i_fpu_add/add_168/U10/Z (ND_X1)               3.10      0.12      0.18       0.18 f
  i_fpu_add/add_168/U11/Z (IV_X1)               4.10      0.13      0.28       0.46 r
  i_fpu_add/add_168/U9/Z (ND_X1)                4.10      0.12      0.17       0.63 f
  i_fpu_add/add_168/U213/Z (ND_X1)              4.10      0.20      0.29       0.92 r
  i_fpu_add/add_168/U595/Z (ND_X1)              3.10      0.12      0.17       1.09 f
  i_fpu_add/add_168/U596/Z (IV_X1)              5.10      0.17      0.29       1.39 r
  i_fpu_add/add_168/U824/Z (NR_X1)              7.10      0.16      0.29       1.68 f
  i_fpu_add/add_168/U770/Z (IV_X1)              7.10      0.26      0.33       2.00 r
  i_fpu_add/add_168/U769/Z (ND_X1)              8.10      0.11      0.20       2.20 f
  i_fpu_add/add_168/U937/Z (ND_X1)              5.10      0.24      0.22       2.42 r
  i_fpu_add/add_168/U723/Z (NR_X1)              3.10      0.12      0.17       2.60 f
  i_fpu_add/add_168/U724/Z (IV_X1)              4.10      0.13      0.28       2.88 r
  i_fpu_add/add_168/U935/Z (ND_X1)              8.10      0.11      0.18       3.06 f
  i_fpu_add/add_168/U813/Z (ND_X1)              5.10      0.24      0.22       3.28 r
  i_fpu_add/add_168/U239/Z (NR_X1)              5.10      0.10      0.19       3.47 f
  i_fpu_add/add_168/U832/Z (NR_X1)              9.10      0.38      0.22       3.70 r
  i_fpu_add/add_168/U13/Z (ND_X1)               3.10      0.12      0.19       3.89 f
  i_fpu_add/add_168/U14/Z (IV_X1)               5.10      0.17      0.29       4.19 r
  i_fpu_add/add_168/U153/Z (NR_X1)              8.10      0.19      0.22       4.40 f
  i_fpu_add/add_168/U34/Z (ND_X1)               3.10      0.16      0.22       4.62 r
  i_fpu_add/add_168/U35/Z (IV_X1)               4.10      0.13      0.21       4.83 f
  i_fpu_add/add_168/U33/Z (ND_X1)               8.10      0.35      0.23       5.06 r
  i_fpu_add/add_168/U155/Z (ND_X1)              4.10      0.12      0.20       5.26 f
  i_fpu_add/add_168/U222/Z (ND_X1)              8.10      0.35      0.23       5.49 r
  i_fpu_add/add_168/U19/Z (ND_X1)               4.10      0.17      0.20       5.69 f
  i_fpu_add/add_168/U486/Z (ND_X1)              3.10      0.17      0.22       5.91 r
  i_fpu_add/add_168/U474/Z (IV_X1)              4.10      0.13      0.21       6.12 f
  i_fpu_add/add_168/U933/Z (ND_X1)              8.10      0.35      0.36       6.48 r
  i_fpu_add/add_168/U728/Z (NR_X1)              5.10      0.12      0.21       6.69 f
  i_fpu_add/add_168/U730/Z (NR_X1)              5.10      0.25      0.21       6.90 r
  i_fpu_add/add_168/U734/Z (NR_X1)              5.10      0.13      0.29       7.18 f
  i_fpu_add/add_168/U795/Z (NR_X1)              8.10      0.34      0.22       7.41 r
  i_fpu_add/add_168/U53/Z (NR_X1)               8.10      0.16      0.24       7.65 f
  i_fpu_add/add_168/U37/Z (ND_X1)               4.10      0.20      0.22       7.87 r
  i_fpu_add/add_168/U72/Z (ND_X1)               8.10      0.15      0.31       8.18 f
  i_fpu_add/add_168/U12/Z (ND_X1)               7.10      0.32      0.35       8.53 r
  i_fpu_add/add_168/U77/Z (ND_X1)               4.10      0.15      0.19       8.72 f
  i_fpu_add/add_168/U63/Z (ND_X1)               3.10      0.17      0.28       9.00 r
  i_fpu_add/add_168/U64/Z (IV_X1)               7.10      0.16      0.25       9.25 f
  i_fpu_add/add_168/U809/Z (ND_X1)              8.10      0.35      0.37       9.62 r
  i_fpu_add/add_168/U922/Z (ND_X1)              8.10      0.12      0.21       9.83 f
  i_fpu_add/add_168/U38/Z (NR_X1)               3.10      0.17      0.20      10.03 r
  i_fpu_add/add_168/U39/Z (IV_X1)               4.10      0.13      0.21      10.24 f
  i_fpu_add/add_168/U92/Z (ND_X1)               4.10      0.20      0.29      10.54 r
  i_fpu_add/add_168/U91/Z (ND_X1)               4.10      0.20      0.18      10.71 f
  i_fpu_add/add_168/U90/Z (ND_X1)               5.10      0.24      0.23      10.95 r
  i_fpu_add/add_168/U89/Z (NR_X1)               4.10      0.11      0.18      11.13 f
  i_fpu_add/add_168/U88/Z (ND_X1)               4.10      0.20      0.29      11.42 r
  i_fpu_add/add_168/U84/Z (ND_X1)              12.10      0.12      0.21      11.63 f
  i_fpu_add/add_168/U85/Z (ND_X1)               4.10      0.20      0.29      11.92 r
  i_fpu_add/add_168/U128/Z (ND_X1)              4.10      0.14      0.18      12.10 f
  i_fpu_add/add_168/U125/Z (ND_X1)              3.10      0.17      0.21      12.31 r
  i_fpu_add/add_168/U126/Z (IV_X1)              4.10      0.13      0.21      12.52 f
  i_fpu_add/add_168/U914/Z (ND_X1)              4.10      0.20      0.29      12.81 r
  i_fpu_add/add_168/U911/Z (ND_X1)              7.10      0.11      0.19      13.00 f
  i_fpu_add/add_168/U272/Z (ND_X1)              7.10      0.31      0.34      13.34 r
  i_fpu_add/add_168/U274/Z (ND_X1)              5.10      0.12      0.20      13.54 f
  i_fpu_add/add_168/U270/Z (NR_X1)              5.10      0.25      0.21      13.75 r
  i_fpu_add/add_168/U445/Z (NR_X1)              8.10      0.18      0.23      13.97 f
  i_fpu_add/add_168/U262/Z (ND_X1)              7.10      0.32      0.36      14.33 r
  i_fpu_add/add_168/U459/Z (ND_X1)              4.10      0.14      0.19      14.52 f
  i_fpu_add/add_168/U450/Z (ND_X1)              8.10      0.35      0.24      14.76 r
  i_fpu_add/add_168/U906/Z (ND_X1)              4.10      0.12      0.20      14.95 f
  i_fpu_add/add_168/U812/Z (ND_X1)              7.10      0.31      0.34      15.30 r
  i_fpu_add/add_168/U133/Z (IV_X1)              5.10      0.16      0.25      15.54 f
  i_fpu_add/add_168/U131/Z (NR_X1)              5.10      0.24      0.21      15.76 r
  i_fpu_add/add_168/U164/Z (NR_X1)              4.10      0.11      0.18      15.94 f
  i_fpu_add/add_168/U773/Z (ND_X1)              8.10      0.35      0.23      16.17 r
  i_fpu_add/add_168/U467/Z (ND_X1)              4.10      0.12      0.20      16.37 f
  i_fpu_add/add_168/U820/Z (ND_X1)              8.10      0.35      0.23      16.60 r
  i_fpu_add/add_168/U257/Z (ND_X1)              4.10      0.12      0.20      16.80 f
  i_fpu_add/add_168/U896/Z (ND_X1)              7.10      0.31      0.34      17.14 r
  i_fpu_add/add_168/U246/Z (ND_X1)              8.10      0.12      0.21      17.35 f
  i_fpu_add/add_168/U247/Z (ND_X1)              3.10      0.16      0.21      17.56 r
  i_fpu_add/add_168/U712/Z (IV_X1)              4.10      0.13      0.21      17.77 f
  i_fpu_add/add_168/U714/Z (ND_X1)              9.10      0.38      0.24      18.01 r
  i_fpu_add/add_168/U27/Z (IV_X1)               5.10      0.17      0.26      18.27 f
  i_fpu_add/add_168/U632/Z (NR_X1)              5.10      0.24      0.21      18.48 r
  i_fpu_add/add_168/U602/Z (NR_X1)              4.10      0.11      0.18      18.66 f
  i_fpu_add/add_168/U676/Z (ND_X1)              5.10      0.24      0.22      18.88 r
  i_fpu_add/add_168/U804/Z (NR_X1)              4.10      0.11      0.18      19.07 f
  i_fpu_add/add_168/U803/Z (ND_X1)              4.10      0.20      0.29      19.36 r
  i_fpu_add/add_168/U883/Z (ND_X1)              8.10      0.11      0.19      19.55 f
  i_fpu_add/add_168/U173/Z (ND_X1)              3.10      0.16      0.21      19.76 r
  i_fpu_add/add_168/U174/Z (IV_X1)              4.10      0.13      0.21      19.97 f
  i_fpu_add/add_168/U792/Z (ND_X1)              8.10      0.35      0.23      20.20 r
  i_fpu_add/add_168/U878/Z (ND_X1)              4.10      0.12      0.20      20.40 f
  i_fpu_add/add_168/U817/Z (ND_X1)              3.10      0.16      0.21      20.61 r
  i_fpu_add/add_168/U116/Z (IV_X1)              4.10      0.13      0.21      20.82 f
  i_fpu_add/add_168/U114/Z (ND_X1)              8.10      0.35      0.23      21.05 r
  i_fpu_add/add_168/U873/Z (ND_X1)              4.10      0.12      0.20      21.25 f
  i_fpu_add/add_168/U763/Z (ND_X1)              7.10      0.31      0.23      21.48 r
  i_fpu_add/add_168/U868/Z (ND_X1)              8.10      0.12      0.21      21.69 f
  i_fpu_add/add_168/U866/Z (ND_X1)              3.10      0.17      0.27      21.96 r
  i_fpu_add/add_168/U581/Z (IV_X1)              4.10      0.13      0.21      22.17 f
  i_fpu_add/add_168/U579/Z (ND_X1)              8.10      0.35      0.23      22.40 r
  i_fpu_add/add_168/U862/Z (ND_X1)              4.10      0.12      0.20      22.60 f
  i_fpu_add/add_168/U861/Z (ND_X1)              5.10      0.24      0.22      22.82 r
  i_fpu_add/add_168/U767/Z (NR_X1)              5.10      0.10      0.19      23.01 f
  i_fpu_add/add_168/U738/Z (NR_X1)              8.10      0.34      0.22      23.23 r
  i_fpu_add/add_168/U743/Z (NR_X1)              4.10      0.12      0.20      23.43 f
  i_fpu_add/add_168/U751/Z (ND_X1)              8.10      0.35      0.23      23.66 r
  i_fpu_add/add_168/U747/Z (ND_X1)              4.10      0.12      0.20      23.86 f
  i_fpu_add/add_168/U572/Z (ND_X1)              3.10      0.16      0.21      24.07 r
  i_fpu_add/add_168/U571/Z (IV_X1)              4.10      0.13      0.21      24.28 f
  i_fpu_add/add_168/U570/Z (ND_X1)              8.10      0.35      0.23      24.52 r
  i_fpu_add/add_168/U558/Z (ND_X1)              4.10      0.12      0.20      24.71 f
  i_fpu_add/add_168/U557/Z (ND_X1)              4.10      0.20      0.22      24.93 r
  i_fpu_add/add_168/U556/Z (ND_X1)              4.10      0.12      0.18      25.10 f
  i_fpu_add/add_168/U555/Z (ND_X1)              3.10      0.16      0.21      25.32 r
  i_fpu_add/add_168/U554/Z (IV_X1)              4.10      0.13      0.21      25.53 f
  i_fpu_add/add_168/U553/Z (ND_X1)              8.10      0.35      0.23      25.76 r
  i_fpu_add/add_168/U410/Z (ND_X1)              4.10      0.12      0.20      25.96 f
  i_fpu_add/add_168/U409/Z (ND_X1)              4.10      0.20      0.22      26.17 r
  i_fpu_add/add_168/U408/Z (ND_X1)              4.10      0.12      0.18      26.35 f
  i_fpu_add/add_168/U407/Z (ND_X1)              3.10      0.16      0.21      26.56 r
  i_fpu_add/add_168/U406/Z (IV_X1)              4.10      0.13      0.21      26.77 f
  i_fpu_add/add_168/U405/Z (ND_X1)              8.10      0.35      0.23      27.00 r
  i_fpu_add/add_168/U176/Z (ND_X1)              4.10      0.12      0.20      27.20 f
  i_fpu_add/add_168/U357/Z (ND_X1)              7.10      0.31      0.23      27.43 r
  i_fpu_add/add_168/U391/Z (ND_X1)              4.10      0.14      0.19      27.62 f
  i_fpu_add/add_168/U369/Z (ND_X1)              7.10      0.32      0.23      27.85 r
  i_fpu_add/add_168/U337/Z (ND_X1)              4.10      0.12      0.19      28.04 f
  i_fpu_add/add_168/U335/Z (ND_X1)              3.10      0.16      0.21      28.25 r
  i_fpu_add/add_168/U336/Z (IV_X1)              4.10      0.13      0.21      28.46 f
  i_fpu_add/add_168/U344/Z (ND_X1)              8.10      0.35      0.23      28.70 r
  i_fpu_add/add_168/U845/Z (ND_X1)              4.10      0.12      0.20      28.89 f
  i_fpu_add/add_168/U844/Z (ND_X1)              8.10      0.35      0.23      29.13 r
  i_fpu_add/add_168/U207/Z (ND_X1)              4.10      0.12      0.20      29.32 f
  i_fpu_add/add_168/U278/Z (ND_X1)              3.10      0.16      0.21      29.53 r
  i_fpu_add/add_168/U279/Z (IV_X1)              4.10      0.13      0.21      29.74 f
  i_fpu_add/add_168/U799/Z (ND_X1)              7.10      0.31      0.23      29.97 r
  i_fpu_add/add_168/U199/Z (ND_X1)              7.10      0.15      0.20      30.18 f
  i_fpu_add/add_168/U196/Z (ND_X1)              4.10      0.21      0.30      30.47 r
  i_fpu_add/add_168/U147/Z (ND_X1)              3.10      0.14      0.18      30.65 f
  i_fpu_add/add_168/U148/Z (IV_X1)              5.10      0.18      0.30      30.95 r
  i_fpu_add/add_168/U182/Z (NR_X1)              9.10      0.21      0.23      31.17 f
  i_fpu_add/add_168/U186/Z (XR_X1)              4.10      0.21      0.41      31.59 f
  i_fpu_add/add_168/SUM[55] (fpu_add_DW01_add_0)                    0.00      31.59 f
  i_fpu_add/U27/Z (ND_X1)                       4.10      0.22      0.23      31.81 r
  i_fpu_add/U26/Z (ND_X1)                       0.10      0.14      0.17      31.98 f
  i_fpu_add/sum_reg[55]/next_state (**FFGEN**)            0.14      0.00      31.98 f
  data arrival time                                                           31.98

  clock CLK (rise edge)                                            32.00      32.00
  clock network delay (ideal)                                       0.00      32.00
  i_fpu_add/sum_reg[55]/clocked_on (**FFGEN**)                      0.00      32.00 r
  library setup time                                                0.00      32.00
  data required time                                                          32.00
  ------------------------------------------------------------------------------------
  data required time                                                          32.00
  data arrival time                                                          -31.98
  ------------------------------------------------------------------------------------
  slack (MET)                                                                  0.02


1
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : fpu_double
Version: O-2018.06-SP5
Date   : Fri Feb 19 18:03:18 2021
****************************************


Library(s) Used:

    spicelib (File: /local-scratch/localhome/escmc38/Desktop/ensc450/HSPICE/lab2/spicelib_180_ss_105_125C_X1_custom.db)

Information: The cells in your design are not characterized for internal power. (PWR-229)

Operating Conditions: ss_1.05V_125C   Library: spicelib
Wire Load Model Mode: top


Global Operating Voltage = 1.05 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


  Cell Internal Power  =   0.0000 uW    (0%)
  Net Switching Power  =  85.6820 uW  (100%)
                         ---------
Total Dynamic Power    =  85.6820 uW  (100%)

Cell Leakage Power     =  34.2858 nW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            8.6976            0.0000            8.6976  (  10.15%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational      0.0000           76.9842        3.4286e+04           77.0185  (  89.85%)
--------------------------------------------------------------------------------------------------
Total              0.0000 uW        85.6818 uW     3.4286e+04 pW        85.7161 uW
1
 
****************************************
Report : clocks
Design : fpu_double
Version: O-2018.06-SP5
Date   : Fri Feb 19 18:03:18 2021
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
CLK             32.00   {0 16}              d         {clk}
--------------------------------------------------------------------------------
1
