# Digital Logic Design
_Using Verilog-Vivado to compile the programs. Board ...._

__Lab 1__: 
* Half-Adder
* Full-Adder

__Lab 2__: 
* 4-bit_adder
* 4x4_Multiplier
* 4-bit_Adder_Subtractor

__Lab4__:
* Seven Segment

__Lab5__:
* 0 to 9 up-counter
* 00 to 99 automatic up-counter 

__Lab6__:
* 24h clock

__Lab7__:
* 24h clock (Adjustable)