
Temperature Sensor Array.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ee6c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000054c  0800f010  0800f010  0001f010  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f55c  0800f55c  00020350  2**0
                  CONTENTS
  4 .ARM          00000008  0800f55c  0800f55c  0001f55c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f564  0800f564  00020350  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f564  0800f564  0001f564  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f568  0800f568  0001f568  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000350  20000000  0800f56c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003908  20000350  0800f8bc  00020350  2**2
                  ALLOC
 10 ._user_heap_stack 00001800  20003c58  0800f8bc  00023c58  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020350  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004b27a  00000000  00000000  00020380  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00008689  00000000  00000000  0006b5fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00025c6f  00000000  00000000  00073c83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002400  00000000  00000000  000998f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00002158  00000000  00000000  0009bcf8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000242e4  00000000  00000000  0009de50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00042af0  00000000  00000000  000c2134  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000afe10  00000000  00000000  00104c24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001b4a34  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000771c  00000000  00000000  001b4a88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         000000cc  00000000  00000000  001bc1a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      000001b9  00000000  00000000  001bc270  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000350 	.word	0x20000350
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800eff4 	.word	0x0800eff4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000354 	.word	0x20000354
 80001dc:	0800eff4 	.word	0x0800eff4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b96e 	b.w	8000f4c <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468c      	mov	ip, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f040 8083 	bne.w	8000d9e <__udivmoddi4+0x116>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d947      	bls.n	8000d2e <__udivmoddi4+0xa6>
 8000c9e:	fab2 f282 	clz	r2, r2
 8000ca2:	b142      	cbz	r2, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	f1c2 0020 	rsb	r0, r2, #32
 8000ca8:	fa24 f000 	lsr.w	r0, r4, r0
 8000cac:	4091      	lsls	r1, r2
 8000cae:	4097      	lsls	r7, r2
 8000cb0:	ea40 0c01 	orr.w	ip, r0, r1
 8000cb4:	4094      	lsls	r4, r2
 8000cb6:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000cba:	0c23      	lsrs	r3, r4, #16
 8000cbc:	fbbc f6f8 	udiv	r6, ip, r8
 8000cc0:	fa1f fe87 	uxth.w	lr, r7
 8000cc4:	fb08 c116 	mls	r1, r8, r6, ip
 8000cc8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ccc:	fb06 f10e 	mul.w	r1, r6, lr
 8000cd0:	4299      	cmp	r1, r3
 8000cd2:	d909      	bls.n	8000ce8 <__udivmoddi4+0x60>
 8000cd4:	18fb      	adds	r3, r7, r3
 8000cd6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cda:	f080 8119 	bcs.w	8000f10 <__udivmoddi4+0x288>
 8000cde:	4299      	cmp	r1, r3
 8000ce0:	f240 8116 	bls.w	8000f10 <__udivmoddi4+0x288>
 8000ce4:	3e02      	subs	r6, #2
 8000ce6:	443b      	add	r3, r7
 8000ce8:	1a5b      	subs	r3, r3, r1
 8000cea:	b2a4      	uxth	r4, r4
 8000cec:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf0:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cf8:	fb00 fe0e 	mul.w	lr, r0, lr
 8000cfc:	45a6      	cmp	lr, r4
 8000cfe:	d909      	bls.n	8000d14 <__udivmoddi4+0x8c>
 8000d00:	193c      	adds	r4, r7, r4
 8000d02:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d06:	f080 8105 	bcs.w	8000f14 <__udivmoddi4+0x28c>
 8000d0a:	45a6      	cmp	lr, r4
 8000d0c:	f240 8102 	bls.w	8000f14 <__udivmoddi4+0x28c>
 8000d10:	3802      	subs	r0, #2
 8000d12:	443c      	add	r4, r7
 8000d14:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d18:	eba4 040e 	sub.w	r4, r4, lr
 8000d1c:	2600      	movs	r6, #0
 8000d1e:	b11d      	cbz	r5, 8000d28 <__udivmoddi4+0xa0>
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	2300      	movs	r3, #0
 8000d24:	e9c5 4300 	strd	r4, r3, [r5]
 8000d28:	4631      	mov	r1, r6
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	b902      	cbnz	r2, 8000d32 <__udivmoddi4+0xaa>
 8000d30:	deff      	udf	#255	; 0xff
 8000d32:	fab2 f282 	clz	r2, r2
 8000d36:	2a00      	cmp	r2, #0
 8000d38:	d150      	bne.n	8000ddc <__udivmoddi4+0x154>
 8000d3a:	1bcb      	subs	r3, r1, r7
 8000d3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d40:	fa1f f887 	uxth.w	r8, r7
 8000d44:	2601      	movs	r6, #1
 8000d46:	fbb3 fcfe 	udiv	ip, r3, lr
 8000d4a:	0c21      	lsrs	r1, r4, #16
 8000d4c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000d50:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d54:	fb08 f30c 	mul.w	r3, r8, ip
 8000d58:	428b      	cmp	r3, r1
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0xe4>
 8000d5c:	1879      	adds	r1, r7, r1
 8000d5e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0xe2>
 8000d64:	428b      	cmp	r3, r1
 8000d66:	f200 80e9 	bhi.w	8000f3c <__udivmoddi4+0x2b4>
 8000d6a:	4684      	mov	ip, r0
 8000d6c:	1ac9      	subs	r1, r1, r3
 8000d6e:	b2a3      	uxth	r3, r4
 8000d70:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d74:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d78:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d7c:	fb08 f800 	mul.w	r8, r8, r0
 8000d80:	45a0      	cmp	r8, r4
 8000d82:	d907      	bls.n	8000d94 <__udivmoddi4+0x10c>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d8a:	d202      	bcs.n	8000d92 <__udivmoddi4+0x10a>
 8000d8c:	45a0      	cmp	r8, r4
 8000d8e:	f200 80d9 	bhi.w	8000f44 <__udivmoddi4+0x2bc>
 8000d92:	4618      	mov	r0, r3
 8000d94:	eba4 0408 	sub.w	r4, r4, r8
 8000d98:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d9c:	e7bf      	b.n	8000d1e <__udivmoddi4+0x96>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d909      	bls.n	8000db6 <__udivmoddi4+0x12e>
 8000da2:	2d00      	cmp	r5, #0
 8000da4:	f000 80b1 	beq.w	8000f0a <__udivmoddi4+0x282>
 8000da8:	2600      	movs	r6, #0
 8000daa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dae:	4630      	mov	r0, r6
 8000db0:	4631      	mov	r1, r6
 8000db2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db6:	fab3 f683 	clz	r6, r3
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	d14a      	bne.n	8000e54 <__udivmoddi4+0x1cc>
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d302      	bcc.n	8000dc8 <__udivmoddi4+0x140>
 8000dc2:	4282      	cmp	r2, r0
 8000dc4:	f200 80b8 	bhi.w	8000f38 <__udivmoddi4+0x2b0>
 8000dc8:	1a84      	subs	r4, r0, r2
 8000dca:	eb61 0103 	sbc.w	r1, r1, r3
 8000dce:	2001      	movs	r0, #1
 8000dd0:	468c      	mov	ip, r1
 8000dd2:	2d00      	cmp	r5, #0
 8000dd4:	d0a8      	beq.n	8000d28 <__udivmoddi4+0xa0>
 8000dd6:	e9c5 4c00 	strd	r4, ip, [r5]
 8000dda:	e7a5      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000ddc:	f1c2 0320 	rsb	r3, r2, #32
 8000de0:	fa20 f603 	lsr.w	r6, r0, r3
 8000de4:	4097      	lsls	r7, r2
 8000de6:	fa01 f002 	lsl.w	r0, r1, r2
 8000dea:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dee:	40d9      	lsrs	r1, r3
 8000df0:	4330      	orrs	r0, r6
 8000df2:	0c03      	lsrs	r3, r0, #16
 8000df4:	fbb1 f6fe 	udiv	r6, r1, lr
 8000df8:	fa1f f887 	uxth.w	r8, r7
 8000dfc:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e00:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e04:	fb06 f108 	mul.w	r1, r6, r8
 8000e08:	4299      	cmp	r1, r3
 8000e0a:	fa04 f402 	lsl.w	r4, r4, r2
 8000e0e:	d909      	bls.n	8000e24 <__udivmoddi4+0x19c>
 8000e10:	18fb      	adds	r3, r7, r3
 8000e12:	f106 3cff 	add.w	ip, r6, #4294967295
 8000e16:	f080 808d 	bcs.w	8000f34 <__udivmoddi4+0x2ac>
 8000e1a:	4299      	cmp	r1, r3
 8000e1c:	f240 808a 	bls.w	8000f34 <__udivmoddi4+0x2ac>
 8000e20:	3e02      	subs	r6, #2
 8000e22:	443b      	add	r3, r7
 8000e24:	1a5b      	subs	r3, r3, r1
 8000e26:	b281      	uxth	r1, r0
 8000e28:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e2c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e30:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e34:	fb00 f308 	mul.w	r3, r0, r8
 8000e38:	428b      	cmp	r3, r1
 8000e3a:	d907      	bls.n	8000e4c <__udivmoddi4+0x1c4>
 8000e3c:	1879      	adds	r1, r7, r1
 8000e3e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e42:	d273      	bcs.n	8000f2c <__udivmoddi4+0x2a4>
 8000e44:	428b      	cmp	r3, r1
 8000e46:	d971      	bls.n	8000f2c <__udivmoddi4+0x2a4>
 8000e48:	3802      	subs	r0, #2
 8000e4a:	4439      	add	r1, r7
 8000e4c:	1acb      	subs	r3, r1, r3
 8000e4e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000e52:	e778      	b.n	8000d46 <__udivmoddi4+0xbe>
 8000e54:	f1c6 0c20 	rsb	ip, r6, #32
 8000e58:	fa03 f406 	lsl.w	r4, r3, r6
 8000e5c:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e60:	431c      	orrs	r4, r3
 8000e62:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e66:	fa01 f306 	lsl.w	r3, r1, r6
 8000e6a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e6e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e72:	431f      	orrs	r7, r3
 8000e74:	0c3b      	lsrs	r3, r7, #16
 8000e76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e7a:	fa1f f884 	uxth.w	r8, r4
 8000e7e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e82:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e86:	fb09 fa08 	mul.w	sl, r9, r8
 8000e8a:	458a      	cmp	sl, r1
 8000e8c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e90:	fa00 f306 	lsl.w	r3, r0, r6
 8000e94:	d908      	bls.n	8000ea8 <__udivmoddi4+0x220>
 8000e96:	1861      	adds	r1, r4, r1
 8000e98:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e9c:	d248      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000e9e:	458a      	cmp	sl, r1
 8000ea0:	d946      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000ea2:	f1a9 0902 	sub.w	r9, r9, #2
 8000ea6:	4421      	add	r1, r4
 8000ea8:	eba1 010a 	sub.w	r1, r1, sl
 8000eac:	b2bf      	uxth	r7, r7
 8000eae:	fbb1 f0fe 	udiv	r0, r1, lr
 8000eb2:	fb0e 1110 	mls	r1, lr, r0, r1
 8000eb6:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000eba:	fb00 f808 	mul.w	r8, r0, r8
 8000ebe:	45b8      	cmp	r8, r7
 8000ec0:	d907      	bls.n	8000ed2 <__udivmoddi4+0x24a>
 8000ec2:	19e7      	adds	r7, r4, r7
 8000ec4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ec8:	d22e      	bcs.n	8000f28 <__udivmoddi4+0x2a0>
 8000eca:	45b8      	cmp	r8, r7
 8000ecc:	d92c      	bls.n	8000f28 <__udivmoddi4+0x2a0>
 8000ece:	3802      	subs	r0, #2
 8000ed0:	4427      	add	r7, r4
 8000ed2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ed6:	eba7 0708 	sub.w	r7, r7, r8
 8000eda:	fba0 8902 	umull	r8, r9, r0, r2
 8000ede:	454f      	cmp	r7, r9
 8000ee0:	46c6      	mov	lr, r8
 8000ee2:	4649      	mov	r1, r9
 8000ee4:	d31a      	bcc.n	8000f1c <__udivmoddi4+0x294>
 8000ee6:	d017      	beq.n	8000f18 <__udivmoddi4+0x290>
 8000ee8:	b15d      	cbz	r5, 8000f02 <__udivmoddi4+0x27a>
 8000eea:	ebb3 020e 	subs.w	r2, r3, lr
 8000eee:	eb67 0701 	sbc.w	r7, r7, r1
 8000ef2:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000ef6:	40f2      	lsrs	r2, r6
 8000ef8:	ea4c 0202 	orr.w	r2, ip, r2
 8000efc:	40f7      	lsrs	r7, r6
 8000efe:	e9c5 2700 	strd	r2, r7, [r5]
 8000f02:	2600      	movs	r6, #0
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e70b      	b.n	8000d28 <__udivmoddi4+0xa0>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e9      	b.n	8000ce8 <__udivmoddi4+0x60>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6fd      	b.n	8000d14 <__udivmoddi4+0x8c>
 8000f18:	4543      	cmp	r3, r8
 8000f1a:	d2e5      	bcs.n	8000ee8 <__udivmoddi4+0x260>
 8000f1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f20:	eb69 0104 	sbc.w	r1, r9, r4
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7df      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f28:	4608      	mov	r0, r1
 8000f2a:	e7d2      	b.n	8000ed2 <__udivmoddi4+0x24a>
 8000f2c:	4660      	mov	r0, ip
 8000f2e:	e78d      	b.n	8000e4c <__udivmoddi4+0x1c4>
 8000f30:	4681      	mov	r9, r0
 8000f32:	e7b9      	b.n	8000ea8 <__udivmoddi4+0x220>
 8000f34:	4666      	mov	r6, ip
 8000f36:	e775      	b.n	8000e24 <__udivmoddi4+0x19c>
 8000f38:	4630      	mov	r0, r6
 8000f3a:	e74a      	b.n	8000dd2 <__udivmoddi4+0x14a>
 8000f3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f40:	4439      	add	r1, r7
 8000f42:	e713      	b.n	8000d6c <__udivmoddi4+0xe4>
 8000f44:	3802      	subs	r0, #2
 8000f46:	443c      	add	r4, r7
 8000f48:	e724      	b.n	8000d94 <__udivmoddi4+0x10c>
 8000f4a:	bf00      	nop

08000f4c <__aeabi_idiv0>:
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop

08000f50 <OperateLED_A>:

#include "BSP.h"
#include "main.h"

void OperateLED_A (LEDState_t eState)
{
 8000f50:	b508      	push	{r3, lr}
	if(eState == eLED_On)
 8000f52:	b110      	cbz	r0, 8000f5a <OperateLED_A+0xa>
	{
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
	}
	else if(eState == eLED_Off)
 8000f54:	2801      	cmp	r0, #1
 8000f56:	d009      	beq.n	8000f6c <OperateLED_A+0x1c>
	{
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
	}
}
 8000f58:	bd08      	pop	{r3, pc}
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_SET);
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	2108      	movs	r1, #8
 8000f5e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8000f62:	f500 3002 	add.w	r0, r0, #133120	; 0x20800
 8000f66:	f001 f84a 	bl	8001ffe <HAL_GPIO_WritePin>
 8000f6a:	e7f5      	b.n	8000f58 <OperateLED_A+0x8>
		HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, GPIO_PIN_RESET);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2108      	movs	r1, #8
 8000f70:	4801      	ldr	r0, [pc, #4]	; (8000f78 <OperateLED_A+0x28>)
 8000f72:	f001 f844 	bl	8001ffe <HAL_GPIO_WritePin>
}
 8000f76:	e7ef      	b.n	8000f58 <OperateLED_A+0x8>
 8000f78:	40020800 	.word	0x40020800

08000f7c <OperateLED_C>:
	{
		HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
	}
}
void OperateLED_C (LEDState_t eState)
{
 8000f7c:	b508      	push	{r3, lr}
	if(eState == eLED_On)
 8000f7e:	b110      	cbz	r0, 8000f86 <OperateLED_C+0xa>
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
	}
	else if(eState == eLED_Off)
 8000f80:	2801      	cmp	r0, #1
 8000f82:	d009      	beq.n	8000f98 <OperateLED_C+0x1c>
	{
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
	}
}
 8000f84:	bd08      	pop	{r3, pc}
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8000f86:	2201      	movs	r2, #1
 8000f88:	2104      	movs	r1, #4
 8000f8a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8000f8e:	f500 3002 	add.w	r0, r0, #133120	; 0x20800
 8000f92:	f001 f834 	bl	8001ffe <HAL_GPIO_WritePin>
 8000f96:	e7f5      	b.n	8000f84 <OperateLED_C+0x8>
		HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	2104      	movs	r1, #4
 8000f9c:	4801      	ldr	r0, [pc, #4]	; (8000fa4 <OperateLED_C+0x28>)
 8000f9e:	f001 f82e 	bl	8001ffe <HAL_GPIO_WritePin>
}
 8000fa2:	e7ef      	b.n	8000f84 <OperateLED_C+0x8>
 8000fa4:	40020800 	.word	0x40020800

08000fa8 <ToggleLED_B>:
		HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET);
	}
}

void ToggleLED_B()
{
 8000fa8:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 8000faa:	2102      	movs	r1, #2
 8000fac:	4801      	ldr	r0, [pc, #4]	; (8000fb4 <ToggleLED_B+0xc>)
 8000fae:	f001 f82c 	bl	800200a <HAL_GPIO_TogglePin>
}
 8000fb2:	bd08      	pop	{r3, pc}
 8000fb4:	40020800 	.word	0x40020800

08000fb8 <ToggleLED_A>:

void ToggleLED_A()
{
 8000fb8:	b508      	push	{r3, lr}
	HAL_GPIO_TogglePin(LED0_GPIO_Port, LED0_Pin);
 8000fba:	2108      	movs	r1, #8
 8000fbc:	4801      	ldr	r0, [pc, #4]	; (8000fc4 <ToggleLED_A+0xc>)
 8000fbe:	f001 f824 	bl	800200a <HAL_GPIO_TogglePin>
}
 8000fc2:	bd08      	pop	{r3, pc}
 8000fc4:	40020800 	.word	0x40020800

08000fc8 <OperateSensorPower_A>:

void OperateSensorPower_A (SensorState_t eState)
{
 8000fc8:	b508      	push	{r3, lr}
	if(eState == eSensor_On)
 8000fca:	b110      	cbz	r0, 8000fd2 <OperateSensorPower_A+0xa>
	{
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_RESET);
	}
	else if(eState == eSensor_Off)
 8000fcc:	2801      	cmp	r0, #1
 8000fce:	d00a      	beq.n	8000fe6 <OperateSensorPower_A+0x1e>
	{
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_SET);
	}
}
 8000fd0:	bd08      	pop	{r3, pc}
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_RESET);
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fd8:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8000fdc:	f500 3002 	add.w	r0, r0, #133120	; 0x20800
 8000fe0:	f001 f80d 	bl	8001ffe <HAL_GPIO_WritePin>
 8000fe4:	e7f4      	b.n	8000fd0 <OperateSensorPower_A+0x8>
		HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, GPIO_PIN_SET);
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000fec:	4801      	ldr	r0, [pc, #4]	; (8000ff4 <OperateSensorPower_A+0x2c>)
 8000fee:	f001 f806 	bl	8001ffe <HAL_GPIO_WritePin>
}
 8000ff2:	e7ed      	b.n	8000fd0 <OperateSensorPower_A+0x8>
 8000ff4:	40020800 	.word	0x40020800

08000ff8 <OperateSensorPower_B>:
void OperateSensorPower_B (SensorState_t eState)
{
 8000ff8:	b508      	push	{r3, lr}
	if(eState == eSensor_On)
 8000ffa:	b110      	cbz	r0, 8001002 <OperateSensorPower_B+0xa>
	{
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_RESET);
	}
	else if(eState == eSensor_Off)
 8000ffc:	2801      	cmp	r0, #1
 8000ffe:	d00a      	beq.n	8001016 <OperateSensorPower_B+0x1e>
	{
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_SET);
	}
}
 8001000:	bd08      	pop	{r3, pc}
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_RESET);
 8001002:	2200      	movs	r2, #0
 8001004:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001008:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 800100c:	f500 3002 	add.w	r0, r0, #133120	; 0x20800
 8001010:	f000 fff5 	bl	8001ffe <HAL_GPIO_WritePin>
 8001014:	e7f4      	b.n	8001000 <OperateSensorPower_B+0x8>
		HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, GPIO_PIN_SET);
 8001016:	2201      	movs	r2, #1
 8001018:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800101c:	4801      	ldr	r0, [pc, #4]	; (8001024 <OperateSensorPower_B+0x2c>)
 800101e:	f000 ffee 	bl	8001ffe <HAL_GPIO_WritePin>
}
 8001022:	e7ed      	b.n	8001000 <OperateSensorPower_B+0x8>
 8001024:	40020800 	.word	0x40020800

08001028 <TurnAllSensorOn>:

void TurnAllSensorOn()
{
 8001028:	b508      	push	{r3, lr}
	OperateSensorPower_A(eSensor_On);
 800102a:	2000      	movs	r0, #0
 800102c:	f7ff ffcc 	bl	8000fc8 <OperateSensorPower_A>
	OperateSensorPower_B(eSensor_On);
 8001030:	2000      	movs	r0, #0
 8001032:	f7ff ffe1 	bl	8000ff8 <OperateSensorPower_B>
}
 8001036:	bd08      	pop	{r3, pc}

08001038 <TurnAllSensorOff>:

void TurnAllSensorOff()
{
 8001038:	b508      	push	{r3, lr}
	OperateSensorPower_A(eSensor_Off);
 800103a:	2001      	movs	r0, #1
 800103c:	f7ff ffc4 	bl	8000fc8 <OperateSensorPower_A>
	OperateSensorPower_B(eSensor_Off);
 8001040:	2001      	movs	r0, #1
 8001042:	f7ff ffd9 	bl	8000ff8 <OperateSensorPower_B>
}
 8001046:	bd08      	pop	{r3, pc}

08001048 <PWMGenerator_Initialize>:
}PWMGenerator_t;

static PWMGenerator_t PWMGeneratorData;

void PWMGenerator_Initialize()
{
 8001048:	b538      	push	{r3, r4, r5, lr}
	PWMGeneratorData.bEnabled = true;
 800104a:	4c06      	ldr	r4, [pc, #24]	; (8001064 <PWMGenerator_Initialize+0x1c>)
 800104c:	2501      	movs	r5, #1
 800104e:	7025      	strb	r5, [r4, #0]
	PWMGeneratorData.phTIMhandle = HandlesAssigner_GetHandle(eHandle_TIM5);
 8001050:	4628      	mov	r0, r5
 8001052:	f009 fa25 	bl	800a4a0 <HandlesAssigner_GetHandle>
 8001056:	6060      	str	r0, [r4, #4]
	PWMGeneratorData.u16CurrentPulseWidth = 0;
 8001058:	2300      	movs	r3, #0
 800105a:	8063      	strh	r3, [r4, #2]
	PWMGeneratorData.bDirectionUp = true;
 800105c:	7325      	strb	r5, [r4, #12]
	PWMGeneratorData.u16Ticks = 0;
 800105e:	81e3      	strh	r3, [r4, #14]
}
 8001060:	bd38      	pop	{r3, r4, r5, pc}
 8001062:	bf00      	nop
 8001064:	2000036c 	.word	0x2000036c

08001068 <PWMGenerator_RecalculatePWM>:

void PWMGenerator_RecalculatePWM()
{
 8001068:	b538      	push	{r3, r4, r5, lr}
	if(PWMGeneratorData.bDirectionUp)
 800106a:	4b1d      	ldr	r3, [pc, #116]	; (80010e0 <PWMGenerator_RecalculatePWM+0x78>)
 800106c:	7b1c      	ldrb	r4, [r3, #12]
 800106e:	b304      	cbz	r4, 80010b2 <PWMGenerator_RecalculatePWM+0x4a>
	{
		PWMGeneratorData.fPeriod += dStepPerUpdatePerHalfPeriod;
 8001070:	461d      	mov	r5, r3
 8001072:	6898      	ldr	r0, [r3, #8]
 8001074:	f7ff fa70 	bl	8000558 <__aeabi_f2d>
 8001078:	a317      	add	r3, pc, #92	; (adr r3, 80010d8 <PWMGenerator_RecalculatePWM+0x70>)
 800107a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800107e:	f7ff f90d 	bl	800029c <__adddf3>
 8001082:	f7ff fd99 	bl	8000bb8 <__aeabi_d2f>
 8001086:	60a8      	str	r0, [r5, #8]
	}
	else
	{
		PWMGeneratorData.fPeriod -= dStepPerUpdatePerHalfPeriod;
	}
	PWMGeneratorData.u16CurrentPulseWidth = (uint16_t)PWMGeneratorData.fPeriod;
 8001088:	4b15      	ldr	r3, [pc, #84]	; (80010e0 <PWMGenerator_RecalculatePWM+0x78>)
 800108a:	edd3 7a02 	vldr	s15, [r3, #8]
 800108e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001092:	ee17 2a90 	vmov	r2, s15
 8001096:	805a      	strh	r2, [r3, #2]

	if(PWMGeneratorData.u16Ticks++ >= dUpdatesPerHalfPeriod)
 8001098:	89da      	ldrh	r2, [r3, #14]
 800109a:	1c51      	adds	r1, r2, #1
 800109c:	81d9      	strh	r1, [r3, #14]
 800109e:	f5b2 7ffa 	cmp.w	r2, #500	; 0x1f4
 80010a2:	d305      	bcc.n	80010b0 <PWMGenerator_RecalculatePWM+0x48>
	{
		PWMGeneratorData.u16Ticks = 0;
 80010a4:	2200      	movs	r2, #0
 80010a6:	81da      	strh	r2, [r3, #14]
		if ( PWMGeneratorData.bDirectionUp )
 80010a8:	b184      	cbz	r4, 80010cc <PWMGenerator_RecalculatePWM+0x64>
		{
			PWMGeneratorData.bDirectionUp = false;
 80010aa:	731a      	strb	r2, [r3, #12]
			PWMGeneratorData.fPeriod = 50.0;
 80010ac:	4a0d      	ldr	r2, [pc, #52]	; (80010e4 <PWMGenerator_RecalculatePWM+0x7c>)
 80010ae:	609a      	str	r2, [r3, #8]
			PWMGeneratorData.bDirectionUp = true;
			PWMGeneratorData.fPeriod = 0.0;
		}
	}

}
 80010b0:	bd38      	pop	{r3, r4, r5, pc}
		PWMGeneratorData.fPeriod -= dStepPerUpdatePerHalfPeriod;
 80010b2:	4d0b      	ldr	r5, [pc, #44]	; (80010e0 <PWMGenerator_RecalculatePWM+0x78>)
 80010b4:	68a8      	ldr	r0, [r5, #8]
 80010b6:	f7ff fa4f 	bl	8000558 <__aeabi_f2d>
 80010ba:	a307      	add	r3, pc, #28	; (adr r3, 80010d8 <PWMGenerator_RecalculatePWM+0x70>)
 80010bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c0:	f7ff f8ea 	bl	8000298 <__aeabi_dsub>
 80010c4:	f7ff fd78 	bl	8000bb8 <__aeabi_d2f>
 80010c8:	60a8      	str	r0, [r5, #8]
 80010ca:	e7dd      	b.n	8001088 <PWMGenerator_RecalculatePWM+0x20>
			PWMGeneratorData.bDirectionUp = true;
 80010cc:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <PWMGenerator_RecalculatePWM+0x78>)
 80010ce:	2201      	movs	r2, #1
 80010d0:	731a      	strb	r2, [r3, #12]
			PWMGeneratorData.fPeriod = 0.0;
 80010d2:	2200      	movs	r2, #0
 80010d4:	609a      	str	r2, [r3, #8]
}
 80010d6:	e7eb      	b.n	80010b0 <PWMGenerator_RecalculatePWM+0x48>
 80010d8:	9999999a 	.word	0x9999999a
 80010dc:	3fb99999 	.word	0x3fb99999
 80010e0:	2000036c 	.word	0x2000036c
 80010e4:	42480000 	.word	0x42480000

080010e8 <PWMGenerator_TurnPWMTimerOn>:
void PWMGenerator_TurnPWMTimerOn()
{
 80010e8:	b508      	push	{r3, lr}
	if(PWMGeneratorData.bEnabled)
 80010ea:	4b05      	ldr	r3, [pc, #20]	; (8001100 <PWMGenerator_TurnPWMTimerOn+0x18>)
 80010ec:	781b      	ldrb	r3, [r3, #0]
 80010ee:	b903      	cbnz	r3, 80010f2 <PWMGenerator_TurnPWMTimerOn+0xa>
	{
//		HAL_TIM_Base_Start(PWMGeneratorData.phTIMhandle);
		HAL_TIM_PWM_Start_IT(PWMGeneratorData.phTIMhandle, TIM_CHANNEL_4);
	}
}
 80010f0:	bd08      	pop	{r3, pc}
		HAL_TIM_PWM_Start_IT(PWMGeneratorData.phTIMhandle, TIM_CHANNEL_4);
 80010f2:	210c      	movs	r1, #12
 80010f4:	4b02      	ldr	r3, [pc, #8]	; (8001100 <PWMGenerator_TurnPWMTimerOn+0x18>)
 80010f6:	6858      	ldr	r0, [r3, #4]
 80010f8:	f005 f818 	bl	800612c <HAL_TIM_PWM_Start_IT>
}
 80010fc:	e7f8      	b.n	80010f0 <PWMGenerator_TurnPWMTimerOn+0x8>
 80010fe:	bf00      	nop
 8001100:	2000036c 	.word	0x2000036c

08001104 <PWMGenerator_ApplyNewWidth>:

void PWMGenerator_ApplyNewWidth()
{
	if(PWMGeneratorData.bEnabled)
 8001104:	4b04      	ldr	r3, [pc, #16]	; (8001118 <PWMGenerator_ApplyNewWidth+0x14>)
 8001106:	781b      	ldrb	r3, [r3, #0]
 8001108:	b123      	cbz	r3, 8001114 <PWMGenerator_ApplyNewWidth+0x10>
	{
		__HAL_TIM_SET_COMPARE(PWMGeneratorData.phTIMhandle, TIM_CHANNEL_4, PWMGeneratorData.u16CurrentPulseWidth );
 800110a:	4b03      	ldr	r3, [pc, #12]	; (8001118 <PWMGenerator_ApplyNewWidth+0x14>)
 800110c:	685a      	ldr	r2, [r3, #4]
 800110e:	6812      	ldr	r2, [r2, #0]
 8001110:	885b      	ldrh	r3, [r3, #2]
 8001112:	6413      	str	r3, [r2, #64]	; 0x40
	}
}
 8001114:	4770      	bx	lr
 8001116:	bf00      	nop
 8001118:	2000036c 	.word	0x2000036c

0800111c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800111c:	b510      	push	{r4, lr}
 800111e:	4604      	mov	r4, r0
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001120:	4b0e      	ldr	r3, [pc, #56]	; (800115c <HAL_InitTick+0x40>)
 8001122:	7818      	ldrb	r0, [r3, #0]
 8001124:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001128:	fbb3 f3f0 	udiv	r3, r3, r0
 800112c:	4a0c      	ldr	r2, [pc, #48]	; (8001160 <HAL_InitTick+0x44>)
 800112e:	6810      	ldr	r0, [r2, #0]
 8001130:	fbb0 f0f3 	udiv	r0, r0, r3
 8001134:	f000 fb92 	bl	800185c <HAL_SYSTICK_Config>
 8001138:	b968      	cbnz	r0, 8001156 <HAL_InitTick+0x3a>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800113a:	2c0f      	cmp	r4, #15
 800113c:	d901      	bls.n	8001142 <HAL_InitTick+0x26>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
    uwTickPrio = TickPriority;
  }
  else
  {
    return HAL_ERROR;
 800113e:	2001      	movs	r0, #1
 8001140:	e00a      	b.n	8001158 <HAL_InitTick+0x3c>
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001142:	2200      	movs	r2, #0
 8001144:	4621      	mov	r1, r4
 8001146:	f04f 30ff 	mov.w	r0, #4294967295
 800114a:	f000 fb33 	bl	80017b4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800114e:	4b05      	ldr	r3, [pc, #20]	; (8001164 <HAL_InitTick+0x48>)
 8001150:	601c      	str	r4, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001152:	2000      	movs	r0, #0
 8001154:	e000      	b.n	8001158 <HAL_InitTick+0x3c>
    return HAL_ERROR;
 8001156:	2001      	movs	r0, #1
}
 8001158:	bd10      	pop	{r4, pc}
 800115a:	bf00      	nop
 800115c:	20000000 	.word	0x20000000
 8001160:	20000118 	.word	0x20000118
 8001164:	20000004 	.word	0x20000004

08001168 <HAL_Init>:
{
 8001168:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800116a:	4b0b      	ldr	r3, [pc, #44]	; (8001198 <HAL_Init+0x30>)
 800116c:	681a      	ldr	r2, [r3, #0]
 800116e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001172:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800117a:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001182:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001184:	2003      	movs	r0, #3
 8001186:	f000 fb03 	bl	8001790 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800118a:	2000      	movs	r0, #0
 800118c:	f7ff ffc6 	bl	800111c <HAL_InitTick>
  HAL_MspInit();
 8001190:	f00a fa12 	bl	800b5b8 <HAL_MspInit>
}
 8001194:	2000      	movs	r0, #0
 8001196:	bd08      	pop	{r3, pc}
 8001198:	40023c00 	.word	0x40023c00

0800119c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800119c:	4a03      	ldr	r2, [pc, #12]	; (80011ac <HAL_IncTick+0x10>)
 800119e:	6811      	ldr	r1, [r2, #0]
 80011a0:	4b03      	ldr	r3, [pc, #12]	; (80011b0 <HAL_IncTick+0x14>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	440b      	add	r3, r1
 80011a6:	6013      	str	r3, [r2, #0]
}
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	200019fc 	.word	0x200019fc
 80011b0:	20000000 	.word	0x20000000

080011b4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80011b4:	4b01      	ldr	r3, [pc, #4]	; (80011bc <HAL_GetTick+0x8>)
 80011b6:	6818      	ldr	r0, [r3, #0]
}
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	200019fc 	.word	0x200019fc

080011c0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80011c0:	b538      	push	{r3, r4, r5, lr}
 80011c2:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80011c4:	f7ff fff6 	bl	80011b4 <HAL_GetTick>
 80011c8:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80011ca:	f1b4 3fff 	cmp.w	r4, #4294967295
 80011ce:	d002      	beq.n	80011d6 <HAL_Delay+0x16>
  {
    wait += (uint32_t)(uwTickFreq);
 80011d0:	4b04      	ldr	r3, [pc, #16]	; (80011e4 <HAL_Delay+0x24>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80011d6:	f7ff ffed 	bl	80011b4 <HAL_GetTick>
 80011da:	1b40      	subs	r0, r0, r5
 80011dc:	42a0      	cmp	r0, r4
 80011de:	d3fa      	bcc.n	80011d6 <HAL_Delay+0x16>
  {
  }
}
 80011e0:	bd38      	pop	{r3, r4, r5, pc}
 80011e2:	bf00      	nop
 80011e4:	20000000 	.word	0x20000000

080011e8 <ADC_Init>:
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80011e8:	4b4a      	ldr	r3, [pc, #296]	; (8001314 <ADC_Init+0x12c>)
 80011ea:	685a      	ldr	r2, [r3, #4]
 80011ec:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 80011f0:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80011f2:	685a      	ldr	r2, [r3, #4]
 80011f4:	6841      	ldr	r1, [r0, #4]
 80011f6:	430a      	orrs	r2, r1
 80011f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80011fa:	6802      	ldr	r2, [r0, #0]
 80011fc:	6853      	ldr	r3, [r2, #4]
 80011fe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001202:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001204:	6802      	ldr	r2, [r0, #0]
 8001206:	6853      	ldr	r3, [r2, #4]
 8001208:	6901      	ldr	r1, [r0, #16]
 800120a:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800120e:	6053      	str	r3, [r2, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001210:	6802      	ldr	r2, [r0, #0]
 8001212:	6853      	ldr	r3, [r2, #4]
 8001214:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8001218:	6053      	str	r3, [r2, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800121a:	6802      	ldr	r2, [r0, #0]
 800121c:	6853      	ldr	r3, [r2, #4]
 800121e:	6881      	ldr	r1, [r0, #8]
 8001220:	430b      	orrs	r3, r1
 8001222:	6053      	str	r3, [r2, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001224:	6802      	ldr	r2, [r0, #0]
 8001226:	6893      	ldr	r3, [r2, #8]
 8001228:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800122c:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800122e:	6802      	ldr	r2, [r0, #0]
 8001230:	6893      	ldr	r3, [r2, #8]
 8001232:	68c1      	ldr	r1, [r0, #12]
 8001234:	430b      	orrs	r3, r1
 8001236:	6093      	str	r3, [r2, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001238:	6a82      	ldr	r2, [r0, #40]	; 0x28
 800123a:	4b37      	ldr	r3, [pc, #220]	; (8001318 <ADC_Init+0x130>)
 800123c:	429a      	cmp	r2, r3
 800123e:	d057      	beq.n	80012f0 <ADC_Init+0x108>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001240:	6802      	ldr	r2, [r0, #0]
 8001242:	6893      	ldr	r3, [r2, #8]
 8001244:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8001248:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800124a:	6802      	ldr	r2, [r0, #0]
 800124c:	6893      	ldr	r3, [r2, #8]
 800124e:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8001250:	430b      	orrs	r3, r1
 8001252:	6093      	str	r3, [r2, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001254:	6802      	ldr	r2, [r0, #0]
 8001256:	6893      	ldr	r3, [r2, #8]
 8001258:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 800125c:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800125e:	6802      	ldr	r2, [r0, #0]
 8001260:	6893      	ldr	r3, [r2, #8]
 8001262:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8001264:	430b      	orrs	r3, r1
 8001266:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001268:	6802      	ldr	r2, [r0, #0]
 800126a:	6893      	ldr	r3, [r2, #8]
 800126c:	f023 0302 	bic.w	r3, r3, #2
 8001270:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001272:	6802      	ldr	r2, [r0, #0]
 8001274:	6893      	ldr	r3, [r2, #8]
 8001276:	7e01      	ldrb	r1, [r0, #24]
 8001278:	ea43 0341 	orr.w	r3, r3, r1, lsl #1
 800127c:	6093      	str	r3, [r2, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800127e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001282:	2b00      	cmp	r3, #0
 8001284:	d03f      	beq.n	8001306 <ADC_Init+0x11e>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001286:	6802      	ldr	r2, [r0, #0]
 8001288:	6853      	ldr	r3, [r2, #4]
 800128a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800128e:	6053      	str	r3, [r2, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001290:	6802      	ldr	r2, [r0, #0]
 8001292:	6853      	ldr	r3, [r2, #4]
 8001294:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001298:	6053      	str	r3, [r2, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800129a:	6801      	ldr	r1, [r0, #0]
 800129c:	684b      	ldr	r3, [r1, #4]
 800129e:	6a42      	ldr	r2, [r0, #36]	; 0x24
 80012a0:	3a01      	subs	r2, #1
 80012a2:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 80012a6:	604b      	str	r3, [r1, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80012a8:	6802      	ldr	r2, [r0, #0]
 80012aa:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80012ac:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80012b0:	62d3      	str	r3, [r2, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80012b2:	6801      	ldr	r1, [r0, #0]
 80012b4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 80012b6:	69c2      	ldr	r2, [r0, #28]
 80012b8:	3a01      	subs	r2, #1
 80012ba:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 80012be:	62cb      	str	r3, [r1, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80012c0:	6802      	ldr	r2, [r0, #0]
 80012c2:	6893      	ldr	r3, [r2, #8]
 80012c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80012c8:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80012ca:	6802      	ldr	r2, [r0, #0]
 80012cc:	6893      	ldr	r3, [r2, #8]
 80012ce:	f890 1030 	ldrb.w	r1, [r0, #48]	; 0x30
 80012d2:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 80012d6:	6093      	str	r3, [r2, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80012d8:	6802      	ldr	r2, [r0, #0]
 80012da:	6893      	ldr	r3, [r2, #8]
 80012dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80012e0:	6093      	str	r3, [r2, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80012e2:	6802      	ldr	r2, [r0, #0]
 80012e4:	6893      	ldr	r3, [r2, #8]
 80012e6:	6941      	ldr	r1, [r0, #20]
 80012e8:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 80012ec:	6093      	str	r3, [r2, #8]
}
 80012ee:	4770      	bx	lr
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80012f0:	6802      	ldr	r2, [r0, #0]
 80012f2:	6893      	ldr	r3, [r2, #8]
 80012f4:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 80012f8:	6093      	str	r3, [r2, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80012fa:	6802      	ldr	r2, [r0, #0]
 80012fc:	6893      	ldr	r3, [r2, #8]
 80012fe:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001302:	6093      	str	r3, [r2, #8]
 8001304:	e7b0      	b.n	8001268 <ADC_Init+0x80>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001306:	6802      	ldr	r2, [r0, #0]
 8001308:	6853      	ldr	r3, [r2, #4]
 800130a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800130e:	6053      	str	r3, [r2, #4]
 8001310:	e7ca      	b.n	80012a8 <ADC_Init+0xc0>
 8001312:	bf00      	nop
 8001314:	40012300 	.word	0x40012300
 8001318:	0f000001 	.word	0x0f000001

0800131c <HAL_ADC_Init>:
  if(hadc == NULL)
 800131c:	b338      	cbz	r0, 800136e <HAL_ADC_Init+0x52>
{
 800131e:	b510      	push	{r4, lr}
 8001320:	4604      	mov	r4, r0
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001322:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001324:	b143      	cbz	r3, 8001338 <HAL_ADC_Init+0x1c>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001326:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001328:	f013 0f10 	tst.w	r3, #16
 800132c:	d00b      	beq.n	8001346 <HAL_ADC_Init+0x2a>
    tmp_hal_status = HAL_ERROR;
 800132e:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001330:	2300      	movs	r3, #0
 8001332:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8001336:	bd10      	pop	{r4, pc}
    HAL_ADC_MspInit(hadc);
 8001338:	f00a f95a 	bl	800b5f0 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 800133c:	2300      	movs	r3, #0
 800133e:	6463      	str	r3, [r4, #68]	; 0x44
    hadc->Lock = HAL_UNLOCKED;
 8001340:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001344:	e7ef      	b.n	8001326 <HAL_ADC_Init+0xa>
    ADC_STATE_CLR_SET(hadc->State,
 8001346:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001348:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800134c:	f023 0302 	bic.w	r3, r3, #2
 8001350:	f043 0302 	orr.w	r3, r3, #2
 8001354:	6423      	str	r3, [r4, #64]	; 0x40
    ADC_Init(hadc);
 8001356:	4620      	mov	r0, r4
 8001358:	f7ff ff46 	bl	80011e8 <ADC_Init>
    ADC_CLEAR_ERRORCODE(hadc);
 800135c:	2000      	movs	r0, #0
 800135e:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001360:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001362:	f023 0303 	bic.w	r3, r3, #3
 8001366:	f043 0301 	orr.w	r3, r3, #1
 800136a:	6423      	str	r3, [r4, #64]	; 0x40
 800136c:	e7e0      	b.n	8001330 <HAL_ADC_Init+0x14>
    return HAL_ERROR;
 800136e:	2001      	movs	r0, #1
}
 8001370:	4770      	bx	lr
	...

08001374 <HAL_ADC_Start_IT>:
{
 8001374:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001376:	2300      	movs	r3, #0
 8001378:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800137a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800137e:	2b01      	cmp	r3, #1
 8001380:	d075      	beq.n	800146e <HAL_ADC_Start_IT+0xfa>
 8001382:	2301      	movs	r3, #1
 8001384:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001388:	6803      	ldr	r3, [r0, #0]
 800138a:	689a      	ldr	r2, [r3, #8]
 800138c:	f012 0f01 	tst.w	r2, #1
 8001390:	d113      	bne.n	80013ba <HAL_ADC_Start_IT+0x46>
    __HAL_ADC_ENABLE(hadc);
 8001392:	689a      	ldr	r2, [r3, #8]
 8001394:	f042 0201 	orr.w	r2, r2, #1
 8001398:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800139a:	4b38      	ldr	r3, [pc, #224]	; (800147c <HAL_ADC_Start_IT+0x108>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	4a38      	ldr	r2, [pc, #224]	; (8001480 <HAL_ADC_Start_IT+0x10c>)
 80013a0:	fba2 2303 	umull	r2, r3, r2, r3
 80013a4:	0c9b      	lsrs	r3, r3, #18
 80013a6:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80013aa:	9301      	str	r3, [sp, #4]
    while(counter != 0U)
 80013ac:	e002      	b.n	80013b4 <HAL_ADC_Start_IT+0x40>
      counter--;
 80013ae:	9b01      	ldr	r3, [sp, #4]
 80013b0:	3b01      	subs	r3, #1
 80013b2:	9301      	str	r3, [sp, #4]
    while(counter != 0U)
 80013b4:	9b01      	ldr	r3, [sp, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d1f9      	bne.n	80013ae <HAL_ADC_Start_IT+0x3a>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80013ba:	6802      	ldr	r2, [r0, #0]
 80013bc:	6893      	ldr	r3, [r2, #8]
 80013be:	f013 0f01 	tst.w	r3, #1
 80013c2:	d049      	beq.n	8001458 <HAL_ADC_Start_IT+0xe4>
    ADC_STATE_CLR_SET(hadc->State,
 80013c4:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80013c6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80013ca:	f023 0301 	bic.w	r3, r3, #1
 80013ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013d2:	6403      	str	r3, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013d4:	6853      	ldr	r3, [r2, #4]
 80013d6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80013da:	d005      	beq.n	80013e8 <HAL_ADC_Start_IT+0x74>
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013dc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80013de:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013e6:	6403      	str	r3, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013e8:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80013ea:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80013ee:	d020      	beq.n	8001432 <HAL_ADC_Start_IT+0xbe>
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013f0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80013f2:	f023 0306 	bic.w	r3, r3, #6
 80013f6:	6443      	str	r3, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 80013f8:	2300      	movs	r3, #0
 80013fa:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80013fe:	f06f 0322 	mvn.w	r3, #34	; 0x22
 8001402:	6013      	str	r3, [r2, #0]
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8001404:	6802      	ldr	r2, [r0, #0]
 8001406:	6853      	ldr	r3, [r2, #4]
 8001408:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800140c:	f043 0320 	orr.w	r3, r3, #32
 8001410:	6053      	str	r3, [r2, #4]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001412:	4b1c      	ldr	r3, [pc, #112]	; (8001484 <HAL_ADC_Start_IT+0x110>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	f013 0f1f 	tst.w	r3, #31
 800141a:	d10d      	bne.n	8001438 <HAL_ADC_Start_IT+0xc4>
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800141c:	6803      	ldr	r3, [r0, #0]
 800141e:	689a      	ldr	r2, [r3, #8]
 8001420:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001424:	d125      	bne.n	8001472 <HAL_ADC_Start_IT+0xfe>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001426:	689a      	ldr	r2, [r3, #8]
 8001428:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800142c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800142e:	2000      	movs	r0, #0
 8001430:	e01b      	b.n	800146a <HAL_ADC_Start_IT+0xf6>
      ADC_CLEAR_ERRORCODE(hadc);
 8001432:	2300      	movs	r3, #0
 8001434:	6443      	str	r3, [r0, #68]	; 0x44
 8001436:	e7df      	b.n	80013f8 <HAL_ADC_Start_IT+0x84>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001438:	6803      	ldr	r3, [r0, #0]
 800143a:	4a13      	ldr	r2, [pc, #76]	; (8001488 <HAL_ADC_Start_IT+0x114>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d001      	beq.n	8001444 <HAL_ADC_Start_IT+0xd0>
  return HAL_OK;
 8001440:	2000      	movs	r0, #0
 8001442:	e012      	b.n	800146a <HAL_ADC_Start_IT+0xf6>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001444:	689a      	ldr	r2, [r3, #8]
 8001446:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 800144a:	d114      	bne.n	8001476 <HAL_ADC_Start_IT+0x102>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800144c:	689a      	ldr	r2, [r3, #8]
 800144e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001452:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8001454:	2000      	movs	r0, #0
 8001456:	e008      	b.n	800146a <HAL_ADC_Start_IT+0xf6>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001458:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800145a:	f043 0310 	orr.w	r3, r3, #16
 800145e:	6403      	str	r3, [r0, #64]	; 0x40
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001460:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001462:	f043 0301 	orr.w	r3, r3, #1
 8001466:	6443      	str	r3, [r0, #68]	; 0x44
  return HAL_OK;
 8001468:	2000      	movs	r0, #0
}
 800146a:	b002      	add	sp, #8
 800146c:	4770      	bx	lr
  __HAL_LOCK(hadc);
 800146e:	2002      	movs	r0, #2
 8001470:	e7fb      	b.n	800146a <HAL_ADC_Start_IT+0xf6>
  return HAL_OK;
 8001472:	2000      	movs	r0, #0
 8001474:	e7f9      	b.n	800146a <HAL_ADC_Start_IT+0xf6>
 8001476:	2000      	movs	r0, #0
 8001478:	e7f7      	b.n	800146a <HAL_ADC_Start_IT+0xf6>
 800147a:	bf00      	nop
 800147c:	20000118 	.word	0x20000118
 8001480:	431bde83 	.word	0x431bde83
 8001484:	40012300 	.word	0x40012300
 8001488:	40012000 	.word	0x40012000

0800148c <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 800148c:	6803      	ldr	r3, [r0, #0]
 800148e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001490:	4770      	bx	lr

08001492 <HAL_ADC_ConvCpltCallback>:
}
 8001492:	4770      	bx	lr

08001494 <HAL_ADC_LevelOutOfWindowCallback>:
}
 8001494:	4770      	bx	lr

08001496 <HAL_ADC_ErrorCallback>:
}
 8001496:	4770      	bx	lr

08001498 <HAL_ADC_IRQHandler>:
{
 8001498:	b538      	push	{r3, r4, r5, lr}
 800149a:	4604      	mov	r4, r0
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 800149c:	6802      	ldr	r2, [r0, #0]
 800149e:	6811      	ldr	r1, [r2, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 80014a0:	6853      	ldr	r3, [r2, #4]
  if(tmp1 && tmp2)
 80014a2:	f011 0f02 	tst.w	r1, #2
 80014a6:	d02f      	beq.n	8001508 <HAL_ADC_IRQHandler+0x70>
 80014a8:	f003 0320 	and.w	r3, r3, #32
 80014ac:	b363      	cbz	r3, 8001508 <HAL_ADC_IRQHandler+0x70>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80014ae:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80014b0:	f013 0f10 	tst.w	r3, #16
 80014b4:	d103      	bne.n	80014be <HAL_ADC_IRQHandler+0x26>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80014b6:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80014b8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014bc:	6403      	str	r3, [r0, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80014be:	6893      	ldr	r3, [r2, #8]
 80014c0:	f013 5f40 	tst.w	r3, #805306368	; 0x30000000
 80014c4:	d119      	bne.n	80014fa <HAL_ADC_IRQHandler+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80014c6:	7e23      	ldrb	r3, [r4, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80014c8:	b9bb      	cbnz	r3, 80014fa <HAL_ADC_IRQHandler+0x62>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80014ca:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80014cc:	f413 0f70 	tst.w	r3, #15728640	; 0xf00000
 80014d0:	d003      	beq.n	80014da <HAL_ADC_IRQHandler+0x42>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80014d2:	6893      	ldr	r3, [r2, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80014d4:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80014d8:	d10f      	bne.n	80014fa <HAL_ADC_IRQHandler+0x62>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80014da:	6853      	ldr	r3, [r2, #4]
 80014dc:	f023 0320 	bic.w	r3, r3, #32
 80014e0:	6053      	str	r3, [r2, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80014e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014e8:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80014ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014ec:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 80014f0:	d103      	bne.n	80014fa <HAL_ADC_IRQHandler+0x62>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80014f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	6423      	str	r3, [r4, #64]	; 0x40
    HAL_ADC_ConvCpltCallback(hadc);
 80014fa:	4620      	mov	r0, r4
 80014fc:	f7ff ffc9 	bl	8001492 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001500:	6823      	ldr	r3, [r4, #0]
 8001502:	f06f 0212 	mvn.w	r2, #18
 8001506:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8001508:	6823      	ldr	r3, [r4, #0]
 800150a:	6819      	ldr	r1, [r3, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 800150c:	685a      	ldr	r2, [r3, #4]
 800150e:	f002 0280 	and.w	r2, r2, #128	; 0x80
  if(tmp1 && tmp2)
 8001512:	f011 0f04 	tst.w	r1, #4
 8001516:	d036      	beq.n	8001586 <HAL_ADC_IRQHandler+0xee>
 8001518:	2a00      	cmp	r2, #0
 800151a:	d034      	beq.n	8001586 <HAL_ADC_IRQHandler+0xee>
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800151c:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800151e:	f012 0f10 	tst.w	r2, #16
 8001522:	d103      	bne.n	800152c <HAL_ADC_IRQHandler+0x94>
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001524:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8001526:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800152a:	6422      	str	r2, [r4, #64]	; 0x40
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800152c:	689a      	ldr	r2, [r3, #8]
 800152e:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 8001532:	d121      	bne.n	8001578 <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8001534:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8001536:	f412 1f40 	tst.w	r2, #3145728	; 0x300000
 800153a:	d003      	beq.n	8001544 <HAL_ADC_IRQHandler+0xac>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 800153c:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 800153e:	f412 6f80 	tst.w	r2, #1024	; 0x400
 8001542:	d119      	bne.n	8001578 <HAL_ADC_IRQHandler+0xe0>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8001544:	685a      	ldr	r2, [r3, #4]
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8001546:	f412 6f80 	tst.w	r2, #1024	; 0x400
 800154a:	d115      	bne.n	8001578 <HAL_ADC_IRQHandler+0xe0>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 800154c:	689a      	ldr	r2, [r3, #8]
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 800154e:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 8001552:	d111      	bne.n	8001578 <HAL_ADC_IRQHandler+0xe0>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8001554:	7e22      	ldrb	r2, [r4, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8001556:	b97a      	cbnz	r2, 8001578 <HAL_ADC_IRQHandler+0xe0>
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001558:	685a      	ldr	r2, [r3, #4]
 800155a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800155e:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8001560:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001562:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001566:	6423      	str	r3, [r4, #64]	; 0x40
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001568:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800156a:	f413 7f80 	tst.w	r3, #256	; 0x100
 800156e:	d103      	bne.n	8001578 <HAL_ADC_IRQHandler+0xe0>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001570:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001578:	4620      	mov	r0, r4
 800157a:	f000 f907 	bl	800178c <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800157e:	6823      	ldr	r3, [r4, #0]
 8001580:	f06f 020c 	mvn.w	r2, #12
 8001584:	601a      	str	r2, [r3, #0]
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8001586:	6822      	ldr	r2, [r4, #0]
 8001588:	6811      	ldr	r1, [r2, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 800158a:	6853      	ldr	r3, [r2, #4]
 800158c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if(tmp1 && tmp2)
 8001590:	f011 0f01 	tst.w	r1, #1
 8001594:	d004      	beq.n	80015a0 <HAL_ADC_IRQHandler+0x108>
 8001596:	b11b      	cbz	r3, 80015a0 <HAL_ADC_IRQHandler+0x108>
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001598:	6813      	ldr	r3, [r2, #0]
 800159a:	f013 0f01 	tst.w	r3, #1
 800159e:	d109      	bne.n	80015b4 <HAL_ADC_IRQHandler+0x11c>
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 80015a0:	6822      	ldr	r2, [r4, #0]
 80015a2:	6811      	ldr	r1, [r2, #0]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 80015a4:	6853      	ldr	r3, [r2, #4]
 80015a6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
  if(tmp1 && tmp2)
 80015aa:	f011 0f20 	tst.w	r1, #32
 80015ae:	d000      	beq.n	80015b2 <HAL_ADC_IRQHandler+0x11a>
 80015b0:	b963      	cbnz	r3, 80015cc <HAL_ADC_IRQHandler+0x134>
}
 80015b2:	bd38      	pop	{r3, r4, r5, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80015b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80015b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80015ba:	6423      	str	r3, [r4, #64]	; 0x40
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80015bc:	4620      	mov	r0, r4
 80015be:	f7ff ff69 	bl	8001494 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80015c2:	6823      	ldr	r3, [r4, #0]
 80015c4:	f06f 0201 	mvn.w	r2, #1
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	e7e9      	b.n	80015a0 <HAL_ADC_IRQHandler+0x108>
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80015cc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80015ce:	f043 0302 	orr.w	r3, r3, #2
 80015d2:	6463      	str	r3, [r4, #68]	; 0x44
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80015d4:	f06f 0520 	mvn.w	r5, #32
 80015d8:	6015      	str	r5, [r2, #0]
      HAL_ADC_ErrorCallback(hadc);
 80015da:	4620      	mov	r0, r4
 80015dc:	f7ff ff5b 	bl	8001496 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80015e0:	6823      	ldr	r3, [r4, #0]
 80015e2:	601d      	str	r5, [r3, #0]
}
 80015e4:	e7e5      	b.n	80015b2 <HAL_ADC_IRQHandler+0x11a>
	...

080015e8 <HAL_ADC_ConfigChannel>:
{
 80015e8:	b430      	push	{r4, r5}
 80015ea:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 80015ec:	2300      	movs	r3, #0
 80015ee:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80015f0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	f000 80bd 	beq.w	8001774 <HAL_ADC_ConfigChannel+0x18c>
 80015fa:	2301      	movs	r3, #1
 80015fc:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001600:	680b      	ldr	r3, [r1, #0]
 8001602:	2b09      	cmp	r3, #9
 8001604:	d93e      	bls.n	8001684 <HAL_ADC_ConfigChannel+0x9c>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001606:	6805      	ldr	r5, [r0, #0]
 8001608:	68ea      	ldr	r2, [r5, #12]
 800160a:	b29b      	uxth	r3, r3
 800160c:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001610:	3b1e      	subs	r3, #30
 8001612:	2407      	movs	r4, #7
 8001614:	fa04 f303 	lsl.w	r3, r4, r3
 8001618:	ea22 0303 	bic.w	r3, r2, r3
 800161c:	60eb      	str	r3, [r5, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800161e:	6805      	ldr	r5, [r0, #0]
 8001620:	68ea      	ldr	r2, [r5, #12]
 8001622:	688c      	ldr	r4, [r1, #8]
 8001624:	880b      	ldrh	r3, [r1, #0]
 8001626:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800162a:	3b1e      	subs	r3, #30
 800162c:	fa04 f303 	lsl.w	r3, r4, r3
 8001630:	4313      	orrs	r3, r2
 8001632:	60eb      	str	r3, [r5, #12]
  if (sConfig->Rank < 7U)
 8001634:	684b      	ldr	r3, [r1, #4]
 8001636:	2b06      	cmp	r3, #6
 8001638:	d83a      	bhi.n	80016b0 <HAL_ADC_ConfigChannel+0xc8>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800163a:	6805      	ldr	r5, [r0, #0]
 800163c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800163e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001642:	3b05      	subs	r3, #5
 8001644:	241f      	movs	r4, #31
 8001646:	fa04 f303 	lsl.w	r3, r4, r3
 800164a:	ea22 0303 	bic.w	r3, r2, r3
 800164e:	636b      	str	r3, [r5, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001650:	6805      	ldr	r5, [r0, #0]
 8001652:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8001654:	684b      	ldr	r3, [r1, #4]
 8001656:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800165a:	3b05      	subs	r3, #5
 800165c:	880c      	ldrh	r4, [r1, #0]
 800165e:	fa04 f303 	lsl.w	r3, r4, r3
 8001662:	4313      	orrs	r3, r2
 8001664:	636b      	str	r3, [r5, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001666:	6802      	ldr	r2, [r0, #0]
 8001668:	4b43      	ldr	r3, [pc, #268]	; (8001778 <HAL_ADC_ConfigChannel+0x190>)
 800166a:	429a      	cmp	r2, r3
 800166c:	d050      	beq.n	8001710 <HAL_ADC_ConfigChannel+0x128>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800166e:	6802      	ldr	r2, [r0, #0]
 8001670:	4b41      	ldr	r3, [pc, #260]	; (8001778 <HAL_ADC_ConfigChannel+0x190>)
 8001672:	429a      	cmp	r2, r3
 8001674:	d059      	beq.n	800172a <HAL_ADC_ConfigChannel+0x142>
  __HAL_UNLOCK(hadc);
 8001676:	2300      	movs	r3, #0
 8001678:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 800167c:	4618      	mov	r0, r3
}
 800167e:	b002      	add	sp, #8
 8001680:	bc30      	pop	{r4, r5}
 8001682:	4770      	bx	lr
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001684:	6805      	ldr	r5, [r0, #0]
 8001686:	692a      	ldr	r2, [r5, #16]
 8001688:	b29b      	uxth	r3, r3
 800168a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800168e:	2407      	movs	r4, #7
 8001690:	fa04 f303 	lsl.w	r3, r4, r3
 8001694:	ea22 0303 	bic.w	r3, r2, r3
 8001698:	612b      	str	r3, [r5, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800169a:	6805      	ldr	r5, [r0, #0]
 800169c:	692a      	ldr	r2, [r5, #16]
 800169e:	688c      	ldr	r4, [r1, #8]
 80016a0:	880b      	ldrh	r3, [r1, #0]
 80016a2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80016a6:	fa04 f303 	lsl.w	r3, r4, r3
 80016aa:	4313      	orrs	r3, r2
 80016ac:	612b      	str	r3, [r5, #16]
 80016ae:	e7c1      	b.n	8001634 <HAL_ADC_ConfigChannel+0x4c>
  else if (sConfig->Rank < 13U)
 80016b0:	2b0c      	cmp	r3, #12
 80016b2:	d816      	bhi.n	80016e2 <HAL_ADC_ConfigChannel+0xfa>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80016b4:	6805      	ldr	r5, [r0, #0]
 80016b6:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80016b8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80016bc:	3b23      	subs	r3, #35	; 0x23
 80016be:	241f      	movs	r4, #31
 80016c0:	fa04 f303 	lsl.w	r3, r4, r3
 80016c4:	ea22 0303 	bic.w	r3, r2, r3
 80016c8:	632b      	str	r3, [r5, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80016ca:	6805      	ldr	r5, [r0, #0]
 80016cc:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 80016ce:	684b      	ldr	r3, [r1, #4]
 80016d0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80016d4:	3b23      	subs	r3, #35	; 0x23
 80016d6:	880c      	ldrh	r4, [r1, #0]
 80016d8:	fa04 f303 	lsl.w	r3, r4, r3
 80016dc:	4313      	orrs	r3, r2
 80016de:	632b      	str	r3, [r5, #48]	; 0x30
 80016e0:	e7c1      	b.n	8001666 <HAL_ADC_ConfigChannel+0x7e>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80016e2:	6805      	ldr	r5, [r0, #0]
 80016e4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80016e6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80016ea:	3b41      	subs	r3, #65	; 0x41
 80016ec:	241f      	movs	r4, #31
 80016ee:	fa04 f303 	lsl.w	r3, r4, r3
 80016f2:	ea22 0303 	bic.w	r3, r2, r3
 80016f6:	62eb      	str	r3, [r5, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80016f8:	6805      	ldr	r5, [r0, #0]
 80016fa:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 80016fc:	684b      	ldr	r3, [r1, #4]
 80016fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001702:	3b41      	subs	r3, #65	; 0x41
 8001704:	880c      	ldrh	r4, [r1, #0]
 8001706:	fa04 f303 	lsl.w	r3, r4, r3
 800170a:	4313      	orrs	r3, r2
 800170c:	62eb      	str	r3, [r5, #44]	; 0x2c
 800170e:	e7aa      	b.n	8001666 <HAL_ADC_ConfigChannel+0x7e>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001710:	680b      	ldr	r3, [r1, #0]
 8001712:	2b12      	cmp	r3, #18
 8001714:	d1ab      	bne.n	800166e <HAL_ADC_ConfigChannel+0x86>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001716:	4b19      	ldr	r3, [pc, #100]	; (800177c <HAL_ADC_ConfigChannel+0x194>)
 8001718:	685a      	ldr	r2, [r3, #4]
 800171a:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800171e:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001720:	685a      	ldr	r2, [r3, #4]
 8001722:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8001726:	605a      	str	r2, [r3, #4]
 8001728:	e7a1      	b.n	800166e <HAL_ADC_ConfigChannel+0x86>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800172a:	680b      	ldr	r3, [r1, #0]
 800172c:	4a14      	ldr	r2, [pc, #80]	; (8001780 <HAL_ADC_ConfigChannel+0x198>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d001      	beq.n	8001736 <HAL_ADC_ConfigChannel+0x14e>
 8001732:	2b11      	cmp	r3, #17
 8001734:	d19f      	bne.n	8001676 <HAL_ADC_ConfigChannel+0x8e>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001736:	4b11      	ldr	r3, [pc, #68]	; (800177c <HAL_ADC_ConfigChannel+0x194>)
 8001738:	685a      	ldr	r2, [r3, #4]
 800173a:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 800173e:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001740:	685a      	ldr	r2, [r3, #4]
 8001742:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001746:	605a      	str	r2, [r3, #4]
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001748:	680a      	ldr	r2, [r1, #0]
 800174a:	4b0d      	ldr	r3, [pc, #52]	; (8001780 <HAL_ADC_ConfigChannel+0x198>)
 800174c:	429a      	cmp	r2, r3
 800174e:	d192      	bne.n	8001676 <HAL_ADC_ConfigChannel+0x8e>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001750:	4b0c      	ldr	r3, [pc, #48]	; (8001784 <HAL_ADC_ConfigChannel+0x19c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a0c      	ldr	r2, [pc, #48]	; (8001788 <HAL_ADC_ConfigChannel+0x1a0>)
 8001756:	fba2 2303 	umull	r2, r3, r2, r3
 800175a:	0c9b      	lsrs	r3, r3, #18
 800175c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001760:	005b      	lsls	r3, r3, #1
 8001762:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8001764:	e002      	b.n	800176c <HAL_ADC_ConfigChannel+0x184>
        counter--;
 8001766:	9b01      	ldr	r3, [sp, #4]
 8001768:	3b01      	subs	r3, #1
 800176a:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800176c:	9b01      	ldr	r3, [sp, #4]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d1f9      	bne.n	8001766 <HAL_ADC_ConfigChannel+0x17e>
 8001772:	e780      	b.n	8001676 <HAL_ADC_ConfigChannel+0x8e>
  __HAL_LOCK(hadc);
 8001774:	2002      	movs	r0, #2
 8001776:	e782      	b.n	800167e <HAL_ADC_ConfigChannel+0x96>
 8001778:	40012000 	.word	0x40012000
 800177c:	40012300 	.word	0x40012300
 8001780:	10000012 	.word	0x10000012
 8001784:	20000118 	.word	0x20000118
 8001788:	431bde83 	.word	0x431bde83

0800178c <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800178c:	4770      	bx	lr
	...

08001790 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001790:	4a07      	ldr	r2, [pc, #28]	; (80017b0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001792:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001794:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001798:	041b      	lsls	r3, r3, #16
 800179a:	0c1b      	lsrs	r3, r3, #16
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800179c:	0200      	lsls	r0, r0, #8
 800179e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017a2:	4303      	orrs	r3, r0
  reg_value  =  (reg_value                                   |
 80017a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80017a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80017ac:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80017ae:	4770      	bx	lr
 80017b0:	e000ed00 	.word	0xe000ed00

080017b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80017b4:	b430      	push	{r4, r5}
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80017b6:	4b17      	ldr	r3, [pc, #92]	; (8001814 <HAL_NVIC_SetPriority+0x60>)
 80017b8:	68db      	ldr	r3, [r3, #12]
 80017ba:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80017be:	f1c3 0407 	rsb	r4, r3, #7
 80017c2:	2c04      	cmp	r4, #4
 80017c4:	bf28      	it	cs
 80017c6:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80017c8:	1d1d      	adds	r5, r3, #4
 80017ca:	2d06      	cmp	r5, #6
 80017cc:	d918      	bls.n	8001800 <HAL_NVIC_SetPriority+0x4c>
 80017ce:	3b03      	subs	r3, #3

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017d0:	f04f 35ff 	mov.w	r5, #4294967295
 80017d4:	fa05 f404 	lsl.w	r4, r5, r4
 80017d8:	ea21 0104 	bic.w	r1, r1, r4
 80017dc:	4099      	lsls	r1, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80017de:	fa05 f303 	lsl.w	r3, r5, r3
 80017e2:	ea22 0303 	bic.w	r3, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80017e6:	4319      	orrs	r1, r3
  if ((int32_t)(IRQn) >= 0)
 80017e8:	2800      	cmp	r0, #0
 80017ea:	db0b      	blt.n	8001804 <HAL_NVIC_SetPriority+0x50>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ec:	0109      	lsls	r1, r1, #4
 80017ee:	b2c9      	uxtb	r1, r1
 80017f0:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 80017f4:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 80017f8:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 80017fc:	bc30      	pop	{r4, r5}
 80017fe:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001800:	2300      	movs	r3, #0
 8001802:	e7e5      	b.n	80017d0 <HAL_NVIC_SetPriority+0x1c>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001804:	f000 000f 	and.w	r0, r0, #15
 8001808:	0109      	lsls	r1, r1, #4
 800180a:	b2c9      	uxtb	r1, r1
 800180c:	4b02      	ldr	r3, [pc, #8]	; (8001818 <HAL_NVIC_SetPriority+0x64>)
 800180e:	5419      	strb	r1, [r3, r0]
 8001810:	e7f4      	b.n	80017fc <HAL_NVIC_SetPriority+0x48>
 8001812:	bf00      	nop
 8001814:	e000ed00 	.word	0xe000ed00
 8001818:	e000ed14 	.word	0xe000ed14

0800181c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800181c:	2800      	cmp	r0, #0
 800181e:	db07      	blt.n	8001830 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001820:	f000 021f 	and.w	r2, r0, #31
 8001824:	0940      	lsrs	r0, r0, #5
 8001826:	2301      	movs	r3, #1
 8001828:	4093      	lsls	r3, r2
 800182a:	4a02      	ldr	r2, [pc, #8]	; (8001834 <HAL_NVIC_EnableIRQ+0x18>)
 800182c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000e100 	.word	0xe000e100

08001838 <HAL_NVIC_DisableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8001838:	2800      	cmp	r0, #0
 800183a:	db0c      	blt.n	8001856 <HAL_NVIC_DisableIRQ+0x1e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800183c:	f000 021f 	and.w	r2, r0, #31
 8001840:	0940      	lsrs	r0, r0, #5
 8001842:	2301      	movs	r3, #1
 8001844:	4093      	lsls	r3, r2
 8001846:	3020      	adds	r0, #32
 8001848:	4a03      	ldr	r2, [pc, #12]	; (8001858 <HAL_NVIC_DisableIRQ+0x20>)
 800184a:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800184e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001852:	f3bf 8f6f 	isb	sy
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8001856:	4770      	bx	lr
 8001858:	e000e100 	.word	0xe000e100

0800185c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800185c:	3801      	subs	r0, #1
 800185e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001862:	d20a      	bcs.n	800187a <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <HAL_SYSTICK_Config+0x24>)
 8001866:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001868:	4a06      	ldr	r2, [pc, #24]	; (8001884 <HAL_SYSTICK_Config+0x28>)
 800186a:	21f0      	movs	r1, #240	; 0xf0
 800186c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001870:	2000      	movs	r0, #0
 8001872:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001874:	2207      	movs	r2, #7
 8001876:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001878:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800187a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	e000e010 	.word	0xe000e010
 8001884:	e000ed00 	.word	0xe000ed00

08001888 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001888:	b430      	push	{r4, r5}
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800188a:	6805      	ldr	r5, [r0, #0]
 800188c:	682c      	ldr	r4, [r5, #0]
 800188e:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 8001892:	602c      	str	r4, [r5, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001894:	6804      	ldr	r4, [r0, #0]
 8001896:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001898:	6883      	ldr	r3, [r0, #8]
 800189a:	2b40      	cmp	r3, #64	; 0x40
 800189c:	d005      	beq.n	80018aa <DMA_SetConfig+0x22>
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Stream source address */
    hdma->Instance->PAR = SrcAddress;
 800189e:	6803      	ldr	r3, [r0, #0]
 80018a0:	6099      	str	r1, [r3, #8]

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
 80018a2:	6803      	ldr	r3, [r0, #0]
 80018a4:	60da      	str	r2, [r3, #12]
  }
}
 80018a6:	bc30      	pop	{r4, r5}
 80018a8:	4770      	bx	lr
    hdma->Instance->PAR = DstAddress;
 80018aa:	6803      	ldr	r3, [r0, #0]
 80018ac:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = SrcAddress;
 80018ae:	6803      	ldr	r3, [r0, #0]
 80018b0:	60d9      	str	r1, [r3, #12]
 80018b2:	e7f8      	b.n	80018a6 <DMA_SetConfig+0x1e>

080018b4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80018b4:	b410      	push	{r4}
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80018b6:	6803      	ldr	r3, [r0, #0]
 80018b8:	b2d9      	uxtb	r1, r3
 80018ba:	3910      	subs	r1, #16
 80018bc:	4a0c      	ldr	r2, [pc, #48]	; (80018f0 <DMA_CalcBaseAndBitshift+0x3c>)
 80018be:	fba2 4201 	umull	r4, r2, r2, r1
 80018c2:	0912      	lsrs	r2, r2, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80018c4:	4c0b      	ldr	r4, [pc, #44]	; (80018f4 <DMA_CalcBaseAndBitshift+0x40>)
 80018c6:	5ca2      	ldrb	r2, [r4, r2]
 80018c8:	65c2      	str	r2, [r0, #92]	; 0x5c
  
  if (stream_number > 3U)
 80018ca:	295f      	cmp	r1, #95	; 0x5f
 80018cc:	d909      	bls.n	80018e2 <DMA_CalcBaseAndBitshift+0x2e>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80018ce:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80018d2:	f023 0303 	bic.w	r3, r3, #3
 80018d6:	3304      	adds	r3, #4
 80018d8:	6583      	str	r3, [r0, #88]	; 0x58
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
  }
  
  return hdma->StreamBaseAddress;
}
 80018da:	6d80      	ldr	r0, [r0, #88]	; 0x58
 80018dc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80018e0:	4770      	bx	lr
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80018e2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80018e6:	f023 0303 	bic.w	r3, r3, #3
 80018ea:	6583      	str	r3, [r0, #88]	; 0x58
 80018ec:	e7f5      	b.n	80018da <DMA_CalcBaseAndBitshift+0x26>
 80018ee:	bf00      	nop
 80018f0:	aaaaaaab 	.word	0xaaaaaaab
 80018f4:	0800f010 	.word	0x0800f010

080018f8 <DMA_CheckFifoParam>:
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80018f8:	6a83      	ldr	r3, [r0, #40]	; 0x28
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80018fa:	6982      	ldr	r2, [r0, #24]
 80018fc:	b992      	cbnz	r2, 8001924 <DMA_CheckFifoParam+0x2c>
  {
    switch (tmp)
 80018fe:	2b01      	cmp	r3, #1
 8001900:	d00a      	beq.n	8001918 <DMA_CheckFifoParam+0x20>
 8001902:	2b02      	cmp	r3, #2
 8001904:	d002      	beq.n	800190c <DMA_CheckFifoParam+0x14>
 8001906:	b10b      	cbz	r3, 800190c <DMA_CheckFifoParam+0x14>
 8001908:	2000      	movs	r0, #0
 800190a:	4770      	bx	lr
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800190c:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800190e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001912:	d128      	bne.n	8001966 <DMA_CheckFifoParam+0x6e>
  HAL_StatusTypeDef status = HAL_OK;
 8001914:	2000      	movs	r0, #0
 8001916:	4770      	bx	lr
      {
        status = HAL_ERROR;
      }
      break;
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001918:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800191a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800191e:	d024      	beq.n	800196a <DMA_CheckFifoParam+0x72>
  HAL_StatusTypeDef status = HAL_OK;
 8001920:	2000      	movs	r0, #0
 8001922:	4770      	bx	lr
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001924:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8001928:	d009      	beq.n	800193e <DMA_CheckFifoParam+0x46>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800192a:	2b02      	cmp	r3, #2
 800192c:	d925      	bls.n	800197a <DMA_CheckFifoParam+0x82>
 800192e:	2b03      	cmp	r3, #3
 8001930:	d125      	bne.n	800197e <DMA_CheckFifoParam+0x86>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001932:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001934:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001938:	d123      	bne.n	8001982 <DMA_CheckFifoParam+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 800193a:	2000      	movs	r0, #0
 800193c:	4770      	bx	lr
    switch (tmp)
 800193e:	2b03      	cmp	r3, #3
 8001940:	d803      	bhi.n	800194a <DMA_CheckFifoParam+0x52>
 8001942:	e8df f003 	tbb	[pc, r3]
 8001946:	0414      	.short	0x0414
 8001948:	0a14      	.short	0x0a14
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800194a:	2000      	movs	r0, #0
 800194c:	4770      	bx	lr
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800194e:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001950:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 8001954:	d10d      	bne.n	8001972 <DMA_CheckFifoParam+0x7a>
  HAL_StatusTypeDef status = HAL_OK;
 8001956:	2000      	movs	r0, #0
 8001958:	4770      	bx	lr
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800195a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800195c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001960:	d009      	beq.n	8001976 <DMA_CheckFifoParam+0x7e>
  HAL_StatusTypeDef status = HAL_OK;
 8001962:	2000      	movs	r0, #0
 8001964:	4770      	bx	lr
        status = HAL_ERROR;
 8001966:	2001      	movs	r0, #1
 8001968:	4770      	bx	lr
        status = HAL_ERROR;
 800196a:	2001      	movs	r0, #1
 800196c:	4770      	bx	lr
      status = HAL_ERROR;
 800196e:	2001      	movs	r0, #1
 8001970:	4770      	bx	lr
        status = HAL_ERROR;
 8001972:	2001      	movs	r0, #1
 8001974:	4770      	bx	lr
        status = HAL_ERROR;
 8001976:	2001      	movs	r0, #1
 8001978:	4770      	bx	lr
      status = HAL_ERROR;
 800197a:	2001      	movs	r0, #1
 800197c:	4770      	bx	lr
    switch (tmp)
 800197e:	2000      	movs	r0, #0
 8001980:	4770      	bx	lr
      {
        status = HAL_ERROR;
 8001982:	2001      	movs	r0, #1
      break;
    }
  } 
  
  return status; 
}
 8001984:	4770      	bx	lr
	...

08001988 <HAL_DMA_Init>:
{
 8001988:	b570      	push	{r4, r5, r6, lr}
 800198a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800198c:	f7ff fc12 	bl	80011b4 <HAL_GetTick>
  if(hdma == NULL)
 8001990:	2c00      	cmp	r4, #0
 8001992:	d05b      	beq.n	8001a4c <HAL_DMA_Init+0xc4>
 8001994:	4605      	mov	r5, r0
  hdma->State = HAL_DMA_STATE_BUSY;
 8001996:	2302      	movs	r3, #2
 8001998:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 800199c:	2300      	movs	r3, #0
 800199e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  __HAL_DMA_DISABLE(hdma);
 80019a2:	6822      	ldr	r2, [r4, #0]
 80019a4:	6813      	ldr	r3, [r2, #0]
 80019a6:	f023 0301 	bic.w	r3, r3, #1
 80019aa:	6013      	str	r3, [r2, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80019ac:	6823      	ldr	r3, [r4, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	f012 0f01 	tst.w	r2, #1
 80019b4:	d00a      	beq.n	80019cc <HAL_DMA_Init+0x44>
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80019b6:	f7ff fbfd 	bl	80011b4 <HAL_GetTick>
 80019ba:	1b43      	subs	r3, r0, r5
 80019bc:	2b05      	cmp	r3, #5
 80019be:	d9f5      	bls.n	80019ac <HAL_DMA_Init+0x24>
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80019c0:	2320      	movs	r3, #32
 80019c2:	6563      	str	r3, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80019c4:	2003      	movs	r0, #3
 80019c6:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
}
 80019ca:	bd70      	pop	{r4, r5, r6, pc}
  tmp = hdma->Instance->CR;
 80019cc:	681a      	ldr	r2, [r3, #0]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80019ce:	4820      	ldr	r0, [pc, #128]	; (8001a50 <HAL_DMA_Init+0xc8>)
 80019d0:	4010      	ands	r0, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019d2:	6861      	ldr	r1, [r4, #4]
 80019d4:	68a2      	ldr	r2, [r4, #8]
 80019d6:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019d8:	68e1      	ldr	r1, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019da:	430a      	orrs	r2, r1
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019dc:	6921      	ldr	r1, [r4, #16]
 80019de:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019e0:	6961      	ldr	r1, [r4, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80019e2:	430a      	orrs	r2, r1
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019e4:	69a1      	ldr	r1, [r4, #24]
 80019e6:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80019e8:	69e1      	ldr	r1, [r4, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80019ea:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 80019ec:	6a21      	ldr	r1, [r4, #32]
 80019ee:	430a      	orrs	r2, r1
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80019f0:	4302      	orrs	r2, r0
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80019f2:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80019f4:	2904      	cmp	r1, #4
 80019f6:	d01e      	beq.n	8001a36 <HAL_DMA_Init+0xae>
  hdma->Instance->CR = tmp;  
 80019f8:	601a      	str	r2, [r3, #0]
  tmp = hdma->Instance->FCR;
 80019fa:	6826      	ldr	r6, [r4, #0]
 80019fc:	6975      	ldr	r5, [r6, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80019fe:	f025 0507 	bic.w	r5, r5, #7
  tmp |= hdma->Init.FIFOMode;
 8001a02:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a04:	431d      	orrs	r5, r3
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001a06:	2b04      	cmp	r3, #4
 8001a08:	d107      	bne.n	8001a1a <HAL_DMA_Init+0x92>
    tmp |= hdma->Init.FIFOThreshold;
 8001a0a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001a0c:	431d      	orrs	r5, r3
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001a0e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a10:	b11b      	cbz	r3, 8001a1a <HAL_DMA_Init+0x92>
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001a12:	4620      	mov	r0, r4
 8001a14:	f7ff ff70 	bl	80018f8 <DMA_CheckFifoParam>
 8001a18:	b990      	cbnz	r0, 8001a40 <HAL_DMA_Init+0xb8>
  hdma->Instance->FCR = tmp;
 8001a1a:	6175      	str	r5, [r6, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a1c:	4620      	mov	r0, r4
 8001a1e:	f7ff ff49 	bl	80018b4 <DMA_CalcBaseAndBitshift>
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a22:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001a24:	233f      	movs	r3, #63	; 0x3f
 8001a26:	4093      	lsls	r3, r2
 8001a28:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	6560      	str	r0, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  return HAL_OK;
 8001a34:	e7c9      	b.n	80019ca <HAL_DMA_Init+0x42>
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001a36:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8001a38:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8001a3a:	4301      	orrs	r1, r0
 8001a3c:	430a      	orrs	r2, r1
 8001a3e:	e7db      	b.n	80019f8 <HAL_DMA_Init+0x70>
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001a40:	2340      	movs	r3, #64	; 0x40
 8001a42:	6563      	str	r3, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8001a44:	2001      	movs	r0, #1
 8001a46:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
        return HAL_ERROR; 
 8001a4a:	e7be      	b.n	80019ca <HAL_DMA_Init+0x42>
    return HAL_ERROR;
 8001a4c:	2001      	movs	r0, #1
 8001a4e:	e7bc      	b.n	80019ca <HAL_DMA_Init+0x42>
 8001a50:	f010803f 	.word	0xf010803f

08001a54 <HAL_DMA_DeInit>:
  if(hdma == NULL)
 8001a54:	2800      	cmp	r0, #0
 8001a56:	d02d      	beq.n	8001ab4 <HAL_DMA_DeInit+0x60>
{
 8001a58:	b538      	push	{r3, r4, r5, lr}
 8001a5a:	4605      	mov	r5, r0
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8001a5c:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
 8001a60:	b2c0      	uxtb	r0, r0
 8001a62:	2802      	cmp	r0, #2
 8001a64:	d025      	beq.n	8001ab2 <HAL_DMA_DeInit+0x5e>
  __HAL_DMA_DISABLE(hdma);
 8001a66:	682a      	ldr	r2, [r5, #0]
 8001a68:	6813      	ldr	r3, [r2, #0]
 8001a6a:	f023 0301 	bic.w	r3, r3, #1
 8001a6e:	6013      	str	r3, [r2, #0]
  hdma->Instance->CR   = 0U;
 8001a70:	682b      	ldr	r3, [r5, #0]
 8001a72:	2400      	movs	r4, #0
 8001a74:	601c      	str	r4, [r3, #0]
  hdma->Instance->NDTR = 0U;
 8001a76:	682b      	ldr	r3, [r5, #0]
 8001a78:	605c      	str	r4, [r3, #4]
  hdma->Instance->PAR  = 0U;
 8001a7a:	682b      	ldr	r3, [r5, #0]
 8001a7c:	609c      	str	r4, [r3, #8]
  hdma->Instance->M0AR = 0U;
 8001a7e:	682b      	ldr	r3, [r5, #0]
 8001a80:	60dc      	str	r4, [r3, #12]
  hdma->Instance->M1AR = 0U;
 8001a82:	682b      	ldr	r3, [r5, #0]
 8001a84:	611c      	str	r4, [r3, #16]
  hdma->Instance->FCR  = 0x00000021U;
 8001a86:	682b      	ldr	r3, [r5, #0]
 8001a88:	2221      	movs	r2, #33	; 0x21
 8001a8a:	615a      	str	r2, [r3, #20]
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001a8c:	4628      	mov	r0, r5
 8001a8e:	f7ff ff11 	bl	80018b4 <DMA_CalcBaseAndBitshift>
  hdma->XferCpltCallback = NULL;
 8001a92:	63ec      	str	r4, [r5, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8001a94:	642c      	str	r4, [r5, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8001a96:	646c      	str	r4, [r5, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8001a98:	64ac      	str	r4, [r5, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8001a9a:	64ec      	str	r4, [r5, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8001a9c:	652c      	str	r4, [r5, #80]	; 0x50
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a9e:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8001aa0:	233f      	movs	r3, #63	; 0x3f
 8001aa2:	4093      	lsls	r3, r2
 8001aa4:	6083      	str	r3, [r0, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001aa6:	656c      	str	r4, [r5, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_RESET;
 8001aa8:	f885 4035 	strb.w	r4, [r5, #53]	; 0x35
  __HAL_UNLOCK(hdma);
 8001aac:	f885 4034 	strb.w	r4, [r5, #52]	; 0x34
  return HAL_OK;
 8001ab0:	4620      	mov	r0, r4
}
 8001ab2:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001ab4:	2001      	movs	r0, #1
}
 8001ab6:	4770      	bx	lr

08001ab8 <HAL_DMA_Start_IT>:
{
 8001ab8:	b538      	push	{r3, r4, r5, lr}
 8001aba:	4604      	mov	r4, r0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001abc:	6d85      	ldr	r5, [r0, #88]	; 0x58
  __HAL_LOCK(hdma);
 8001abe:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8001ac2:	2801      	cmp	r0, #1
 8001ac4:	d02b      	beq.n	8001b1e <HAL_DMA_Start_IT+0x66>
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
  if(HAL_DMA_STATE_READY == hdma->State)
 8001acc:	f894 0035 	ldrb.w	r0, [r4, #53]	; 0x35
 8001ad0:	b2c0      	uxtb	r0, r0
 8001ad2:	2801      	cmp	r0, #1
 8001ad4:	d004      	beq.n	8001ae0 <HAL_DMA_Start_IT+0x28>
    __HAL_UNLOCK(hdma);	  
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    status = HAL_BUSY;
 8001adc:	2002      	movs	r0, #2
}
 8001ade:	bd38      	pop	{r3, r4, r5, pc}
    hdma->State = HAL_DMA_STATE_BUSY;
 8001ae0:	2002      	movs	r0, #2
 8001ae2:	f884 0035 	strb.w	r0, [r4, #53]	; 0x35
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001ae6:	2000      	movs	r0, #0
 8001ae8:	6560      	str	r0, [r4, #84]	; 0x54
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001aea:	4620      	mov	r0, r4
 8001aec:	f7ff fecc 	bl	8001888 <DMA_SetConfig>
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001af0:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001af2:	233f      	movs	r3, #63	; 0x3f
 8001af4:	4093      	lsls	r3, r2
 8001af6:	60ab      	str	r3, [r5, #8]
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001af8:	6822      	ldr	r2, [r4, #0]
 8001afa:	6813      	ldr	r3, [r2, #0]
 8001afc:	f043 0316 	orr.w	r3, r3, #22
 8001b00:	6013      	str	r3, [r2, #0]
    if(hdma->XferHalfCpltCallback != NULL)
 8001b02:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b04:	b123      	cbz	r3, 8001b10 <HAL_DMA_Start_IT+0x58>
      hdma->Instance->CR  |= DMA_IT_HT;
 8001b06:	6822      	ldr	r2, [r4, #0]
 8001b08:	6813      	ldr	r3, [r2, #0]
 8001b0a:	f043 0308 	orr.w	r3, r3, #8
 8001b0e:	6013      	str	r3, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8001b10:	6822      	ldr	r2, [r4, #0]
 8001b12:	6813      	ldr	r3, [r2, #0]
 8001b14:	f043 0301 	orr.w	r3, r3, #1
 8001b18:	6013      	str	r3, [r2, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b1a:	2000      	movs	r0, #0
 8001b1c:	e7df      	b.n	8001ade <HAL_DMA_Start_IT+0x26>
  __HAL_LOCK(hdma);
 8001b1e:	2002      	movs	r0, #2
 8001b20:	e7dd      	b.n	8001ade <HAL_DMA_Start_IT+0x26>

08001b22 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001b22:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8001b26:	b2db      	uxtb	r3, r3
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d003      	beq.n	8001b34 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001b2c:	2380      	movs	r3, #128	; 0x80
 8001b2e:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 8001b30:	2001      	movs	r0, #1
 8001b32:	4770      	bx	lr
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b34:	2305      	movs	r3, #5
 8001b36:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8001b3a:	6802      	ldr	r2, [r0, #0]
 8001b3c:	6813      	ldr	r3, [r2, #0]
 8001b3e:	f023 0301 	bic.w	r3, r3, #1
 8001b42:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8001b44:	2000      	movs	r0, #0
}
 8001b46:	4770      	bx	lr

08001b48 <HAL_DMA_IRQHandler>:
{
 8001b48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	9301      	str	r3, [sp, #4]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b52:	4b72      	ldr	r3, [pc, #456]	; (8001d1c <HAL_DMA_IRQHandler+0x1d4>)
 8001b54:	681d      	ldr	r5, [r3, #0]
 8001b56:	4b72      	ldr	r3, [pc, #456]	; (8001d20 <HAL_DMA_IRQHandler+0x1d8>)
 8001b58:	fba3 3505 	umull	r3, r5, r3, r5
 8001b5c:	0aad      	lsrs	r5, r5, #10
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b5e:	6d87      	ldr	r7, [r0, #88]	; 0x58
  tmpisr = regs->ISR;
 8001b60:	683e      	ldr	r6, [r7, #0]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b62:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001b64:	2308      	movs	r3, #8
 8001b66:	4093      	lsls	r3, r2
 8001b68:	4233      	tst	r3, r6
 8001b6a:	d010      	beq.n	8001b8e <HAL_DMA_IRQHandler+0x46>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b6c:	6803      	ldr	r3, [r0, #0]
 8001b6e:	681a      	ldr	r2, [r3, #0]
 8001b70:	f012 0f04 	tst.w	r2, #4
 8001b74:	d00b      	beq.n	8001b8e <HAL_DMA_IRQHandler+0x46>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b76:	681a      	ldr	r2, [r3, #0]
 8001b78:	f022 0204 	bic.w	r2, r2, #4
 8001b7c:	601a      	str	r2, [r3, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b7e:	6dc2      	ldr	r2, [r0, #92]	; 0x5c
 8001b80:	2308      	movs	r3, #8
 8001b82:	4093      	lsls	r3, r2
 8001b84:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b86:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8001b88:	f043 0301 	orr.w	r3, r3, #1
 8001b8c:	6543      	str	r3, [r0, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b8e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001b90:	2301      	movs	r3, #1
 8001b92:	4093      	lsls	r3, r2
 8001b94:	4233      	tst	r3, r6
 8001b96:	d009      	beq.n	8001bac <HAL_DMA_IRQHandler+0x64>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001b98:	6822      	ldr	r2, [r4, #0]
 8001b9a:	6952      	ldr	r2, [r2, #20]
 8001b9c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8001ba0:	d004      	beq.n	8001bac <HAL_DMA_IRQHandler+0x64>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001ba2:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001ba4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001ba6:	f043 0302 	orr.w	r3, r3, #2
 8001baa:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bac:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001bae:	2304      	movs	r3, #4
 8001bb0:	4093      	lsls	r3, r2
 8001bb2:	4233      	tst	r3, r6
 8001bb4:	d009      	beq.n	8001bca <HAL_DMA_IRQHandler+0x82>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001bb6:	6822      	ldr	r2, [r4, #0]
 8001bb8:	6812      	ldr	r2, [r2, #0]
 8001bba:	f012 0f02 	tst.w	r2, #2
 8001bbe:	d004      	beq.n	8001bca <HAL_DMA_IRQHandler+0x82>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bc0:	60bb      	str	r3, [r7, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bc2:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001bc4:	f043 0304 	orr.w	r3, r3, #4
 8001bc8:	6563      	str	r3, [r4, #84]	; 0x54
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001bca:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001bcc:	2310      	movs	r3, #16
 8001bce:	4093      	lsls	r3, r2
 8001bd0:	4233      	tst	r3, r6
 8001bd2:	d024      	beq.n	8001c1e <HAL_DMA_IRQHandler+0xd6>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001bd4:	6822      	ldr	r2, [r4, #0]
 8001bd6:	6812      	ldr	r2, [r2, #0]
 8001bd8:	f012 0f08 	tst.w	r2, #8
 8001bdc:	d01f      	beq.n	8001c1e <HAL_DMA_IRQHandler+0xd6>
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001bde:	60bb      	str	r3, [r7, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001be0:	6823      	ldr	r3, [r4, #0]
 8001be2:	681a      	ldr	r2, [r3, #0]
 8001be4:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8001be8:	d00d      	beq.n	8001c06 <HAL_DMA_IRQHandler+0xbe>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001bf0:	d104      	bne.n	8001bfc <HAL_DMA_IRQHandler+0xb4>
          if(hdma->XferHalfCpltCallback != NULL)
 8001bf2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001bf4:	b19b      	cbz	r3, 8001c1e <HAL_DMA_IRQHandler+0xd6>
            hdma->XferHalfCpltCallback(hdma);
 8001bf6:	4620      	mov	r0, r4
 8001bf8:	4798      	blx	r3
 8001bfa:	e010      	b.n	8001c1e <HAL_DMA_IRQHandler+0xd6>
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001bfc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001bfe:	b173      	cbz	r3, 8001c1e <HAL_DMA_IRQHandler+0xd6>
            hdma->XferM1HalfCpltCallback(hdma);
 8001c00:	4620      	mov	r0, r4
 8001c02:	4798      	blx	r3
 8001c04:	e00b      	b.n	8001c1e <HAL_DMA_IRQHandler+0xd6>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c06:	681a      	ldr	r2, [r3, #0]
 8001c08:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001c0c:	d103      	bne.n	8001c16 <HAL_DMA_IRQHandler+0xce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	f022 0208 	bic.w	r2, r2, #8
 8001c14:	601a      	str	r2, [r3, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 8001c16:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c18:	b10b      	cbz	r3, 8001c1e <HAL_DMA_IRQHandler+0xd6>
          hdma->XferHalfCpltCallback(hdma);
 8001c1a:	4620      	mov	r0, r4
 8001c1c:	4798      	blx	r3
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c1e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001c20:	2320      	movs	r3, #32
 8001c22:	4093      	lsls	r3, r2
 8001c24:	4233      	tst	r3, r6
 8001c26:	d055      	beq.n	8001cd4 <HAL_DMA_IRQHandler+0x18c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001c28:	6822      	ldr	r2, [r4, #0]
 8001c2a:	6812      	ldr	r2, [r2, #0]
 8001c2c:	f012 0f10 	tst.w	r2, #16
 8001c30:	d050      	beq.n	8001cd4 <HAL_DMA_IRQHandler+0x18c>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001c32:	60bb      	str	r3, [r7, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001c34:	f894 3035 	ldrb.w	r3, [r4, #53]	; 0x35
 8001c38:	b2db      	uxtb	r3, r3
 8001c3a:	2b05      	cmp	r3, #5
 8001c3c:	d00e      	beq.n	8001c5c <HAL_DMA_IRQHandler+0x114>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c3e:	6823      	ldr	r3, [r4, #0]
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	f412 2f80 	tst.w	r2, #262144	; 0x40000
 8001c46:	d033      	beq.n	8001cb0 <HAL_DMA_IRQHandler+0x168>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	f413 2f00 	tst.w	r3, #524288	; 0x80000
 8001c4e:	d12a      	bne.n	8001ca6 <HAL_DMA_IRQHandler+0x15e>
          if(hdma->XferM1CpltCallback != NULL)
 8001c50:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d03e      	beq.n	8001cd4 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferM1CpltCallback(hdma);
 8001c56:	4620      	mov	r0, r4
 8001c58:	4798      	blx	r3
 8001c5a:	e03b      	b.n	8001cd4 <HAL_DMA_IRQHandler+0x18c>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001c5c:	6822      	ldr	r2, [r4, #0]
 8001c5e:	6813      	ldr	r3, [r2, #0]
 8001c60:	f023 0316 	bic.w	r3, r3, #22
 8001c64:	6013      	str	r3, [r2, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001c66:	6822      	ldr	r2, [r4, #0]
 8001c68:	6953      	ldr	r3, [r2, #20]
 8001c6a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001c6e:	6153      	str	r3, [r2, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c70:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001c72:	b1a3      	cbz	r3, 8001c9e <HAL_DMA_IRQHandler+0x156>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c74:	6822      	ldr	r2, [r4, #0]
 8001c76:	6813      	ldr	r3, [r2, #0]
 8001c78:	f023 0308 	bic.w	r3, r3, #8
 8001c7c:	6013      	str	r3, [r2, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001c7e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001c80:	233f      	movs	r3, #63	; 0x3f
 8001c82:	4093      	lsls	r3, r2
 8001c84:	60bb      	str	r3, [r7, #8]
        hdma->State = HAL_DMA_STATE_READY;
 8001c86:	2301      	movs	r3, #1
 8001c88:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        __HAL_UNLOCK(hdma);
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferAbortCallback != NULL)
 8001c92:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d03f      	beq.n	8001d18 <HAL_DMA_IRQHandler+0x1d0>
          hdma->XferAbortCallback(hdma);
 8001c98:	4620      	mov	r0, r4
 8001c9a:	4798      	blx	r3
        return;
 8001c9c:	e03c      	b.n	8001d18 <HAL_DMA_IRQHandler+0x1d0>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001c9e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d1e7      	bne.n	8001c74 <HAL_DMA_IRQHandler+0x12c>
 8001ca4:	e7eb      	b.n	8001c7e <HAL_DMA_IRQHandler+0x136>
          if(hdma->XferCpltCallback != NULL)
 8001ca6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001ca8:	b1a3      	cbz	r3, 8001cd4 <HAL_DMA_IRQHandler+0x18c>
            hdma->XferCpltCallback(hdma);
 8001caa:	4620      	mov	r0, r4
 8001cac:	4798      	blx	r3
 8001cae:	e011      	b.n	8001cd4 <HAL_DMA_IRQHandler+0x18c>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001cb0:	681a      	ldr	r2, [r3, #0]
 8001cb2:	f412 7f80 	tst.w	r2, #256	; 0x100
 8001cb6:	d109      	bne.n	8001ccc <HAL_DMA_IRQHandler+0x184>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	f022 0210 	bic.w	r2, r2, #16
 8001cbe:	601a      	str	r2, [r3, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
          __HAL_UNLOCK(hdma);
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        if(hdma->XferCpltCallback != NULL)
 8001ccc:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001cce:	b10b      	cbz	r3, 8001cd4 <HAL_DMA_IRQHandler+0x18c>
          hdma->XferCpltCallback(hdma);
 8001cd0:	4620      	mov	r0, r4
 8001cd2:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001cd4:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001cd6:	b1fb      	cbz	r3, 8001d18 <HAL_DMA_IRQHandler+0x1d0>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001cd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8001cda:	f013 0f01 	tst.w	r3, #1
 8001cde:	d017      	beq.n	8001d10 <HAL_DMA_IRQHandler+0x1c8>
      hdma->State = HAL_DMA_STATE_ABORT;
 8001ce0:	2305      	movs	r3, #5
 8001ce2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8001ce6:	6822      	ldr	r2, [r4, #0]
 8001ce8:	6813      	ldr	r3, [r2, #0]
 8001cea:	f023 0301 	bic.w	r3, r3, #1
 8001cee:	6013      	str	r3, [r2, #0]
        if (++count > timeout)
 8001cf0:	9b01      	ldr	r3, [sp, #4]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	9301      	str	r3, [sp, #4]
 8001cf6:	42ab      	cmp	r3, r5
 8001cf8:	d804      	bhi.n	8001d04 <HAL_DMA_IRQHandler+0x1bc>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001cfa:	6823      	ldr	r3, [r4, #0]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f013 0f01 	tst.w	r3, #1
 8001d02:	d1f5      	bne.n	8001cf0 <HAL_DMA_IRQHandler+0x1a8>
      hdma->State = HAL_DMA_STATE_READY;
 8001d04:	2301      	movs	r3, #1
 8001d06:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      __HAL_UNLOCK(hdma);
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    if(hdma->XferErrorCallback != NULL)
 8001d10:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8001d12:	b10b      	cbz	r3, 8001d18 <HAL_DMA_IRQHandler+0x1d0>
      hdma->XferErrorCallback(hdma);
 8001d14:	4620      	mov	r0, r4
 8001d16:	4798      	blx	r3
}
 8001d18:	b003      	add	sp, #12
 8001d1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001d1c:	20000118 	.word	0x20000118
 8001d20:	1b4e81b5 	.word	0x1b4e81b5

08001d24 <HAL_DMA_GetState>:
  return hdma->State;
 8001d24:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8001d28:	4770      	bx	lr

08001d2a <HAL_DMA_GetError>:
  return hdma->ErrorCode;
 8001d2a:	6d40      	ldr	r0, [r0, #84]	; 0x54
}
 8001d2c:	4770      	bx	lr
	...

08001d30 <HAL_GPIO_Init>:
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d30:	2300      	movs	r3, #0
 8001d32:	2b0f      	cmp	r3, #15
 8001d34:	f200 80cb 	bhi.w	8001ece <HAL_GPIO_Init+0x19e>
{
 8001d38:	b4f0      	push	{r4, r5, r6, r7}
 8001d3a:	b082      	sub	sp, #8
 8001d3c:	e05d      	b.n	8001dfa <HAL_GPIO_Init+0xca>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d3e:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d40:	005f      	lsls	r7, r3, #1
 8001d42:	2403      	movs	r4, #3
 8001d44:	40bc      	lsls	r4, r7
 8001d46:	ea26 0604 	bic.w	r6, r6, r4
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d4a:	68cc      	ldr	r4, [r1, #12]
 8001d4c:	40bc      	lsls	r4, r7
 8001d4e:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = temp;
 8001d50:	6084      	str	r4, [r0, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d52:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d54:	ea26 0602 	bic.w	r6, r6, r2
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d58:	684c      	ldr	r4, [r1, #4]
 8001d5a:	f3c4 1200 	ubfx	r2, r4, #4, #1
 8001d5e:	409a      	lsls	r2, r3
 8001d60:	4332      	orrs	r2, r6
        GPIOx->OTYPER = temp;
 8001d62:	6042      	str	r2, [r0, #4]
 8001d64:	e057      	b.n	8001e16 <HAL_GPIO_Init+0xe6>
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d66:	08dc      	lsrs	r4, r3, #3
 8001d68:	3408      	adds	r4, #8
 8001d6a:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d6e:	f003 0207 	and.w	r2, r3, #7
 8001d72:	0096      	lsls	r6, r2, #2
 8001d74:	220f      	movs	r2, #15
 8001d76:	40b2      	lsls	r2, r6
 8001d78:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d7c:	690a      	ldr	r2, [r1, #16]
 8001d7e:	40b2      	lsls	r2, r6
 8001d80:	433a      	orrs	r2, r7
        GPIOx->AFR[position >> 3U] = temp;
 8001d82:	f840 2024 	str.w	r2, [r0, r4, lsl #2]
 8001d86:	e05a      	b.n	8001e3e <HAL_GPIO_Init+0x10e>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001d88:	2204      	movs	r2, #4
 8001d8a:	e000      	b.n	8001d8e <HAL_GPIO_Init+0x5e>
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	40b2      	lsls	r2, r6
 8001d90:	433a      	orrs	r2, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001d92:	3402      	adds	r4, #2
 8001d94:	4e4e      	ldr	r6, [pc, #312]	; (8001ed0 <HAL_GPIO_Init+0x1a0>)
 8001d96:	f846 2024 	str.w	r2, [r6, r4, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d9a:	4a4e      	ldr	r2, [pc, #312]	; (8001ed4 <HAL_GPIO_Init+0x1a4>)
 8001d9c:	6814      	ldr	r4, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001d9e:	43ea      	mvns	r2, r5
 8001da0:	ea24 0605 	bic.w	r6, r4, r5
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001da4:	684f      	ldr	r7, [r1, #4]
 8001da6:	f417 3f80 	tst.w	r7, #65536	; 0x10000
 8001daa:	d001      	beq.n	8001db0 <HAL_GPIO_Init+0x80>
        {
          temp |= iocurrent;
 8001dac:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->IMR = temp;
 8001db0:	4c48      	ldr	r4, [pc, #288]	; (8001ed4 <HAL_GPIO_Init+0x1a4>)
 8001db2:	6026      	str	r6, [r4, #0]

        temp = EXTI->EMR;
 8001db4:	6864      	ldr	r4, [r4, #4]
        temp &= ~((uint32_t)iocurrent);
 8001db6:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001dba:	684f      	ldr	r7, [r1, #4]
 8001dbc:	f417 3f00 	tst.w	r7, #131072	; 0x20000
 8001dc0:	d001      	beq.n	8001dc6 <HAL_GPIO_Init+0x96>
        {
          temp |= iocurrent;
 8001dc2:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->EMR = temp;
 8001dc6:	4c43      	ldr	r4, [pc, #268]	; (8001ed4 <HAL_GPIO_Init+0x1a4>)
 8001dc8:	6066      	str	r6, [r4, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dca:	68a4      	ldr	r4, [r4, #8]
        temp &= ~((uint32_t)iocurrent);
 8001dcc:	ea02 0604 	and.w	r6, r2, r4
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dd0:	684f      	ldr	r7, [r1, #4]
 8001dd2:	f417 1f80 	tst.w	r7, #1048576	; 0x100000
 8001dd6:	d001      	beq.n	8001ddc <HAL_GPIO_Init+0xac>
        {
          temp |= iocurrent;
 8001dd8:	ea45 0604 	orr.w	r6, r5, r4
        }
        EXTI->RTSR = temp;
 8001ddc:	4c3d      	ldr	r4, [pc, #244]	; (8001ed4 <HAL_GPIO_Init+0x1a4>)
 8001dde:	60a6      	str	r6, [r4, #8]

        temp = EXTI->FTSR;
 8001de0:	68e4      	ldr	r4, [r4, #12]
        temp &= ~((uint32_t)iocurrent);
 8001de2:	4022      	ands	r2, r4
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001de4:	684e      	ldr	r6, [r1, #4]
 8001de6:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
 8001dea:	d001      	beq.n	8001df0 <HAL_GPIO_Init+0xc0>
        {
          temp |= iocurrent;
 8001dec:	ea45 0204 	orr.w	r2, r5, r4
        }
        EXTI->FTSR = temp;
 8001df0:	4c38      	ldr	r4, [pc, #224]	; (8001ed4 <HAL_GPIO_Init+0x1a4>)
 8001df2:	60e2      	str	r2, [r4, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001df4:	3301      	adds	r3, #1
 8001df6:	2b0f      	cmp	r3, #15
 8001df8:	d866      	bhi.n	8001ec8 <HAL_GPIO_Init+0x198>
    ioposition = 0x01U << position;
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	409a      	lsls	r2, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dfe:	680c      	ldr	r4, [r1, #0]
 8001e00:	ea04 0502 	and.w	r5, r4, r2
    if(iocurrent == ioposition)
 8001e04:	ea32 0404 	bics.w	r4, r2, r4
 8001e08:	d1f4      	bne.n	8001df4 <HAL_GPIO_Init+0xc4>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e0a:	684c      	ldr	r4, [r1, #4]
 8001e0c:	f004 0403 	and.w	r4, r4, #3
 8001e10:	3c01      	subs	r4, #1
 8001e12:	2c01      	cmp	r4, #1
 8001e14:	d993      	bls.n	8001d3e <HAL_GPIO_Init+0xe>
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e16:	684a      	ldr	r2, [r1, #4]
 8001e18:	f002 0203 	and.w	r2, r2, #3
 8001e1c:	2a03      	cmp	r2, #3
 8001e1e:	d009      	beq.n	8001e34 <HAL_GPIO_Init+0x104>
        temp = GPIOx->PUPDR;
 8001e20:	68c4      	ldr	r4, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001e22:	005e      	lsls	r6, r3, #1
 8001e24:	2203      	movs	r2, #3
 8001e26:	40b2      	lsls	r2, r6
 8001e28:	ea24 0402 	bic.w	r4, r4, r2
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e2c:	688a      	ldr	r2, [r1, #8]
 8001e2e:	40b2      	lsls	r2, r6
 8001e30:	4322      	orrs	r2, r4
        GPIOx->PUPDR = temp;
 8001e32:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e34:	684a      	ldr	r2, [r1, #4]
 8001e36:	f002 0203 	and.w	r2, r2, #3
 8001e3a:	2a02      	cmp	r2, #2
 8001e3c:	d093      	beq.n	8001d66 <HAL_GPIO_Init+0x36>
      temp = GPIOx->MODER;
 8001e3e:	6804      	ldr	r4, [r0, #0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e40:	005e      	lsls	r6, r3, #1
 8001e42:	2203      	movs	r2, #3
 8001e44:	40b2      	lsls	r2, r6
 8001e46:	ea24 0402 	bic.w	r4, r4, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e4a:	684a      	ldr	r2, [r1, #4]
 8001e4c:	f002 0203 	and.w	r2, r2, #3
 8001e50:	40b2      	lsls	r2, r6
 8001e52:	4322      	orrs	r2, r4
      GPIOx->MODER = temp;
 8001e54:	6002      	str	r2, [r0, #0]
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e56:	684a      	ldr	r2, [r1, #4]
 8001e58:	f412 3f40 	tst.w	r2, #196608	; 0x30000
 8001e5c:	d0ca      	beq.n	8001df4 <HAL_GPIO_Init+0xc4>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e5e:	2200      	movs	r2, #0
 8001e60:	9201      	str	r2, [sp, #4]
 8001e62:	4a1d      	ldr	r2, [pc, #116]	; (8001ed8 <HAL_GPIO_Init+0x1a8>)
 8001e64:	6c54      	ldr	r4, [r2, #68]	; 0x44
 8001e66:	f444 4480 	orr.w	r4, r4, #16384	; 0x4000
 8001e6a:	6454      	str	r4, [r2, #68]	; 0x44
 8001e6c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001e6e:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001e72:	9201      	str	r2, [sp, #4]
 8001e74:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001e76:	089c      	lsrs	r4, r3, #2
 8001e78:	1ca6      	adds	r6, r4, #2
 8001e7a:	4a15      	ldr	r2, [pc, #84]	; (8001ed0 <HAL_GPIO_Init+0x1a0>)
 8001e7c:	f852 7026 	ldr.w	r7, [r2, r6, lsl #2]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e80:	f003 0203 	and.w	r2, r3, #3
 8001e84:	0096      	lsls	r6, r2, #2
 8001e86:	220f      	movs	r2, #15
 8001e88:	40b2      	lsls	r2, r6
 8001e8a:	ea27 0702 	bic.w	r7, r7, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001e8e:	4a13      	ldr	r2, [pc, #76]	; (8001edc <HAL_GPIO_Init+0x1ac>)
 8001e90:	4290      	cmp	r0, r2
 8001e92:	f43f af7b 	beq.w	8001d8c <HAL_GPIO_Init+0x5c>
 8001e96:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001e9a:	4290      	cmp	r0, r2
 8001e9c:	d00e      	beq.n	8001ebc <HAL_GPIO_Init+0x18c>
 8001e9e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001ea2:	4290      	cmp	r0, r2
 8001ea4:	d00c      	beq.n	8001ec0 <HAL_GPIO_Init+0x190>
 8001ea6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eaa:	4290      	cmp	r0, r2
 8001eac:	d00a      	beq.n	8001ec4 <HAL_GPIO_Init+0x194>
 8001eae:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001eb2:	4290      	cmp	r0, r2
 8001eb4:	f43f af68 	beq.w	8001d88 <HAL_GPIO_Init+0x58>
 8001eb8:	2207      	movs	r2, #7
 8001eba:	e768      	b.n	8001d8e <HAL_GPIO_Init+0x5e>
 8001ebc:	2201      	movs	r2, #1
 8001ebe:	e766      	b.n	8001d8e <HAL_GPIO_Init+0x5e>
 8001ec0:	2202      	movs	r2, #2
 8001ec2:	e764      	b.n	8001d8e <HAL_GPIO_Init+0x5e>
 8001ec4:	2203      	movs	r2, #3
 8001ec6:	e762      	b.n	8001d8e <HAL_GPIO_Init+0x5e>
      }
    }
  }
}
 8001ec8:	b002      	add	sp, #8
 8001eca:	bcf0      	pop	{r4, r5, r6, r7}
 8001ecc:	4770      	bx	lr
 8001ece:	4770      	bx	lr
 8001ed0:	40013800 	.word	0x40013800
 8001ed4:	40013c00 	.word	0x40013c00
 8001ed8:	40023800 	.word	0x40023800
 8001edc:	40020000 	.word	0x40020000

08001ee0 <HAL_GPIO_DeInit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	2b0f      	cmp	r3, #15
 8001ee4:	d87c      	bhi.n	8001fe0 <HAL_GPIO_DeInit+0x100>
{
 8001ee6:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ee8:	e02d      	b.n	8001f46 <HAL_GPIO_DeInit+0x66>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001eea:	2604      	movs	r6, #4
 8001eec:	e000      	b.n	8001ef0 <HAL_GPIO_DeInit+0x10>
 8001eee:	2600      	movs	r6, #0
 8001ef0:	fa06 f404 	lsl.w	r4, r6, r4
 8001ef4:	42ac      	cmp	r4, r5
 8001ef6:	d057      	beq.n	8001fa8 <HAL_GPIO_DeInit+0xc8>
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001ef8:	6805      	ldr	r5, [r0, #0]
 8001efa:	005c      	lsls	r4, r3, #1
 8001efc:	2603      	movs	r6, #3
 8001efe:	fa06 f404 	lsl.w	r4, r6, r4
 8001f02:	ea25 0504 	bic.w	r5, r5, r4
 8001f06:	6005      	str	r5, [r0, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f08:	fa23 f506 	lsr.w	r5, r3, r6
 8001f0c:	3508      	adds	r5, #8
 8001f0e:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 8001f12:	f003 0707 	and.w	r7, r3, #7
 8001f16:	ea4f 0c87 	mov.w	ip, r7, lsl #2
 8001f1a:	270f      	movs	r7, #15
 8001f1c:	fa07 f70c 	lsl.w	r7, r7, ip
 8001f20:	ea26 0607 	bic.w	r6, r6, r7
 8001f24:	f840 6025 	str.w	r6, [r0, r5, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f28:	68c5      	ldr	r5, [r0, #12]
 8001f2a:	ea25 0504 	bic.w	r5, r5, r4
 8001f2e:	60c5      	str	r5, [r0, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001f30:	6845      	ldr	r5, [r0, #4]
 8001f32:	ea25 0202 	bic.w	r2, r5, r2
 8001f36:	6042      	str	r2, [r0, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001f38:	6882      	ldr	r2, [r0, #8]
 8001f3a:	ea22 0404 	bic.w	r4, r2, r4
 8001f3e:	6084      	str	r4, [r0, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f40:	3301      	adds	r3, #1
 8001f42:	2b0f      	cmp	r3, #15
 8001f44:	d84b      	bhi.n	8001fde <HAL_GPIO_DeInit+0xfe>
    ioposition = 0x01U << position;
 8001f46:	2201      	movs	r2, #1
 8001f48:	409a      	lsls	r2, r3
    iocurrent = (GPIO_Pin) & ioposition;
 8001f4a:	ea02 0701 	and.w	r7, r2, r1
    if(iocurrent == ioposition)
 8001f4e:	ea32 0401 	bics.w	r4, r2, r1
 8001f52:	d1f5      	bne.n	8001f40 <HAL_GPIO_DeInit+0x60>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001f54:	ea4f 0c93 	mov.w	ip, r3, lsr #2
 8001f58:	f10c 0502 	add.w	r5, ip, #2
 8001f5c:	4c21      	ldr	r4, [pc, #132]	; (8001fe4 <HAL_GPIO_DeInit+0x104>)
 8001f5e:	f854 5025 	ldr.w	r5, [r4, r5, lsl #2]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001f62:	f003 0403 	and.w	r4, r3, #3
 8001f66:	00a4      	lsls	r4, r4, #2
 8001f68:	260f      	movs	r6, #15
 8001f6a:	fa06 fe04 	lsl.w	lr, r6, r4
 8001f6e:	ea0e 0505 	and.w	r5, lr, r5
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001f72:	4e1d      	ldr	r6, [pc, #116]	; (8001fe8 <HAL_GPIO_DeInit+0x108>)
 8001f74:	42b0      	cmp	r0, r6
 8001f76:	d0ba      	beq.n	8001eee <HAL_GPIO_DeInit+0xe>
 8001f78:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f7c:	42b0      	cmp	r0, r6
 8001f7e:	d00d      	beq.n	8001f9c <HAL_GPIO_DeInit+0xbc>
 8001f80:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f84:	42b0      	cmp	r0, r6
 8001f86:	d00b      	beq.n	8001fa0 <HAL_GPIO_DeInit+0xc0>
 8001f88:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f8c:	42b0      	cmp	r0, r6
 8001f8e:	d009      	beq.n	8001fa4 <HAL_GPIO_DeInit+0xc4>
 8001f90:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8001f94:	42b0      	cmp	r0, r6
 8001f96:	d0a8      	beq.n	8001eea <HAL_GPIO_DeInit+0xa>
 8001f98:	2607      	movs	r6, #7
 8001f9a:	e7a9      	b.n	8001ef0 <HAL_GPIO_DeInit+0x10>
 8001f9c:	2601      	movs	r6, #1
 8001f9e:	e7a7      	b.n	8001ef0 <HAL_GPIO_DeInit+0x10>
 8001fa0:	2602      	movs	r6, #2
 8001fa2:	e7a5      	b.n	8001ef0 <HAL_GPIO_DeInit+0x10>
 8001fa4:	2603      	movs	r6, #3
 8001fa6:	e7a3      	b.n	8001ef0 <HAL_GPIO_DeInit+0x10>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001fa8:	4c10      	ldr	r4, [pc, #64]	; (8001fec <HAL_GPIO_DeInit+0x10c>)
 8001faa:	6825      	ldr	r5, [r4, #0]
 8001fac:	ea25 0507 	bic.w	r5, r5, r7
 8001fb0:	6025      	str	r5, [r4, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001fb2:	6865      	ldr	r5, [r4, #4]
 8001fb4:	ea25 0507 	bic.w	r5, r5, r7
 8001fb8:	6065      	str	r5, [r4, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001fba:	68a5      	ldr	r5, [r4, #8]
 8001fbc:	ea25 0507 	bic.w	r5, r5, r7
 8001fc0:	60a5      	str	r5, [r4, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001fc2:	68e5      	ldr	r5, [r4, #12]
 8001fc4:	ea25 0707 	bic.w	r7, r5, r7
 8001fc8:	60e7      	str	r7, [r4, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001fca:	4d06      	ldr	r5, [pc, #24]	; (8001fe4 <HAL_GPIO_DeInit+0x104>)
 8001fcc:	f10c 0402 	add.w	r4, ip, #2
 8001fd0:	f855 6024 	ldr.w	r6, [r5, r4, lsl #2]
 8001fd4:	ea26 060e 	bic.w	r6, r6, lr
 8001fd8:	f845 6024 	str.w	r6, [r5, r4, lsl #2]
 8001fdc:	e78c      	b.n	8001ef8 <HAL_GPIO_DeInit+0x18>
    }
  }
}
 8001fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fe0:	4770      	bx	lr
 8001fe2:	bf00      	nop
 8001fe4:	40013800 	.word	0x40013800
 8001fe8:	40020000 	.word	0x40020000
 8001fec:	40013c00 	.word	0x40013c00

08001ff0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001ff0:	6903      	ldr	r3, [r0, #16]
 8001ff2:	4219      	tst	r1, r3
 8001ff4:	d001      	beq.n	8001ffa <HAL_GPIO_ReadPin+0xa>
  {
    bitstatus = GPIO_PIN_SET;
 8001ff6:	2001      	movs	r0, #1
 8001ff8:	4770      	bx	lr
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001ffa:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8001ffc:	4770      	bx	lr

08001ffe <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001ffe:	b10a      	cbz	r2, 8002004 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002000:	6181      	str	r1, [r0, #24]
 8002002:	4770      	bx	lr
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002004:	0409      	lsls	r1, r1, #16
 8002006:	6181      	str	r1, [r0, #24]
  }
}
 8002008:	4770      	bx	lr

0800200a <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800200a:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800200c:	ea01 0203 	and.w	r2, r1, r3
 8002010:	ea21 0103 	bic.w	r1, r1, r3
 8002014:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002018:	6181      	str	r1, [r0, #24]
}
 800201a:	4770      	bx	lr

0800201c <HAL_GPIO_EXTI_Callback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800201c:	4770      	bx	lr
	...

08002020 <HAL_GPIO_EXTI_IRQHandler>:
{
 8002020:	b508      	push	{r3, lr}
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002022:	4b05      	ldr	r3, [pc, #20]	; (8002038 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 8002024:	695b      	ldr	r3, [r3, #20]
 8002026:	4203      	tst	r3, r0
 8002028:	d100      	bne.n	800202c <HAL_GPIO_EXTI_IRQHandler+0xc>
}
 800202a:	bd08      	pop	{r3, pc}
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800202c:	4b02      	ldr	r3, [pc, #8]	; (8002038 <HAL_GPIO_EXTI_IRQHandler+0x18>)
 800202e:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002030:	f7ff fff4 	bl	800201c <HAL_GPIO_EXTI_Callback>
}
 8002034:	e7f9      	b.n	800202a <HAL_GPIO_EXTI_IRQHandler+0xa>
 8002036:	bf00      	nop
 8002038:	40013c00 	.word	0x40013c00

0800203c <I2C_Master_SB>:
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800203c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b40      	cmp	r3, #64	; 0x40
 8002044:	d010      	beq.n	8002068 <I2C_Master_SB+0x2c>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
    }
  }
  else
  {
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002046:	6903      	ldr	r3, [r0, #16]
 8002048:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800204c:	d01b      	beq.n	8002086 <I2C_Master_SB+0x4a>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
      }
    }
    else
    {
      if (hi2c->EventCount == 0U)
 800204e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002050:	2b00      	cmp	r3, #0
 8002052:	d139      	bne.n	80020c8 <I2C_Master_SB+0x8c>
      {
        /* Send header of slave address */
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002054:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002056:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 800205a:	6802      	ldr	r2, [r0, #0]
 800205c:	f003 0306 	and.w	r3, r3, #6
 8002060:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8002064:	6113      	str	r3, [r2, #16]
 8002066:	4770      	bx	lr
    if (hi2c->EventCount == 0U)
 8002068:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800206a:	b92b      	cbnz	r3, 8002078 <I2C_Master_SB+0x3c>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800206c:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800206e:	6802      	ldr	r2, [r0, #0]
 8002070:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8002074:	6113      	str	r3, [r2, #16]
 8002076:	4770      	bx	lr
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002078:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800207a:	6802      	ldr	r2, [r0, #0]
 800207c:	f043 0301 	orr.w	r3, r3, #1
 8002080:	b2db      	uxtb	r3, r3
 8002082:	6113      	str	r3, [r2, #16]
 8002084:	4770      	bx	lr
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002086:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800208a:	b2db      	uxtb	r3, r3
 800208c:	2b21      	cmp	r3, #33	; 0x21
 800208e:	d00f      	beq.n	80020b0 <I2C_Master_SB+0x74>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002090:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002092:	6802      	ldr	r2, [r0, #0]
 8002094:	f043 0301 	orr.w	r3, r3, #1
 8002098:	b2db      	uxtb	r3, r3
 800209a:	6113      	str	r3, [r2, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800209c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800209e:	b16b      	cbz	r3, 80020bc <I2C_Master_SB+0x80>
 80020a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020a2:	b15b      	cbz	r3, 80020bc <I2C_Master_SB+0x80>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80020a4:	6802      	ldr	r2, [r0, #0]
 80020a6:	6853      	ldr	r3, [r2, #4]
 80020a8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020ac:	6053      	str	r3, [r2, #4]
 80020ae:	4770      	bx	lr
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80020b0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80020b2:	6802      	ldr	r2, [r0, #0]
 80020b4:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 80020b8:	6113      	str	r3, [r2, #16]
 80020ba:	e7ef      	b.n	800209c <I2C_Master_SB+0x60>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80020bc:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80020be:	b133      	cbz	r3, 80020ce <I2C_Master_SB+0x92>
 80020c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1ee      	bne.n	80020a4 <I2C_Master_SB+0x68>
 80020c6:	e002      	b.n	80020ce <I2C_Master_SB+0x92>
      }
      else if (hi2c->EventCount == 1U)
 80020c8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80020ca:	2b01      	cmp	r3, #1
 80020cc:	d000      	beq.n	80020d0 <I2C_Master_SB+0x94>
      {
        /* Do nothing */
      }
    }
  }
}
 80020ce:	4770      	bx	lr
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80020d0:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80020d2:	f3c3 13c8 	ubfx	r3, r3, #7, #9
 80020d6:	6802      	ldr	r2, [r0, #0]
 80020d8:	f003 0306 	and.w	r3, r3, #6
 80020dc:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
 80020e0:	6113      	str	r3, [r2, #16]
}
 80020e2:	e7f4      	b.n	80020ce <I2C_Master_SB+0x92>

080020e4 <I2C_Master_ADD10>:
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80020e4:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80020e6:	6802      	ldr	r2, [r0, #0]
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	6113      	str	r3, [r2, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80020ec:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80020ee:	b13b      	cbz	r3, 8002100 <I2C_Master_ADD10+0x1c>
 80020f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80020f2:	b12b      	cbz	r3, 8002100 <I2C_Master_ADD10+0x1c>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80020f4:	6802      	ldr	r2, [r0, #0]
 80020f6:	6853      	ldr	r3, [r2, #4]
 80020f8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80020fc:	6053      	str	r3, [r2, #4]
  }
}
 80020fe:	4770      	bx	lr
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002100:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0fb      	beq.n	80020fe <I2C_Master_ADD10+0x1a>
 8002106:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002108:	2b00      	cmp	r3, #0
 800210a:	d1f3      	bne.n	80020f4 <I2C_Master_ADD10+0x10>
 800210c:	e7f7      	b.n	80020fe <I2C_Master_ADD10+0x1a>

0800210e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800210e:	b410      	push	{r4}
 8002110:	b08b      	sub	sp, #44	; 0x2c
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002112:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002116:	b2da      	uxtb	r2, r3
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002118:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 800211a:	6b04      	ldr	r4, [r0, #48]	; 0x30

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800211c:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002120:	b2db      	uxtb	r3, r3
 8002122:	2b22      	cmp	r3, #34	; 0x22
 8002124:	d00b      	beq.n	800213e <I2C_Master_ADDR+0x30>
    }
  }
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002126:	2300      	movs	r3, #0
 8002128:	9309      	str	r3, [sp, #36]	; 0x24
 800212a:	6803      	ldr	r3, [r0, #0]
 800212c:	695a      	ldr	r2, [r3, #20]
 800212e:	9209      	str	r2, [sp, #36]	; 0x24
 8002130:	699b      	ldr	r3, [r3, #24]
 8002132:	9309      	str	r3, [sp, #36]	; 0x24
 8002134:	9b09      	ldr	r3, [sp, #36]	; 0x24
  }
}
 8002136:	b00b      	add	sp, #44	; 0x2c
 8002138:	f85d 4b04 	ldr.w	r4, [sp], #4
 800213c:	4770      	bx	lr
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800213e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002140:	b90b      	cbnz	r3, 8002146 <I2C_Master_ADDR+0x38>
 8002142:	2a40      	cmp	r2, #64	; 0x40
 8002144:	d017      	beq.n	8002176 <I2C_Master_ADDR+0x68>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002146:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002148:	b91b      	cbnz	r3, 8002152 <I2C_Master_ADDR+0x44>
 800214a:	6903      	ldr	r3, [r0, #16]
 800214c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002150:	d019      	beq.n	8002186 <I2C_Master_ADDR+0x78>
      if (hi2c->XferCount == 0U)
 8002152:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002154:	b29b      	uxth	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d125      	bne.n	80021a6 <I2C_Master_ADDR+0x98>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800215a:	9302      	str	r3, [sp, #8]
 800215c:	6803      	ldr	r3, [r0, #0]
 800215e:	695a      	ldr	r2, [r3, #20]
 8002160:	9202      	str	r2, [sp, #8]
 8002162:	699a      	ldr	r2, [r3, #24]
 8002164:	9202      	str	r2, [sp, #8]
 8002166:	9a02      	ldr	r2, [sp, #8]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800216e:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8002170:	2300      	movs	r3, #0
 8002172:	6503      	str	r3, [r0, #80]	; 0x50
 8002174:	e7df      	b.n	8002136 <I2C_Master_ADDR+0x28>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002176:	9300      	str	r3, [sp, #0]
 8002178:	6803      	ldr	r3, [r0, #0]
 800217a:	695a      	ldr	r2, [r3, #20]
 800217c:	9200      	str	r2, [sp, #0]
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	9b00      	ldr	r3, [sp, #0]
 8002184:	e7d7      	b.n	8002136 <I2C_Master_ADDR+0x28>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002186:	2300      	movs	r3, #0
 8002188:	9301      	str	r3, [sp, #4]
 800218a:	6803      	ldr	r3, [r0, #0]
 800218c:	695a      	ldr	r2, [r3, #20]
 800218e:	9201      	str	r2, [sp, #4]
 8002190:	699a      	ldr	r2, [r3, #24]
 8002192:	9201      	str	r2, [sp, #4]
 8002194:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800219c:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 800219e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80021a0:	3301      	adds	r3, #1
 80021a2:	6503      	str	r3, [r0, #80]	; 0x50
 80021a4:	e7c7      	b.n	8002136 <I2C_Master_ADDR+0x28>
      else if (hi2c->XferCount == 1U)
 80021a6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80021a8:	b29b      	uxth	r3, r3
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d025      	beq.n	80021fa <I2C_Master_ADDR+0xec>
      else if (hi2c->XferCount == 2U)
 80021ae:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 80021b0:	b29b      	uxth	r3, r3
 80021b2:	2b02      	cmp	r3, #2
 80021b4:	d07b      	beq.n	80022ae <I2C_Master_ADDR+0x1a0>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80021b6:	6802      	ldr	r2, [r0, #0]
 80021b8:	6813      	ldr	r3, [r2, #0]
 80021ba:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80021be:	6013      	str	r3, [r2, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80021c0:	6803      	ldr	r3, [r0, #0]
 80021c2:	685a      	ldr	r2, [r3, #4]
 80021c4:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80021c8:	d00e      	beq.n	80021e8 <I2C_Master_ADDR+0xda>
 80021ca:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80021ce:	d007      	beq.n	80021e0 <I2C_Master_ADDR+0xd2>
 80021d0:	2901      	cmp	r1, #1
 80021d2:	d005      	beq.n	80021e0 <I2C_Master_ADDR+0xd2>
 80021d4:	2908      	cmp	r1, #8
 80021d6:	d003      	beq.n	80021e0 <I2C_Master_ADDR+0xd2>
 80021d8:	2910      	cmp	r1, #16
 80021da:	d001      	beq.n	80021e0 <I2C_Master_ADDR+0xd2>
 80021dc:	2920      	cmp	r1, #32
 80021de:	d103      	bne.n	80021e8 <I2C_Master_ADDR+0xda>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80021e0:	685a      	ldr	r2, [r3, #4]
 80021e2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80021e6:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021e8:	2300      	movs	r3, #0
 80021ea:	9308      	str	r3, [sp, #32]
 80021ec:	6803      	ldr	r3, [r0, #0]
 80021ee:	695a      	ldr	r2, [r3, #20]
 80021f0:	9208      	str	r2, [sp, #32]
 80021f2:	699b      	ldr	r3, [r3, #24]
 80021f4:	9308      	str	r3, [sp, #32]
 80021f6:	9b08      	ldr	r3, [sp, #32]
 80021f8:	e7ba      	b.n	8002170 <I2C_Master_ADDR+0x62>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80021fa:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80021fe:	d011      	beq.n	8002224 <I2C_Master_ADDR+0x116>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8002200:	2908      	cmp	r1, #8
 8002202:	d034      	beq.n	800226e <I2C_Master_ADDR+0x160>
 8002204:	2920      	cmp	r1, #32
 8002206:	d032      	beq.n	800226e <I2C_Master_ADDR+0x160>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8002208:	2c12      	cmp	r4, #18
 800220a:	d02e      	beq.n	800226a <I2C_Master_ADDR+0x15c>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800220c:	2904      	cmp	r1, #4
 800220e:	d040      	beq.n	8002292 <I2C_Master_ADDR+0x184>
 8002210:	2902      	cmp	r1, #2
 8002212:	d03e      	beq.n	8002292 <I2C_Master_ADDR+0x184>
 8002214:	2910      	cmp	r1, #16
 8002216:	d03c      	beq.n	8002292 <I2C_Master_ADDR+0x184>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002218:	6802      	ldr	r2, [r0, #0]
 800221a:	6813      	ldr	r3, [r2, #0]
 800221c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002220:	6013      	str	r3, [r2, #0]
 8002222:	e03b      	b.n	800229c <I2C_Master_ADDR+0x18e>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002224:	6802      	ldr	r2, [r0, #0]
 8002226:	6813      	ldr	r3, [r2, #0]
 8002228:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800222c:	6013      	str	r3, [r2, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800222e:	6803      	ldr	r3, [r0, #0]
 8002230:	685a      	ldr	r2, [r3, #4]
 8002232:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8002236:	d00c      	beq.n	8002252 <I2C_Master_ADDR+0x144>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800223e:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002240:	2300      	movs	r3, #0
 8002242:	9303      	str	r3, [sp, #12]
 8002244:	6803      	ldr	r3, [r0, #0]
 8002246:	695a      	ldr	r2, [r3, #20]
 8002248:	9203      	str	r2, [sp, #12]
 800224a:	699b      	ldr	r3, [r3, #24]
 800224c:	9303      	str	r3, [sp, #12]
 800224e:	9b03      	ldr	r3, [sp, #12]
 8002250:	e78e      	b.n	8002170 <I2C_Master_ADDR+0x62>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002252:	2200      	movs	r2, #0
 8002254:	9204      	str	r2, [sp, #16]
 8002256:	695a      	ldr	r2, [r3, #20]
 8002258:	9204      	str	r2, [sp, #16]
 800225a:	699a      	ldr	r2, [r3, #24]
 800225c:	9204      	str	r2, [sp, #16]
 800225e:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	e782      	b.n	8002170 <I2C_Master_ADDR+0x62>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800226a:	2901      	cmp	r1, #1
 800226c:	d0ce      	beq.n	800220c <I2C_Master_ADDR+0xfe>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800226e:	6802      	ldr	r2, [r0, #0]
 8002270:	6813      	ldr	r3, [r2, #0]
 8002272:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002276:	6013      	str	r3, [r2, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002278:	2300      	movs	r3, #0
 800227a:	9306      	str	r3, [sp, #24]
 800227c:	6803      	ldr	r3, [r0, #0]
 800227e:	695a      	ldr	r2, [r3, #20]
 8002280:	9206      	str	r2, [sp, #24]
 8002282:	699a      	ldr	r2, [r3, #24]
 8002284:	9206      	str	r2, [sp, #24]
 8002286:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002288:	681a      	ldr	r2, [r3, #0]
 800228a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800228e:	601a      	str	r2, [r3, #0]
 8002290:	e76e      	b.n	8002170 <I2C_Master_ADDR+0x62>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002292:	6802      	ldr	r2, [r0, #0]
 8002294:	6813      	ldr	r3, [r2, #0]
 8002296:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800229a:	6013      	str	r3, [r2, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800229c:	2300      	movs	r3, #0
 800229e:	9305      	str	r3, [sp, #20]
 80022a0:	6803      	ldr	r3, [r0, #0]
 80022a2:	695a      	ldr	r2, [r3, #20]
 80022a4:	9205      	str	r2, [sp, #20]
 80022a6:	699b      	ldr	r3, [r3, #24]
 80022a8:	9305      	str	r3, [sp, #20]
 80022aa:	9b05      	ldr	r3, [sp, #20]
 80022ac:	e760      	b.n	8002170 <I2C_Master_ADDR+0x62>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80022ae:	2904      	cmp	r1, #4
 80022b0:	d00e      	beq.n	80022d0 <I2C_Master_ADDR+0x1c2>
 80022b2:	2902      	cmp	r1, #2
 80022b4:	d00c      	beq.n	80022d0 <I2C_Master_ADDR+0x1c2>
 80022b6:	2910      	cmp	r1, #16
 80022b8:	d00a      	beq.n	80022d0 <I2C_Master_ADDR+0x1c2>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022ba:	6802      	ldr	r2, [r0, #0]
 80022bc:	6813      	ldr	r3, [r2, #0]
 80022be:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80022c2:	6013      	str	r3, [r2, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022c4:	6802      	ldr	r2, [r0, #0]
 80022c6:	6813      	ldr	r3, [r2, #0]
 80022c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022cc:	6013      	str	r3, [r2, #0]
 80022ce:	e004      	b.n	80022da <I2C_Master_ADDR+0x1cc>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022d0:	6802      	ldr	r2, [r0, #0]
 80022d2:	6813      	ldr	r3, [r2, #0]
 80022d4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80022d8:	6013      	str	r3, [r2, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80022da:	6803      	ldr	r3, [r0, #0]
 80022dc:	685a      	ldr	r2, [r3, #4]
 80022de:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80022e2:	d00e      	beq.n	8002302 <I2C_Master_ADDR+0x1f4>
 80022e4:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 80022e8:	d007      	beq.n	80022fa <I2C_Master_ADDR+0x1ec>
 80022ea:	2901      	cmp	r1, #1
 80022ec:	d005      	beq.n	80022fa <I2C_Master_ADDR+0x1ec>
 80022ee:	2908      	cmp	r1, #8
 80022f0:	d003      	beq.n	80022fa <I2C_Master_ADDR+0x1ec>
 80022f2:	2910      	cmp	r1, #16
 80022f4:	d001      	beq.n	80022fa <I2C_Master_ADDR+0x1ec>
 80022f6:	2920      	cmp	r1, #32
 80022f8:	d103      	bne.n	8002302 <I2C_Master_ADDR+0x1f4>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002300:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002302:	2300      	movs	r3, #0
 8002304:	9307      	str	r3, [sp, #28]
 8002306:	6803      	ldr	r3, [r0, #0]
 8002308:	695a      	ldr	r2, [r3, #20]
 800230a:	9207      	str	r2, [sp, #28]
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	9307      	str	r3, [sp, #28]
 8002310:	9b07      	ldr	r3, [sp, #28]
 8002312:	e72d      	b.n	8002170 <I2C_Master_ADDR+0x62>

08002314 <I2C_SlaveTransmit_BTF>:
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
  if (hi2c->XferCount != 0U)
 8002314:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002316:	b29b      	uxth	r3, r3
 8002318:	b15b      	cbz	r3, 8002332 <I2C_SlaveTransmit_BTF+0x1e>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800231a:	6a42      	ldr	r2, [r0, #36]	; 0x24
 800231c:	6803      	ldr	r3, [r0, #0]
 800231e:	7812      	ldrb	r2, [r2, #0]
 8002320:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002322:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002324:	3301      	adds	r3, #1
 8002326:	6243      	str	r3, [r0, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002328:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800232a:	b29b      	uxth	r3, r3
 800232c:	3b01      	subs	r3, #1
 800232e:	b29b      	uxth	r3, r3
 8002330:	8543      	strh	r3, [r0, #42]	; 0x2a
  }
}
 8002332:	4770      	bx	lr

08002334 <I2C_SlaveReceive_BTF>:
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
  if (hi2c->XferCount != 0U)
 8002334:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002336:	b29b      	uxth	r3, r3
 8002338:	b15b      	cbz	r3, 8002352 <I2C_SlaveReceive_BTF+0x1e>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800233a:	6803      	ldr	r3, [r0, #0]
 800233c:	691a      	ldr	r2, [r3, #16]
 800233e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002340:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002342:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002344:	3301      	adds	r3, #1
 8002346:	6243      	str	r3, [r0, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002348:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 800234a:	b29b      	uxth	r3, r3
 800234c:	3b01      	subs	r3, #1
 800234e:	b29b      	uxth	r3, r3
 8002350:	8543      	strh	r3, [r0, #42]	; 0x2a
  }
}
 8002352:	4770      	bx	lr

08002354 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8002354:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8002356:	2300      	movs	r3, #0
 8002358:	9301      	str	r3, [sp, #4]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 800235a:	4b0e      	ldr	r3, [pc, #56]	; (8002394 <I2C_WaitOnSTOPRequestThroughIT+0x40>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	08db      	lsrs	r3, r3, #3
 8002360:	4a0d      	ldr	r2, [pc, #52]	; (8002398 <I2C_WaitOnSTOPRequestThroughIT+0x44>)
 8002362:	fba2 2303 	umull	r2, r3, r2, r3
 8002366:	0a1b      	lsrs	r3, r3, #8
 8002368:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800236c:	9301      	str	r3, [sp, #4]
  do
  {
    count--;
 800236e:	9b01      	ldr	r3, [sp, #4]
 8002370:	3b01      	subs	r3, #1
 8002372:	9301      	str	r3, [sp, #4]
    if (count == 0U)
 8002374:	9b01      	ldr	r3, [sp, #4]
 8002376:	b133      	cbz	r3, 8002386 <I2C_WaitOnSTOPRequestThroughIT+0x32>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;

      return HAL_ERROR;
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8002378:	6803      	ldr	r3, [r0, #0]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002380:	d1f5      	bne.n	800236e <I2C_WaitOnSTOPRequestThroughIT+0x1a>

  return HAL_OK;
 8002382:	2000      	movs	r0, #0
 8002384:	e004      	b.n	8002390 <I2C_WaitOnSTOPRequestThroughIT+0x3c>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002386:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8002388:	f043 0320 	orr.w	r3, r3, #32
 800238c:	6403      	str	r3, [r0, #64]	; 0x40
      return HAL_ERROR;
 800238e:	2001      	movs	r0, #1
}
 8002390:	b002      	add	sp, #8
 8002392:	4770      	bx	lr
 8002394:	20000118 	.word	0x20000118
 8002398:	14f8b589 	.word	0x14f8b589

0800239c <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800239c:	6803      	ldr	r3, [r0, #0]
 800239e:	695a      	ldr	r2, [r3, #20]
 80023a0:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80023a4:	d101      	bne.n	80023aa <I2C_IsAcknowledgeFailed+0xe>
    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);

    return HAL_ERROR;
  }
  return HAL_OK;
 80023a6:	2000      	movs	r0, #0
}
 80023a8:	4770      	bx	lr
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80023aa:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80023ae:	615a      	str	r2, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80023b0:	2300      	movs	r3, #0
 80023b2:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80023b4:	2220      	movs	r2, #32
 80023b6:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023ba:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80023be:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80023c0:	f042 0204 	orr.w	r2, r2, #4
 80023c4:	6402      	str	r2, [r0, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 80023c6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    return HAL_ERROR;
 80023ca:	2001      	movs	r0, #1
 80023cc:	4770      	bx	lr

080023ce <I2C_ConvertOtherXferOptions>:
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80023ce:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80023d0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80023d4:	d004      	beq.n	80023e0 <I2C_ConvertOtherXferOptions+0x12>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80023d6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80023d8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80023dc:	d003      	beq.n	80023e6 <I2C_ConvertOtherXferOptions+0x18>
  }
  else
  {
    /* Nothing to do */
  }
}
 80023de:	4770      	bx	lr
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80023e0:	2301      	movs	r3, #1
 80023e2:	62c3      	str	r3, [r0, #44]	; 0x2c
 80023e4:	4770      	bx	lr
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80023e6:	2308      	movs	r3, #8
 80023e8:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 80023ea:	e7f8      	b.n	80023de <I2C_ConvertOtherXferOptions+0x10>

080023ec <I2C_WaitOnFlagUntilTimeout>:
{
 80023ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80023f0:	4607      	mov	r7, r0
 80023f2:	460d      	mov	r5, r1
 80023f4:	4690      	mov	r8, r2
 80023f6:	461e      	mov	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80023f8:	e022      	b.n	8002440 <I2C_WaitOnFlagUntilTimeout+0x54>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023fa:	f7fe fedb 	bl	80011b4 <HAL_GetTick>
 80023fe:	9b06      	ldr	r3, [sp, #24]
 8002400:	1ac0      	subs	r0, r0, r3
 8002402:	42b0      	cmp	r0, r6
 8002404:	d800      	bhi.n	8002408 <I2C_WaitOnFlagUntilTimeout+0x1c>
 8002406:	b9de      	cbnz	r6, 8002440 <I2C_WaitOnFlagUntilTimeout+0x54>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002408:	2300      	movs	r3, #0
 800240a:	633b      	str	r3, [r7, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800240c:	2220      	movs	r2, #32
 800240e:	f887 203d 	strb.w	r2, [r7, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002412:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002416:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002418:	f042 0220 	orr.w	r2, r2, #32
 800241c:	643a      	str	r2, [r7, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800241e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
        return HAL_ERROR;
 8002422:	2001      	movs	r0, #1
 8002424:	e01a      	b.n	800245c <I2C_WaitOnFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002426:	683b      	ldr	r3, [r7, #0]
 8002428:	699c      	ldr	r4, [r3, #24]
 800242a:	ea25 0404 	bic.w	r4, r5, r4
 800242e:	b2a4      	uxth	r4, r4
 8002430:	fab4 f484 	clz	r4, r4
 8002434:	0964      	lsrs	r4, r4, #5
 8002436:	45a0      	cmp	r8, r4
 8002438:	d10f      	bne.n	800245a <I2C_WaitOnFlagUntilTimeout+0x6e>
    if (Timeout != HAL_MAX_DELAY)
 800243a:	f1b6 3fff 	cmp.w	r6, #4294967295
 800243e:	d1dc      	bne.n	80023fa <I2C_WaitOnFlagUntilTimeout+0xe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002440:	f3c5 4307 	ubfx	r3, r5, #16, #8
 8002444:	2b01      	cmp	r3, #1
 8002446:	d1ee      	bne.n	8002426 <I2C_WaitOnFlagUntilTimeout+0x3a>
 8002448:	683b      	ldr	r3, [r7, #0]
 800244a:	695c      	ldr	r4, [r3, #20]
 800244c:	ea25 0404 	bic.w	r4, r5, r4
 8002450:	b2a4      	uxth	r4, r4
 8002452:	fab4 f484 	clz	r4, r4
 8002456:	0964      	lsrs	r4, r4, #5
 8002458:	e7ed      	b.n	8002436 <I2C_WaitOnFlagUntilTimeout+0x4a>
  return HAL_OK;
 800245a:	2000      	movs	r0, #0
}
 800245c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002460 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 8002460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002464:	4605      	mov	r5, r0
 8002466:	460e      	mov	r6, r1
 8002468:	4617      	mov	r7, r2
 800246a:	4698      	mov	r8, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800246c:	e03d      	b.n	80024ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002474:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002476:	682b      	ldr	r3, [r5, #0]
 8002478:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800247c:	615a      	str	r2, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 800247e:	2300      	movs	r3, #0
 8002480:	632b      	str	r3, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002482:	2220      	movs	r2, #32
 8002484:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002488:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800248c:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800248e:	f042 0204 	orr.w	r2, r2, #4
 8002492:	642a      	str	r2, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8002494:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
      return HAL_ERROR;
 8002498:	2001      	movs	r0, #1
 800249a:	e034      	b.n	8002506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800249c:	f7fe fe8a 	bl	80011b4 <HAL_GetTick>
 80024a0:	eba0 0008 	sub.w	r0, r0, r8
 80024a4:	42b8      	cmp	r0, r7
 80024a6:	d800      	bhi.n	80024aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x4a>
 80024a8:	b9ff      	cbnz	r7, 80024ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8a>
        hi2c->PreviousState       = I2C_STATE_NONE;
 80024aa:	2300      	movs	r3, #0
 80024ac:	632b      	str	r3, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80024ae:	2220      	movs	r2, #32
 80024b0:	f885 203d 	strb.w	r2, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024b4:	f885 303e 	strb.w	r3, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024b8:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80024ba:	f042 0220 	orr.w	r2, r2, #32
 80024be:	642a      	str	r2, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80024c0:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
        return HAL_ERROR;
 80024c4:	2001      	movs	r0, #1
 80024c6:	e01e      	b.n	8002506 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80024c8:	682b      	ldr	r3, [r5, #0]
 80024ca:	699c      	ldr	r4, [r3, #24]
 80024cc:	ea26 0404 	bic.w	r4, r6, r4
 80024d0:	b2a4      	uxth	r4, r4
 80024d2:	3c00      	subs	r4, #0
 80024d4:	bf18      	it	ne
 80024d6:	2401      	movne	r4, #1
 80024d8:	b1a4      	cbz	r4, 8002504 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xa4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024da:	682b      	ldr	r3, [r5, #0]
 80024dc:	695a      	ldr	r2, [r3, #20]
 80024de:	f412 6f80 	tst.w	r2, #1024	; 0x400
 80024e2:	d1c4      	bne.n	800246e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xe>
    if (Timeout != HAL_MAX_DELAY)
 80024e4:	f1b7 3fff 	cmp.w	r7, #4294967295
 80024e8:	d1d8      	bne.n	800249c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x3c>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80024ea:	f3c6 4307 	ubfx	r3, r6, #16, #8
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d1ea      	bne.n	80024c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
 80024f2:	682b      	ldr	r3, [r5, #0]
 80024f4:	695c      	ldr	r4, [r3, #20]
 80024f6:	ea26 0404 	bic.w	r4, r6, r4
 80024fa:	b2a4      	uxth	r4, r4
 80024fc:	3c00      	subs	r4, #0
 80024fe:	bf18      	it	ne
 8002500:	2401      	movne	r4, #1
 8002502:	e7e9      	b.n	80024d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x78>
  return HAL_OK;
 8002504:	2000      	movs	r0, #0
}
 8002506:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800250a <I2C_WaitOnTXEFlagUntilTimeout>:
{
 800250a:	b570      	push	{r4, r5, r6, lr}
 800250c:	4604      	mov	r4, r0
 800250e:	460d      	mov	r5, r1
 8002510:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002512:	6823      	ldr	r3, [r4, #0]
 8002514:	695b      	ldr	r3, [r3, #20]
 8002516:	f013 0f80 	tst.w	r3, #128	; 0x80
 800251a:	d11c      	bne.n	8002556 <I2C_WaitOnTXEFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800251c:	4620      	mov	r0, r4
 800251e:	f7ff ff3d 	bl	800239c <I2C_IsAcknowledgeFailed>
 8002522:	b9d0      	cbnz	r0, 800255a <I2C_WaitOnTXEFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8002524:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002528:	d0f3      	beq.n	8002512 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800252a:	f7fe fe43 	bl	80011b4 <HAL_GetTick>
 800252e:	1b80      	subs	r0, r0, r6
 8002530:	42a8      	cmp	r0, r5
 8002532:	d801      	bhi.n	8002538 <I2C_WaitOnTXEFlagUntilTimeout+0x2e>
 8002534:	2d00      	cmp	r5, #0
 8002536:	d1ec      	bne.n	8002512 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002538:	2300      	movs	r3, #0
 800253a:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800253c:	2220      	movs	r2, #32
 800253e:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002542:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002546:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002548:	f042 0220 	orr.w	r2, r2, #32
 800254c:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800254e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8002552:	2001      	movs	r0, #1
 8002554:	e000      	b.n	8002558 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>
  return HAL_OK;
 8002556:	2000      	movs	r0, #0
}
 8002558:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800255a:	2001      	movs	r0, #1
 800255c:	e7fc      	b.n	8002558 <I2C_WaitOnTXEFlagUntilTimeout+0x4e>
	...

08002560 <I2C_RequestMemoryWrite>:
{
 8002560:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002564:	b085      	sub	sp, #20
 8002566:	4604      	mov	r4, r0
 8002568:	460d      	mov	r5, r1
 800256a:	4691      	mov	r9, r2
 800256c:	461f      	mov	r7, r3
 800256e:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8002572:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002574:	6803      	ldr	r3, [r0, #0]
 8002576:	6819      	ldr	r1, [r3, #0]
 8002578:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800257c:	6019      	str	r1, [r3, #0]
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800257e:	9600      	str	r6, [sp, #0]
 8002580:	4643      	mov	r3, r8
 8002582:	2200      	movs	r2, #0
 8002584:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002588:	f7ff ff30 	bl	80023ec <I2C_WaitOnFlagUntilTimeout>
 800258c:	b960      	cbnz	r0, 80025a8 <I2C_RequestMemoryWrite+0x48>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800258e:	6823      	ldr	r3, [r4, #0]
 8002590:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8002594:	611d      	str	r5, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002596:	4633      	mov	r3, r6
 8002598:	4642      	mov	r2, r8
 800259a:	4926      	ldr	r1, [pc, #152]	; (8002634 <I2C_RequestMemoryWrite+0xd4>)
 800259c:	4620      	mov	r0, r4
 800259e:	f7ff ff5f 	bl	8002460 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025a2:	b168      	cbz	r0, 80025c0 <I2C_RequestMemoryWrite+0x60>
    return HAL_ERROR;
 80025a4:	2001      	movs	r0, #1
 80025a6:	e008      	b.n	80025ba <I2C_RequestMemoryWrite+0x5a>
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80025a8:	6823      	ldr	r3, [r4, #0]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	f413 7f80 	tst.w	r3, #256	; 0x100
 80025b0:	d002      	beq.n	80025b8 <I2C_RequestMemoryWrite+0x58>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80025b2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80025b6:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 80025b8:	2003      	movs	r0, #3
}
 80025ba:	b005      	add	sp, #20
 80025bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80025c0:	2300      	movs	r3, #0
 80025c2:	9303      	str	r3, [sp, #12]
 80025c4:	6823      	ldr	r3, [r4, #0]
 80025c6:	695a      	ldr	r2, [r3, #20]
 80025c8:	9203      	str	r2, [sp, #12]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	9303      	str	r3, [sp, #12]
 80025ce:	9b03      	ldr	r3, [sp, #12]
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025d0:	4632      	mov	r2, r6
 80025d2:	4641      	mov	r1, r8
 80025d4:	4620      	mov	r0, r4
 80025d6:	f7ff ff98 	bl	800250a <I2C_WaitOnTXEFlagUntilTimeout>
 80025da:	b930      	cbnz	r0, 80025ea <I2C_RequestMemoryWrite+0x8a>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80025dc:	2f01      	cmp	r7, #1
 80025de:	d10f      	bne.n	8002600 <I2C_RequestMemoryWrite+0xa0>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80025e0:	6823      	ldr	r3, [r4, #0]
 80025e2:	fa5f f689 	uxtb.w	r6, r9
 80025e6:	611e      	str	r6, [r3, #16]
 80025e8:	e7e7      	b.n	80025ba <I2C_RequestMemoryWrite+0x5a>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80025ec:	2b04      	cmp	r3, #4
 80025ee:	d001      	beq.n	80025f4 <I2C_RequestMemoryWrite+0x94>
    return HAL_ERROR;
 80025f0:	2001      	movs	r0, #1
 80025f2:	e7e2      	b.n	80025ba <I2C_RequestMemoryWrite+0x5a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80025f4:	6822      	ldr	r2, [r4, #0]
 80025f6:	6813      	ldr	r3, [r2, #0]
 80025f8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	e7f7      	b.n	80025f0 <I2C_RequestMemoryWrite+0x90>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002600:	6823      	ldr	r3, [r4, #0]
 8002602:	ea4f 2219 	mov.w	r2, r9, lsr #8
 8002606:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002608:	4632      	mov	r2, r6
 800260a:	4641      	mov	r1, r8
 800260c:	4620      	mov	r0, r4
 800260e:	f7ff ff7c 	bl	800250a <I2C_WaitOnTXEFlagUntilTimeout>
 8002612:	b920      	cbnz	r0, 800261e <I2C_RequestMemoryWrite+0xbe>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002614:	6823      	ldr	r3, [r4, #0]
 8002616:	fa5f f689 	uxtb.w	r6, r9
 800261a:	611e      	str	r6, [r3, #16]
 800261c:	e7cd      	b.n	80025ba <I2C_RequestMemoryWrite+0x5a>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800261e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002620:	2b04      	cmp	r3, #4
 8002622:	d001      	beq.n	8002628 <I2C_RequestMemoryWrite+0xc8>
      return HAL_ERROR;
 8002624:	2001      	movs	r0, #1
 8002626:	e7c8      	b.n	80025ba <I2C_RequestMemoryWrite+0x5a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002628:	6822      	ldr	r2, [r4, #0]
 800262a:	6813      	ldr	r3, [r2, #0]
 800262c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002630:	6013      	str	r3, [r2, #0]
 8002632:	e7f7      	b.n	8002624 <I2C_RequestMemoryWrite+0xc4>
 8002634:	00010002 	.word	0x00010002

08002638 <I2C_WaitOnBTFFlagUntilTimeout>:
{
 8002638:	b570      	push	{r4, r5, r6, lr}
 800263a:	4604      	mov	r4, r0
 800263c:	460d      	mov	r5, r1
 800263e:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002640:	6823      	ldr	r3, [r4, #0]
 8002642:	695b      	ldr	r3, [r3, #20]
 8002644:	f013 0f04 	tst.w	r3, #4
 8002648:	d11c      	bne.n	8002684 <I2C_WaitOnBTFFlagUntilTimeout+0x4c>
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800264a:	4620      	mov	r0, r4
 800264c:	f7ff fea6 	bl	800239c <I2C_IsAcknowledgeFailed>
 8002650:	b9d0      	cbnz	r0, 8002688 <I2C_WaitOnBTFFlagUntilTimeout+0x50>
    if (Timeout != HAL_MAX_DELAY)
 8002652:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002656:	d0f3      	beq.n	8002640 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002658:	f7fe fdac 	bl	80011b4 <HAL_GetTick>
 800265c:	1b80      	subs	r0, r0, r6
 800265e:	42a8      	cmp	r0, r5
 8002660:	d801      	bhi.n	8002666 <I2C_WaitOnBTFFlagUntilTimeout+0x2e>
 8002662:	2d00      	cmp	r5, #0
 8002664:	d1ec      	bne.n	8002640 <I2C_WaitOnBTFFlagUntilTimeout+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002666:	2300      	movs	r3, #0
 8002668:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800266a:	2220      	movs	r2, #32
 800266c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002670:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002674:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8002676:	f042 0220 	orr.w	r2, r2, #32
 800267a:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800267c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_ERROR;
 8002680:	2001      	movs	r0, #1
 8002682:	e000      	b.n	8002686 <I2C_WaitOnBTFFlagUntilTimeout+0x4e>
  return HAL_OK;
 8002684:	2000      	movs	r0, #0
}
 8002686:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 8002688:	2001      	movs	r0, #1
 800268a:	e7fc      	b.n	8002686 <I2C_WaitOnBTFFlagUntilTimeout+0x4e>

0800268c <HAL_I2C_Init>:
  if (hi2c == NULL)
 800268c:	2800      	cmp	r0, #0
 800268e:	f000 80cc 	beq.w	800282a <HAL_I2C_Init+0x19e>
{
 8002692:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002694:	4604      	mov	r4, r0
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002696:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800269a:	2b00      	cmp	r3, #0
 800269c:	d077      	beq.n	800278e <HAL_I2C_Init+0x102>
  hi2c->State = HAL_I2C_STATE_BUSY;
 800269e:	2324      	movs	r3, #36	; 0x24
 80026a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80026a4:	6822      	ldr	r2, [r4, #0]
 80026a6:	6813      	ldr	r3, [r2, #0]
 80026a8:	f023 0301 	bic.w	r3, r3, #1
 80026ac:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80026ae:	6822      	ldr	r2, [r4, #0]
 80026b0:	6813      	ldr	r3, [r2, #0]
 80026b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026b6:	6013      	str	r3, [r2, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80026b8:	6822      	ldr	r2, [r4, #0]
 80026ba:	6813      	ldr	r3, [r2, #0]
 80026bc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80026c0:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80026c2:	f002 f8d5 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80026c6:	6862      	ldr	r2, [r4, #4]
 80026c8:	4b5a      	ldr	r3, [pc, #360]	; (8002834 <HAL_I2C_Init+0x1a8>)
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d864      	bhi.n	8002798 <HAL_I2C_Init+0x10c>
 80026ce:	4b5a      	ldr	r3, [pc, #360]	; (8002838 <HAL_I2C_Init+0x1ac>)
 80026d0:	4298      	cmp	r0, r3
 80026d2:	bf8c      	ite	hi
 80026d4:	2300      	movhi	r3, #0
 80026d6:	2301      	movls	r3, #1
 80026d8:	2b00      	cmp	r3, #0
 80026da:	f040 80a8 	bne.w	800282e <HAL_I2C_Init+0x1a2>
  freqrange = I2C_FREQRANGE(pclk1);
 80026de:	4d57      	ldr	r5, [pc, #348]	; (800283c <HAL_I2C_Init+0x1b0>)
 80026e0:	fba5 3500 	umull	r3, r5, r5, r0
 80026e4:	0caf      	lsrs	r7, r5, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80026e6:	6826      	ldr	r6, [r4, #0]
 80026e8:	6871      	ldr	r1, [r6, #4]
 80026ea:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80026ee:	ea41 4195 	orr.w	r1, r1, r5, lsr #18
 80026f2:	6071      	str	r1, [r6, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80026f4:	6821      	ldr	r1, [r4, #0]
 80026f6:	6a0b      	ldr	r3, [r1, #32]
 80026f8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80026fc:	6865      	ldr	r5, [r4, #4]
 80026fe:	4a4d      	ldr	r2, [pc, #308]	; (8002834 <HAL_I2C_Init+0x1a8>)
 8002700:	4295      	cmp	r5, r2
 8002702:	d84f      	bhi.n	80027a4 <HAL_I2C_Init+0x118>
 8002704:	1c7a      	adds	r2, r7, #1
 8002706:	4313      	orrs	r3, r2
 8002708:	620b      	str	r3, [r1, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800270a:	6825      	ldr	r5, [r4, #0]
 800270c:	69e9      	ldr	r1, [r5, #28]
 800270e:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002712:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002716:	6863      	ldr	r3, [r4, #4]
 8002718:	4a46      	ldr	r2, [pc, #280]	; (8002834 <HAL_I2C_Init+0x1a8>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d84c      	bhi.n	80027b8 <HAL_I2C_Init+0x12c>
 800271e:	3801      	subs	r0, #1
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	fbb0 f0f3 	udiv	r0, r0, r3
 8002726:	3001      	adds	r0, #1
 8002728:	f640 73fc 	movw	r3, #4092	; 0xffc
 800272c:	4218      	tst	r0, r3
 800272e:	d078      	beq.n	8002822 <HAL_I2C_Init+0x196>
 8002730:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8002734:	430b      	orrs	r3, r1
 8002736:	61eb      	str	r3, [r5, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002738:	6821      	ldr	r1, [r4, #0]
 800273a:	680b      	ldr	r3, [r1, #0]
 800273c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8002740:	69e2      	ldr	r2, [r4, #28]
 8002742:	6a20      	ldr	r0, [r4, #32]
 8002744:	4302      	orrs	r2, r0
 8002746:	4313      	orrs	r3, r2
 8002748:	600b      	str	r3, [r1, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800274a:	6821      	ldr	r1, [r4, #0]
 800274c:	688b      	ldr	r3, [r1, #8]
 800274e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002752:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002756:	6922      	ldr	r2, [r4, #16]
 8002758:	68e0      	ldr	r0, [r4, #12]
 800275a:	4302      	orrs	r2, r0
 800275c:	4313      	orrs	r3, r2
 800275e:	608b      	str	r3, [r1, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002760:	6821      	ldr	r1, [r4, #0]
 8002762:	68cb      	ldr	r3, [r1, #12]
 8002764:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002768:	6962      	ldr	r2, [r4, #20]
 800276a:	69a0      	ldr	r0, [r4, #24]
 800276c:	4302      	orrs	r2, r0
 800276e:	4313      	orrs	r3, r2
 8002770:	60cb      	str	r3, [r1, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002772:	6822      	ldr	r2, [r4, #0]
 8002774:	6813      	ldr	r3, [r2, #0]
 8002776:	f043 0301 	orr.w	r3, r3, #1
 800277a:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800277c:	2000      	movs	r0, #0
 800277e:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002780:	2320      	movs	r3, #32
 8002782:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002786:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002788:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
}
 800278c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 800278e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002792:	f008 ff69 	bl	800b668 <HAL_I2C_MspInit>
 8002796:	e782      	b.n	800269e <HAL_I2C_Init+0x12>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002798:	4b29      	ldr	r3, [pc, #164]	; (8002840 <HAL_I2C_Init+0x1b4>)
 800279a:	4298      	cmp	r0, r3
 800279c:	bf8c      	ite	hi
 800279e:	2300      	movhi	r3, #0
 80027a0:	2301      	movls	r3, #1
 80027a2:	e799      	b.n	80026d8 <HAL_I2C_Init+0x4c>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80027a4:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80027a8:	fb02 f207 	mul.w	r2, r2, r7
 80027ac:	4d25      	ldr	r5, [pc, #148]	; (8002844 <HAL_I2C_Init+0x1b8>)
 80027ae:	fba5 5202 	umull	r5, r2, r5, r2
 80027b2:	0992      	lsrs	r2, r2, #6
 80027b4:	3201      	adds	r2, #1
 80027b6:	e7a6      	b.n	8002706 <HAL_I2C_Init+0x7a>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80027b8:	68a2      	ldr	r2, [r4, #8]
 80027ba:	b9ba      	cbnz	r2, 80027ec <HAL_I2C_Init+0x160>
 80027bc:	1e46      	subs	r6, r0, #1
 80027be:	eb03 0743 	add.w	r7, r3, r3, lsl #1
 80027c2:	fbb6 f6f7 	udiv	r6, r6, r7
 80027c6:	3601      	adds	r6, #1
 80027c8:	f3c6 060b 	ubfx	r6, r6, #0, #12
 80027cc:	fab6 f686 	clz	r6, r6
 80027d0:	0976      	lsrs	r6, r6, #5
 80027d2:	bb46      	cbnz	r6, 8002826 <HAL_I2C_Init+0x19a>
 80027d4:	b9c2      	cbnz	r2, 8002808 <HAL_I2C_Init+0x17c>
 80027d6:	1e42      	subs	r2, r0, #1
 80027d8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80027dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80027e0:	3201      	adds	r2, #1
 80027e2:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80027e6:	f442 4300 	orr.w	r3, r2, #32768	; 0x8000
 80027ea:	e7a3      	b.n	8002734 <HAL_I2C_Init+0xa8>
 80027ec:	1e46      	subs	r6, r0, #1
 80027ee:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 80027f2:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 80027f6:	fbb6 f6f7 	udiv	r6, r6, r7
 80027fa:	3601      	adds	r6, #1
 80027fc:	f3c6 060b 	ubfx	r6, r6, #0, #12
 8002800:	fab6 f686 	clz	r6, r6
 8002804:	0976      	lsrs	r6, r6, #5
 8002806:	e7e4      	b.n	80027d2 <HAL_I2C_Init+0x146>
 8002808:	1e42      	subs	r2, r0, #1
 800280a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800280e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002812:	fbb2 f2f3 	udiv	r2, r2, r3
 8002816:	3201      	adds	r2, #1
 8002818:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800281c:	f442 4340 	orr.w	r3, r2, #49152	; 0xc000
 8002820:	e788      	b.n	8002734 <HAL_I2C_Init+0xa8>
 8002822:	2304      	movs	r3, #4
 8002824:	e786      	b.n	8002734 <HAL_I2C_Init+0xa8>
 8002826:	2301      	movs	r3, #1
 8002828:	e784      	b.n	8002734 <HAL_I2C_Init+0xa8>
    return HAL_ERROR;
 800282a:	2001      	movs	r0, #1
}
 800282c:	4770      	bx	lr
    return HAL_ERROR;
 800282e:	2001      	movs	r0, #1
 8002830:	e7ac      	b.n	800278c <HAL_I2C_Init+0x100>
 8002832:	bf00      	nop
 8002834:	000186a0 	.word	0x000186a0
 8002838:	001e847f 	.word	0x001e847f
 800283c:	431bde83 	.word	0x431bde83
 8002840:	003d08ff 	.word	0x003d08ff
 8002844:	10624dd3 	.word	0x10624dd3

08002848 <HAL_I2C_DeInit>:
  if (hi2c == NULL)
 8002848:	b1a8      	cbz	r0, 8002876 <HAL_I2C_DeInit+0x2e>
{
 800284a:	b510      	push	{r4, lr}
 800284c:	4604      	mov	r4, r0
  hi2c->State = HAL_I2C_STATE_BUSY;
 800284e:	2324      	movs	r3, #36	; 0x24
 8002850:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002854:	6802      	ldr	r2, [r0, #0]
 8002856:	6813      	ldr	r3, [r2, #0]
 8002858:	f023 0301 	bic.w	r3, r3, #1
 800285c:	6013      	str	r3, [r2, #0]
  HAL_I2C_MspDeInit(hi2c);
 800285e:	f008 ffbb 	bl	800b7d8 <HAL_I2C_MspDeInit>
  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8002862:	2000      	movs	r0, #0
 8002864:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8002866:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800286a:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800286c:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  __HAL_UNLOCK(hi2c);
 8002870:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002874:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002876:	2001      	movs	r0, #1
}
 8002878:	4770      	bx	lr
	...

0800287c <HAL_I2C_Mem_Write>:
{
 800287c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002880:	b083      	sub	sp, #12
 8002882:	4604      	mov	r4, r0
 8002884:	460f      	mov	r7, r1
 8002886:	4690      	mov	r8, r2
 8002888:	4699      	mov	r9, r3
 800288a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  uint32_t tickstart = HAL_GetTick();
 800288c:	f7fe fc92 	bl	80011b4 <HAL_GetTick>
 8002890:	4605      	mov	r5, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002892:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
 8002896:	b2c0      	uxtb	r0, r0
 8002898:	2820      	cmp	r0, #32
 800289a:	d003      	beq.n	80028a4 <HAL_I2C_Mem_Write+0x28>
    return HAL_BUSY;
 800289c:	2002      	movs	r0, #2
}
 800289e:	b003      	add	sp, #12
 80028a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80028a4:	9500      	str	r5, [sp, #0]
 80028a6:	2319      	movs	r3, #25
 80028a8:	2201      	movs	r2, #1
 80028aa:	494b      	ldr	r1, [pc, #300]	; (80029d8 <HAL_I2C_Mem_Write+0x15c>)
 80028ac:	4620      	mov	r0, r4
 80028ae:	f7ff fd9d 	bl	80023ec <I2C_WaitOnFlagUntilTimeout>
 80028b2:	2800      	cmp	r0, #0
 80028b4:	f040 8089 	bne.w	80029ca <HAL_I2C_Mem_Write+0x14e>
    __HAL_LOCK(hi2c);
 80028b8:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80028bc:	2b01      	cmp	r3, #1
 80028be:	f000 8086 	beq.w	80029ce <HAL_I2C_Mem_Write+0x152>
 80028c2:	2301      	movs	r3, #1
 80028c4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028c8:	6823      	ldr	r3, [r4, #0]
 80028ca:	681a      	ldr	r2, [r3, #0]
 80028cc:	f012 0f01 	tst.w	r2, #1
 80028d0:	d103      	bne.n	80028da <HAL_I2C_Mem_Write+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	f042 0201 	orr.w	r2, r2, #1
 80028d8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028da:	6822      	ldr	r2, [r4, #0]
 80028dc:	6813      	ldr	r3, [r2, #0]
 80028de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80028e2:	6013      	str	r3, [r2, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80028e4:	2321      	movs	r3, #33	; 0x21
 80028e6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80028ea:	2340      	movs	r3, #64	; 0x40
 80028ec:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028f0:	2300      	movs	r3, #0
 80028f2:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 80028f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80028f6:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferCount   = Size;
 80028f8:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 80028fc:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80028fe:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002900:	8523      	strh	r3, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002902:	4b36      	ldr	r3, [pc, #216]	; (80029dc <HAL_I2C_Mem_Write+0x160>)
 8002904:	62e3      	str	r3, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002906:	9501      	str	r5, [sp, #4]
 8002908:	9600      	str	r6, [sp, #0]
 800290a:	464b      	mov	r3, r9
 800290c:	4642      	mov	r2, r8
 800290e:	4639      	mov	r1, r7
 8002910:	4620      	mov	r0, r4
 8002912:	f7ff fe25 	bl	8002560 <I2C_RequestMemoryWrite>
 8002916:	2800      	cmp	r0, #0
 8002918:	d15b      	bne.n	80029d2 <HAL_I2C_Mem_Write+0x156>
    while (hi2c->XferSize > 0U)
 800291a:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 800291c:	2b00      	cmp	r3, #0
 800291e:	d035      	beq.n	800298c <HAL_I2C_Mem_Write+0x110>
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002920:	462a      	mov	r2, r5
 8002922:	4631      	mov	r1, r6
 8002924:	4620      	mov	r0, r4
 8002926:	f7ff fdf0 	bl	800250a <I2C_WaitOnTXEFlagUntilTimeout>
 800292a:	bb20      	cbnz	r0, 8002976 <HAL_I2C_Mem_Write+0xfa>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800292c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800292e:	6823      	ldr	r3, [r4, #0]
 8002930:	7812      	ldrb	r2, [r2, #0]
 8002932:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002934:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002936:	1c4b      	adds	r3, r1, #1
 8002938:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 800293a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 800293c:	3a01      	subs	r2, #1
 800293e:	b292      	uxth	r2, r2
 8002940:	8522      	strh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002942:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002944:	b29b      	uxth	r3, r3
 8002946:	3b01      	subs	r3, #1
 8002948:	b29b      	uxth	r3, r3
 800294a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800294c:	6823      	ldr	r3, [r4, #0]
 800294e:	6958      	ldr	r0, [r3, #20]
 8002950:	f010 0f04 	tst.w	r0, #4
 8002954:	d0e1      	beq.n	800291a <HAL_I2C_Mem_Write+0x9e>
 8002956:	2a00      	cmp	r2, #0
 8002958:	d0df      	beq.n	800291a <HAL_I2C_Mem_Write+0x9e>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800295a:	784a      	ldrb	r2, [r1, #1]
 800295c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800295e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002960:	3301      	adds	r3, #1
 8002962:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferSize--;
 8002964:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8002966:	3b01      	subs	r3, #1
 8002968:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 800296a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800296c:	b29b      	uxth	r3, r3
 800296e:	3b01      	subs	r3, #1
 8002970:	b29b      	uxth	r3, r3
 8002972:	8563      	strh	r3, [r4, #42]	; 0x2a
 8002974:	e7d1      	b.n	800291a <HAL_I2C_Mem_Write+0x9e>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002976:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002978:	2b04      	cmp	r3, #4
 800297a:	d001      	beq.n	8002980 <HAL_I2C_Mem_Write+0x104>
        return HAL_ERROR;
 800297c:	2001      	movs	r0, #1
 800297e:	e78e      	b.n	800289e <HAL_I2C_Mem_Write+0x22>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002980:	6822      	ldr	r2, [r4, #0]
 8002982:	6813      	ldr	r3, [r2, #0]
 8002984:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002988:	6013      	str	r3, [r2, #0]
 800298a:	e7f7      	b.n	800297c <HAL_I2C_Mem_Write+0x100>
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800298c:	462a      	mov	r2, r5
 800298e:	4631      	mov	r1, r6
 8002990:	4620      	mov	r0, r4
 8002992:	f7ff fe51 	bl	8002638 <I2C_WaitOnBTFFlagUntilTimeout>
 8002996:	b150      	cbz	r0, 80029ae <HAL_I2C_Mem_Write+0x132>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002998:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800299a:	2b04      	cmp	r3, #4
 800299c:	d001      	beq.n	80029a2 <HAL_I2C_Mem_Write+0x126>
      return HAL_ERROR;
 800299e:	2001      	movs	r0, #1
 80029a0:	e77d      	b.n	800289e <HAL_I2C_Mem_Write+0x22>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029a2:	6822      	ldr	r2, [r4, #0]
 80029a4:	6813      	ldr	r3, [r2, #0]
 80029a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029aa:	6013      	str	r3, [r2, #0]
 80029ac:	e7f7      	b.n	800299e <HAL_I2C_Mem_Write+0x122>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029ae:	6822      	ldr	r2, [r4, #0]
 80029b0:	6813      	ldr	r3, [r2, #0]
 80029b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80029b6:	6013      	str	r3, [r2, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80029b8:	2320      	movs	r3, #32
 80029ba:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029be:	2300      	movs	r3, #0
 80029c0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 80029c4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 80029c8:	e769      	b.n	800289e <HAL_I2C_Mem_Write+0x22>
      return HAL_BUSY;
 80029ca:	2002      	movs	r0, #2
 80029cc:	e767      	b.n	800289e <HAL_I2C_Mem_Write+0x22>
    __HAL_LOCK(hi2c);
 80029ce:	2002      	movs	r0, #2
 80029d0:	e765      	b.n	800289e <HAL_I2C_Mem_Write+0x22>
      return HAL_ERROR;
 80029d2:	2001      	movs	r0, #1
 80029d4:	e763      	b.n	800289e <HAL_I2C_Mem_Write+0x22>
 80029d6:	bf00      	nop
 80029d8:	00100002 	.word	0x00100002
 80029dc:	ffff0000 	.word	0xffff0000

080029e0 <HAL_I2C_Mem_Read_IT>:
{
 80029e0:	b430      	push	{r4, r5}
 80029e2:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 80029e4:	2400      	movs	r4, #0
 80029e6:	9401      	str	r4, [sp, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 80029e8:	f890 403d 	ldrb.w	r4, [r0, #61]	; 0x3d
 80029ec:	b2e4      	uxtb	r4, r4
 80029ee:	2c20      	cmp	r4, #32
 80029f0:	d163      	bne.n	8002aba <HAL_I2C_Mem_Read_IT+0xda>
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80029f2:	4c35      	ldr	r4, [pc, #212]	; (8002ac8 <HAL_I2C_Mem_Read_IT+0xe8>)
 80029f4:	6824      	ldr	r4, [r4, #0]
 80029f6:	08e4      	lsrs	r4, r4, #3
 80029f8:	4d34      	ldr	r5, [pc, #208]	; (8002acc <HAL_I2C_Mem_Read_IT+0xec>)
 80029fa:	fba5 5404 	umull	r5, r4, r5, r4
 80029fe:	0a24      	lsrs	r4, r4, #8
 8002a00:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002a04:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8002a08:	9401      	str	r4, [sp, #4]
      count--;
 8002a0a:	9c01      	ldr	r4, [sp, #4]
 8002a0c:	3c01      	subs	r4, #1
 8002a0e:	9401      	str	r4, [sp, #4]
      if (count == 0U)
 8002a10:	9c01      	ldr	r4, [sp, #4]
 8002a12:	2c00      	cmp	r4, #0
 8002a14:	d042      	beq.n	8002a9c <HAL_I2C_Mem_Read_IT+0xbc>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8002a16:	6804      	ldr	r4, [r0, #0]
 8002a18:	69a5      	ldr	r5, [r4, #24]
 8002a1a:	f015 0f02 	tst.w	r5, #2
 8002a1e:	d1f4      	bne.n	8002a0a <HAL_I2C_Mem_Read_IT+0x2a>
    __HAL_LOCK(hi2c);
 8002a20:	f890 503c 	ldrb.w	r5, [r0, #60]	; 0x3c
 8002a24:	2d01      	cmp	r5, #1
 8002a26:	d04c      	beq.n	8002ac2 <HAL_I2C_Mem_Read_IT+0xe2>
 8002a28:	2501      	movs	r5, #1
 8002a2a:	f880 503c 	strb.w	r5, [r0, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a2e:	6825      	ldr	r5, [r4, #0]
 8002a30:	f015 0f01 	tst.w	r5, #1
 8002a34:	d103      	bne.n	8002a3e <HAL_I2C_Mem_Read_IT+0x5e>
      __HAL_I2C_ENABLE(hi2c);
 8002a36:	6825      	ldr	r5, [r4, #0]
 8002a38:	f045 0501 	orr.w	r5, r5, #1
 8002a3c:	6025      	str	r5, [r4, #0]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a3e:	6805      	ldr	r5, [r0, #0]
 8002a40:	682c      	ldr	r4, [r5, #0]
 8002a42:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 8002a46:	602c      	str	r4, [r5, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a48:	2422      	movs	r4, #34	; 0x22
 8002a4a:	f880 403d 	strb.w	r4, [r0, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a4e:	2440      	movs	r4, #64	; 0x40
 8002a50:	f880 403e 	strb.w	r4, [r0, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a54:	2400      	movs	r4, #0
 8002a56:	6404      	str	r4, [r0, #64]	; 0x40
    hi2c->pBuffPtr    = pData;
 8002a58:	9d04      	ldr	r5, [sp, #16]
 8002a5a:	6245      	str	r5, [r0, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002a5c:	f8bd 5014 	ldrh.w	r5, [sp, #20]
 8002a60:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a62:	8d45      	ldrh	r5, [r0, #42]	; 0x2a
 8002a64:	8505      	strh	r5, [r0, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a66:	4d1a      	ldr	r5, [pc, #104]	; (8002ad0 <HAL_I2C_Mem_Read_IT+0xf0>)
 8002a68:	62c5      	str	r5, [r0, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 8002a6a:	6441      	str	r1, [r0, #68]	; 0x44
    hi2c->Memaddress  = MemAddress;
 8002a6c:	6482      	str	r2, [r0, #72]	; 0x48
    hi2c->MemaddSize  = MemAddSize;
 8002a6e:	64c3      	str	r3, [r0, #76]	; 0x4c
    hi2c->EventCount  = 0U;
 8002a70:	6504      	str	r4, [r0, #80]	; 0x50
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002a72:	6802      	ldr	r2, [r0, #0]
 8002a74:	6813      	ldr	r3, [r2, #0]
 8002a76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002a7a:	6013      	str	r3, [r2, #0]
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a7c:	6802      	ldr	r2, [r0, #0]
 8002a7e:	6813      	ldr	r3, [r2, #0]
 8002a80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002a84:	6013      	str	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8002a86:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
    if (hi2c->XferSize > 0U)
 8002a8a:	8d03      	ldrh	r3, [r0, #40]	; 0x28
 8002a8c:	b123      	cbz	r3, 8002a98 <HAL_I2C_Mem_Read_IT+0xb8>
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002a8e:	6802      	ldr	r2, [r0, #0]
 8002a90:	6853      	ldr	r3, [r2, #4]
 8002a92:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002a96:	6053      	str	r3, [r2, #4]
    return HAL_OK;
 8002a98:	2000      	movs	r0, #0
 8002a9a:	e00f      	b.n	8002abc <HAL_I2C_Mem_Read_IT+0xdc>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002aa0:	2220      	movs	r2, #32
 8002aa2:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002aa6:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002aaa:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8002aac:	f042 0220 	orr.w	r2, r2, #32
 8002ab0:	6402      	str	r2, [r0, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8002ab2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
        return HAL_ERROR;
 8002ab6:	2001      	movs	r0, #1
 8002ab8:	e000      	b.n	8002abc <HAL_I2C_Mem_Read_IT+0xdc>
    return HAL_BUSY;
 8002aba:	2002      	movs	r0, #2
}
 8002abc:	b002      	add	sp, #8
 8002abe:	bc30      	pop	{r4, r5}
 8002ac0:	4770      	bx	lr
    __HAL_LOCK(hi2c);
 8002ac2:	2002      	movs	r0, #2
 8002ac4:	e7fa      	b.n	8002abc <HAL_I2C_Mem_Read_IT+0xdc>
 8002ac6:	bf00      	nop
 8002ac8:	20000118 	.word	0x20000118
 8002acc:	14f8b589 	.word	0x14f8b589
 8002ad0:	ffff0000 	.word	0xffff0000

08002ad4 <HAL_I2C_MasterTxCpltCallback>:
}
 8002ad4:	4770      	bx	lr

08002ad6 <HAL_I2C_MasterRxCpltCallback>:
}
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_I2C_SlaveTxCpltCallback>:
}
 8002ad8:	4770      	bx	lr

08002ada <I2C_SlaveTransmit_TXE>:
{
 8002ada:	b508      	push	{r3, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002adc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002ae0:	b2da      	uxtb	r2, r3
  if (hi2c->XferCount != 0U)
 8002ae2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002ae4:	b29b      	uxth	r3, r3
 8002ae6:	b183      	cbz	r3, 8002b0a <I2C_SlaveTransmit_TXE+0x30>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ae8:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002aea:	6803      	ldr	r3, [r0, #0]
 8002aec:	7809      	ldrb	r1, [r1, #0]
 8002aee:	6119      	str	r1, [r3, #16]
    hi2c->pBuffPtr++;
 8002af0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002af2:	3301      	adds	r3, #1
 8002af4:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8002af6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002af8:	b29b      	uxth	r3, r3
 8002afa:	3b01      	subs	r3, #1
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	8543      	strh	r3, [r0, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8002b00:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	b90b      	cbnz	r3, 8002b0a <I2C_SlaveTransmit_TXE+0x30>
 8002b06:	2a29      	cmp	r2, #41	; 0x29
 8002b08:	d000      	beq.n	8002b0c <I2C_SlaveTransmit_TXE+0x32>
}
 8002b0a:	bd08      	pop	{r3, pc}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002b0c:	6802      	ldr	r2, [r0, #0]
 8002b0e:	6853      	ldr	r3, [r2, #4]
 8002b10:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b14:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002b16:	2321      	movs	r3, #33	; 0x21
 8002b18:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002b1a:	2328      	movs	r3, #40	; 0x28
 8002b1c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002b20:	f7ff ffda 	bl	8002ad8 <HAL_I2C_SlaveTxCpltCallback>
}
 8002b24:	e7f1      	b.n	8002b0a <I2C_SlaveTransmit_TXE+0x30>

08002b26 <HAL_I2C_SlaveRxCpltCallback>:
}
 8002b26:	4770      	bx	lr

08002b28 <I2C_SlaveReceive_RXNE>:
{
 8002b28:	b508      	push	{r3, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002b2a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b2e:	b2da      	uxtb	r2, r3
  if (hi2c->XferCount != 0U)
 8002b30:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002b32:	b29b      	uxth	r3, r3
 8002b34:	b183      	cbz	r3, 8002b58 <I2C_SlaveReceive_RXNE+0x30>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b36:	6803      	ldr	r3, [r0, #0]
 8002b38:	6919      	ldr	r1, [r3, #16]
 8002b3a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002b3c:	7019      	strb	r1, [r3, #0]
    hi2c->pBuffPtr++;
 8002b3e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002b40:	3301      	adds	r3, #1
 8002b42:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8002b44:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002b46:	b29b      	uxth	r3, r3
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	b29b      	uxth	r3, r3
 8002b4c:	8543      	strh	r3, [r0, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8002b4e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002b50:	b29b      	uxth	r3, r3
 8002b52:	b90b      	cbnz	r3, 8002b58 <I2C_SlaveReceive_RXNE+0x30>
 8002b54:	2a2a      	cmp	r2, #42	; 0x2a
 8002b56:	d000      	beq.n	8002b5a <I2C_SlaveReceive_RXNE+0x32>
}
 8002b58:	bd08      	pop	{r3, pc}
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002b5a:	6802      	ldr	r2, [r0, #0]
 8002b5c:	6853      	ldr	r3, [r2, #4]
 8002b5e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b62:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8002b64:	2322      	movs	r3, #34	; 0x22
 8002b66:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8002b68:	2328      	movs	r3, #40	; 0x28
 8002b6a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8002b6e:	f7ff ffda 	bl	8002b26 <HAL_I2C_SlaveRxCpltCallback>
}
 8002b72:	e7f1      	b.n	8002b58 <I2C_SlaveReceive_RXNE+0x30>

08002b74 <HAL_I2C_AddrCallback>:
}
 8002b74:	4770      	bx	lr

08002b76 <I2C_Slave_ADDR>:
{
 8002b76:	b500      	push	{lr}
 8002b78:	b083      	sub	sp, #12
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8002b7a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b7e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8002b82:	2b28      	cmp	r3, #40	; 0x28
 8002b84:	d00c      	beq.n	8002ba0 <I2C_Slave_ADDR+0x2a>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b86:	2300      	movs	r3, #0
 8002b88:	9301      	str	r3, [sp, #4]
 8002b8a:	6802      	ldr	r2, [r0, #0]
 8002b8c:	6951      	ldr	r1, [r2, #20]
 8002b8e:	9101      	str	r1, [sp, #4]
 8002b90:	6992      	ldr	r2, [r2, #24]
 8002b92:	9201      	str	r2, [sp, #4]
 8002b94:	9a01      	ldr	r2, [sp, #4]
    __HAL_UNLOCK(hi2c);
 8002b96:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 8002b9a:	b003      	add	sp, #12
 8002b9c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8002ba0:	6802      	ldr	r2, [r0, #0]
 8002ba2:	6853      	ldr	r3, [r2, #4]
 8002ba4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ba8:	6053      	str	r3, [r2, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8002baa:	f011 0f04 	tst.w	r1, #4
 8002bae:	d00b      	beq.n	8002bc8 <I2C_Slave_ADDR+0x52>
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8002bb0:	2300      	movs	r3, #0
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8002bb2:	f011 0f80 	tst.w	r1, #128	; 0x80
 8002bb6:	d109      	bne.n	8002bcc <I2C_Slave_ADDR+0x56>
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8002bb8:	8982      	ldrh	r2, [r0, #12]
    __HAL_UNLOCK(hi2c);
 8002bba:	2100      	movs	r1, #0
 8002bbc:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8002bc0:	4619      	mov	r1, r3
 8002bc2:	f7ff ffd7 	bl	8002b74 <HAL_I2C_AddrCallback>
 8002bc6:	e7e8      	b.n	8002b9a <I2C_Slave_ADDR+0x24>
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8002bc8:	2301      	movs	r3, #1
 8002bca:	e7f2      	b.n	8002bb2 <I2C_Slave_ADDR+0x3c>
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8002bcc:	8b02      	ldrh	r2, [r0, #24]
 8002bce:	e7f4      	b.n	8002bba <I2C_Slave_ADDR+0x44>

08002bd0 <HAL_I2C_ListenCpltCallback>:
}
 8002bd0:	4770      	bx	lr
	...

08002bd4 <I2C_Slave_AF>:
{
 8002bd4:	b508      	push	{r3, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002bd6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002bda:	b2db      	uxtb	r3, r3
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002bdc:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8002bde:	2a08      	cmp	r2, #8
 8002be0:	d001      	beq.n	8002be6 <I2C_Slave_AF+0x12>
 8002be2:	2a20      	cmp	r2, #32
 8002be4:	d101      	bne.n	8002bea <I2C_Slave_AF+0x16>
 8002be6:	2b28      	cmp	r3, #40	; 0x28
 8002be8:	d006      	beq.n	8002bf8 <I2C_Slave_AF+0x24>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8002bea:	2b21      	cmp	r3, #33	; 0x21
 8002bec:	d01e      	beq.n	8002c2c <I2C_Slave_AF+0x58>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002bee:	6803      	ldr	r3, [r0, #0]
 8002bf0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002bf4:	615a      	str	r2, [r3, #20]
}
 8002bf6:	bd08      	pop	{r3, pc}
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bf8:	4b1a      	ldr	r3, [pc, #104]	; (8002c64 <I2C_Slave_AF+0x90>)
 8002bfa:	62c3      	str	r3, [r0, #44]	; 0x2c
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002bfc:	6802      	ldr	r2, [r0, #0]
 8002bfe:	6853      	ldr	r3, [r2, #4]
 8002c00:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c04:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c06:	6803      	ldr	r3, [r0, #0]
 8002c08:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c0c:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c0e:	6802      	ldr	r2, [r0, #0]
 8002c10:	6813      	ldr	r3, [r2, #0]
 8002c12:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c16:	6013      	str	r3, [r2, #0]
    hi2c->PreviousState = I2C_STATE_NONE;
 8002c18:	2300      	movs	r3, #0
 8002c1a:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002c22:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8002c26:	f7ff ffd3 	bl	8002bd0 <HAL_I2C_ListenCpltCallback>
 8002c2a:	e7e4      	b.n	8002bf6 <I2C_Slave_AF+0x22>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8002c2c:	4b0d      	ldr	r3, [pc, #52]	; (8002c64 <I2C_Slave_AF+0x90>)
 8002c2e:	62c3      	str	r3, [r0, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8002c30:	2321      	movs	r3, #33	; 0x21
 8002c32:	6303      	str	r3, [r0, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8002c34:	2320      	movs	r3, #32
 8002c36:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002c40:	6802      	ldr	r2, [r0, #0]
 8002c42:	6853      	ldr	r3, [r2, #4]
 8002c44:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002c48:	6053      	str	r3, [r2, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c4a:	6803      	ldr	r3, [r0, #0]
 8002c4c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002c50:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002c52:	6802      	ldr	r2, [r0, #0]
 8002c54:	6813      	ldr	r3, [r2, #0]
 8002c56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c5a:	6013      	str	r3, [r2, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8002c5c:	f7ff ff3c 	bl	8002ad8 <HAL_I2C_SlaveTxCpltCallback>
 8002c60:	e7c9      	b.n	8002bf6 <I2C_Slave_AF+0x22>
 8002c62:	bf00      	nop
 8002c64:	ffff0000 	.word	0xffff0000

08002c68 <HAL_I2C_MemTxCpltCallback>:
}
 8002c68:	4770      	bx	lr

08002c6a <I2C_MasterTransmit_BTF>:
{
 8002c6a:	b508      	push	{r3, lr}
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c6c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002c6e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002c72:	b2db      	uxtb	r3, r3
 8002c74:	2b21      	cmp	r3, #33	; 0x21
 8002c76:	d000      	beq.n	8002c7a <I2C_MasterTransmit_BTF+0x10>
}
 8002c78:	bd08      	pop	{r3, pc}
    if (hi2c->XferCount != 0U)
 8002c7a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002c7c:	b29b      	uxth	r3, r3
 8002c7e:	b163      	cbz	r3, 8002c9a <I2C_MasterTransmit_BTF+0x30>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c80:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002c82:	6803      	ldr	r3, [r0, #0]
 8002c84:	7812      	ldrb	r2, [r2, #0]
 8002c86:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002c88:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	6243      	str	r3, [r0, #36]	; 0x24
      hi2c->XferCount--;
 8002c8e:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002c90:	b29b      	uxth	r3, r3
 8002c92:	3b01      	subs	r3, #1
 8002c94:	b29b      	uxth	r3, r3
 8002c96:	8543      	strh	r3, [r0, #42]	; 0x2a
 8002c98:	e7ee      	b.n	8002c78 <I2C_MasterTransmit_BTF+0xe>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002c9a:	2a08      	cmp	r2, #8
 8002c9c:	d004      	beq.n	8002ca8 <I2C_MasterTransmit_BTF+0x3e>
 8002c9e:	2a20      	cmp	r2, #32
 8002ca0:	d002      	beq.n	8002ca8 <I2C_MasterTransmit_BTF+0x3e>
 8002ca2:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8002ca6:	d119      	bne.n	8002cdc <I2C_MasterTransmit_BTF+0x72>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002ca8:	6802      	ldr	r2, [r0, #0]
 8002caa:	6853      	ldr	r3, [r2, #4]
 8002cac:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002cb0:	6053      	str	r3, [r2, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cb2:	6802      	ldr	r2, [r0, #0]
 8002cb4:	6813      	ldr	r3, [r2, #0]
 8002cb6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002cba:	6013      	str	r3, [r2, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8002cc0:	2320      	movs	r3, #32
 8002cc2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002cc6:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002cca:	b2db      	uxtb	r3, r3
 8002ccc:	2b40      	cmp	r3, #64	; 0x40
 8002cce:	d015      	beq.n	8002cfc <I2C_MasterTransmit_BTF+0x92>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002cd6:	f7ff fefd 	bl	8002ad4 <HAL_I2C_MasterTxCpltCallback>
}
 8002cda:	e7cd      	b.n	8002c78 <I2C_MasterTransmit_BTF+0xe>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002cdc:	6802      	ldr	r2, [r0, #0]
 8002cde:	6853      	ldr	r3, [r2, #4]
 8002ce0:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002ce4:	6053      	str	r3, [r2, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002ce6:	2311      	movs	r3, #17
 8002ce8:	6303      	str	r3, [r0, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cea:	2300      	movs	r3, #0
 8002cec:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002cf0:	2320      	movs	r3, #32
 8002cf2:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002cf6:	f7ff feed 	bl	8002ad4 <HAL_I2C_MasterTxCpltCallback>
 8002cfa:	e7bd      	b.n	8002c78 <I2C_MasterTransmit_BTF+0xe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cfc:	2300      	movs	r3, #0
 8002cfe:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002d02:	f7ff ffb1 	bl	8002c68 <HAL_I2C_MemTxCpltCallback>
 8002d06:	e7b7      	b.n	8002c78 <I2C_MasterTransmit_BTF+0xe>

08002d08 <I2C_MemoryTransmit_TXE_BTF>:
{
 8002d08:	b508      	push	{r3, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002d0a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
  if (hi2c->EventCount == 0U)
 8002d0e:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002d10:	b99a      	cbnz	r2, 8002d3a <I2C_MemoryTransmit_TXE_BTF+0x32>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8002d12:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d008      	beq.n	8002d2a <I2C_MemoryTransmit_TXE_BTF+0x22>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8002d18:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002d1a:	f3c3 2307 	ubfx	r3, r3, #8, #8
 8002d1e:	6802      	ldr	r2, [r0, #0]
 8002d20:	6113      	str	r3, [r2, #16]
      hi2c->EventCount++;
 8002d22:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002d24:	3301      	adds	r3, #1
 8002d26:	6503      	str	r3, [r0, #80]	; 0x50
}
 8002d28:	bd08      	pop	{r3, pc}
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002d2a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002d2c:	6802      	ldr	r2, [r0, #0]
 8002d2e:	b2db      	uxtb	r3, r3
 8002d30:	6113      	str	r3, [r2, #16]
      hi2c->EventCount += 2U;
 8002d32:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002d34:	3302      	adds	r3, #2
 8002d36:	6503      	str	r3, [r0, #80]	; 0x50
 8002d38:	e7f6      	b.n	8002d28 <I2C_MemoryTransmit_TXE_BTF+0x20>
 8002d3a:	b2db      	uxtb	r3, r3
  else if (hi2c->EventCount == 1U)
 8002d3c:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002d3e:	2a01      	cmp	r2, #1
 8002d40:	d023      	beq.n	8002d8a <I2C_MemoryTransmit_TXE_BTF+0x82>
  else if (hi2c->EventCount == 2U)
 8002d42:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8002d44:	2a02      	cmp	r2, #2
 8002d46:	d1ef      	bne.n	8002d28 <I2C_MemoryTransmit_TXE_BTF+0x20>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002d48:	2b22      	cmp	r3, #34	; 0x22
 8002d4a:	d026      	beq.n	8002d9a <I2C_MemoryTransmit_TXE_BTF+0x92>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002d4c:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002d4e:	b292      	uxth	r2, r2
 8002d50:	b10a      	cbz	r2, 8002d56 <I2C_MemoryTransmit_TXE_BTF+0x4e>
 8002d52:	2b21      	cmp	r3, #33	; 0x21
 8002d54:	d02a      	beq.n	8002dac <I2C_MemoryTransmit_TXE_BTF+0xa4>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002d56:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 8002d58:	b292      	uxth	r2, r2
 8002d5a:	2a00      	cmp	r2, #0
 8002d5c:	d1e4      	bne.n	8002d28 <I2C_MemoryTransmit_TXE_BTF+0x20>
 8002d5e:	2b21      	cmp	r3, #33	; 0x21
 8002d60:	d1e2      	bne.n	8002d28 <I2C_MemoryTransmit_TXE_BTF+0x20>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002d62:	6802      	ldr	r2, [r0, #0]
 8002d64:	6853      	ldr	r3, [r2, #4]
 8002d66:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d6a:	6053      	str	r3, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d6c:	6802      	ldr	r2, [r0, #0]
 8002d6e:	6813      	ldr	r3, [r2, #0]
 8002d70:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002d74:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002d76:	2300      	movs	r3, #0
 8002d78:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002d7a:	2220      	movs	r2, #32
 8002d7c:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d80:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002d84:	f7ff ff70 	bl	8002c68 <HAL_I2C_MemTxCpltCallback>
}
 8002d88:	e7ce      	b.n	8002d28 <I2C_MemoryTransmit_TXE_BTF+0x20>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8002d8a:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002d8c:	6802      	ldr	r2, [r0, #0]
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	6113      	str	r3, [r2, #16]
    hi2c->EventCount++;
 8002d92:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002d94:	3301      	adds	r3, #1
 8002d96:	6503      	str	r3, [r0, #80]	; 0x50
 8002d98:	e7c6      	b.n	8002d28 <I2C_MemoryTransmit_TXE_BTF+0x20>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002d9a:	6802      	ldr	r2, [r0, #0]
 8002d9c:	6813      	ldr	r3, [r2, #0]
 8002d9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002da2:	6013      	str	r3, [r2, #0]
      hi2c->EventCount++;
 8002da4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8002da6:	3301      	adds	r3, #1
 8002da8:	6503      	str	r3, [r0, #80]	; 0x50
 8002daa:	e7bd      	b.n	8002d28 <I2C_MemoryTransmit_TXE_BTF+0x20>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dac:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002dae:	6803      	ldr	r3, [r0, #0]
 8002db0:	7812      	ldrb	r2, [r2, #0]
 8002db2:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002db4:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002db6:	3301      	adds	r3, #1
 8002db8:	6243      	str	r3, [r0, #36]	; 0x24
      hi2c->XferCount--;
 8002dba:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002dbc:	b29b      	uxth	r3, r3
 8002dbe:	3b01      	subs	r3, #1
 8002dc0:	b29b      	uxth	r3, r3
 8002dc2:	8543      	strh	r3, [r0, #42]	; 0x2a
 8002dc4:	e7b0      	b.n	8002d28 <I2C_MemoryTransmit_TXE_BTF+0x20>

08002dc6 <I2C_MasterTransmit_TXE>:
{
 8002dc6:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002dc8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002dcc:	b2db      	uxtb	r3, r3
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002dce:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8002dd2:	b2d2      	uxtb	r2, r2
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002dd4:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002dd6:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 8002dd8:	b909      	cbnz	r1, 8002dde <I2C_MasterTransmit_TXE+0x18>
 8002dda:	2b21      	cmp	r3, #33	; 0x21
 8002ddc:	d004      	beq.n	8002de8 <I2C_MasterTransmit_TXE+0x22>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002dde:	2b21      	cmp	r3, #33	; 0x21
 8002de0:	d03b      	beq.n	8002e5a <I2C_MasterTransmit_TXE+0x94>
 8002de2:	2a40      	cmp	r2, #64	; 0x40
 8002de4:	d037      	beq.n	8002e56 <I2C_MasterTransmit_TXE+0x90>
}
 8002de6:	bd10      	pop	{r4, pc}
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002de8:	2c08      	cmp	r4, #8
 8002dea:	d004      	beq.n	8002df6 <I2C_MasterTransmit_TXE+0x30>
 8002dec:	2c20      	cmp	r4, #32
 8002dee:	d002      	beq.n	8002df6 <I2C_MasterTransmit_TXE+0x30>
 8002df0:	f514 3f80 	cmn.w	r4, #65536	; 0x10000
 8002df4:	d119      	bne.n	8002e2a <I2C_MasterTransmit_TXE+0x64>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002df6:	6802      	ldr	r2, [r0, #0]
 8002df8:	6853      	ldr	r3, [r2, #4]
 8002dfa:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002dfe:	6053      	str	r3, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e00:	6802      	ldr	r2, [r0, #0]
 8002e02:	6813      	ldr	r3, [r2, #0]
 8002e04:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e08:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002e0e:	2320      	movs	r3, #32
 8002e10:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e14:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002e18:	b2db      	uxtb	r3, r3
 8002e1a:	2b40      	cmp	r3, #64	; 0x40
 8002e1c:	d015      	beq.n	8002e4a <I2C_MasterTransmit_TXE+0x84>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e1e:	2300      	movs	r3, #0
 8002e20:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002e24:	f7ff fe56 	bl	8002ad4 <HAL_I2C_MasterTxCpltCallback>
 8002e28:	e7dd      	b.n	8002de6 <I2C_MasterTransmit_TXE+0x20>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002e2a:	6802      	ldr	r2, [r0, #0]
 8002e2c:	6853      	ldr	r3, [r2, #4]
 8002e2e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002e32:	6053      	str	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002e34:	2311      	movs	r3, #17
 8002e36:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8002e3e:	2320      	movs	r3, #32
 8002e40:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8002e44:	f7ff fe46 	bl	8002ad4 <HAL_I2C_MasterTxCpltCallback>
 8002e48:	e7cd      	b.n	8002de6 <I2C_MasterTransmit_TXE+0x20>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002e50:	f7ff ff0a 	bl	8002c68 <HAL_I2C_MemTxCpltCallback>
 8002e54:	e7c7      	b.n	8002de6 <I2C_MasterTransmit_TXE+0x20>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002e56:	2b22      	cmp	r3, #34	; 0x22
 8002e58:	d1c5      	bne.n	8002de6 <I2C_MasterTransmit_TXE+0x20>
    if (hi2c->XferCount == 0U)
 8002e5a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	b92b      	cbnz	r3, 8002e6c <I2C_MasterTransmit_TXE+0xa6>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002e60:	6802      	ldr	r2, [r0, #0]
 8002e62:	6853      	ldr	r3, [r2, #4]
 8002e64:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002e68:	6053      	str	r3, [r2, #4]
 8002e6a:	e7bc      	b.n	8002de6 <I2C_MasterTransmit_TXE+0x20>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e6c:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	2b40      	cmp	r3, #64	; 0x40
 8002e74:	d00c      	beq.n	8002e90 <I2C_MasterTransmit_TXE+0xca>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e76:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002e78:	6803      	ldr	r3, [r0, #0]
 8002e7a:	7812      	ldrb	r2, [r2, #0]
 8002e7c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002e7e:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002e80:	3301      	adds	r3, #1
 8002e82:	6243      	str	r3, [r0, #36]	; 0x24
        hi2c->XferCount--;
 8002e84:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002e86:	b29b      	uxth	r3, r3
 8002e88:	3b01      	subs	r3, #1
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8002e8e:	e7aa      	b.n	8002de6 <I2C_MasterTransmit_TXE+0x20>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002e90:	f7ff ff3a 	bl	8002d08 <I2C_MemoryTransmit_TXE_BTF>
 8002e94:	e7a7      	b.n	8002de6 <I2C_MasterTransmit_TXE+0x20>

08002e96 <I2C_MasterReceive_BTF>:
{
 8002e96:	b508      	push	{r3, lr}
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002e98:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8002e9a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	2b04      	cmp	r3, #4
 8002ea0:	d014      	beq.n	8002ecc <I2C_MasterReceive_BTF+0x36>
  else if (hi2c->XferCount == 3U)
 8002ea2:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002ea4:	b29b      	uxth	r3, r3
 8002ea6:	2b03      	cmp	r3, #3
 8002ea8:	d022      	beq.n	8002ef0 <I2C_MasterReceive_BTF+0x5a>
  else if (hi2c->XferCount == 2U)
 8002eaa:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002eac:	b29b      	uxth	r3, r3
 8002eae:	2b02      	cmp	r3, #2
 8002eb0:	d039      	beq.n	8002f26 <I2C_MasterReceive_BTF+0x90>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002eb2:	6803      	ldr	r3, [r0, #0]
 8002eb4:	691a      	ldr	r2, [r3, #16]
 8002eb6:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002eb8:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002eba:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002ebc:	3301      	adds	r3, #1
 8002ebe:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8002ec0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002ec2:	b29b      	uxth	r3, r3
 8002ec4:	3b01      	subs	r3, #1
 8002ec6:	b29b      	uxth	r3, r3
 8002ec8:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8002eca:	e010      	b.n	8002eee <I2C_MasterReceive_BTF+0x58>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002ecc:	6802      	ldr	r2, [r0, #0]
 8002ece:	6853      	ldr	r3, [r2, #4]
 8002ed0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ed4:	6053      	str	r3, [r2, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ed6:	6803      	ldr	r3, [r0, #0]
 8002ed8:	691a      	ldr	r2, [r3, #16]
 8002eda:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002edc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002ede:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002ee0:	3301      	adds	r3, #1
 8002ee2:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8002ee4:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002ee6:	b29b      	uxth	r3, r3
 8002ee8:	3b01      	subs	r3, #1
 8002eea:	b29b      	uxth	r3, r3
 8002eec:	8543      	strh	r3, [r0, #42]	; 0x2a
}
 8002eee:	bd08      	pop	{r3, pc}
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002ef0:	6801      	ldr	r1, [r0, #0]
 8002ef2:	684b      	ldr	r3, [r1, #4]
 8002ef4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002ef8:	604b      	str	r3, [r1, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002efa:	2a04      	cmp	r2, #4
 8002efc:	d006      	beq.n	8002f0c <I2C_MasterReceive_BTF+0x76>
 8002efe:	2a02      	cmp	r2, #2
 8002f00:	d004      	beq.n	8002f0c <I2C_MasterReceive_BTF+0x76>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f02:	6802      	ldr	r2, [r0, #0]
 8002f04:	6813      	ldr	r3, [r2, #0]
 8002f06:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f0a:	6013      	str	r3, [r2, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f0c:	6803      	ldr	r3, [r0, #0]
 8002f0e:	691a      	ldr	r2, [r3, #16]
 8002f10:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002f12:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002f14:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002f16:	3301      	adds	r3, #1
 8002f18:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8002f1a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002f1c:	b29b      	uxth	r3, r3
 8002f1e:	3b01      	subs	r3, #1
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	8543      	strh	r3, [r0, #42]	; 0x2a
 8002f24:	e7e3      	b.n	8002eee <I2C_MasterReceive_BTF+0x58>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002f26:	2a01      	cmp	r2, #1
 8002f28:	d00b      	beq.n	8002f42 <I2C_MasterReceive_BTF+0xac>
 8002f2a:	2a10      	cmp	r2, #16
 8002f2c:	d009      	beq.n	8002f42 <I2C_MasterReceive_BTF+0xac>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8002f2e:	2a04      	cmp	r2, #4
 8002f30:	d038      	beq.n	8002fa4 <I2C_MasterReceive_BTF+0x10e>
 8002f32:	2a02      	cmp	r2, #2
 8002f34:	d036      	beq.n	8002fa4 <I2C_MasterReceive_BTF+0x10e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f36:	6802      	ldr	r2, [r0, #0]
 8002f38:	6813      	ldr	r3, [r2, #0]
 8002f3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002f3e:	6013      	str	r3, [r2, #0]
 8002f40:	e004      	b.n	8002f4c <I2C_MasterReceive_BTF+0xb6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002f42:	6802      	ldr	r2, [r0, #0]
 8002f44:	6813      	ldr	r3, [r2, #0]
 8002f46:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002f4a:	6013      	str	r3, [r2, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f4c:	6803      	ldr	r3, [r0, #0]
 8002f4e:	691a      	ldr	r2, [r3, #16]
 8002f50:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002f52:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002f54:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8002f56:	1c53      	adds	r3, r2, #1
 8002f58:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8002f5a:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002f5c:	b29b      	uxth	r3, r3
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	b29b      	uxth	r3, r3
 8002f62:	8543      	strh	r3, [r0, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f64:	6803      	ldr	r3, [r0, #0]
 8002f66:	691b      	ldr	r3, [r3, #16]
 8002f68:	7053      	strb	r3, [r2, #1]
    hi2c->pBuffPtr++;
 8002f6a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002f6c:	3301      	adds	r3, #1
 8002f6e:	6243      	str	r3, [r0, #36]	; 0x24
    hi2c->XferCount--;
 8002f70:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002f72:	b29b      	uxth	r3, r3
 8002f74:	3b01      	subs	r3, #1
 8002f76:	b29b      	uxth	r3, r3
 8002f78:	8543      	strh	r3, [r0, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002f7a:	6802      	ldr	r2, [r0, #0]
 8002f7c:	6853      	ldr	r3, [r2, #4]
 8002f7e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002f82:	6053      	str	r3, [r2, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002f84:	2320      	movs	r3, #32
 8002f86:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002f8a:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	2b40      	cmp	r3, #64	; 0x40
 8002f92:	d00d      	beq.n	8002fb0 <I2C_MasterReceive_BTF+0x11a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f94:	2300      	movs	r3, #0
 8002f96:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002f9a:	2312      	movs	r3, #18
 8002f9c:	6303      	str	r3, [r0, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002f9e:	f7ff fd9a 	bl	8002ad6 <HAL_I2C_MasterRxCpltCallback>
 8002fa2:	e7a4      	b.n	8002eee <I2C_MasterReceive_BTF+0x58>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fa4:	6802      	ldr	r2, [r0, #0]
 8002fa6:	6813      	ldr	r3, [r2, #0]
 8002fa8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002fac:	6013      	str	r3, [r2, #0]
 8002fae:	e7cd      	b.n	8002f4c <I2C_MasterReceive_BTF+0xb6>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002fb6:	6303      	str	r3, [r0, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002fb8:	f008 fe74 	bl	800bca4 <HAL_I2C_MemRxCpltCallback>
 8002fbc:	e797      	b.n	8002eee <I2C_MasterReceive_BTF+0x58>

08002fbe <HAL_I2C_ErrorCallback>:
}
 8002fbe:	4770      	bx	lr

08002fc0 <I2C_MasterReceive_RXNE>:
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002fc0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2b22      	cmp	r3, #34	; 0x22
 8002fc8:	d000      	beq.n	8002fcc <I2C_MasterReceive_RXNE+0xc>
 8002fca:	4770      	bx	lr
{
 8002fcc:	b510      	push	{r4, lr}
 8002fce:	4604      	mov	r4, r0
    tmp = hi2c->XferCount;
 8002fd0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002fd2:	b29b      	uxth	r3, r3
    if (tmp > 3U)
 8002fd4:	2b03      	cmp	r3, #3
 8002fd6:	d916      	bls.n	8003006 <I2C_MasterReceive_RXNE+0x46>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fd8:	6803      	ldr	r3, [r0, #0]
 8002fda:	691a      	ldr	r2, [r3, #16]
 8002fdc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002fde:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002fe0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	6243      	str	r3, [r0, #36]	; 0x24
      hi2c->XferCount--;
 8002fe6:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002fe8:	b29b      	uxth	r3, r3
 8002fea:	3b01      	subs	r3, #1
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	8543      	strh	r3, [r0, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8002ff0:	8d43      	ldrh	r3, [r0, #42]	; 0x2a
 8002ff2:	b29b      	uxth	r3, r3
 8002ff4:	2b03      	cmp	r3, #3
 8002ff6:	d000      	beq.n	8002ffa <I2C_MasterReceive_RXNE+0x3a>
}
 8002ff8:	bd10      	pop	{r4, pc}
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002ffa:	6802      	ldr	r2, [r0, #0]
 8002ffc:	6853      	ldr	r3, [r2, #4]
 8002ffe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003002:	6053      	str	r3, [r2, #4]
 8003004:	e7f8      	b.n	8002ff8 <I2C_MasterReceive_RXNE+0x38>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8003006:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8003008:	2a02      	cmp	r2, #2
 800300a:	d0f5      	beq.n	8002ff8 <I2C_MasterReceive_RXNE+0x38>
 800300c:	2b01      	cmp	r3, #1
 800300e:	d8f3      	bhi.n	8002ff8 <I2C_MasterReceive_RXNE+0x38>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8003010:	f7ff f9a0 	bl	8002354 <I2C_WaitOnSTOPRequestThroughIT>
 8003014:	2800      	cmp	r0, #0
 8003016:	d12e      	bne.n	8003076 <I2C_MasterReceive_RXNE+0xb6>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003018:	6822      	ldr	r2, [r4, #0]
 800301a:	6813      	ldr	r3, [r2, #0]
 800301c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003020:	6013      	str	r3, [r2, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003022:	6822      	ldr	r2, [r4, #0]
 8003024:	6853      	ldr	r3, [r2, #4]
 8003026:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800302a:	6053      	str	r3, [r2, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800302c:	6823      	ldr	r3, [r4, #0]
 800302e:	691a      	ldr	r2, [r3, #16]
 8003030:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003032:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003034:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003036:	3301      	adds	r3, #1
 8003038:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800303a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800303c:	b29b      	uxth	r3, r3
 800303e:	3b01      	subs	r3, #1
 8003040:	b29b      	uxth	r3, r3
 8003042:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003044:	2320      	movs	r3, #32
 8003046:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800304a:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800304e:	b2db      	uxtb	r3, r3
 8003050:	2b40      	cmp	r3, #64	; 0x40
 8003052:	d008      	beq.n	8003066 <I2C_MasterReceive_RXNE+0xa6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003054:	2300      	movs	r3, #0
 8003056:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800305a:	2312      	movs	r3, #18
 800305c:	6323      	str	r3, [r4, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800305e:	4620      	mov	r0, r4
 8003060:	f7ff fd39 	bl	8002ad6 <HAL_I2C_MasterRxCpltCallback>
 8003064:	e7c8      	b.n	8002ff8 <I2C_MasterReceive_RXNE+0x38>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8003066:	2300      	movs	r3, #0
 8003068:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800306c:	6323      	str	r3, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800306e:	4620      	mov	r0, r4
 8003070:	f008 fe18 	bl	800bca4 <HAL_I2C_MemRxCpltCallback>
 8003074:	e7c0      	b.n	8002ff8 <I2C_MasterReceive_RXNE+0x38>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003076:	6822      	ldr	r2, [r4, #0]
 8003078:	6853      	ldr	r3, [r2, #4]
 800307a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800307e:	6053      	str	r3, [r2, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003080:	6823      	ldr	r3, [r4, #0]
 8003082:	691a      	ldr	r2, [r3, #16]
 8003084:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003086:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8003088:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800308a:	3301      	adds	r3, #1
 800308c:	6263      	str	r3, [r4, #36]	; 0x24
        hi2c->XferCount--;
 800308e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003090:	b29b      	uxth	r3, r3
 8003092:	3b01      	subs	r3, #1
 8003094:	b29b      	uxth	r3, r3
 8003096:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8003098:	2320      	movs	r3, #32
 800309a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800309e:	2300      	movs	r3, #0
 80030a0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80030a4:	4620      	mov	r0, r4
 80030a6:	f7ff ff8a 	bl	8002fbe <HAL_I2C_ErrorCallback>
}
 80030aa:	e7a5      	b.n	8002ff8 <I2C_MasterReceive_RXNE+0x38>

080030ac <HAL_I2C_AbortCpltCallback>:
}
 80030ac:	4770      	bx	lr
	...

080030b0 <I2C_DMAAbort>:
{
 80030b0:	b500      	push	{lr}
 80030b2:	b083      	sub	sp, #12
  __IO uint32_t count = 0U;
 80030b4:	2300      	movs	r3, #0
 80030b6:	9301      	str	r3, [sp, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80030b8:	6b80      	ldr	r0, [r0, #56]	; 0x38
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80030ba:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
 80030be:	b2d2      	uxtb	r2, r2
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80030c0:	4b32      	ldr	r3, [pc, #200]	; (800318c <I2C_DMAAbort+0xdc>)
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	08db      	lsrs	r3, r3, #3
 80030c6:	4932      	ldr	r1, [pc, #200]	; (8003190 <I2C_DMAAbort+0xe0>)
 80030c8:	fba1 1303 	umull	r1, r3, r1, r3
 80030cc:	0a1b      	lsrs	r3, r3, #8
 80030ce:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80030d2:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 80030d6:	9301      	str	r3, [sp, #4]
    if (count == 0U)
 80030d8:	9b01      	ldr	r3, [sp, #4]
 80030da:	b143      	cbz	r3, 80030ee <I2C_DMAAbort+0x3e>
    count--;
 80030dc:	9b01      	ldr	r3, [sp, #4]
 80030de:	3b01      	subs	r3, #1
 80030e0:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80030e2:	6803      	ldr	r3, [r0, #0]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f413 7f00 	tst.w	r3, #512	; 0x200
 80030ea:	d1f5      	bne.n	80030d8 <I2C_DMAAbort+0x28>
 80030ec:	e003      	b.n	80030f6 <I2C_DMAAbort+0x46>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80030ee:	6c03      	ldr	r3, [r0, #64]	; 0x40
 80030f0:	f043 0320 	orr.w	r3, r3, #32
 80030f4:	6403      	str	r3, [r0, #64]	; 0x40
  if (hi2c->hdmatx != NULL)
 80030f6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80030f8:	b10b      	cbz	r3, 80030fe <I2C_DMAAbort+0x4e>
    hi2c->hdmatx->XferCpltCallback = NULL;
 80030fa:	2100      	movs	r1, #0
 80030fc:	63d9      	str	r1, [r3, #60]	; 0x3c
  if (hi2c->hdmarx != NULL)
 80030fe:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8003100:	b10b      	cbz	r3, 8003106 <I2C_DMAAbort+0x56>
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003102:	2100      	movs	r1, #0
 8003104:	63d9      	str	r1, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003106:	6801      	ldr	r1, [r0, #0]
 8003108:	680b      	ldr	r3, [r1, #0]
 800310a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800310e:	600b      	str	r3, [r1, #0]
  hi2c->XferCount = 0U;
 8003110:	2300      	movs	r3, #0
 8003112:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8003114:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8003116:	b10b      	cbz	r3, 800311c <I2C_DMAAbort+0x6c>
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003118:	2100      	movs	r1, #0
 800311a:	6519      	str	r1, [r3, #80]	; 0x50
  if (hi2c->hdmarx != NULL)
 800311c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800311e:	b10b      	cbz	r3, 8003124 <I2C_DMAAbort+0x74>
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003120:	2100      	movs	r1, #0
 8003122:	6519      	str	r1, [r3, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8003124:	6801      	ldr	r1, [r0, #0]
 8003126:	680b      	ldr	r3, [r1, #0]
 8003128:	f023 0301 	bic.w	r3, r3, #1
 800312c:	600b      	str	r3, [r1, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 800312e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003132:	b2db      	uxtb	r3, r3
 8003134:	2b60      	cmp	r3, #96	; 0x60
 8003136:	d00e      	beq.n	8003156 <I2C_DMAAbort+0xa6>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003138:	f002 0228 	and.w	r2, r2, #40	; 0x28
 800313c:	2a28      	cmp	r2, #40	; 0x28
 800313e:	d014      	beq.n	800316a <I2C_DMAAbort+0xba>
      hi2c->State = HAL_I2C_STATE_READY;
 8003140:	2320      	movs	r3, #32
 8003142:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003146:	2300      	movs	r3, #0
 8003148:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800314c:	f7ff ff37 	bl	8002fbe <HAL_I2C_ErrorCallback>
}
 8003150:	b003      	add	sp, #12
 8003152:	f85d fb04 	ldr.w	pc, [sp], #4
    hi2c->State         = HAL_I2C_STATE_READY;
 8003156:	2320      	movs	r3, #32
 8003158:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800315c:	2300      	movs	r3, #0
 800315e:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003162:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8003164:	f7ff ffa2 	bl	80030ac <HAL_I2C_AbortCpltCallback>
 8003168:	e7f2      	b.n	8003150 <I2C_DMAAbort+0xa0>
      __HAL_I2C_ENABLE(hi2c);
 800316a:	6802      	ldr	r2, [r0, #0]
 800316c:	6813      	ldr	r3, [r2, #0]
 800316e:	f043 0301 	orr.w	r3, r3, #1
 8003172:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003174:	6802      	ldr	r2, [r0, #0]
 8003176:	6813      	ldr	r3, [r2, #0]
 8003178:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800317c:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800317e:	2300      	movs	r3, #0
 8003180:	6303      	str	r3, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003182:	2328      	movs	r3, #40	; 0x28
 8003184:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8003188:	e7e0      	b.n	800314c <I2C_DMAAbort+0x9c>
 800318a:	bf00      	nop
 800318c:	20000118 	.word	0x20000118
 8003190:	14f8b589 	.word	0x14f8b589

08003194 <I2C_ITError>:
{
 8003194:	b510      	push	{r4, lr}
 8003196:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003198:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800319c:	b2db      	uxtb	r3, r3
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800319e:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 80031a2:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80031a4:	2a10      	cmp	r2, #16
 80031a6:	d036      	beq.n	8003216 <I2C_ITError+0x82>
 80031a8:	2a40      	cmp	r2, #64	; 0x40
 80031aa:	d034      	beq.n	8003216 <I2C_ITError+0x82>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80031ac:	f003 0228 	and.w	r2, r3, #40	; 0x28
 80031b0:	2a28      	cmp	r2, #40	; 0x28
 80031b2:	d038      	beq.n	8003226 <I2C_ITError+0x92>
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80031b4:	6822      	ldr	r2, [r4, #0]
 80031b6:	6852      	ldr	r2, [r2, #4]
 80031b8:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80031bc:	d107      	bne.n	80031ce <I2C_ITError+0x3a>
 80031be:	2b60      	cmp	r3, #96	; 0x60
 80031c0:	d005      	beq.n	80031ce <I2C_ITError+0x3a>
      hi2c->State = HAL_I2C_STATE_READY;
 80031c2:	2320      	movs	r3, #32
 80031c4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c8:	2300      	movs	r3, #0
 80031ca:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 80031ce:	2300      	movs	r3, #0
 80031d0:	6323      	str	r3, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80031d2:	6823      	ldr	r3, [r4, #0]
 80031d4:	685a      	ldr	r2, [r3, #4]
 80031d6:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80031da:	d048      	beq.n	800326e <I2C_ITError+0xda>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80031dc:	685a      	ldr	r2, [r3, #4]
 80031de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031e2:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 80031e4:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80031e6:	f892 3035 	ldrb.w	r3, [r2, #53]	; 0x35
 80031ea:	b2db      	uxtb	r3, r3
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d020      	beq.n	8003232 <I2C_ITError+0x9e>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80031f0:	4b44      	ldr	r3, [pc, #272]	; (8003304 <I2C_ITError+0x170>)
 80031f2:	6513      	str	r3, [r2, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80031f4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 80031f6:	f7fe fc94 	bl	8001b22 <HAL_DMA_Abort_IT>
 80031fa:	2800      	cmp	r0, #0
 80031fc:	d049      	beq.n	8003292 <I2C_ITError+0xfe>
        __HAL_I2C_DISABLE(hi2c);
 80031fe:	6822      	ldr	r2, [r4, #0]
 8003200:	6813      	ldr	r3, [r2, #0]
 8003202:	f023 0301 	bic.w	r3, r3, #1
 8003206:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003208:	2320      	movs	r3, #32
 800320a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800320e:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003210:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003212:	4798      	blx	r3
 8003214:	e03d      	b.n	8003292 <I2C_ITError+0xfe>
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003216:	2b22      	cmp	r3, #34	; 0x22
 8003218:	d1c8      	bne.n	80031ac <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 800321a:	6821      	ldr	r1, [r4, #0]
 800321c:	680a      	ldr	r2, [r1, #0]
 800321e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003222:	600a      	str	r2, [r1, #0]
 8003224:	e7c2      	b.n	80031ac <I2C_ITError+0x18>
    hi2c->PreviousState = I2C_STATE_NONE;
 8003226:	2300      	movs	r3, #0
 8003228:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 800322a:	2328      	movs	r3, #40	; 0x28
 800322c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
 8003230:	e7cf      	b.n	80031d2 <I2C_ITError+0x3e>
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003232:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003234:	4a33      	ldr	r2, [pc, #204]	; (8003304 <I2C_ITError+0x170>)
 8003236:	651a      	str	r2, [r3, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003238:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800323a:	f7fe fc72 	bl	8001b22 <HAL_DMA_Abort_IT>
 800323e:	b340      	cbz	r0, 8003292 <I2C_ITError+0xfe>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003240:	6823      	ldr	r3, [r4, #0]
 8003242:	695a      	ldr	r2, [r3, #20]
 8003244:	f012 0f40 	tst.w	r2, #64	; 0x40
 8003248:	d005      	beq.n	8003256 <I2C_ITError+0xc2>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800324a:	691a      	ldr	r2, [r3, #16]
 800324c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800324e:	701a      	strb	r2, [r3, #0]
          hi2c->pBuffPtr++;
 8003250:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003252:	3301      	adds	r3, #1
 8003254:	6263      	str	r3, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8003256:	6822      	ldr	r2, [r4, #0]
 8003258:	6813      	ldr	r3, [r2, #0]
 800325a:	f023 0301 	bic.w	r3, r3, #1
 800325e:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8003260:	2320      	movs	r3, #32
 8003262:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003266:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003268:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800326a:	4798      	blx	r3
 800326c:	e011      	b.n	8003292 <I2C_ITError+0xfe>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800326e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8003272:	b2d2      	uxtb	r2, r2
 8003274:	2a60      	cmp	r2, #96	; 0x60
 8003276:	d01f      	beq.n	80032b8 <I2C_ITError+0x124>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003278:	695a      	ldr	r2, [r3, #20]
 800327a:	f012 0f40 	tst.w	r2, #64	; 0x40
 800327e:	d005      	beq.n	800328c <I2C_ITError+0xf8>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003280:	691a      	ldr	r2, [r3, #16]
 8003282:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003284:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8003286:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003288:	3301      	adds	r3, #1
 800328a:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 800328c:	4620      	mov	r0, r4
 800328e:	f7ff fe96 	bl	8002fbe <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 8003292:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8003294:	f013 0f0f 	tst.w	r3, #15
 8003298:	d004      	beq.n	80032a4 <I2C_ITError+0x110>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800329a:	6822      	ldr	r2, [r4, #0]
 800329c:	6853      	ldr	r3, [r2, #4]
 800329e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80032a2:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 80032a4:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80032a8:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80032aa:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80032ac:	f012 0f04 	tst.w	r2, #4
 80032b0:	d001      	beq.n	80032b6 <I2C_ITError+0x122>
 80032b2:	2b28      	cmp	r3, #40	; 0x28
 80032b4:	d018      	beq.n	80032e8 <I2C_ITError+0x154>
}
 80032b6:	bd10      	pop	{r4, pc}
    hi2c->State = HAL_I2C_STATE_READY;
 80032b8:	2220      	movs	r2, #32
 80032ba:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80032be:	2200      	movs	r2, #0
 80032c0:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80032c2:	695a      	ldr	r2, [r3, #20]
 80032c4:	f012 0f40 	tst.w	r2, #64	; 0x40
 80032c8:	d005      	beq.n	80032d6 <I2C_ITError+0x142>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032ca:	691a      	ldr	r2, [r3, #16]
 80032cc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032ce:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80032d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032d2:	3301      	adds	r3, #1
 80032d4:	6263      	str	r3, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 80032d6:	6822      	ldr	r2, [r4, #0]
 80032d8:	6813      	ldr	r3, [r2, #0]
 80032da:	f023 0301 	bic.w	r3, r3, #1
 80032de:	6013      	str	r3, [r2, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 80032e0:	4620      	mov	r0, r4
 80032e2:	f7ff fee3 	bl	80030ac <HAL_I2C_AbortCpltCallback>
 80032e6:	e7d4      	b.n	8003292 <I2C_ITError+0xfe>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80032e8:	4b07      	ldr	r3, [pc, #28]	; (8003308 <I2C_ITError+0x174>)
 80032ea:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80032ec:	2300      	movs	r3, #0
 80032ee:	6323      	str	r3, [r4, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80032f0:	2220      	movs	r2, #32
 80032f2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80032f6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 80032fa:	4620      	mov	r0, r4
 80032fc:	f7ff fc68 	bl	8002bd0 <HAL_I2C_ListenCpltCallback>
}
 8003300:	e7d9      	b.n	80032b6 <I2C_ITError+0x122>
 8003302:	bf00      	nop
 8003304:	080030b1 	.word	0x080030b1
 8003308:	ffff0000 	.word	0xffff0000

0800330c <I2C_Slave_STOPF>:
{
 800330c:	b530      	push	{r4, r5, lr}
 800330e:	b083      	sub	sp, #12
 8003310:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003312:	f890 503d 	ldrb.w	r5, [r0, #61]	; 0x3d
 8003316:	b2ed      	uxtb	r5, r5
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003318:	6802      	ldr	r2, [r0, #0]
 800331a:	6853      	ldr	r3, [r2, #4]
 800331c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003320:	6053      	str	r3, [r2, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8003322:	2300      	movs	r3, #0
 8003324:	9301      	str	r3, [sp, #4]
 8003326:	6803      	ldr	r3, [r0, #0]
 8003328:	695a      	ldr	r2, [r3, #20]
 800332a:	9201      	str	r2, [sp, #4]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	f042 0201 	orr.w	r2, r2, #1
 8003332:	601a      	str	r2, [r3, #0]
 8003334:	9b01      	ldr	r3, [sp, #4]
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003336:	6802      	ldr	r2, [r0, #0]
 8003338:	6813      	ldr	r3, [r2, #0]
 800333a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800333e:	6013      	str	r3, [r2, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003340:	6803      	ldr	r3, [r0, #0]
 8003342:	685a      	ldr	r2, [r3, #4]
 8003344:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8003348:	d038      	beq.n	80033bc <I2C_Slave_STOPF+0xb0>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800334a:	2d22      	cmp	r5, #34	; 0x22
 800334c:	d021      	beq.n	8003392 <I2C_Slave_STOPF+0x86>
 800334e:	2d2a      	cmp	r5, #42	; 0x2a
 8003350:	d01f      	beq.n	8003392 <I2C_Slave_STOPF+0x86>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8003352:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8003354:	6812      	ldr	r2, [r2, #0]
 8003356:	6852      	ldr	r2, [r2, #4]
 8003358:	b292      	uxth	r2, r2
 800335a:	8542      	strh	r2, [r0, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 800335c:	8d42      	ldrh	r2, [r0, #42]	; 0x2a
 800335e:	b292      	uxth	r2, r2
 8003360:	b11a      	cbz	r2, 800336a <I2C_Slave_STOPF+0x5e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003362:	6c02      	ldr	r2, [r0, #64]	; 0x40
 8003364:	f042 0204 	orr.w	r2, r2, #4
 8003368:	6402      	str	r2, [r0, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003370:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8003372:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003374:	f7fe fcd6 	bl	8001d24 <HAL_DMA_GetState>
 8003378:	2801      	cmp	r0, #1
 800337a:	d01f      	beq.n	80033bc <I2C_Slave_STOPF+0xb0>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800337c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800337e:	4a44      	ldr	r2, [pc, #272]	; (8003490 <I2C_Slave_STOPF+0x184>)
 8003380:	651a      	str	r2, [r3, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8003382:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003384:	f7fe fbcd 	bl	8001b22 <HAL_DMA_Abort_IT>
 8003388:	b1c0      	cbz	r0, 80033bc <I2C_Slave_STOPF+0xb0>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800338a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800338c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800338e:	4798      	blx	r3
 8003390:	e014      	b.n	80033bc <I2C_Slave_STOPF+0xb0>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003392:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8003394:	6812      	ldr	r2, [r2, #0]
 8003396:	6852      	ldr	r2, [r2, #4]
 8003398:	b292      	uxth	r2, r2
 800339a:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 800339c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800339e:	b292      	uxth	r2, r2
 80033a0:	b11a      	cbz	r2, 80033aa <I2C_Slave_STOPF+0x9e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80033a2:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80033a4:	f042 0204 	orr.w	r2, r2, #4
 80033a8:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80033aa:	685a      	ldr	r2, [r3, #4]
 80033ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033b0:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80033b2:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80033b4:	f7fe fcb6 	bl	8001d24 <HAL_DMA_GetState>
 80033b8:	2801      	cmp	r0, #1
 80033ba:	d142      	bne.n	8003442 <I2C_Slave_STOPF+0x136>
  if (hi2c->XferCount != 0U)
 80033bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80033be:	b29b      	uxth	r3, r3
 80033c0:	b333      	cbz	r3, 8003410 <I2C_Slave_STOPF+0x104>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033c2:	6823      	ldr	r3, [r4, #0]
 80033c4:	695a      	ldr	r2, [r3, #20]
 80033c6:	f012 0f04 	tst.w	r2, #4
 80033ca:	d00a      	beq.n	80033e2 <I2C_Slave_STOPF+0xd6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033cc:	691a      	ldr	r2, [r3, #16]
 80033ce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033d0:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80033d2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033d4:	3301      	adds	r3, #1
 80033d6:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80033d8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80033da:	b29b      	uxth	r3, r3
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29b      	uxth	r3, r3
 80033e0:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80033e2:	6823      	ldr	r3, [r4, #0]
 80033e4:	695a      	ldr	r2, [r3, #20]
 80033e6:	f012 0f40 	tst.w	r2, #64	; 0x40
 80033ea:	d00a      	beq.n	8003402 <I2C_Slave_STOPF+0xf6>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033ec:	691a      	ldr	r2, [r3, #16]
 80033ee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033f0:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 80033f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80033f4:	3301      	adds	r3, #1
 80033f6:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 80033f8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	3b01      	subs	r3, #1
 80033fe:	b29b      	uxth	r3, r3
 8003400:	8563      	strh	r3, [r4, #42]	; 0x2a
    if (hi2c->XferCount != 0U)
 8003402:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003404:	b29b      	uxth	r3, r3
 8003406:	b11b      	cbz	r3, 8003410 <I2C_Slave_STOPF+0x104>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003408:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800340a:	f043 0304 	orr.w	r3, r3, #4
 800340e:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003410:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003412:	bb13      	cbnz	r3, 800345a <I2C_Slave_STOPF+0x14e>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003414:	2d2a      	cmp	r5, #42	; 0x2a
 8003416:	d025      	beq.n	8003464 <I2C_Slave_STOPF+0x158>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8003418:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800341c:	b2db      	uxtb	r3, r3
 800341e:	2b28      	cmp	r3, #40	; 0x28
 8003420:	d029      	beq.n	8003476 <I2C_Slave_STOPF+0x16a>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8003422:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003424:	2b22      	cmp	r3, #34	; 0x22
 8003426:	d001      	beq.n	800342c <I2C_Slave_STOPF+0x120>
 8003428:	2d22      	cmp	r5, #34	; 0x22
 800342a:	d119      	bne.n	8003460 <I2C_Slave_STOPF+0x154>
        hi2c->PreviousState = I2C_STATE_NONE;
 800342c:	2300      	movs	r3, #0
 800342e:	6323      	str	r3, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8003430:	2220      	movs	r2, #32
 8003432:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8003436:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800343a:	4620      	mov	r0, r4
 800343c:	f7ff fb73 	bl	8002b26 <HAL_I2C_SlaveRxCpltCallback>
}
 8003440:	e00e      	b.n	8003460 <I2C_Slave_STOPF+0x154>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003442:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003444:	4a12      	ldr	r2, [pc, #72]	; (8003490 <I2C_Slave_STOPF+0x184>)
 8003446:	651a      	str	r2, [r3, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8003448:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800344a:	f7fe fb6a 	bl	8001b22 <HAL_DMA_Abort_IT>
 800344e:	2800      	cmp	r0, #0
 8003450:	d0b4      	beq.n	80033bc <I2C_Slave_STOPF+0xb0>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8003452:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003454:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8003456:	4798      	blx	r3
 8003458:	e7b0      	b.n	80033bc <I2C_Slave_STOPF+0xb0>
    I2C_ITError(hi2c);
 800345a:	4620      	mov	r0, r4
 800345c:	f7ff fe9a 	bl	8003194 <I2C_ITError>
}
 8003460:	b003      	add	sp, #12
 8003462:	bd30      	pop	{r4, r5, pc}
      hi2c->PreviousState = I2C_STATE_NONE;
 8003464:	2300      	movs	r3, #0
 8003466:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003468:	2328      	movs	r3, #40	; 0x28
 800346a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800346e:	4620      	mov	r0, r4
 8003470:	f7ff fb59 	bl	8002b26 <HAL_I2C_SlaveRxCpltCallback>
 8003474:	e7d0      	b.n	8003418 <I2C_Slave_STOPF+0x10c>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003476:	4b07      	ldr	r3, [pc, #28]	; (8003494 <I2C_Slave_STOPF+0x188>)
 8003478:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800347a:	2300      	movs	r3, #0
 800347c:	6323      	str	r3, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800347e:	2220      	movs	r2, #32
 8003480:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003484:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8003488:	4620      	mov	r0, r4
 800348a:	f7ff fba1 	bl	8002bd0 <HAL_I2C_ListenCpltCallback>
 800348e:	e7e7      	b.n	8003460 <I2C_Slave_STOPF+0x154>
 8003490:	080030b1 	.word	0x080030b1
 8003494:	ffff0000 	.word	0xffff0000

08003498 <HAL_I2C_EV_IRQHandler>:
{
 8003498:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800349a:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800349c:	6802      	ldr	r2, [r0, #0]
 800349e:	6855      	ldr	r5, [r2, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80034a0:	6ac6      	ldr	r6, [r0, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80034a2:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 80034a6:	b2db      	uxtb	r3, r3
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034a8:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 80034ac:	b2c8      	uxtb	r0, r1
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80034ae:	2b10      	cmp	r3, #16
 80034b0:	d013      	beq.n	80034da <HAL_I2C_EV_IRQHandler+0x42>
 80034b2:	2b40      	cmp	r3, #64	; 0x40
 80034b4:	d011      	beq.n	80034da <HAL_I2C_EV_IRQHandler+0x42>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80034b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d07a      	beq.n	80035b2 <HAL_I2C_EV_IRQHandler+0x11a>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80034bc:	6953      	ldr	r3, [r2, #20]
  uint32_t sr2itflags               = 0U;
 80034be:	2100      	movs	r1, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034c0:	f013 0f02 	tst.w	r3, #2
 80034c4:	d078      	beq.n	80035b8 <HAL_I2C_EV_IRQHandler+0x120>
 80034c6:	f415 7f00 	tst.w	r5, #512	; 0x200
 80034ca:	d075      	beq.n	80035b8 <HAL_I2C_EV_IRQHandler+0x120>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80034cc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80034ce:	b103      	cbz	r3, 80034d2 <HAL_I2C_EV_IRQHandler+0x3a>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80034d0:	6991      	ldr	r1, [r2, #24]
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80034d2:	4620      	mov	r0, r4
 80034d4:	f7ff fb4f 	bl	8002b76 <I2C_Slave_ADDR>
}
 80034d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80034da:	f8d2 c018 	ldr.w	ip, [r2, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80034de:	6951      	ldr	r1, [r2, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80034e0:	f011 0701 	ands.w	r7, r1, #1
 80034e4:	d105      	bne.n	80034f2 <HAL_I2C_EV_IRQHandler+0x5a>
 80034e6:	f5b6 0f2a 	cmp.w	r6, #11141120	; 0xaa0000
 80034ea:	d0f5      	beq.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
 80034ec:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 80034f0:	d0f2      	beq.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034f2:	b117      	cbz	r7, 80034fa <HAL_I2C_EV_IRQHandler+0x62>
 80034f4:	f415 7f00 	tst.w	r5, #512	; 0x200
 80034f8:	d129      	bne.n	800354e <HAL_I2C_EV_IRQHandler+0xb6>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80034fa:	f011 0f08 	tst.w	r1, #8
 80034fe:	d002      	beq.n	8003506 <HAL_I2C_EV_IRQHandler+0x6e>
 8003500:	f415 7f00 	tst.w	r5, #512	; 0x200
 8003504:	d12a      	bne.n	800355c <HAL_I2C_EV_IRQHandler+0xc4>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003506:	f011 0f02 	tst.w	r1, #2
 800350a:	d002      	beq.n	8003512 <HAL_I2C_EV_IRQHandler+0x7a>
 800350c:	f415 7f00 	tst.w	r5, #512	; 0x200
 8003510:	d128      	bne.n	8003564 <HAL_I2C_EV_IRQHandler+0xcc>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003512:	f01c 0f04 	tst.w	ip, #4
 8003516:	d031      	beq.n	800357c <HAL_I2C_EV_IRQHandler+0xe4>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003518:	6852      	ldr	r2, [r2, #4]
 800351a:	f412 6f00 	tst.w	r2, #2048	; 0x800
 800351e:	d1db      	bne.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003520:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003524:	d005      	beq.n	8003532 <HAL_I2C_EV_IRQHandler+0x9a>
 8003526:	f415 6f80 	tst.w	r5, #1024	; 0x400
 800352a:	d002      	beq.n	8003532 <HAL_I2C_EV_IRQHandler+0x9a>
 800352c:	f011 0f04 	tst.w	r1, #4
 8003530:	d01c      	beq.n	800356c <HAL_I2C_EV_IRQHandler+0xd4>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003532:	f011 0f04 	tst.w	r1, #4
 8003536:	d0cf      	beq.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
 8003538:	f415 7f00 	tst.w	r5, #512	; 0x200
 800353c:	d0cc      	beq.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800353e:	2821      	cmp	r0, #33	; 0x21
 8003540:	d018      	beq.n	8003574 <HAL_I2C_EV_IRQHandler+0xdc>
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003542:	2b40      	cmp	r3, #64	; 0x40
 8003544:	d1c8      	bne.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003546:	4620      	mov	r0, r4
 8003548:	f7ff fbde 	bl	8002d08 <I2C_MemoryTransmit_TXE_BTF>
 800354c:	e7c4      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
      I2C_ConvertOtherXferOptions(hi2c);
 800354e:	4620      	mov	r0, r4
 8003550:	f7fe ff3d 	bl	80023ce <I2C_ConvertOtherXferOptions>
      I2C_Master_SB(hi2c);
 8003554:	4620      	mov	r0, r4
 8003556:	f7fe fd71 	bl	800203c <I2C_Master_SB>
 800355a:	e7bd      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
      I2C_Master_ADD10(hi2c);
 800355c:	4620      	mov	r0, r4
 800355e:	f7fe fdc1 	bl	80020e4 <I2C_Master_ADD10>
 8003562:	e7b9      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
      I2C_Master_ADDR(hi2c);
 8003564:	4620      	mov	r0, r4
 8003566:	f7fe fdd2 	bl	800210e <I2C_Master_ADDR>
 800356a:	e7b5      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
          I2C_MasterTransmit_TXE(hi2c);
 800356c:	4620      	mov	r0, r4
 800356e:	f7ff fc2a 	bl	8002dc6 <I2C_MasterTransmit_TXE>
 8003572:	e7b1      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
            I2C_MasterTransmit_BTF(hi2c);
 8003574:	4620      	mov	r0, r4
 8003576:	f7ff fb78 	bl	8002c6a <I2C_MasterTransmit_BTF>
 800357a:	e7ad      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800357c:	6853      	ldr	r3, [r2, #4]
 800357e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 8003582:	d1a9      	bne.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003584:	f011 0f40 	tst.w	r1, #64	; 0x40
 8003588:	d005      	beq.n	8003596 <HAL_I2C_EV_IRQHandler+0xfe>
 800358a:	f415 6f80 	tst.w	r5, #1024	; 0x400
 800358e:	d002      	beq.n	8003596 <HAL_I2C_EV_IRQHandler+0xfe>
 8003590:	f011 0f04 	tst.w	r1, #4
 8003594:	d009      	beq.n	80035aa <HAL_I2C_EV_IRQHandler+0x112>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003596:	f011 0f04 	tst.w	r1, #4
 800359a:	d09d      	beq.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
 800359c:	f415 7f00 	tst.w	r5, #512	; 0x200
 80035a0:	d09a      	beq.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
          I2C_MasterReceive_BTF(hi2c);
 80035a2:	4620      	mov	r0, r4
 80035a4:	f7ff fc77 	bl	8002e96 <I2C_MasterReceive_BTF>
 80035a8:	e796      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
          I2C_MasterReceive_RXNE(hi2c);
 80035aa:	4620      	mov	r0, r4
 80035ac:	f7ff fd08 	bl	8002fc0 <I2C_MasterReceive_RXNE>
 80035b0:	e792      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80035b2:	6991      	ldr	r1, [r2, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80035b4:	6953      	ldr	r3, [r2, #20]
 80035b6:	e783      	b.n	80034c0 <HAL_I2C_EV_IRQHandler+0x28>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035b8:	f013 0f10 	tst.w	r3, #16
 80035bc:	d002      	beq.n	80035c4 <HAL_I2C_EV_IRQHandler+0x12c>
 80035be:	f415 7f00 	tst.w	r5, #512	; 0x200
 80035c2:	d118      	bne.n	80035f6 <HAL_I2C_EV_IRQHandler+0x15e>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80035c4:	2821      	cmp	r0, #33	; 0x21
 80035c6:	d01a      	beq.n	80035fe <HAL_I2C_EV_IRQHandler+0x166>
 80035c8:	2829      	cmp	r0, #41	; 0x29
 80035ca:	d018      	beq.n	80035fe <HAL_I2C_EV_IRQHandler+0x166>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035cc:	f013 0f40 	tst.w	r3, #64	; 0x40
 80035d0:	d005      	beq.n	80035de <HAL_I2C_EV_IRQHandler+0x146>
 80035d2:	f415 6f80 	tst.w	r5, #1024	; 0x400
 80035d6:	d002      	beq.n	80035de <HAL_I2C_EV_IRQHandler+0x146>
 80035d8:	f013 0f04 	tst.w	r3, #4
 80035dc:	d028      	beq.n	8003630 <HAL_I2C_EV_IRQHandler+0x198>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80035de:	f013 0f04 	tst.w	r3, #4
 80035e2:	f43f af79 	beq.w	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
 80035e6:	f415 7f00 	tst.w	r5, #512	; 0x200
 80035ea:	f43f af75 	beq.w	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
        I2C_SlaveReceive_BTF(hi2c);
 80035ee:	4620      	mov	r0, r4
 80035f0:	f7fe fea0 	bl	8002334 <I2C_SlaveReceive_BTF>
      }
 80035f4:	e770      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
      I2C_Slave_STOPF(hi2c);
 80035f6:	4620      	mov	r0, r4
 80035f8:	f7ff fe88 	bl	800330c <I2C_Slave_STOPF>
 80035fc:	e76c      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80035fe:	f013 0f80 	tst.w	r3, #128	; 0x80
 8003602:	d005      	beq.n	8003610 <HAL_I2C_EV_IRQHandler+0x178>
 8003604:	f415 6f80 	tst.w	r5, #1024	; 0x400
 8003608:	d002      	beq.n	8003610 <HAL_I2C_EV_IRQHandler+0x178>
 800360a:	f013 0f04 	tst.w	r3, #4
 800360e:	d00b      	beq.n	8003628 <HAL_I2C_EV_IRQHandler+0x190>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003610:	f013 0f04 	tst.w	r3, #4
 8003614:	f43f af60 	beq.w	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
 8003618:	f415 7f00 	tst.w	r5, #512	; 0x200
 800361c:	f43f af5c 	beq.w	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
        I2C_SlaveTransmit_BTF(hi2c);
 8003620:	4620      	mov	r0, r4
 8003622:	f7fe fe77 	bl	8002314 <I2C_SlaveTransmit_BTF>
 8003626:	e757      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
        I2C_SlaveTransmit_TXE(hi2c);
 8003628:	4620      	mov	r0, r4
 800362a:	f7ff fa56 	bl	8002ada <I2C_SlaveTransmit_TXE>
 800362e:	e753      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>
        I2C_SlaveReceive_RXNE(hi2c);
 8003630:	4620      	mov	r0, r4
 8003632:	f7ff fa79 	bl	8002b28 <I2C_SlaveReceive_RXNE>
 8003636:	e74f      	b.n	80034d8 <HAL_I2C_EV_IRQHandler+0x40>

08003638 <HAL_I2C_ER_IRQHandler>:
{
 8003638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800363a:	4604      	mov	r4, r0
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800363c:	6803      	ldr	r3, [r0, #0]
 800363e:	695d      	ldr	r5, [r3, #20]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003640:	685f      	ldr	r7, [r3, #4]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003642:	f890 203e 	ldrb.w	r2, [r0, #62]	; 0x3e
 8003646:	b2d2      	uxtb	r2, r2
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003648:	f415 7f80 	tst.w	r5, #256	; 0x100
 800364c:	d007      	beq.n	800365e <HAL_I2C_ER_IRQHandler+0x26>
 800364e:	f417 7f80 	tst.w	r7, #256	; 0x100
 8003652:	d03c      	beq.n	80036ce <HAL_I2C_ER_IRQHandler+0x96>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003654:	f46f 7180 	mvn.w	r1, #256	; 0x100
 8003658:	6159      	str	r1, [r3, #20]
    error |= HAL_I2C_ERROR_BERR;
 800365a:	2601      	movs	r6, #1
 800365c:	e000      	b.n	8003660 <HAL_I2C_ER_IRQHandler+0x28>
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800365e:	2600      	movs	r6, #0
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003660:	f415 7f00 	tst.w	r5, #512	; 0x200
 8003664:	d008      	beq.n	8003678 <HAL_I2C_ER_IRQHandler+0x40>
 8003666:	f417 7f80 	tst.w	r7, #256	; 0x100
 800366a:	d005      	beq.n	8003678 <HAL_I2C_ER_IRQHandler+0x40>
    error |= HAL_I2C_ERROR_ARLO;
 800366c:	f046 0602 	orr.w	r6, r6, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003670:	6823      	ldr	r3, [r4, #0]
 8003672:	f46f 7100 	mvn.w	r1, #512	; 0x200
 8003676:	6159      	str	r1, [r3, #20]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003678:	f415 6f80 	tst.w	r5, #1024	; 0x400
 800367c:	d019      	beq.n	80036b2 <HAL_I2C_ER_IRQHandler+0x7a>
 800367e:	f417 7f80 	tst.w	r7, #256	; 0x100
 8003682:	d016      	beq.n	80036b2 <HAL_I2C_ER_IRQHandler+0x7a>
    tmp2 = hi2c->XferCount;
 8003684:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8003686:	b299      	uxth	r1, r3
    tmp3 = hi2c->State;
 8003688:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800368c:	b2db      	uxtb	r3, r3
    tmp4 = hi2c->PreviousState;
 800368e:	6b20      	ldr	r0, [r4, #48]	; 0x30
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003690:	2a20      	cmp	r2, #32
 8003692:	d01e      	beq.n	80036d2 <HAL_I2C_ER_IRQHandler+0x9a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003694:	6823      	ldr	r3, [r4, #0]
 8003696:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 800369a:	6159      	str	r1, [r3, #20]
      error |= HAL_I2C_ERROR_AF;
 800369c:	f046 0604 	orr.w	r6, r6, #4
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80036a0:	2a10      	cmp	r2, #16
 80036a2:	d001      	beq.n	80036a8 <HAL_I2C_ER_IRQHandler+0x70>
 80036a4:	2a40      	cmp	r2, #64	; 0x40
 80036a6:	d104      	bne.n	80036b2 <HAL_I2C_ER_IRQHandler+0x7a>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a8:	6822      	ldr	r2, [r4, #0]
 80036aa:	6813      	ldr	r3, [r2, #0]
 80036ac:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80036b0:	6013      	str	r3, [r2, #0]
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80036b2:	f415 6f00 	tst.w	r5, #2048	; 0x800
 80036b6:	d008      	beq.n	80036ca <HAL_I2C_ER_IRQHandler+0x92>
 80036b8:	f417 7f80 	tst.w	r7, #256	; 0x100
 80036bc:	d005      	beq.n	80036ca <HAL_I2C_ER_IRQHandler+0x92>
    error |= HAL_I2C_ERROR_OVR;
 80036be:	f046 0608 	orr.w	r6, r6, #8
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80036c2:	6823      	ldr	r3, [r4, #0]
 80036c4:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 80036c8:	615a      	str	r2, [r3, #20]
  if (error != HAL_I2C_ERROR_NONE)
 80036ca:	b986      	cbnz	r6, 80036ee <HAL_I2C_ER_IRQHandler+0xb6>
}
 80036cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80036ce:	2600      	movs	r6, #0
 80036d0:	e7c6      	b.n	8003660 <HAL_I2C_ER_IRQHandler+0x28>
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80036d2:	2900      	cmp	r1, #0
 80036d4:	d1de      	bne.n	8003694 <HAL_I2C_ER_IRQHandler+0x5c>
 80036d6:	2b21      	cmp	r3, #33	; 0x21
 80036d8:	d005      	beq.n	80036e6 <HAL_I2C_ER_IRQHandler+0xae>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 80036da:	2b29      	cmp	r3, #41	; 0x29
 80036dc:	d003      	beq.n	80036e6 <HAL_I2C_ER_IRQHandler+0xae>
 80036de:	2b28      	cmp	r3, #40	; 0x28
 80036e0:	d1d8      	bne.n	8003694 <HAL_I2C_ER_IRQHandler+0x5c>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 80036e2:	2821      	cmp	r0, #33	; 0x21
 80036e4:	d1d6      	bne.n	8003694 <HAL_I2C_ER_IRQHandler+0x5c>
      I2C_Slave_AF(hi2c);
 80036e6:	4620      	mov	r0, r4
 80036e8:	f7ff fa74 	bl	8002bd4 <I2C_Slave_AF>
 80036ec:	e7e1      	b.n	80036b2 <HAL_I2C_ER_IRQHandler+0x7a>
    hi2c->ErrorCode |= error;
 80036ee:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80036f0:	431e      	orrs	r6, r3
 80036f2:	6426      	str	r6, [r4, #64]	; 0x40
    I2C_ITError(hi2c);
 80036f4:	4620      	mov	r0, r4
 80036f6:	f7ff fd4d 	bl	8003194 <I2C_ITError>
}
 80036fa:	e7e7      	b.n	80036cc <HAL_I2C_ER_IRQHandler+0x94>

080036fc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80036fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003700:	b082      	sub	sp, #8
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003702:	f8d0 8000 	ldr.w	r8, [r0]
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];

  if (ep->xfer_count > ep->xfer_len)
 8003706:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800370a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800370e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8003710:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003712:	429a      	cmp	r2, r3
 8003714:	d855      	bhi.n	80037c2 <PCD_WriteEmptyTxFifo+0xc6>
 8003716:	4607      	mov	r7, r0
 8003718:	460c      	mov	r4, r1
 800371a:	46c1      	mov	r9, r8
  {
    return HAL_ERROR;
  }

  len = ep->xfer_len - ep->xfer_count;
 800371c:	1a9b      	subs	r3, r3, r2

  if (len > ep->maxpacket)
 800371e:	ebc1 02c1 	rsb	r2, r1, r1, lsl #3
 8003722:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003726:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003728:	429a      	cmp	r2, r3
 800372a:	d300      	bcc.n	800372e <PCD_WriteEmptyTxFifo+0x32>
  len = ep->xfer_len - ep->xfer_count;
 800372c:	461a      	mov	r2, r3
  {
    len = ep->maxpacket;
  }

  len32b = (len + 3U) / 4U;
 800372e:	f102 0a03 	add.w	sl, r2, #3
 8003732:	ea4f 0a9a 	mov.w	sl, sl, lsr #2

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003736:	e015      	b.n	8003764 <PCD_WriteEmptyTxFifo+0x68>

    if (len > ep->maxpacket)
    {
      len = ep->maxpacket;
    }
    len32b = (len + 3U) / 4U;
 8003738:	f106 0a03 	add.w	sl, r6, #3
 800373c:	ea4f 0a9a 	mov.w	sl, sl, lsr #2

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003740:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8003744:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8003748:	6ca9      	ldr	r1, [r5, #72]	; 0x48
 800374a:	7c3b      	ldrb	r3, [r7, #16]
 800374c:	9300      	str	r3, [sp, #0]
 800374e:	b2b3      	uxth	r3, r6
 8003750:	b2e2      	uxtb	r2, r4
 8003752:	4640      	mov	r0, r8
 8003754:	f003 fd4c 	bl	80071f0 <USB_WritePacket>
                          (uint8_t)hpcd->Init.dma_enable);

    ep->xfer_buff  += len;
 8003758:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800375a:	4433      	add	r3, r6
 800375c:	64ab      	str	r3, [r5, #72]	; 0x48
    ep->xfer_count += len;
 800375e:	6d6b      	ldr	r3, [r5, #84]	; 0x54
 8003760:	441e      	add	r6, r3
 8003762:	656e      	str	r6, [r5, #84]	; 0x54
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003764:	eb09 1344 	add.w	r3, r9, r4, lsl #5
 8003768:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800376c:	699b      	ldr	r3, [r3, #24]
 800376e:	b29b      	uxth	r3, r3
 8003770:	4553      	cmp	r3, sl
 8003772:	d312      	bcc.n	800379a <PCD_WriteEmptyTxFifo+0x9e>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003774:	ebc4 02c4 	rsb	r2, r4, r4, lsl #3
 8003778:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 800377c:	6d51      	ldr	r1, [r2, #84]	; 0x54
 800377e:	6d13      	ldr	r3, [r2, #80]	; 0x50
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003780:	4299      	cmp	r1, r3
 8003782:	d20a      	bcs.n	800379a <PCD_WriteEmptyTxFifo+0x9e>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003784:	b14b      	cbz	r3, 800379a <PCD_WriteEmptyTxFifo+0x9e>
    len = ep->xfer_len - ep->xfer_count;
 8003786:	1a5b      	subs	r3, r3, r1
    if (len > ep->maxpacket)
 8003788:	ebc4 02c4 	rsb	r2, r4, r4, lsl #3
 800378c:	eb07 0282 	add.w	r2, r7, r2, lsl #2
 8003790:	6c56      	ldr	r6, [r2, #68]	; 0x44
 8003792:	429e      	cmp	r6, r3
 8003794:	d3d0      	bcc.n	8003738 <PCD_WriteEmptyTxFifo+0x3c>
    len = ep->xfer_len - ep->xfer_count;
 8003796:	461e      	mov	r6, r3
 8003798:	e7ce      	b.n	8003738 <PCD_WriteEmptyTxFifo+0x3c>
  }

  if (ep->xfer_len <= ep->xfer_count)
 800379a:	ebc4 00c4 	rsb	r0, r4, r4, lsl #3
 800379e:	eb07 0780 	add.w	r7, r7, r0, lsl #2
 80037a2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80037a4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d80f      	bhi.n	80037ca <PCD_WriteEmptyTxFifo+0xce>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80037aa:	f004 040f 	and.w	r4, r4, #15
 80037ae:	2301      	movs	r3, #1
 80037b0:	40a3      	lsls	r3, r4
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80037b2:	f8d8 4834 	ldr.w	r4, [r8, #2100]	; 0x834
 80037b6:	ea24 0403 	bic.w	r4, r4, r3
 80037ba:	f8c8 4834 	str.w	r4, [r8, #2100]	; 0x834
  }

  return HAL_OK;
 80037be:	2000      	movs	r0, #0
 80037c0:	e000      	b.n	80037c4 <PCD_WriteEmptyTxFifo+0xc8>
    return HAL_ERROR;
 80037c2:	2001      	movs	r0, #1
}
 80037c4:	b002      	add	sp, #8
 80037c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  return HAL_OK;
 80037ca:	2000      	movs	r0, #0
 80037cc:	e7fa      	b.n	80037c4 <PCD_WriteEmptyTxFifo+0xc8>

080037ce <HAL_PCD_Init>:
{
 80037ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80037d0:	b08b      	sub	sp, #44	; 0x2c
  if (hpcd == NULL)
 80037d2:	2800      	cmp	r0, #0
 80037d4:	f000 808c 	beq.w	80038f0 <HAL_PCD_Init+0x122>
 80037d8:	4605      	mov	r5, r0
  USBx = hpcd->Instance;
 80037da:	6804      	ldr	r4, [r0, #0]
  if (hpcd->State == HAL_PCD_STATE_RESET)
 80037dc:	f890 33bd 	ldrb.w	r3, [r0, #957]	; 0x3bd
 80037e0:	b32b      	cbz	r3, 800382e <HAL_PCD_Init+0x60>
  hpcd->State = HAL_PCD_STATE_BUSY;
 80037e2:	2303      	movs	r3, #3
 80037e4:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80037e8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80037ea:	f413 7f80 	tst.w	r3, #256	; 0x100
 80037ee:	d101      	bne.n	80037f4 <HAL_PCD_Init+0x26>
    hpcd->Init.dma_enable = 0U;
 80037f0:	2300      	movs	r3, #0
 80037f2:	612b      	str	r3, [r5, #16]
  __HAL_PCD_DISABLE(hpcd);
 80037f4:	6828      	ldr	r0, [r5, #0]
 80037f6:	f003 fa9b 	bl	8006d30 <USB_DisableGlobalInt>
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037fa:	462c      	mov	r4, r5
 80037fc:	f854 7b10 	ldr.w	r7, [r4], #16
 8003800:	466e      	mov	r6, sp
 8003802:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003804:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8003806:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003808:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 800380a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800380e:	e886 0003 	stmia.w	r6, {r0, r1}
 8003812:	1d2b      	adds	r3, r5, #4
 8003814:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003816:	4638      	mov	r0, r7
 8003818:	f003 f9cc 	bl	8006bb4 <USB_CoreInit>
 800381c:	4604      	mov	r4, r0
 800381e:	b158      	cbz	r0, 8003838 <HAL_PCD_Init+0x6a>
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003820:	2302      	movs	r3, #2
 8003822:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
    return HAL_ERROR;
 8003826:	2401      	movs	r4, #1
}
 8003828:	4620      	mov	r0, r4
 800382a:	b00b      	add	sp, #44	; 0x2c
 800382c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hpcd->Lock = HAL_UNLOCKED;
 800382e:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
    HAL_PCD_MspInit(hpcd);
 8003832:	f008 fabf 	bl	800bdb4 <HAL_PCD_MspInit>
 8003836:	e7d4      	b.n	80037e2 <HAL_PCD_Init+0x14>
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003838:	2100      	movs	r1, #0
 800383a:	6828      	ldr	r0, [r5, #0]
 800383c:	f003 feda 	bl	80075f4 <USB_SetCurrentMode>
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003840:	4623      	mov	r3, r4
 8003842:	e016      	b.n	8003872 <HAL_PCD_Init+0xa4>
    hpcd->IN_ep[i].is_in = 1U;
 8003844:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8003848:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800384c:	2101      	movs	r1, #1
 800384e:	f882 103d 	strb.w	r1, [r2, #61]	; 0x3d
    hpcd->IN_ep[i].num = i;
 8003852:	f882 303c 	strb.w	r3, [r2, #60]	; 0x3c
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003856:	f8a2 3042 	strh.w	r3, [r2, #66]	; 0x42
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800385a:	2100      	movs	r1, #0
 800385c:	f882 103f 	strb.w	r1, [r2, #63]	; 0x3f
    hpcd->IN_ep[i].maxpacket = 0U;
 8003860:	6451      	str	r1, [r2, #68]	; 0x44
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003862:	6491      	str	r1, [r2, #72]	; 0x48
    hpcd->IN_ep[i].xfer_len = 0U;
 8003864:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 8003868:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800386c:	6511      	str	r1, [r2, #80]	; 0x50
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800386e:	3301      	adds	r3, #1
 8003870:	b2db      	uxtb	r3, r3
 8003872:	6869      	ldr	r1, [r5, #4]
 8003874:	428b      	cmp	r3, r1
 8003876:	d3e5      	bcc.n	8003844 <HAL_PCD_Init+0x76>
 8003878:	e016      	b.n	80038a8 <HAL_PCD_Init+0xda>
    hpcd->OUT_ep[i].is_in = 0U;
 800387a:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
 800387e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8003882:	2200      	movs	r2, #0
 8003884:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
    hpcd->OUT_ep[i].num = i;
 8003888:	f883 41fc 	strb.w	r4, [r3, #508]	; 0x1fc
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800388c:	f883 21ff 	strb.w	r2, [r3, #511]	; 0x1ff
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003890:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003894:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003898:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
 800389c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 80038a0:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80038a4:	3401      	adds	r4, #1
 80038a6:	b2e4      	uxtb	r4, r4
 80038a8:	42a1      	cmp	r1, r4
 80038aa:	d8e6      	bhi.n	800387a <HAL_PCD_Init+0xac>
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80038ac:	462c      	mov	r4, r5
 80038ae:	f854 7b10 	ldr.w	r7, [r4], #16
 80038b2:	466e      	mov	r6, sp
 80038b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038b6:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80038b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80038ba:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80038bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80038c0:	e886 0003 	stmia.w	r6, {r0, r1}
 80038c4:	1d2b      	adds	r3, r5, #4
 80038c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80038c8:	4638      	mov	r0, r7
 80038ca:	f003 fa6d 	bl	8006da8 <USB_DevInit>
 80038ce:	4604      	mov	r4, r0
 80038d0:	b120      	cbz	r0, 80038dc <HAL_PCD_Init+0x10e>
    hpcd->State = HAL_PCD_STATE_ERROR;
 80038d2:	2302      	movs	r3, #2
 80038d4:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
    return HAL_ERROR;
 80038d8:	2401      	movs	r4, #1
 80038da:	e7a5      	b.n	8003828 <HAL_PCD_Init+0x5a>
  hpcd->USB_Address = 0U;
 80038dc:	2300      	movs	r3, #0
 80038de:	f885 3038 	strb.w	r3, [r5, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80038e2:	2301      	movs	r3, #1
 80038e4:	f885 33bd 	strb.w	r3, [r5, #957]	; 0x3bd
  (void)USB_DevDisconnect(hpcd->Instance);
 80038e8:	6828      	ldr	r0, [r5, #0]
 80038ea:	f003 fe40 	bl	800756e <USB_DevDisconnect>
  return HAL_OK;
 80038ee:	e79b      	b.n	8003828 <HAL_PCD_Init+0x5a>
    return HAL_ERROR;
 80038f0:	2401      	movs	r4, #1
 80038f2:	e799      	b.n	8003828 <HAL_PCD_Init+0x5a>

080038f4 <HAL_PCD_Start>:
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80038f4:	6802      	ldr	r2, [r0, #0]
  __HAL_LOCK(hpcd);
 80038f6:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d019      	beq.n	8003932 <HAL_PCD_Start+0x3e>
{
 80038fe:	b510      	push	{r4, lr}
 8003900:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8003902:	2301      	movs	r3, #1
 8003904:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003908:	6a83      	ldr	r3, [r0, #40]	; 0x28
 800390a:	2b01      	cmp	r3, #1
 800390c:	d009      	beq.n	8003922 <HAL_PCD_Start+0x2e>
  __HAL_PCD_ENABLE(hpcd);
 800390e:	6820      	ldr	r0, [r4, #0]
 8003910:	f003 fa08 	bl	8006d24 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003914:	6820      	ldr	r0, [r4, #0]
 8003916:	f003 fe1c 	bl	8007552 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800391a:	2000      	movs	r0, #0
 800391c:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8003920:	bd10      	pop	{r4, pc}
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003922:	6983      	ldr	r3, [r0, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003924:	2b01      	cmp	r3, #1
 8003926:	d0f2      	beq.n	800390e <HAL_PCD_Start+0x1a>
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003928:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800392a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800392e:	6393      	str	r3, [r2, #56]	; 0x38
 8003930:	e7ed      	b.n	800390e <HAL_PCD_Start+0x1a>
  __HAL_LOCK(hpcd);
 8003932:	2002      	movs	r0, #2
}
 8003934:	4770      	bx	lr
	...

08003938 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003938:	b570      	push	{r4, r5, r6, lr}
 800393a:	4604      	mov	r4, r0
 800393c:	460d      	mov	r5, r1
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800393e:	6800      	ldr	r0, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003940:	6c06      	ldr	r6, [r0, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003942:	eb00 1341 	add.w	r3, r0, r1, lsl #5
 8003946:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800394a:	689a      	ldr	r2, [r3, #8]

  if (hpcd->Init.dma_enable == 1U)
 800394c:	6921      	ldr	r1, [r4, #16]
 800394e:	2901      	cmp	r1, #1
 8003950:	d011      	beq.n	8003976 <PCD_EP_OutXfrComplete_int+0x3e>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003952:	4935      	ldr	r1, [pc, #212]	; (8003a28 <PCD_EP_OutXfrComplete_int+0xf0>)
 8003954:	428e      	cmp	r6, r1
 8003956:	d050      	beq.n	80039fa <PCD_EP_OutXfrComplete_int+0xc2>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003958:	b93d      	cbnz	r5, 800396a <PCD_EP_OutXfrComplete_int+0x32>
 800395a:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 800395e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003962:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8003966:	2b00      	cmp	r3, #0
 8003968:	d058      	beq.n	8003a1c <PCD_EP_OutXfrComplete_int+0xe4>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800396a:	b2e9      	uxtb	r1, r5
 800396c:	4620      	mov	r0, r4
 800396e:	f008 fa6d 	bl	800be4c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
}
 8003972:	2000      	movs	r0, #0
 8003974:	bd70      	pop	{r4, r5, r6, pc}
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003976:	f012 0f08 	tst.w	r2, #8
 800397a:	d009      	beq.n	8003990 <PCD_EP_OutXfrComplete_int+0x58>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800397c:	492b      	ldr	r1, [pc, #172]	; (8003a2c <PCD_EP_OutXfrComplete_int+0xf4>)
 800397e:	428e      	cmp	r6, r1
 8003980:	d9f7      	bls.n	8003972 <PCD_EP_OutXfrComplete_int+0x3a>
 8003982:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8003986:	d0f4      	beq.n	8003972 <PCD_EP_OutXfrComplete_int+0x3a>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003988:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800398c:	609a      	str	r2, [r3, #8]
 800398e:	e7f0      	b.n	8003972 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003990:	f012 0f20 	tst.w	r2, #32
 8003994:	d002      	beq.n	800399c <PCD_EP_OutXfrComplete_int+0x64>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003996:	2220      	movs	r2, #32
 8003998:	609a      	str	r2, [r3, #8]
 800399a:	e7ea      	b.n	8003972 <PCD_EP_OutXfrComplete_int+0x3a>
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800399c:	f012 0f28 	tst.w	r2, #40	; 0x28
 80039a0:	d1e7      	bne.n	8003972 <PCD_EP_OutXfrComplete_int+0x3a>
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80039a2:	4922      	ldr	r1, [pc, #136]	; (8003a2c <PCD_EP_OutXfrComplete_int+0xf4>)
 80039a4:	428e      	cmp	r6, r1
 80039a6:	d906      	bls.n	80039b6 <PCD_EP_OutXfrComplete_int+0x7e>
 80039a8:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80039ac:	d003      	beq.n	80039b6 <PCD_EP_OutXfrComplete_int+0x7e>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80039ae:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80039b2:	609a      	str	r2, [r3, #8]
 80039b4:	e7dd      	b.n	8003972 <PCD_EP_OutXfrComplete_int+0x3a>
          hpcd->OUT_ep[epnum].maxpacket -
 80039b6:	ebc5 02c5 	rsb	r2, r5, r5, lsl #3
 80039ba:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 80039be:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80039c2:	691b      	ldr	r3, [r3, #16]
 80039c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 80039c8:	1ac9      	subs	r1, r1, r3
        hpcd->OUT_ep[epnum].xfer_count =
 80039ca:	f8c2 1214 	str.w	r1, [r2, #532]	; 0x214
        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 80039ce:	f8d2 1204 	ldr.w	r1, [r2, #516]	; 0x204
 80039d2:	f8d2 3208 	ldr.w	r3, [r2, #520]	; 0x208
 80039d6:	440b      	add	r3, r1
 80039d8:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208
        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80039dc:	b915      	cbnz	r5, 80039e4 <PCD_EP_OutXfrComplete_int+0xac>
 80039de:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 80039e2:	b123      	cbz	r3, 80039ee <PCD_EP_OutXfrComplete_int+0xb6>
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80039e4:	b2e9      	uxtb	r1, r5
 80039e6:	4620      	mov	r0, r4
 80039e8:	f008 fa30 	bl	800be4c <HAL_PCD_DataOutStageCallback>
 80039ec:	e7c1      	b.n	8003972 <PCD_EP_OutXfrComplete_int+0x3a>
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80039ee:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 80039f2:	2101      	movs	r1, #1
 80039f4:	f003 fe40 	bl	8007678 <USB_EP0_OutStart>
 80039f8:	e7f4      	b.n	80039e4 <PCD_EP_OutXfrComplete_int+0xac>
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80039fa:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 80039fe:	d003      	beq.n	8003a08 <PCD_EP_OutXfrComplete_int+0xd0>
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003a00:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003a04:	609a      	str	r2, [r3, #8]
 8003a06:	e7b4      	b.n	8003972 <PCD_EP_OutXfrComplete_int+0x3a>
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003a08:	f012 0f20 	tst.w	r2, #32
 8003a0c:	d001      	beq.n	8003a12 <PCD_EP_OutXfrComplete_int+0xda>
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003a0e:	2220      	movs	r2, #32
 8003a10:	609a      	str	r2, [r3, #8]
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003a12:	b2e9      	uxtb	r1, r5
 8003a14:	4620      	mov	r0, r4
 8003a16:	f008 fa19 	bl	800be4c <HAL_PCD_DataOutStageCallback>
 8003a1a:	e7aa      	b.n	8003972 <PCD_EP_OutXfrComplete_int+0x3a>
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003a1c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8003a20:	2100      	movs	r1, #0
 8003a22:	f003 fe29 	bl	8007678 <USB_EP0_OutStart>
 8003a26:	e7a0      	b.n	800396a <PCD_EP_OutXfrComplete_int+0x32>
 8003a28:	4f54310a 	.word	0x4f54310a
 8003a2c:	4f54300a 	.word	0x4f54300a

08003a30 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003a30:	b538      	push	{r3, r4, r5, lr}
 8003a32:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a34:	6803      	ldr	r3, [r0, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003a36:	6c1d      	ldr	r5, [r3, #64]	; 0x40
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003a38:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8003a3c:	f8d3 1b08 	ldr.w	r1, [r3, #2824]	; 0xb08

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003a40:	4a0e      	ldr	r2, [pc, #56]	; (8003a7c <PCD_EP_OutSetupPacket_int+0x4c>)
 8003a42:	4295      	cmp	r5, r2
 8003a44:	d907      	bls.n	8003a56 <PCD_EP_OutSetupPacket_int+0x26>
 8003a46:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003a4a:	f411 4f00 	tst.w	r1, #32768	; 0x8000
 8003a4e:	d002      	beq.n	8003a56 <PCD_EP_OutSetupPacket_int+0x26>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003a50:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003a54:	609a      	str	r2, [r3, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003a56:	4620      	mov	r0, r4
 8003a58:	f008 f9f0 	bl	800be3c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003a5c:	4b07      	ldr	r3, [pc, #28]	; (8003a7c <PCD_EP_OutSetupPacket_int+0x4c>)
 8003a5e:	429d      	cmp	r5, r3
 8003a60:	d902      	bls.n	8003a68 <PCD_EP_OutSetupPacket_int+0x38>
 8003a62:	6923      	ldr	r3, [r4, #16]
 8003a64:	2b01      	cmp	r3, #1
 8003a66:	d001      	beq.n	8003a6c <PCD_EP_OutSetupPacket_int+0x3c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
  }

  return HAL_OK;
}
 8003a68:	2000      	movs	r0, #0
 8003a6a:	bd38      	pop	{r3, r4, r5, pc}
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003a6c:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8003a70:	2101      	movs	r1, #1
 8003a72:	6820      	ldr	r0, [r4, #0]
 8003a74:	f003 fe00 	bl	8007678 <USB_EP0_OutStart>
 8003a78:	e7f6      	b.n	8003a68 <PCD_EP_OutSetupPacket_int+0x38>
 8003a7a:	bf00      	nop
 8003a7c:	4f54300a 	.word	0x4f54300a

08003a80 <HAL_PCD_IRQHandler>:
{
 8003a80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003a84:	b083      	sub	sp, #12
 8003a86:	4604      	mov	r4, r0
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003a88:	6805      	ldr	r5, [r0, #0]
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003a8a:	4628      	mov	r0, r5
 8003a8c:	f003 fdae 	bl	80075ec <USB_GetMode>
 8003a90:	b110      	cbz	r0, 8003a98 <HAL_PCD_IRQHandler+0x18>
}
 8003a92:	b003      	add	sp, #12
 8003a94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a98:	462f      	mov	r7, r5
 8003a9a:	4606      	mov	r6, r0
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003a9c:	6820      	ldr	r0, [r4, #0]
 8003a9e:	f003 fd74 	bl	800758a <USB_ReadInterrupts>
 8003aa2:	2800      	cmp	r0, #0
 8003aa4:	d0f5      	beq.n	8003a92 <HAL_PCD_IRQHandler+0x12>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003aa6:	6820      	ldr	r0, [r4, #0]
 8003aa8:	f003 fd6f 	bl	800758a <USB_ReadInterrupts>
 8003aac:	f010 0f02 	tst.w	r0, #2
 8003ab0:	d004      	beq.n	8003abc <HAL_PCD_IRQHandler+0x3c>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003ab2:	6822      	ldr	r2, [r4, #0]
 8003ab4:	6953      	ldr	r3, [r2, #20]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003abc:	6820      	ldr	r0, [r4, #0]
 8003abe:	f003 fd64 	bl	800758a <USB_ReadInterrupts>
 8003ac2:	f010 0f10 	tst.w	r0, #16
 8003ac6:	d014      	beq.n	8003af2 <HAL_PCD_IRQHandler+0x72>
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ac8:	6822      	ldr	r2, [r4, #0]
 8003aca:	6993      	ldr	r3, [r2, #24]
 8003acc:	f023 0310 	bic.w	r3, r3, #16
 8003ad0:	6193      	str	r3, [r2, #24]
      temp = USBx->GRXSTSP;
 8003ad2:	f8d5 8020 	ldr.w	r8, [r5, #32]
      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8003ad6:	f008 090f 	and.w	r9, r8, #15
      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003ada:	f3c8 4343 	ubfx	r3, r8, #17, #4
 8003ade:	2b02      	cmp	r3, #2
 8003ae0:	d068      	beq.n	8003bb4 <HAL_PCD_IRQHandler+0x134>
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8003ae2:	2b06      	cmp	r3, #6
 8003ae4:	f000 808d 	beq.w	8003c02 <HAL_PCD_IRQHandler+0x182>
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ae8:	6822      	ldr	r2, [r4, #0]
 8003aea:	6993      	ldr	r3, [r2, #24]
 8003aec:	f043 0310 	orr.w	r3, r3, #16
 8003af0:	6193      	str	r3, [r2, #24]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003af2:	6820      	ldr	r0, [r4, #0]
 8003af4:	f003 fd49 	bl	800758a <USB_ReadInterrupts>
 8003af8:	f410 2f00 	tst.w	r0, #524288	; 0x80000
 8003afc:	f040 8093 	bne.w	8003c26 <HAL_PCD_IRQHandler+0x1a6>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003b00:	6820      	ldr	r0, [r4, #0]
 8003b02:	f003 fd42 	bl	800758a <USB_ReadInterrupts>
 8003b06:	f410 2f80 	tst.w	r0, #262144	; 0x40000
 8003b0a:	f040 80d7 	bne.w	8003cbc <HAL_PCD_IRQHandler+0x23c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003b0e:	6820      	ldr	r0, [r4, #0]
 8003b10:	f003 fd3b 	bl	800758a <USB_ReadInterrupts>
 8003b14:	2800      	cmp	r0, #0
 8003b16:	f2c0 8143 	blt.w	8003da0 <HAL_PCD_IRQHandler+0x320>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003b1a:	6820      	ldr	r0, [r4, #0]
 8003b1c:	f003 fd35 	bl	800758a <USB_ReadInterrupts>
 8003b20:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8003b24:	d00a      	beq.n	8003b3c <HAL_PCD_IRQHandler+0xbc>
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003b26:	f8d5 3808 	ldr.w	r3, [r5, #2056]	; 0x808
 8003b2a:	f013 0f01 	tst.w	r3, #1
 8003b2e:	f040 8151 	bne.w	8003dd4 <HAL_PCD_IRQHandler+0x354>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003b32:	6822      	ldr	r2, [r4, #0]
 8003b34:	6953      	ldr	r3, [r2, #20]
 8003b36:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003b3a:	6153      	str	r3, [r2, #20]
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003b3c:	6820      	ldr	r0, [r4, #0]
 8003b3e:	f003 fd24 	bl	800758a <USB_ReadInterrupts>
 8003b42:	f410 5f80 	tst.w	r0, #4096	; 0x1000
 8003b46:	f040 8149 	bne.w	8003ddc <HAL_PCD_IRQHandler+0x35c>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003b4a:	6820      	ldr	r0, [r4, #0]
 8003b4c:	f003 fd1d 	bl	800758a <USB_ReadInterrupts>
 8003b50:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 8003b54:	f040 81a8 	bne.w	8003ea8 <HAL_PCD_IRQHandler+0x428>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003b58:	6820      	ldr	r0, [r4, #0]
 8003b5a:	f003 fd16 	bl	800758a <USB_ReadInterrupts>
 8003b5e:	f010 0f08 	tst.w	r0, #8
 8003b62:	f040 81b9 	bne.w	8003ed8 <HAL_PCD_IRQHandler+0x458>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003b66:	6820      	ldr	r0, [r4, #0]
 8003b68:	f003 fd0f 	bl	800758a <USB_ReadInterrupts>
 8003b6c:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8003b70:	f040 81bb 	bne.w	8003eea <HAL_PCD_IRQHandler+0x46a>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003b74:	6820      	ldr	r0, [r4, #0]
 8003b76:	f003 fd08 	bl	800758a <USB_ReadInterrupts>
 8003b7a:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 8003b7e:	f040 81be 	bne.w	8003efe <HAL_PCD_IRQHandler+0x47e>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003b82:	6820      	ldr	r0, [r4, #0]
 8003b84:	f003 fd01 	bl	800758a <USB_ReadInterrupts>
 8003b88:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8003b8c:	f040 81c1 	bne.w	8003f12 <HAL_PCD_IRQHandler+0x492>
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003b90:	6820      	ldr	r0, [r4, #0]
 8003b92:	f003 fcfa 	bl	800758a <USB_ReadInterrupts>
 8003b96:	f010 0f04 	tst.w	r0, #4
 8003b9a:	f43f af7a 	beq.w	8003a92 <HAL_PCD_IRQHandler+0x12>
      temp = hpcd->Instance->GOTGINT;
 8003b9e:	6823      	ldr	r3, [r4, #0]
 8003ba0:	685d      	ldr	r5, [r3, #4]
      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003ba2:	f015 0f04 	tst.w	r5, #4
 8003ba6:	f040 81bd 	bne.w	8003f24 <HAL_PCD_IRQHandler+0x4a4>
      hpcd->Instance->GOTGINT |= temp;
 8003baa:	6822      	ldr	r2, [r4, #0]
 8003bac:	6853      	ldr	r3, [r2, #4]
 8003bae:	432b      	orrs	r3, r5
 8003bb0:	6053      	str	r3, [r2, #4]
 8003bb2:	e76e      	b.n	8003a92 <HAL_PCD_IRQHandler+0x12>
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003bb4:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003bb8:	ea18 0f03 	tst.w	r8, r3
 8003bbc:	d094      	beq.n	8003ae8 <HAL_PCD_IRQHandler+0x68>
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003bbe:	ea4f 1b18 	mov.w	fp, r8, lsr #4
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003bc2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003bc6:	9301      	str	r3, [sp, #4]
 8003bc8:	ebc9 0ac9 	rsb	sl, r9, r9, lsl #3
 8003bcc:	eb04 0a8a 	add.w	sl, r4, sl, lsl #2
 8003bd0:	f3c8 120a 	ubfx	r2, r8, #4, #11
 8003bd4:	f8da 1208 	ldr.w	r1, [sl, #520]	; 0x208
 8003bd8:	4628      	mov	r0, r5
 8003bda:	f003 fc29 	bl	8007430 <USB_ReadPacket>
          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bde:	f3cb 0b0a 	ubfx	fp, fp, #0, #11
 8003be2:	f8da 3208 	ldr.w	r3, [sl, #520]	; 0x208
 8003be6:	445b      	add	r3, fp
 8003be8:	f8ca 3208 	str.w	r3, [sl, #520]	; 0x208
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003bec:	9b01      	ldr	r3, [sp, #4]
 8003bee:	eba3 0309 	sub.w	r3, r3, r9
 8003bf2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003bf6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8003bfa:	445b      	add	r3, fp
 8003bfc:	f8ca 3214 	str.w	r3, [sl, #532]	; 0x214
 8003c00:	e772      	b.n	8003ae8 <HAL_PCD_IRQHandler+0x68>
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003c02:	2208      	movs	r2, #8
 8003c04:	f504 7171 	add.w	r1, r4, #964	; 0x3c4
 8003c08:	4628      	mov	r0, r5
 8003c0a:	f003 fc11 	bl	8007430 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003c0e:	f3c8 180a 	ubfx	r8, r8, #4, #11
 8003c12:	ebc9 02c9 	rsb	r2, r9, r9, lsl #3
 8003c16:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8003c1a:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8003c1e:	4443      	add	r3, r8
 8003c20:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 8003c24:	e760      	b.n	8003ae8 <HAL_PCD_IRQHandler+0x68>
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003c26:	6820      	ldr	r0, [r4, #0]
 8003c28:	f003 fcb3 	bl	8007592 <USB_ReadDevAllOutEpInterrupt>
 8003c2c:	4680      	mov	r8, r0
      epnum = 0U;
 8003c2e:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8003c30:	e017      	b.n	8003c62 <HAL_PCD_IRQHandler+0x1e2>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003c32:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8003c36:	2201      	movs	r2, #1
 8003c38:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003c3c:	4649      	mov	r1, r9
 8003c3e:	4620      	mov	r0, r4
 8003c40:	f7ff fe7a 	bl	8003938 <PCD_EP_OutXfrComplete_int>
 8003c44:	e01d      	b.n	8003c82 <HAL_PCD_IRQHandler+0x202>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003c46:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8003c4a:	2208      	movs	r2, #8
 8003c4c:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003c50:	4649      	mov	r1, r9
 8003c52:	4620      	mov	r0, r4
 8003c54:	f7ff feec 	bl	8003a30 <PCD_EP_OutSetupPacket_int>
 8003c58:	e016      	b.n	8003c88 <HAL_PCD_IRQHandler+0x208>
        epnum++;
 8003c5a:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8003c5e:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8003c62:	f1b8 0f00 	cmp.w	r8, #0
 8003c66:	f43f af4b 	beq.w	8003b00 <HAL_PCD_IRQHandler+0x80>
        if ((ep_intr & 0x1U) != 0U)
 8003c6a:	f018 0f01 	tst.w	r8, #1
 8003c6e:	d0f4      	beq.n	8003c5a <HAL_PCD_IRQHandler+0x1da>
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003c70:	fa5f f189 	uxtb.w	r1, r9
 8003c74:	6820      	ldr	r0, [r4, #0]
 8003c76:	f003 fc9c 	bl	80075b2 <USB_ReadDevOutEPInterrupt>
 8003c7a:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003c7c:	f010 0f01 	tst.w	r0, #1
 8003c80:	d1d7      	bne.n	8003c32 <HAL_PCD_IRQHandler+0x1b2>
          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003c82:	f01a 0f08 	tst.w	sl, #8
 8003c86:	d1de      	bne.n	8003c46 <HAL_PCD_IRQHandler+0x1c6>
          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003c88:	f01a 0f10 	tst.w	sl, #16
 8003c8c:	d004      	beq.n	8003c98 <HAL_PCD_IRQHandler+0x218>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003c8e:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8003c92:	2210      	movs	r2, #16
 8003c94:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003c98:	f01a 0f20 	tst.w	sl, #32
 8003c9c:	d004      	beq.n	8003ca8 <HAL_PCD_IRQHandler+0x228>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003c9e:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003ca8:	f41a 5f00 	tst.w	sl, #8192	; 0x2000
 8003cac:	d0d5      	beq.n	8003c5a <HAL_PCD_IRQHandler+0x1da>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003cae:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8003cb2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003cb6:	f8c3 2b08 	str.w	r2, [r3, #2824]	; 0xb08
 8003cba:	e7ce      	b.n	8003c5a <HAL_PCD_IRQHandler+0x1da>
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003cbc:	6820      	ldr	r0, [r4, #0]
 8003cbe:	f003 fc70 	bl	80075a2 <USB_ReadDevAllInEpInterrupt>
 8003cc2:	4680      	mov	r8, r0
      epnum = 0U;
 8003cc4:	46b1      	mov	r9, r6
      while (ep_intr != 0U)
 8003cc6:	e02a      	b.n	8003d1e <HAL_PCD_IRQHandler+0x29e>
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003cc8:	4659      	mov	r1, fp
 8003cca:	4620      	mov	r0, r4
 8003ccc:	f008 f8ca 	bl	800be64 <HAL_PCD_DataInStageCallback>
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003cd0:	f01a 0f08 	tst.w	sl, #8
 8003cd4:	d004      	beq.n	8003ce0 <HAL_PCD_IRQHandler+0x260>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003cd6:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8003cda:	2208      	movs	r2, #8
 8003cdc:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003ce0:	f01a 0f10 	tst.w	sl, #16
 8003ce4:	d004      	beq.n	8003cf0 <HAL_PCD_IRQHandler+0x270>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003ce6:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8003cea:	2210      	movs	r2, #16
 8003cec:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8003cf0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8003cf4:	d004      	beq.n	8003d00 <HAL_PCD_IRQHandler+0x280>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003cf6:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8003cfa:	2240      	movs	r2, #64	; 0x40
 8003cfc:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003d00:	f01a 0f02 	tst.w	sl, #2
 8003d04:	d004      	beq.n	8003d10 <HAL_PCD_IRQHandler+0x290>
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003d06:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8003d0a:	2202      	movs	r2, #2
 8003d0c:	f8c3 2908 	str.w	r2, [r3, #2312]	; 0x908
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003d10:	f01a 0f80 	tst.w	sl, #128	; 0x80
 8003d14:	d13f      	bne.n	8003d96 <HAL_PCD_IRQHandler+0x316>
        epnum++;
 8003d16:	f109 0901 	add.w	r9, r9, #1
        ep_intr >>= 1U;
 8003d1a:	ea4f 0858 	mov.w	r8, r8, lsr #1
      while (ep_intr != 0U)
 8003d1e:	f1b8 0f00 	cmp.w	r8, #0
 8003d22:	f43f aef4 	beq.w	8003b0e <HAL_PCD_IRQHandler+0x8e>
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003d26:	f018 0f01 	tst.w	r8, #1
 8003d2a:	d0f4      	beq.n	8003d16 <HAL_PCD_IRQHandler+0x296>
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d2c:	fa5f fb89 	uxtb.w	fp, r9
 8003d30:	4659      	mov	r1, fp
 8003d32:	6820      	ldr	r0, [r4, #0]
 8003d34:	f003 fc46 	bl	80075c4 <USB_ReadDevInEPInterrupt>
 8003d38:	4682      	mov	sl, r0
          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003d3a:	f010 0f01 	tst.w	r0, #1
 8003d3e:	d0c7      	beq.n	8003cd0 <HAL_PCD_IRQHandler+0x250>
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003d40:	f009 030f 	and.w	r3, r9, #15
 8003d44:	2101      	movs	r1, #1
 8003d46:	fa01 f203 	lsl.w	r2, r1, r3
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003d4a:	f8d7 3834 	ldr.w	r3, [r7, #2100]	; 0x834
 8003d4e:	ea23 0302 	bic.w	r3, r3, r2
 8003d52:	f8c7 3834 	str.w	r3, [r7, #2100]	; 0x834
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003d56:	eb07 1349 	add.w	r3, r7, r9, lsl #5
 8003d5a:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
            if (hpcd->Init.dma_enable == 1U)
 8003d5e:	6923      	ldr	r3, [r4, #16]
 8003d60:	428b      	cmp	r3, r1
 8003d62:	d1b1      	bne.n	8003cc8 <HAL_PCD_IRQHandler+0x248>
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003d64:	ebc9 03c9 	rsb	r3, r9, r9, lsl #3
 8003d68:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003d6c:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8003d6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003d70:	440a      	add	r2, r1
 8003d72:	649a      	str	r2, [r3, #72]	; 0x48
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003d74:	f1b9 0f00 	cmp.w	r9, #0
 8003d78:	d1a6      	bne.n	8003cc8 <HAL_PCD_IRQHandler+0x248>
 8003d7a:	ebc9 03c9 	rsb	r3, r9, r9, lsl #3
 8003d7e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003d82:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d19f      	bne.n	8003cc8 <HAL_PCD_IRQHandler+0x248>
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d88:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8003d8c:	2101      	movs	r1, #1
 8003d8e:	6820      	ldr	r0, [r4, #0]
 8003d90:	f003 fc72 	bl	8007678 <USB_EP0_OutStart>
 8003d94:	e798      	b.n	8003cc8 <HAL_PCD_IRQHandler+0x248>
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003d96:	4649      	mov	r1, r9
 8003d98:	4620      	mov	r0, r4
 8003d9a:	f7ff fcaf 	bl	80036fc <PCD_WriteEmptyTxFifo>
 8003d9e:	e7ba      	b.n	8003d16 <HAL_PCD_IRQHandler+0x296>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003da0:	f8d5 3804 	ldr.w	r3, [r5, #2052]	; 0x804
 8003da4:	f023 0301 	bic.w	r3, r3, #1
 8003da8:	f8c5 3804 	str.w	r3, [r5, #2052]	; 0x804
      if (hpcd->LPM_State == LPM_L1)
 8003dac:	f894 33f4 	ldrb.w	r3, [r4, #1012]	; 0x3f4
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d008      	beq.n	8003dc6 <HAL_PCD_IRQHandler+0x346>
        HAL_PCD_ResumeCallback(hpcd);
 8003db4:	4620      	mov	r0, r4
 8003db6:	f008 f891 	bl	800bedc <HAL_PCD_ResumeCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003dba:	6822      	ldr	r2, [r4, #0]
 8003dbc:	6953      	ldr	r3, [r2, #20]
 8003dbe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003dc2:	6153      	str	r3, [r2, #20]
 8003dc4:	e6a9      	b.n	8003b1a <HAL_PCD_IRQHandler+0x9a>
        hpcd->LPM_State = LPM_L0;
 8003dc6:	2100      	movs	r1, #0
 8003dc8:	f884 13f4 	strb.w	r1, [r4, #1012]	; 0x3f4
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003dcc:	4620      	mov	r0, r4
 8003dce:	f000 fa47 	bl	8004260 <HAL_PCDEx_LPM_Callback>
 8003dd2:	e7f2      	b.n	8003dba <HAL_PCD_IRQHandler+0x33a>
        HAL_PCD_SuspendCallback(hpcd);
 8003dd4:	4620      	mov	r0, r4
 8003dd6:	f008 f869 	bl	800beac <HAL_PCD_SuspendCallback>
 8003dda:	e6aa      	b.n	8003b32 <HAL_PCD_IRQHandler+0xb2>
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003ddc:	f505 6800 	add.w	r8, r5, #2048	; 0x800
 8003de0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8003de4:	f023 0301 	bic.w	r3, r3, #1
 8003de8:	f8c8 3004 	str.w	r3, [r8, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003dec:	2110      	movs	r1, #16
 8003dee:	6820      	ldr	r0, [r4, #0]
 8003df0:	f002 ffa4 	bl	8006d3c <USB_FlushTxFifo>
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003df4:	e020      	b.n	8003e38 <HAL_PCD_IRQHandler+0x3b8>
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003df6:	eb07 1346 	add.w	r3, r7, r6, lsl #5
 8003dfa:	f64f 317f 	movw	r1, #64383	; 0xfb7f
 8003dfe:	f8c3 1908 	str.w	r1, [r3, #2312]	; 0x908
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003e02:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8003e06:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8003e0a:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8003e0e:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8003e12:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8003e16:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003e1a:	f8c3 1b08 	str.w	r1, [r3, #2824]	; 0xb08
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003e1e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8003e22:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8003e26:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003e2a:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8003e2e:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 8003e32:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003e36:	3601      	adds	r6, #1
 8003e38:	6863      	ldr	r3, [r4, #4]
 8003e3a:	42b3      	cmp	r3, r6
 8003e3c:	d8db      	bhi.n	8003df6 <HAL_PCD_IRQHandler+0x376>
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003e3e:	f8d8 301c 	ldr.w	r3, [r8, #28]
 8003e42:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003e46:	f8c8 301c 	str.w	r3, [r8, #28]
      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003e4a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003e4c:	b1eb      	cbz	r3, 8003e8a <HAL_PCD_IRQHandler+0x40a>
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003e4e:	f8d8 3084 	ldr.w	r3, [r8, #132]	; 0x84
 8003e52:	f043 030b 	orr.w	r3, r3, #11
 8003e56:	f8c8 3084 	str.w	r3, [r8, #132]	; 0x84
        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003e5a:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8003e5e:	f043 030b 	orr.w	r3, r3, #11
 8003e62:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003e66:	f8d5 3800 	ldr.w	r3, [r5, #2048]	; 0x800
 8003e6a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003e6e:	f8c5 3800 	str.w	r3, [r5, #2048]	; 0x800
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8003e72:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8003e76:	7c21      	ldrb	r1, [r4, #16]
 8003e78:	6820      	ldr	r0, [r4, #0]
 8003e7a:	f003 fbfd 	bl	8007678 <USB_EP0_OutStart>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003e7e:	6822      	ldr	r2, [r4, #0]
 8003e80:	6953      	ldr	r3, [r2, #20]
 8003e82:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e86:	6153      	str	r3, [r2, #20]
 8003e88:	e65f      	b.n	8003b4a <HAL_PCD_IRQHandler+0xca>
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003e8a:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8003e8e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003e92:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003e96:	f8c8 3014 	str.w	r3, [r8, #20]
        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003e9a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8003e9e:	f043 030b 	orr.w	r3, r3, #11
 8003ea2:	f8c8 3010 	str.w	r3, [r8, #16]
 8003ea6:	e7de      	b.n	8003e66 <HAL_PCD_IRQHandler+0x3e6>
      (void)USB_ActivateSetup(hpcd->Instance);
 8003ea8:	6820      	ldr	r0, [r4, #0]
 8003eaa:	f003 fbd4 	bl	8007656 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003eae:	6820      	ldr	r0, [r4, #0]
 8003eb0:	f003 f846 	bl	8006f40 <USB_GetDevSpeed>
 8003eb4:	60e0      	str	r0, [r4, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003eb6:	6825      	ldr	r5, [r4, #0]
 8003eb8:	f000 fcd4 	bl	8004864 <HAL_RCC_GetHCLKFreq>
 8003ebc:	4601      	mov	r1, r0
 8003ebe:	7b22      	ldrb	r2, [r4, #12]
 8003ec0:	4628      	mov	r0, r5
 8003ec2:	f002 febd 	bl	8006c40 <USB_SetTurnaroundTime>
      HAL_PCD_ResetCallback(hpcd);
 8003ec6:	4620      	mov	r0, r4
 8003ec8:	f007 ffdd 	bl	800be86 <HAL_PCD_ResetCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003ecc:	6822      	ldr	r2, [r4, #0]
 8003ece:	6953      	ldr	r3, [r2, #20]
 8003ed0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003ed4:	6153      	str	r3, [r2, #20]
 8003ed6:	e63f      	b.n	8003b58 <HAL_PCD_IRQHandler+0xd8>
      HAL_PCD_SOFCallback(hpcd);
 8003ed8:	4620      	mov	r0, r4
 8003eda:	f007 ffce 	bl	800be7a <HAL_PCD_SOFCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003ede:	6822      	ldr	r2, [r4, #0]
 8003ee0:	6953      	ldr	r3, [r2, #20]
 8003ee2:	f003 0308 	and.w	r3, r3, #8
 8003ee6:	6153      	str	r3, [r2, #20]
 8003ee8:	e63d      	b.n	8003b66 <HAL_PCD_IRQHandler+0xe6>
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8003eea:	2100      	movs	r1, #0
 8003eec:	4620      	mov	r0, r4
 8003eee:	f008 f801 	bl	800bef4 <HAL_PCD_ISOINIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003ef2:	6822      	ldr	r2, [r4, #0]
 8003ef4:	6953      	ldr	r3, [r2, #20]
 8003ef6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003efa:	6153      	str	r3, [r2, #20]
 8003efc:	e63a      	b.n	8003b74 <HAL_PCD_IRQHandler+0xf4>
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003efe:	2100      	movs	r1, #0
 8003f00:	4620      	mov	r0, r4
 8003f02:	f007 fff1 	bl	800bee8 <HAL_PCD_ISOOUTIncompleteCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003f06:	6822      	ldr	r2, [r4, #0]
 8003f08:	6953      	ldr	r3, [r2, #20]
 8003f0a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f0e:	6153      	str	r3, [r2, #20]
 8003f10:	e637      	b.n	8003b82 <HAL_PCD_IRQHandler+0x102>
      HAL_PCD_ConnectCallback(hpcd);
 8003f12:	4620      	mov	r0, r4
 8003f14:	f007 fff4 	bl	800bf00 <HAL_PCD_ConnectCallback>
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003f18:	6822      	ldr	r2, [r4, #0]
 8003f1a:	6953      	ldr	r3, [r2, #20]
 8003f1c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003f20:	6153      	str	r3, [r2, #20]
 8003f22:	e635      	b.n	8003b90 <HAL_PCD_IRQHandler+0x110>
        HAL_PCD_DisconnectCallback(hpcd);
 8003f24:	4620      	mov	r0, r4
 8003f26:	f007 fff1 	bl	800bf0c <HAL_PCD_DisconnectCallback>
 8003f2a:	e63e      	b.n	8003baa <HAL_PCD_IRQHandler+0x12a>

08003f2c <HAL_PCD_SetAddress>:
  __HAL_LOCK(hpcd);
 8003f2c:	f890 33bc 	ldrb.w	r3, [r0, #956]	; 0x3bc
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d00d      	beq.n	8003f50 <HAL_PCD_SetAddress+0x24>
{
 8003f34:	b510      	push	{r4, lr}
 8003f36:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8003f38:	2301      	movs	r3, #1
 8003f3a:	f880 33bc 	strb.w	r3, [r0, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8003f3e:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003f42:	6800      	ldr	r0, [r0, #0]
 8003f44:	f003 faf5 	bl	8007532 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f48:	2000      	movs	r0, #0
 8003f4a:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8003f4e:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 8003f50:	2002      	movs	r0, #2
}
 8003f52:	4770      	bx	lr

08003f54 <HAL_PCD_EP_Open>:
{
 8003f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f56:	4607      	mov	r7, r0
 8003f58:	460c      	mov	r4, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8003f5a:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003f5e:	d127      	bne.n	8003fb0 <HAL_PCD_EP_Open+0x5c>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003f60:	f001 050f 	and.w	r5, r1, #15
 8003f64:	ebc5 06c5 	rsb	r6, r5, r5, lsl #3
 8003f68:	00b6      	lsls	r6, r6, #2
 8003f6a:	f506 76fc 	add.w	r6, r6, #504	; 0x1f8
 8003f6e:	4406      	add	r6, r0
 8003f70:	1d31      	adds	r1, r6, #4
    ep->is_in = 0U;
 8003f72:	ebc5 05c5 	rsb	r5, r5, r5, lsl #3
 8003f76:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8003f7a:	2000      	movs	r0, #0
 8003f7c:	f885 01fd 	strb.w	r0, [r5, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 8003f80:	f004 040f 	and.w	r4, r4, #15
 8003f84:	700c      	strb	r4, [r1, #0]
  ep->maxpacket = ep_mps;
 8003f86:	608a      	str	r2, [r1, #8]
  ep->type = ep_type;
 8003f88:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 8003f8a:	784a      	ldrb	r2, [r1, #1]
 8003f8c:	b102      	cbz	r2, 8003f90 <HAL_PCD_EP_Open+0x3c>
    ep->tx_fifo_num = ep->num;
 8003f8e:	80cc      	strh	r4, [r1, #6]
  if (ep_type == EP_TYPE_BULK)
 8003f90:	2b02      	cmp	r3, #2
 8003f92:	d01d      	beq.n	8003fd0 <HAL_PCD_EP_Open+0x7c>
  __HAL_LOCK(hpcd);
 8003f94:	f897 33bc 	ldrb.w	r3, [r7, #956]	; 0x3bc
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d01c      	beq.n	8003fd6 <HAL_PCD_EP_Open+0x82>
 8003f9c:	2301      	movs	r3, #1
 8003f9e:	f887 33bc 	strb.w	r3, [r7, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003fa2:	6838      	ldr	r0, [r7, #0]
 8003fa4:	f002 ffdd 	bl	8006f62 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003fa8:	2000      	movs	r0, #0
 8003faa:	f887 03bc 	strb.w	r0, [r7, #956]	; 0x3bc
}
 8003fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003fb0:	f001 000f 	and.w	r0, r1, #15
 8003fb4:	ebc0 01c0 	rsb	r1, r0, r0, lsl #3
 8003fb8:	0089      	lsls	r1, r1, #2
 8003fba:	3138      	adds	r1, #56	; 0x38
 8003fbc:	4439      	add	r1, r7
 8003fbe:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8003fc0:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8003fc4:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 8003fc8:	2501      	movs	r5, #1
 8003fca:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
 8003fce:	e7d7      	b.n	8003f80 <HAL_PCD_EP_Open+0x2c>
    ep->data_pid_start = 0U;
 8003fd0:	2300      	movs	r3, #0
 8003fd2:	710b      	strb	r3, [r1, #4]
 8003fd4:	e7de      	b.n	8003f94 <HAL_PCD_EP_Open+0x40>
  __HAL_LOCK(hpcd);
 8003fd6:	2002      	movs	r0, #2
 8003fd8:	e7e9      	b.n	8003fae <HAL_PCD_EP_Open+0x5a>

08003fda <HAL_PCD_EP_Close>:
{
 8003fda:	b510      	push	{r4, lr}
 8003fdc:	4604      	mov	r4, r0
 8003fde:	460a      	mov	r2, r1
  if ((ep_addr & 0x80U) == 0x80U)
 8003fe0:	f011 0f80 	tst.w	r1, #128	; 0x80
 8003fe4:	d120      	bne.n	8004028 <HAL_PCD_EP_Close+0x4e>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fe6:	f001 000f 	and.w	r0, r1, #15
 8003fea:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8003fee:	009b      	lsls	r3, r3, #2
 8003ff0:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8003ff4:	4423      	add	r3, r4
 8003ff6:	1d19      	adds	r1, r3, #4
    ep->is_in = 0U;
 8003ff8:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 8003ffc:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8004000:	2300      	movs	r3, #0
 8004002:	f880 31fd 	strb.w	r3, [r0, #509]	; 0x1fd
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004006:	f002 020f 	and.w	r2, r2, #15
 800400a:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800400c:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 8004010:	2b01      	cmp	r3, #1
 8004012:	d019      	beq.n	8004048 <HAL_PCD_EP_Close+0x6e>
 8004014:	2301      	movs	r3, #1
 8004016:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800401a:	6820      	ldr	r0, [r4, #0]
 800401c:	f002 ffec 	bl	8006ff8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004020:	2000      	movs	r0, #0
 8004022:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8004026:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004028:	f001 000f 	and.w	r0, r1, #15
 800402c:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	3338      	adds	r3, #56	; 0x38
 8004034:	4423      	add	r3, r4
 8004036:	1d19      	adds	r1, r3, #4
    ep->is_in = 1U;
 8004038:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
 800403c:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8004040:	2301      	movs	r3, #1
 8004042:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8004046:	e7de      	b.n	8004006 <HAL_PCD_EP_Close+0x2c>
  __HAL_LOCK(hpcd);
 8004048:	2002      	movs	r0, #2
 800404a:	e7ec      	b.n	8004026 <HAL_PCD_EP_Close+0x4c>

0800404c <HAL_PCD_EP_Receive>:
{
 800404c:	b538      	push	{r3, r4, r5, lr}
  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800404e:	f001 040f 	and.w	r4, r1, #15
 8004052:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 8004056:	0089      	lsls	r1, r1, #2
 8004058:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 800405c:	4401      	add	r1, r0
 800405e:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 8004060:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8004064:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8004068:	f8c5 2208 	str.w	r2, [r5, #520]	; 0x208
  ep->xfer_len = len;
 800406c:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
  ep->xfer_count = 0U;
 8004070:	2300      	movs	r3, #0
 8004072:	f8c5 3214 	str.w	r3, [r5, #532]	; 0x214
  ep->is_in = 0U;
 8004076:	f885 31fd 	strb.w	r3, [r5, #509]	; 0x1fd
  ep->num = ep_addr & EP_ADDR_MSK;
 800407a:	f885 41fc 	strb.w	r4, [r5, #508]	; 0x1fc
  if (hpcd->Init.dma_enable == 1U)
 800407e:	6903      	ldr	r3, [r0, #16]
 8004080:	2b01      	cmp	r3, #1
 8004082:	d006      	beq.n	8004092 <HAL_PCD_EP_Receive+0x46>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004084:	b964      	cbnz	r4, 80040a0 <HAL_PCD_EP_Receive+0x54>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004086:	b2da      	uxtb	r2, r3
 8004088:	6800      	ldr	r0, [r0, #0]
 800408a:	f003 f823 	bl	80070d4 <USB_EP0StartXfer>
}
 800408e:	2000      	movs	r0, #0
 8004090:	bd38      	pop	{r3, r4, r5, pc}
    ep->dma_addr = (uint32_t)pBuf;
 8004092:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8004096:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 800409a:	f8c5 220c 	str.w	r2, [r5, #524]	; 0x20c
 800409e:	e7f1      	b.n	8004084 <HAL_PCD_EP_Receive+0x38>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040a0:	b2da      	uxtb	r2, r3
 80040a2:	6800      	ldr	r0, [r0, #0]
 80040a4:	f003 f8b8 	bl	8007218 <USB_EPStartXfer>
 80040a8:	e7f1      	b.n	800408e <HAL_PCD_EP_Receive+0x42>

080040aa <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80040aa:	f001 010f 	and.w	r1, r1, #15
 80040ae:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 80040b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
}
 80040b6:	f8d1 0214 	ldr.w	r0, [r1, #532]	; 0x214
 80040ba:	4770      	bx	lr

080040bc <HAL_PCD_EP_Transmit>:
{
 80040bc:	b538      	push	{r3, r4, r5, lr}
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80040be:	f001 040f 	and.w	r4, r1, #15
 80040c2:	ebc4 01c4 	rsb	r1, r4, r4, lsl #3
 80040c6:	0089      	lsls	r1, r1, #2
 80040c8:	3138      	adds	r1, #56	; 0x38
 80040ca:	4401      	add	r1, r0
 80040cc:	3104      	adds	r1, #4
  ep->xfer_buff = pBuf;
 80040ce:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 80040d2:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 80040d6:	64aa      	str	r2, [r5, #72]	; 0x48
  ep->xfer_len = len;
 80040d8:	652b      	str	r3, [r5, #80]	; 0x50
  ep->xfer_count = 0U;
 80040da:	2300      	movs	r3, #0
 80040dc:	656b      	str	r3, [r5, #84]	; 0x54
  ep->is_in = 1U;
 80040de:	2301      	movs	r3, #1
 80040e0:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  ep->num = ep_addr & EP_ADDR_MSK;
 80040e4:	f885 403c 	strb.w	r4, [r5, #60]	; 0x3c
  if (hpcd->Init.dma_enable == 1U)
 80040e8:	6903      	ldr	r3, [r0, #16]
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d006      	beq.n	80040fc <HAL_PCD_EP_Transmit+0x40>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80040ee:	b95c      	cbnz	r4, 8004108 <HAL_PCD_EP_Transmit+0x4c>
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80040f0:	b2da      	uxtb	r2, r3
 80040f2:	6800      	ldr	r0, [r0, #0]
 80040f4:	f002 ffee 	bl	80070d4 <USB_EP0StartXfer>
}
 80040f8:	2000      	movs	r0, #0
 80040fa:	bd38      	pop	{r3, r4, r5, pc}
    ep->dma_addr = (uint32_t)pBuf;
 80040fc:	ebc4 05c4 	rsb	r5, r4, r4, lsl #3
 8004100:	eb00 0585 	add.w	r5, r0, r5, lsl #2
 8004104:	64ea      	str	r2, [r5, #76]	; 0x4c
 8004106:	e7f2      	b.n	80040ee <HAL_PCD_EP_Transmit+0x32>
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004108:	b2da      	uxtb	r2, r3
 800410a:	6800      	ldr	r0, [r0, #0]
 800410c:	f003 f884 	bl	8007218 <USB_EPStartXfer>
 8004110:	e7f2      	b.n	80040f8 <HAL_PCD_EP_Transmit+0x3c>

08004112 <HAL_PCD_EP_SetStall>:
{
 8004112:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004114:	f001 050f 	and.w	r5, r1, #15
 8004118:	6842      	ldr	r2, [r0, #4]
 800411a:	4295      	cmp	r5, r2
 800411c:	d839      	bhi.n	8004192 <HAL_PCD_EP_SetStall+0x80>
 800411e:	4604      	mov	r4, r0
 8004120:	460b      	mov	r3, r1
  if ((0x80U & ep_addr) == 0x80U)
 8004122:	f011 0f80 	tst.w	r1, #128	; 0x80
 8004126:	d11f      	bne.n	8004168 <HAL_PCD_EP_SetStall+0x56>
    ep = &hpcd->OUT_ep[ep_addr];
 8004128:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800412c:	0089      	lsls	r1, r1, #2
 800412e:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 8004132:	4401      	add	r1, r0
 8004134:	3104      	adds	r1, #4
    ep->is_in = 0U;
 8004136:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800413a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800413e:	2200      	movs	r2, #0
 8004140:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  ep->is_stall = 1U;
 8004144:	2301      	movs	r3, #1
 8004146:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004148:	700d      	strb	r5, [r1, #0]
  __HAL_LOCK(hpcd);
 800414a:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 800414e:	2b01      	cmp	r3, #1
 8004150:	d021      	beq.n	8004196 <HAL_PCD_EP_SetStall+0x84>
 8004152:	2301      	movs	r3, #1
 8004154:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004158:	6820      	ldr	r0, [r4, #0]
 800415a:	f003 f98f 	bl	800747c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800415e:	b18d      	cbz	r5, 8004184 <HAL_PCD_EP_SetStall+0x72>
  __HAL_UNLOCK(hpcd);
 8004160:	2000      	movs	r0, #0
 8004162:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 8004166:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004168:	ebc5 01c5 	rsb	r1, r5, r5, lsl #3
 800416c:	0089      	lsls	r1, r1, #2
 800416e:	3138      	adds	r1, #56	; 0x38
 8004170:	4401      	add	r1, r0
 8004172:	3104      	adds	r1, #4
    ep->is_in = 1U;
 8004174:	ebc5 03c5 	rsb	r3, r5, r5, lsl #3
 8004178:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800417c:	2201      	movs	r2, #1
 800417e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004182:	e7df      	b.n	8004144 <HAL_PCD_EP_SetStall+0x32>
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004184:	f504 7271 	add.w	r2, r4, #964	; 0x3c4
 8004188:	7c21      	ldrb	r1, [r4, #16]
 800418a:	6820      	ldr	r0, [r4, #0]
 800418c:	f003 fa74 	bl	8007678 <USB_EP0_OutStart>
 8004190:	e7e6      	b.n	8004160 <HAL_PCD_EP_SetStall+0x4e>
    return HAL_ERROR;
 8004192:	2001      	movs	r0, #1
 8004194:	e7e7      	b.n	8004166 <HAL_PCD_EP_SetStall+0x54>
  __HAL_LOCK(hpcd);
 8004196:	2002      	movs	r0, #2
 8004198:	e7e5      	b.n	8004166 <HAL_PCD_EP_SetStall+0x54>

0800419a <HAL_PCD_EP_ClrStall>:
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800419a:	f001 030f 	and.w	r3, r1, #15
 800419e:	6842      	ldr	r2, [r0, #4]
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d831      	bhi.n	8004208 <HAL_PCD_EP_ClrStall+0x6e>
{
 80041a4:	b510      	push	{r4, lr}
 80041a6:	4604      	mov	r4, r0
  if ((0x80U & ep_addr) == 0x80U)
 80041a8:	f011 0f80 	tst.w	r1, #128	; 0x80
 80041ac:	d11e      	bne.n	80041ec <HAL_PCD_EP_ClrStall+0x52>
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80041ae:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
 80041b2:	0089      	lsls	r1, r1, #2
 80041b4:	f501 71fc 	add.w	r1, r1, #504	; 0x1f8
 80041b8:	4401      	add	r1, r0
 80041ba:	3104      	adds	r1, #4
    ep->is_in = 0U;
 80041bc:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 80041c0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80041c4:	2000      	movs	r0, #0
 80041c6:	f882 01fd 	strb.w	r0, [r2, #509]	; 0x1fd
  ep->is_stall = 0U;
 80041ca:	2200      	movs	r2, #0
 80041cc:	708a      	strb	r2, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041ce:	700b      	strb	r3, [r1, #0]
  __HAL_LOCK(hpcd);
 80041d0:	f894 33bc 	ldrb.w	r3, [r4, #956]	; 0x3bc
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d019      	beq.n	800420c <HAL_PCD_EP_ClrStall+0x72>
 80041d8:	2301      	movs	r3, #1
 80041da:	f884 33bc 	strb.w	r3, [r4, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80041de:	6820      	ldr	r0, [r4, #0]
 80041e0:	f003 f979 	bl	80074d6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80041e4:	2000      	movs	r0, #0
 80041e6:	f884 03bc 	strb.w	r0, [r4, #956]	; 0x3bc
}
 80041ea:	bd10      	pop	{r4, pc}
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80041ec:	ebc3 01c3 	rsb	r1, r3, r3, lsl #3
 80041f0:	0089      	lsls	r1, r1, #2
 80041f2:	3138      	adds	r1, #56	; 0x38
 80041f4:	4401      	add	r1, r0
 80041f6:	3104      	adds	r1, #4
    ep->is_in = 1U;
 80041f8:	ebc3 02c3 	rsb	r2, r3, r3, lsl #3
 80041fc:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8004200:	2001      	movs	r0, #1
 8004202:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
 8004206:	e7e0      	b.n	80041ca <HAL_PCD_EP_ClrStall+0x30>
    return HAL_ERROR;
 8004208:	2001      	movs	r0, #1
}
 800420a:	4770      	bx	lr
  __HAL_LOCK(hpcd);
 800420c:	2002      	movs	r0, #2
 800420e:	e7ec      	b.n	80041ea <HAL_PCD_EP_ClrStall+0x50>

08004210 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004210:	b430      	push	{r4, r5}
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004212:	6804      	ldr	r4, [r0, #0]
 8004214:	6a60      	ldr	r0, [r4, #36]	; 0x24

  if (fifo == 0U)
 8004216:	b919      	cbnz	r1, 8004220 <HAL_PCDEx_SetTxFiFo+0x10>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004218:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 800421c:	62a0      	str	r0, [r4, #40]	; 0x28
 800421e:	e018      	b.n	8004252 <HAL_PCDEx_SetTxFiFo+0x42>
 8004220:	460d      	mov	r5, r1
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004222:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004224:	eb00 4013 	add.w	r0, r0, r3, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 8004228:	2300      	movs	r3, #0
 800422a:	1e69      	subs	r1, r5, #1
 800422c:	428b      	cmp	r3, r1
 800422e:	d209      	bcs.n	8004244 <HAL_PCDEx_SetTxFiFo+0x34>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004230:	f103 0140 	add.w	r1, r3, #64	; 0x40
 8004234:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8004238:	6849      	ldr	r1, [r1, #4]
 800423a:	eb00 4011 	add.w	r0, r0, r1, lsr #16
    for (i = 0U; i < (fifo - 1U); i++)
 800423e:	3301      	adds	r3, #1
 8004240:	b2db      	uxtb	r3, r3
 8004242:	e7f2      	b.n	800422a <HAL_PCDEx_SetTxFiFo+0x1a>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004244:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8004248:	f105 013f 	add.w	r1, r5, #63	; 0x3f
 800424c:	eb04 0181 	add.w	r1, r4, r1, lsl #2
 8004250:	6048      	str	r0, [r1, #4]
  }

  return HAL_OK;
}
 8004252:	2000      	movs	r0, #0
 8004254:	bc30      	pop	{r4, r5}
 8004256:	4770      	bx	lr

08004258 <HAL_PCDEx_SetRxFiFo>:
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
  hpcd->Instance->GRXFSIZ = size;
 8004258:	6803      	ldr	r3, [r0, #0]
 800425a:	6259      	str	r1, [r3, #36]	; 0x24

  return HAL_OK;
}
 800425c:	2000      	movs	r0, #0
 800425e:	4770      	bx	lr

08004260 <HAL_PCDEx_LPM_Callback>:
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004260:	4770      	bx	lr
	...

08004264 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004264:	2800      	cmp	r0, #0
 8004266:	f000 81dd 	beq.w	8004624 <HAL_RCC_OscConfig+0x3c0>
{
 800426a:	b570      	push	{r4, r5, r6, lr}
 800426c:	b082      	sub	sp, #8
 800426e:	4604      	mov	r4, r0
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004270:	6803      	ldr	r3, [r0, #0]
 8004272:	f013 0f01 	tst.w	r3, #1
 8004276:	d03b      	beq.n	80042f0 <HAL_RCC_OscConfig+0x8c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004278:	4ba5      	ldr	r3, [pc, #660]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	f003 030c 	and.w	r3, r3, #12
 8004280:	2b04      	cmp	r3, #4
 8004282:	d02c      	beq.n	80042de <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004284:	4ba2      	ldr	r3, [pc, #648]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004286:	689b      	ldr	r3, [r3, #8]
 8004288:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800428c:	2b08      	cmp	r3, #8
 800428e:	d021      	beq.n	80042d4 <HAL_RCC_OscConfig+0x70>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004290:	6863      	ldr	r3, [r4, #4]
 8004292:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004296:	d04f      	beq.n	8004338 <HAL_RCC_OscConfig+0xd4>
 8004298:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800429c:	d052      	beq.n	8004344 <HAL_RCC_OscConfig+0xe0>
 800429e:	4b9c      	ldr	r3, [pc, #624]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80042a6:	601a      	str	r2, [r3, #0]
 80042a8:	681a      	ldr	r2, [r3, #0]
 80042aa:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80042ae:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80042b0:	6863      	ldr	r3, [r4, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d050      	beq.n	8004358 <HAL_RCC_OscConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042b6:	f7fc ff7d 	bl	80011b4 <HAL_GetTick>
 80042ba:	4605      	mov	r5, r0

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80042bc:	4b94      	ldr	r3, [pc, #592]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80042c4:	d114      	bne.n	80042f0 <HAL_RCC_OscConfig+0x8c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80042c6:	f7fc ff75 	bl	80011b4 <HAL_GetTick>
 80042ca:	1b40      	subs	r0, r0, r5
 80042cc:	2864      	cmp	r0, #100	; 0x64
 80042ce:	d9f5      	bls.n	80042bc <HAL_RCC_OscConfig+0x58>
          {
            return HAL_TIMEOUT;
 80042d0:	2003      	movs	r0, #3
 80042d2:	e1ae      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042d4:	4b8e      	ldr	r3, [pc, #568]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80042dc:	d0d8      	beq.n	8004290 <HAL_RCC_OscConfig+0x2c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042de:	4b8c      	ldr	r3, [pc, #560]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80042e6:	d003      	beq.n	80042f0 <HAL_RCC_OscConfig+0x8c>
 80042e8:	6863      	ldr	r3, [r4, #4]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	f000 819c 	beq.w	8004628 <HAL_RCC_OscConfig+0x3c4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80042f0:	6823      	ldr	r3, [r4, #0]
 80042f2:	f013 0f02 	tst.w	r3, #2
 80042f6:	d054      	beq.n	80043a2 <HAL_RCC_OscConfig+0x13e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80042f8:	4b85      	ldr	r3, [pc, #532]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80042fa:	689b      	ldr	r3, [r3, #8]
 80042fc:	f013 0f0c 	tst.w	r3, #12
 8004300:	d03e      	beq.n	8004380 <HAL_RCC_OscConfig+0x11c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004302:	4b83      	ldr	r3, [pc, #524]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800430a:	2b08      	cmp	r3, #8
 800430c:	d033      	beq.n	8004376 <HAL_RCC_OscConfig+0x112>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800430e:	68e3      	ldr	r3, [r4, #12]
 8004310:	2b00      	cmp	r3, #0
 8004312:	d067      	beq.n	80043e4 <HAL_RCC_OscConfig+0x180>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004314:	4b7f      	ldr	r3, [pc, #508]	; (8004514 <HAL_RCC_OscConfig+0x2b0>)
 8004316:	2201      	movs	r2, #1
 8004318:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800431a:	f7fc ff4b 	bl	80011b4 <HAL_GetTick>
 800431e:	4605      	mov	r5, r0

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004320:	4b7b      	ldr	r3, [pc, #492]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	f013 0f02 	tst.w	r3, #2
 8004328:	d153      	bne.n	80043d2 <HAL_RCC_OscConfig+0x16e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800432a:	f7fc ff43 	bl	80011b4 <HAL_GetTick>
 800432e:	1b40      	subs	r0, r0, r5
 8004330:	2802      	cmp	r0, #2
 8004332:	d9f5      	bls.n	8004320 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8004334:	2003      	movs	r0, #3
 8004336:	e17c      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004338:	4a75      	ldr	r2, [pc, #468]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 800433a:	6813      	ldr	r3, [r2, #0]
 800433c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004340:	6013      	str	r3, [r2, #0]
 8004342:	e7b5      	b.n	80042b0 <HAL_RCC_OscConfig+0x4c>
 8004344:	4b72      	ldr	r3, [pc, #456]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004346:	681a      	ldr	r2, [r3, #0]
 8004348:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800434c:	601a      	str	r2, [r3, #0]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004354:	601a      	str	r2, [r3, #0]
 8004356:	e7ab      	b.n	80042b0 <HAL_RCC_OscConfig+0x4c>
        tickstart = HAL_GetTick();
 8004358:	f7fc ff2c 	bl	80011b4 <HAL_GetTick>
 800435c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800435e:	4b6c      	ldr	r3, [pc, #432]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8004366:	d0c3      	beq.n	80042f0 <HAL_RCC_OscConfig+0x8c>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004368:	f7fc ff24 	bl	80011b4 <HAL_GetTick>
 800436c:	1b40      	subs	r0, r0, r5
 800436e:	2864      	cmp	r0, #100	; 0x64
 8004370:	d9f5      	bls.n	800435e <HAL_RCC_OscConfig+0xfa>
            return HAL_TIMEOUT;
 8004372:	2003      	movs	r0, #3
 8004374:	e15d      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004376:	4b66      	ldr	r3, [pc, #408]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 800437e:	d1c6      	bne.n	800430e <HAL_RCC_OscConfig+0xaa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004380:	4b63      	ldr	r3, [pc, #396]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	f013 0f02 	tst.w	r3, #2
 8004388:	d003      	beq.n	8004392 <HAL_RCC_OscConfig+0x12e>
 800438a:	68e3      	ldr	r3, [r4, #12]
 800438c:	2b01      	cmp	r3, #1
 800438e:	f040 814d 	bne.w	800462c <HAL_RCC_OscConfig+0x3c8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004392:	4a5f      	ldr	r2, [pc, #380]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004394:	6813      	ldr	r3, [r2, #0]
 8004396:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800439a:	6921      	ldr	r1, [r4, #16]
 800439c:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80043a0:	6013      	str	r3, [r2, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80043a2:	6823      	ldr	r3, [r4, #0]
 80043a4:	f013 0f08 	tst.w	r3, #8
 80043a8:	d040      	beq.n	800442c <HAL_RCC_OscConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80043aa:	6963      	ldr	r3, [r4, #20]
 80043ac:	b363      	cbz	r3, 8004408 <HAL_RCC_OscConfig+0x1a4>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80043ae:	4b5a      	ldr	r3, [pc, #360]	; (8004518 <HAL_RCC_OscConfig+0x2b4>)
 80043b0:	2201      	movs	r2, #1
 80043b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043b4:	f7fc fefe 	bl	80011b4 <HAL_GetTick>
 80043b8:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80043ba:	4b55      	ldr	r3, [pc, #340]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80043bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043be:	f013 0f02 	tst.w	r3, #2
 80043c2:	d133      	bne.n	800442c <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80043c4:	f7fc fef6 	bl	80011b4 <HAL_GetTick>
 80043c8:	1b40      	subs	r0, r0, r5
 80043ca:	2802      	cmp	r0, #2
 80043cc:	d9f5      	bls.n	80043ba <HAL_RCC_OscConfig+0x156>
        {
          return HAL_TIMEOUT;
 80043ce:	2003      	movs	r0, #3
 80043d0:	e12f      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d2:	4a4f      	ldr	r2, [pc, #316]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80043d4:	6813      	ldr	r3, [r2, #0]
 80043d6:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80043da:	6921      	ldr	r1, [r4, #16]
 80043dc:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 80043e0:	6013      	str	r3, [r2, #0]
 80043e2:	e7de      	b.n	80043a2 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_HSI_DISABLE();
 80043e4:	4b4b      	ldr	r3, [pc, #300]	; (8004514 <HAL_RCC_OscConfig+0x2b0>)
 80043e6:	2200      	movs	r2, #0
 80043e8:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80043ea:	f7fc fee3 	bl	80011b4 <HAL_GetTick>
 80043ee:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80043f0:	4b47      	ldr	r3, [pc, #284]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f013 0f02 	tst.w	r3, #2
 80043f8:	d0d3      	beq.n	80043a2 <HAL_RCC_OscConfig+0x13e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043fa:	f7fc fedb 	bl	80011b4 <HAL_GetTick>
 80043fe:	1b40      	subs	r0, r0, r5
 8004400:	2802      	cmp	r0, #2
 8004402:	d9f5      	bls.n	80043f0 <HAL_RCC_OscConfig+0x18c>
            return HAL_TIMEOUT;
 8004404:	2003      	movs	r0, #3
 8004406:	e114      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004408:	4b43      	ldr	r3, [pc, #268]	; (8004518 <HAL_RCC_OscConfig+0x2b4>)
 800440a:	2200      	movs	r2, #0
 800440c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800440e:	f7fc fed1 	bl	80011b4 <HAL_GetTick>
 8004412:	4605      	mov	r5, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004414:	4b3e      	ldr	r3, [pc, #248]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004416:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004418:	f013 0f02 	tst.w	r3, #2
 800441c:	d006      	beq.n	800442c <HAL_RCC_OscConfig+0x1c8>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800441e:	f7fc fec9 	bl	80011b4 <HAL_GetTick>
 8004422:	1b40      	subs	r0, r0, r5
 8004424:	2802      	cmp	r0, #2
 8004426:	d9f5      	bls.n	8004414 <HAL_RCC_OscConfig+0x1b0>
        {
          return HAL_TIMEOUT;
 8004428:	2003      	movs	r0, #3
 800442a:	e102      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800442c:	6823      	ldr	r3, [r4, #0]
 800442e:	f013 0f04 	tst.w	r3, #4
 8004432:	d076      	beq.n	8004522 <HAL_RCC_OscConfig+0x2be>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004434:	4b36      	ldr	r3, [pc, #216]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004438:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 800443c:	d10d      	bne.n	800445a <HAL_RCC_OscConfig+0x1f6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800443e:	2300      	movs	r3, #0
 8004440:	9301      	str	r3, [sp, #4]
 8004442:	4b33      	ldr	r3, [pc, #204]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004444:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004446:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800444a:	641a      	str	r2, [r3, #64]	; 0x40
 800444c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800444e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004452:	9301      	str	r3, [sp, #4]
 8004454:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8004456:	2501      	movs	r5, #1
 8004458:	e000      	b.n	800445c <HAL_RCC_OscConfig+0x1f8>
    FlagStatus       pwrclkchanged = RESET;
 800445a:	2500      	movs	r5, #0
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800445c:	4b2f      	ldr	r3, [pc, #188]	; (800451c <HAL_RCC_OscConfig+0x2b8>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004464:	d020      	beq.n	80044a8 <HAL_RCC_OscConfig+0x244>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004466:	68a3      	ldr	r3, [r4, #8]
 8004468:	2b01      	cmp	r3, #1
 800446a:	d031      	beq.n	80044d0 <HAL_RCC_OscConfig+0x26c>
 800446c:	2b05      	cmp	r3, #5
 800446e:	d035      	beq.n	80044dc <HAL_RCC_OscConfig+0x278>
 8004470:	4b27      	ldr	r3, [pc, #156]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004472:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004474:	f022 0201 	bic.w	r2, r2, #1
 8004478:	671a      	str	r2, [r3, #112]	; 0x70
 800447a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800447c:	f022 0204 	bic.w	r2, r2, #4
 8004480:	671a      	str	r2, [r3, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004482:	68a3      	ldr	r3, [r4, #8]
 8004484:	2b00      	cmp	r3, #0
 8004486:	d033      	beq.n	80044f0 <HAL_RCC_OscConfig+0x28c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004488:	f7fc fe94 	bl	80011b4 <HAL_GetTick>
 800448c:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800448e:	4b20      	ldr	r3, [pc, #128]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 8004490:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004492:	f013 0f02 	tst.w	r3, #2
 8004496:	d143      	bne.n	8004520 <HAL_RCC_OscConfig+0x2bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004498:	f7fc fe8c 	bl	80011b4 <HAL_GetTick>
 800449c:	1b80      	subs	r0, r0, r6
 800449e:	f5b0 5ffa 	cmp.w	r0, #8000	; 0x1f40
 80044a2:	d9f4      	bls.n	800448e <HAL_RCC_OscConfig+0x22a>
        {
          return HAL_TIMEOUT;
 80044a4:	2003      	movs	r0, #3
 80044a6:	e0c4      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80044a8:	4a1c      	ldr	r2, [pc, #112]	; (800451c <HAL_RCC_OscConfig+0x2b8>)
 80044aa:	6813      	ldr	r3, [r2, #0]
 80044ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044b0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80044b2:	f7fc fe7f 	bl	80011b4 <HAL_GetTick>
 80044b6:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80044b8:	4b18      	ldr	r3, [pc, #96]	; (800451c <HAL_RCC_OscConfig+0x2b8>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f413 7f80 	tst.w	r3, #256	; 0x100
 80044c0:	d1d1      	bne.n	8004466 <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80044c2:	f7fc fe77 	bl	80011b4 <HAL_GetTick>
 80044c6:	1b80      	subs	r0, r0, r6
 80044c8:	2802      	cmp	r0, #2
 80044ca:	d9f5      	bls.n	80044b8 <HAL_RCC_OscConfig+0x254>
          return HAL_TIMEOUT;
 80044cc:	2003      	movs	r0, #3
 80044ce:	e0b0      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80044d0:	4a0f      	ldr	r2, [pc, #60]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80044d2:	6f13      	ldr	r3, [r2, #112]	; 0x70
 80044d4:	f043 0301 	orr.w	r3, r3, #1
 80044d8:	6713      	str	r3, [r2, #112]	; 0x70
 80044da:	e7d2      	b.n	8004482 <HAL_RCC_OscConfig+0x21e>
 80044dc:	4b0c      	ldr	r3, [pc, #48]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80044de:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044e0:	f042 0204 	orr.w	r2, r2, #4
 80044e4:	671a      	str	r2, [r3, #112]	; 0x70
 80044e6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80044e8:	f042 0201 	orr.w	r2, r2, #1
 80044ec:	671a      	str	r2, [r3, #112]	; 0x70
 80044ee:	e7c8      	b.n	8004482 <HAL_RCC_OscConfig+0x21e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044f0:	f7fc fe60 	bl	80011b4 <HAL_GetTick>
 80044f4:	4606      	mov	r6, r0

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044f6:	4b06      	ldr	r3, [pc, #24]	; (8004510 <HAL_RCC_OscConfig+0x2ac>)
 80044f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044fa:	f013 0f02 	tst.w	r3, #2
 80044fe:	d00f      	beq.n	8004520 <HAL_RCC_OscConfig+0x2bc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004500:	f7fc fe58 	bl	80011b4 <HAL_GetTick>
 8004504:	1b80      	subs	r0, r0, r6
 8004506:	f5b0 5ffa 	cmp.w	r0, #8000	; 0x1f40
 800450a:	d9f4      	bls.n	80044f6 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800450c:	2003      	movs	r0, #3
 800450e:	e090      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
 8004510:	40023800 	.word	0x40023800
 8004514:	42470000 	.word	0x42470000
 8004518:	42470e80 	.word	0x42470e80
 800451c:	40007000 	.word	0x40007000
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004520:	b9ed      	cbnz	r5, 800455e <HAL_RCC_OscConfig+0x2fa>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004522:	69a3      	ldr	r3, [r4, #24]
 8004524:	2b00      	cmp	r3, #0
 8004526:	f000 8083 	beq.w	8004630 <HAL_RCC_OscConfig+0x3cc>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800452a:	4a49      	ldr	r2, [pc, #292]	; (8004650 <HAL_RCC_OscConfig+0x3ec>)
 800452c:	6892      	ldr	r2, [r2, #8]
 800452e:	f002 020c 	and.w	r2, r2, #12
 8004532:	2a08      	cmp	r2, #8
 8004534:	d051      	beq.n	80045da <HAL_RCC_OscConfig+0x376>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004536:	2b02      	cmp	r3, #2
 8004538:	d017      	beq.n	800456a <HAL_RCC_OscConfig+0x306>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800453a:	4b46      	ldr	r3, [pc, #280]	; (8004654 <HAL_RCC_OscConfig+0x3f0>)
 800453c:	2200      	movs	r2, #0
 800453e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004540:	f7fc fe38 	bl	80011b4 <HAL_GetTick>
 8004544:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004546:	4b42      	ldr	r3, [pc, #264]	; (8004650 <HAL_RCC_OscConfig+0x3ec>)
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800454e:	d042      	beq.n	80045d6 <HAL_RCC_OscConfig+0x372>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004550:	f7fc fe30 	bl	80011b4 <HAL_GetTick>
 8004554:	1b00      	subs	r0, r0, r4
 8004556:	2802      	cmp	r0, #2
 8004558:	d9f5      	bls.n	8004546 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800455a:	2003      	movs	r0, #3
 800455c:	e069      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
      __HAL_RCC_PWR_CLK_DISABLE();
 800455e:	4a3c      	ldr	r2, [pc, #240]	; (8004650 <HAL_RCC_OscConfig+0x3ec>)
 8004560:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004562:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004566:	6413      	str	r3, [r2, #64]	; 0x40
 8004568:	e7db      	b.n	8004522 <HAL_RCC_OscConfig+0x2be>
        __HAL_RCC_PLL_DISABLE();
 800456a:	4b3a      	ldr	r3, [pc, #232]	; (8004654 <HAL_RCC_OscConfig+0x3f0>)
 800456c:	2200      	movs	r2, #0
 800456e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8004570:	f7fc fe20 	bl	80011b4 <HAL_GetTick>
 8004574:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004576:	4b36      	ldr	r3, [pc, #216]	; (8004650 <HAL_RCC_OscConfig+0x3ec>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 800457e:	d006      	beq.n	800458e <HAL_RCC_OscConfig+0x32a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004580:	f7fc fe18 	bl	80011b4 <HAL_GetTick>
 8004584:	1b40      	subs	r0, r0, r5
 8004586:	2802      	cmp	r0, #2
 8004588:	d9f5      	bls.n	8004576 <HAL_RCC_OscConfig+0x312>
            return HAL_TIMEOUT;
 800458a:	2003      	movs	r0, #3
 800458c:	e051      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800458e:	69e3      	ldr	r3, [r4, #28]
 8004590:	6a22      	ldr	r2, [r4, #32]
 8004592:	4313      	orrs	r3, r2
 8004594:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004596:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800459a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800459c:	0852      	lsrs	r2, r2, #1
 800459e:	3a01      	subs	r2, #1
 80045a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80045a4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80045a6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80045aa:	4a29      	ldr	r2, [pc, #164]	; (8004650 <HAL_RCC_OscConfig+0x3ec>)
 80045ac:	6053      	str	r3, [r2, #4]
        __HAL_RCC_PLL_ENABLE();
 80045ae:	4b29      	ldr	r3, [pc, #164]	; (8004654 <HAL_RCC_OscConfig+0x3f0>)
 80045b0:	2201      	movs	r2, #1
 80045b2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80045b4:	f7fc fdfe 	bl	80011b4 <HAL_GetTick>
 80045b8:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80045ba:	4b25      	ldr	r3, [pc, #148]	; (8004650 <HAL_RCC_OscConfig+0x3ec>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80045c2:	d106      	bne.n	80045d2 <HAL_RCC_OscConfig+0x36e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045c4:	f7fc fdf6 	bl	80011b4 <HAL_GetTick>
 80045c8:	1b00      	subs	r0, r0, r4
 80045ca:	2802      	cmp	r0, #2
 80045cc:	d9f5      	bls.n	80045ba <HAL_RCC_OscConfig+0x356>
            return HAL_TIMEOUT;
 80045ce:	2003      	movs	r0, #3
 80045d0:	e02f      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 80045d2:	2000      	movs	r0, #0
 80045d4:	e02d      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
 80045d6:	2000      	movs	r0, #0
 80045d8:	e02b      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045da:	2b01      	cmp	r3, #1
 80045dc:	d02b      	beq.n	8004636 <HAL_RCC_OscConfig+0x3d2>
        pll_config = RCC->PLLCFGR;
 80045de:	4b1c      	ldr	r3, [pc, #112]	; (8004650 <HAL_RCC_OscConfig+0x3ec>)
 80045e0:	685b      	ldr	r3, [r3, #4]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045e2:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
 80045e6:	69e2      	ldr	r2, [r4, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045e8:	4291      	cmp	r1, r2
 80045ea:	d126      	bne.n	800463a <HAL_RCC_OscConfig+0x3d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045ec:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80045f0:	6a21      	ldr	r1, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045f2:	428a      	cmp	r2, r1
 80045f4:	d123      	bne.n	800463e <HAL_RCC_OscConfig+0x3da>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80045f6:	6a61      	ldr	r1, [r4, #36]	; 0x24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80045f8:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 80045fc:	401a      	ands	r2, r3
 80045fe:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8004602:	d11e      	bne.n	8004642 <HAL_RCC_OscConfig+0x3de>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004604:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8004608:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 800460a:	0852      	lsrs	r2, r2, #1
 800460c:	3a01      	subs	r2, #1
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800460e:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8004612:	d118      	bne.n	8004646 <HAL_RCC_OscConfig+0x3e2>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004614:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
 8004618:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800461a:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
 800461e:	d114      	bne.n	800464a <HAL_RCC_OscConfig+0x3e6>
  return HAL_OK;
 8004620:	2000      	movs	r0, #0
 8004622:	e006      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
    return HAL_ERROR;
 8004624:	2001      	movs	r0, #1
}
 8004626:	4770      	bx	lr
        return HAL_ERROR;
 8004628:	2001      	movs	r0, #1
 800462a:	e002      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
        return HAL_ERROR;
 800462c:	2001      	movs	r0, #1
 800462e:	e000      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
  return HAL_OK;
 8004630:	2000      	movs	r0, #0
}
 8004632:	b002      	add	sp, #8
 8004634:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8004636:	2001      	movs	r0, #1
 8004638:	e7fb      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
          return HAL_ERROR;
 800463a:	2001      	movs	r0, #1
 800463c:	e7f9      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
 800463e:	2001      	movs	r0, #1
 8004640:	e7f7      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
 8004642:	2001      	movs	r0, #1
 8004644:	e7f5      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
 8004646:	2001      	movs	r0, #1
 8004648:	e7f3      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
 800464a:	2001      	movs	r0, #1
 800464c:	e7f1      	b.n	8004632 <HAL_RCC_OscConfig+0x3ce>
 800464e:	bf00      	nop
 8004650:	40023800 	.word	0x40023800
 8004654:	42470060 	.word	0x42470060

08004658 <HAL_RCC_EnableCSS>:
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 8004658:	4b01      	ldr	r3, [pc, #4]	; (8004660 <HAL_RCC_EnableCSS+0x8>)
 800465a:	2201      	movs	r2, #1
 800465c:	601a      	str	r2, [r3, #0]
}
 800465e:	4770      	bx	lr
 8004660:	4247004c 	.word	0x4247004c

08004664 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004666:	4b24      	ldr	r3, [pc, #144]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004668:	689b      	ldr	r3, [r3, #8]
 800466a:	f003 030c 	and.w	r3, r3, #12
 800466e:	2b04      	cmp	r3, #4
 8004670:	d03d      	beq.n	80046ee <HAL_RCC_GetSysClockFreq+0x8a>
 8004672:	2b08      	cmp	r3, #8
 8004674:	d13d      	bne.n	80046f2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004676:	4b20      	ldr	r3, [pc, #128]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004678:	685a      	ldr	r2, [r3, #4]
 800467a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800467e:	685b      	ldr	r3, [r3, #4]
 8004680:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 8004684:	d012      	beq.n	80046ac <HAL_RCC_GetSysClockFreq+0x48>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004686:	4b1c      	ldr	r3, [pc, #112]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x94>)
 8004688:	6859      	ldr	r1, [r3, #4]
 800468a:	f3c1 1188 	ubfx	r1, r1, #6, #9
 800468e:	2300      	movs	r3, #0
 8004690:	481a      	ldr	r0, [pc, #104]	; (80046fc <HAL_RCC_GetSysClockFreq+0x98>)
 8004692:	fba1 0100 	umull	r0, r1, r1, r0
 8004696:	f7fc fadf 	bl	8000c58 <__aeabi_uldivmod>
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800469a:	4b17      	ldr	r3, [pc, #92]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x94>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 80046a2:	3301      	adds	r3, #1
 80046a4:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 80046a6:	fbb0 f0f3 	udiv	r0, r0, r3
      break;
 80046aa:	e023      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x90>
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80046ac:	4b12      	ldr	r3, [pc, #72]	; (80046f8 <HAL_RCC_GetSysClockFreq+0x94>)
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80046b4:	015c      	lsls	r4, r3, #5
 80046b6:	2500      	movs	r5, #0
 80046b8:	1ae4      	subs	r4, r4, r3
 80046ba:	f165 0500 	sbc.w	r5, r5, #0
 80046be:	01ae      	lsls	r6, r5, #6
 80046c0:	ea46 6694 	orr.w	r6, r6, r4, lsr #26
 80046c4:	01a7      	lsls	r7, r4, #6
 80046c6:	1b38      	subs	r0, r7, r4
 80046c8:	eb66 0105 	sbc.w	r1, r6, r5
 80046cc:	00cc      	lsls	r4, r1, #3
 80046ce:	ea44 7450 	orr.w	r4, r4, r0, lsr #29
 80046d2:	00c5      	lsls	r5, r0, #3
 80046d4:	18e8      	adds	r0, r5, r3
 80046d6:	f144 0100 	adc.w	r1, r4, #0
 80046da:	028b      	lsls	r3, r1, #10
 80046dc:	ea43 5390 	orr.w	r3, r3, r0, lsr #22
 80046e0:	0284      	lsls	r4, r0, #10
 80046e2:	4620      	mov	r0, r4
 80046e4:	4619      	mov	r1, r3
 80046e6:	2300      	movs	r3, #0
 80046e8:	f7fc fab6 	bl	8000c58 <__aeabi_uldivmod>
 80046ec:	e7d5      	b.n	800469a <HAL_RCC_GetSysClockFreq+0x36>
      sysclockfreq = HSE_VALUE;
 80046ee:	4803      	ldr	r0, [pc, #12]	; (80046fc <HAL_RCC_GetSysClockFreq+0x98>)
 80046f0:	e000      	b.n	80046f4 <HAL_RCC_GetSysClockFreq+0x90>
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80046f2:	4803      	ldr	r0, [pc, #12]	; (8004700 <HAL_RCC_GetSysClockFreq+0x9c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 80046f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80046f6:	bf00      	nop
 80046f8:	40023800 	.word	0x40023800
 80046fc:	016e3600 	.word	0x016e3600
 8004700:	00f42400 	.word	0x00f42400

08004704 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004704:	2800      	cmp	r0, #0
 8004706:	f000 809b 	beq.w	8004840 <HAL_RCC_ClockConfig+0x13c>
{
 800470a:	b570      	push	{r4, r5, r6, lr}
 800470c:	460d      	mov	r5, r1
 800470e:	4604      	mov	r4, r0
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004710:	4b4f      	ldr	r3, [pc, #316]	; (8004850 <HAL_RCC_ClockConfig+0x14c>)
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 0307 	and.w	r3, r3, #7
 8004718:	428b      	cmp	r3, r1
 800471a:	d208      	bcs.n	800472e <HAL_RCC_ClockConfig+0x2a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800471c:	b2cb      	uxtb	r3, r1
 800471e:	4a4c      	ldr	r2, [pc, #304]	; (8004850 <HAL_RCC_ClockConfig+0x14c>)
 8004720:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004722:	6813      	ldr	r3, [r2, #0]
 8004724:	f003 0307 	and.w	r3, r3, #7
 8004728:	428b      	cmp	r3, r1
 800472a:	f040 808b 	bne.w	8004844 <HAL_RCC_ClockConfig+0x140>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800472e:	6823      	ldr	r3, [r4, #0]
 8004730:	f013 0f02 	tst.w	r3, #2
 8004734:	d017      	beq.n	8004766 <HAL_RCC_ClockConfig+0x62>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004736:	f013 0f04 	tst.w	r3, #4
 800473a:	d004      	beq.n	8004746 <HAL_RCC_ClockConfig+0x42>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800473c:	4a45      	ldr	r2, [pc, #276]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 800473e:	6893      	ldr	r3, [r2, #8]
 8004740:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004744:	6093      	str	r3, [r2, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004746:	6823      	ldr	r3, [r4, #0]
 8004748:	f013 0f08 	tst.w	r3, #8
 800474c:	d004      	beq.n	8004758 <HAL_RCC_ClockConfig+0x54>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800474e:	4a41      	ldr	r2, [pc, #260]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 8004750:	6893      	ldr	r3, [r2, #8]
 8004752:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004756:	6093      	str	r3, [r2, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004758:	4a3e      	ldr	r2, [pc, #248]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 800475a:	6893      	ldr	r3, [r2, #8]
 800475c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004760:	68a1      	ldr	r1, [r4, #8]
 8004762:	430b      	orrs	r3, r1
 8004764:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004766:	6823      	ldr	r3, [r4, #0]
 8004768:	f013 0f01 	tst.w	r3, #1
 800476c:	d032      	beq.n	80047d4 <HAL_RCC_ClockConfig+0xd0>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800476e:	6863      	ldr	r3, [r4, #4]
 8004770:	2b01      	cmp	r3, #1
 8004772:	d021      	beq.n	80047b8 <HAL_RCC_ClockConfig+0xb4>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004774:	1e9a      	subs	r2, r3, #2
 8004776:	2a01      	cmp	r2, #1
 8004778:	d925      	bls.n	80047c6 <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800477a:	4a36      	ldr	r2, [pc, #216]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 800477c:	6812      	ldr	r2, [r2, #0]
 800477e:	f012 0f02 	tst.w	r2, #2
 8004782:	d061      	beq.n	8004848 <HAL_RCC_ClockConfig+0x144>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004784:	4933      	ldr	r1, [pc, #204]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 8004786:	688a      	ldr	r2, [r1, #8]
 8004788:	f022 0203 	bic.w	r2, r2, #3
 800478c:	4313      	orrs	r3, r2
 800478e:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 8004790:	f7fc fd10 	bl	80011b4 <HAL_GetTick>
 8004794:	4606      	mov	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004796:	4b2f      	ldr	r3, [pc, #188]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 030c 	and.w	r3, r3, #12
 800479e:	6862      	ldr	r2, [r4, #4]
 80047a0:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80047a4:	d016      	beq.n	80047d4 <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80047a6:	f7fc fd05 	bl	80011b4 <HAL_GetTick>
 80047aa:	1b80      	subs	r0, r0, r6
 80047ac:	f241 3388 	movw	r3, #5000	; 0x1388
 80047b0:	4298      	cmp	r0, r3
 80047b2:	d9f0      	bls.n	8004796 <HAL_RCC_ClockConfig+0x92>
        return HAL_TIMEOUT;
 80047b4:	2003      	movs	r0, #3
 80047b6:	e042      	b.n	800483e <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047b8:	4a26      	ldr	r2, [pc, #152]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 80047ba:	6812      	ldr	r2, [r2, #0]
 80047bc:	f412 3f00 	tst.w	r2, #131072	; 0x20000
 80047c0:	d1e0      	bne.n	8004784 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80047c2:	2001      	movs	r0, #1
 80047c4:	e03b      	b.n	800483e <HAL_RCC_ClockConfig+0x13a>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80047c6:	4a23      	ldr	r2, [pc, #140]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 80047c8:	6812      	ldr	r2, [r2, #0]
 80047ca:	f012 7f00 	tst.w	r2, #33554432	; 0x2000000
 80047ce:	d1d9      	bne.n	8004784 <HAL_RCC_ClockConfig+0x80>
        return HAL_ERROR;
 80047d0:	2001      	movs	r0, #1
 80047d2:	e034      	b.n	800483e <HAL_RCC_ClockConfig+0x13a>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80047d4:	4b1e      	ldr	r3, [pc, #120]	; (8004850 <HAL_RCC_ClockConfig+0x14c>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0307 	and.w	r3, r3, #7
 80047dc:	42ab      	cmp	r3, r5
 80047de:	d907      	bls.n	80047f0 <HAL_RCC_ClockConfig+0xec>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047e0:	b2ea      	uxtb	r2, r5
 80047e2:	4b1b      	ldr	r3, [pc, #108]	; (8004850 <HAL_RCC_ClockConfig+0x14c>)
 80047e4:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	f003 0307 	and.w	r3, r3, #7
 80047ec:	42ab      	cmp	r3, r5
 80047ee:	d12d      	bne.n	800484c <HAL_RCC_ClockConfig+0x148>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047f0:	6823      	ldr	r3, [r4, #0]
 80047f2:	f013 0f04 	tst.w	r3, #4
 80047f6:	d006      	beq.n	8004806 <HAL_RCC_ClockConfig+0x102>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80047f8:	4a16      	ldr	r2, [pc, #88]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 80047fa:	6893      	ldr	r3, [r2, #8]
 80047fc:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8004800:	68e1      	ldr	r1, [r4, #12]
 8004802:	430b      	orrs	r3, r1
 8004804:	6093      	str	r3, [r2, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004806:	6823      	ldr	r3, [r4, #0]
 8004808:	f013 0f08 	tst.w	r3, #8
 800480c:	d007      	beq.n	800481e <HAL_RCC_ClockConfig+0x11a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800480e:	4a11      	ldr	r2, [pc, #68]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 8004810:	6893      	ldr	r3, [r2, #8]
 8004812:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8004816:	6921      	ldr	r1, [r4, #16]
 8004818:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 800481c:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800481e:	f7ff ff21 	bl	8004664 <HAL_RCC_GetSysClockFreq>
 8004822:	4b0c      	ldr	r3, [pc, #48]	; (8004854 <HAL_RCC_ClockConfig+0x150>)
 8004824:	689b      	ldr	r3, [r3, #8]
 8004826:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800482a:	4a0b      	ldr	r2, [pc, #44]	; (8004858 <HAL_RCC_ClockConfig+0x154>)
 800482c:	5cd3      	ldrb	r3, [r2, r3]
 800482e:	40d8      	lsrs	r0, r3
 8004830:	4b0a      	ldr	r3, [pc, #40]	; (800485c <HAL_RCC_ClockConfig+0x158>)
 8004832:	6018      	str	r0, [r3, #0]
  HAL_InitTick (uwTickPrio);
 8004834:	4b0a      	ldr	r3, [pc, #40]	; (8004860 <HAL_RCC_ClockConfig+0x15c>)
 8004836:	6818      	ldr	r0, [r3, #0]
 8004838:	f7fc fc70 	bl	800111c <HAL_InitTick>
  return HAL_OK;
 800483c:	2000      	movs	r0, #0
}
 800483e:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_ERROR;
 8004840:	2001      	movs	r0, #1
}
 8004842:	4770      	bx	lr
      return HAL_ERROR;
 8004844:	2001      	movs	r0, #1
 8004846:	e7fa      	b.n	800483e <HAL_RCC_ClockConfig+0x13a>
        return HAL_ERROR;
 8004848:	2001      	movs	r0, #1
 800484a:	e7f8      	b.n	800483e <HAL_RCC_ClockConfig+0x13a>
      return HAL_ERROR;
 800484c:	2001      	movs	r0, #1
 800484e:	e7f6      	b.n	800483e <HAL_RCC_ClockConfig+0x13a>
 8004850:	40023c00 	.word	0x40023c00
 8004854:	40023800 	.word	0x40023800
 8004858:	0800f11c 	.word	0x0800f11c
 800485c:	20000118 	.word	0x20000118
 8004860:	20000004 	.word	0x20000004

08004864 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8004864:	4b01      	ldr	r3, [pc, #4]	; (800486c <HAL_RCC_GetHCLKFreq+0x8>)
 8004866:	6818      	ldr	r0, [r3, #0]
 8004868:	4770      	bx	lr
 800486a:	bf00      	nop
 800486c:	20000118 	.word	0x20000118

08004870 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004870:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004872:	f7ff fff7 	bl	8004864 <HAL_RCC_GetHCLKFreq>
 8004876:	4b04      	ldr	r3, [pc, #16]	; (8004888 <HAL_RCC_GetPCLK1Freq+0x18>)
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f3c3 2382 	ubfx	r3, r3, #10, #3
 800487e:	4a03      	ldr	r2, [pc, #12]	; (800488c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8004880:	5cd3      	ldrb	r3, [r2, r3]
}
 8004882:	40d8      	lsrs	r0, r3
 8004884:	bd08      	pop	{r3, pc}
 8004886:	bf00      	nop
 8004888:	40023800 	.word	0x40023800
 800488c:	0800f12c 	.word	0x0800f12c

08004890 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004890:	b508      	push	{r3, lr}
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004892:	f7ff ffe7 	bl	8004864 <HAL_RCC_GetHCLKFreq>
 8004896:	4b04      	ldr	r3, [pc, #16]	; (80048a8 <HAL_RCC_GetPCLK2Freq+0x18>)
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	f3c3 3342 	ubfx	r3, r3, #13, #3
 800489e:	4a03      	ldr	r2, [pc, #12]	; (80048ac <HAL_RCC_GetPCLK2Freq+0x1c>)
 80048a0:	5cd3      	ldrb	r3, [r2, r3]
}
 80048a2:	40d8      	lsrs	r0, r3
 80048a4:	bd08      	pop	{r3, pc}
 80048a6:	bf00      	nop
 80048a8:	40023800 	.word	0x40023800
 80048ac:	0800f12c 	.word	0x0800f12c

080048b0 <HAL_RCC_CSSCallback>:
__weak void HAL_RCC_CSSCallback(void)
{
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80048b0:	4770      	bx	lr
	...

080048b4 <HAL_RCC_NMI_IRQHandler>:
{
 80048b4:	b508      	push	{r3, lr}
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80048b6:	4b06      	ldr	r3, [pc, #24]	; (80048d0 <HAL_RCC_NMI_IRQHandler+0x1c>)
 80048b8:	68db      	ldr	r3, [r3, #12]
 80048ba:	f013 0f80 	tst.w	r3, #128	; 0x80
 80048be:	d100      	bne.n	80048c2 <HAL_RCC_NMI_IRQHandler+0xe>
}
 80048c0:	bd08      	pop	{r3, pc}
    HAL_RCC_CSSCallback();
 80048c2:	f7ff fff5 	bl	80048b0 <HAL_RCC_CSSCallback>
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80048c6:	4b03      	ldr	r3, [pc, #12]	; (80048d4 <HAL_RCC_NMI_IRQHandler+0x20>)
 80048c8:	2280      	movs	r2, #128	; 0x80
 80048ca:	701a      	strb	r2, [r3, #0]
}
 80048cc:	e7f8      	b.n	80048c0 <HAL_RCC_NMI_IRQHandler+0xc>
 80048ce:	bf00      	nop
 80048d0:	40023800 	.word	0x40023800
 80048d4:	4002380e 	.word	0x4002380e

080048d8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80048d8:	b530      	push	{r4, r5, lr}
 80048da:	b083      	sub	sp, #12
 80048dc:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80048de:	6803      	ldr	r3, [r0, #0]
 80048e0:	f013 0f05 	tst.w	r3, #5
 80048e4:	d10e      	bne.n	8004904 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80048e6:	6823      	ldr	r3, [r4, #0]
 80048e8:	f013 0f02 	tst.w	r3, #2
 80048ec:	d138      	bne.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x88>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80048ee:	6823      	ldr	r3, [r4, #0]
 80048f0:	f013 0f08 	tst.w	r3, #8
 80048f4:	f000 809a 	beq.w	8004a2c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80048f8:	7d22      	ldrb	r2, [r4, #20]
 80048fa:	4b4d      	ldr	r3, [pc, #308]	; (8004a30 <HAL_RCCEx_PeriphCLKConfig+0x158>)
 80048fc:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80048fe:	2000      	movs	r0, #0
}
 8004900:	b003      	add	sp, #12
 8004902:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PLLI2S_DISABLE();
 8004904:	4b4b      	ldr	r3, [pc, #300]	; (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004906:	2200      	movs	r2, #0
 8004908:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 800490a:	f7fc fc53 	bl	80011b4 <HAL_GetTick>
 800490e:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004910:	4b49      	ldr	r3, [pc, #292]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004918:	d006      	beq.n	8004928 <HAL_RCCEx_PeriphCLKConfig+0x50>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800491a:	f7fc fc4b 	bl	80011b4 <HAL_GetTick>
 800491e:	1b43      	subs	r3, r0, r5
 8004920:	2b02      	cmp	r3, #2
 8004922:	d9f5      	bls.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x38>
        return HAL_TIMEOUT;
 8004924:	2003      	movs	r0, #3
 8004926:	e7eb      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x28>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004928:	6863      	ldr	r3, [r4, #4]
 800492a:	68a2      	ldr	r2, [r4, #8]
 800492c:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8004930:	68e2      	ldr	r2, [r4, #12]
 8004932:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 8004936:	4a40      	ldr	r2, [pc, #256]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004938:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 800493c:	4b3d      	ldr	r3, [pc, #244]	; (8004a34 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800493e:	2201      	movs	r2, #1
 8004940:	601a      	str	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8004942:	f7fc fc37 	bl	80011b4 <HAL_GetTick>
 8004946:	4605      	mov	r5, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004948:	4b3b      	ldr	r3, [pc, #236]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 8004950:	d1c9      	bne.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0xe>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004952:	f7fc fc2f 	bl	80011b4 <HAL_GetTick>
 8004956:	1b40      	subs	r0, r0, r5
 8004958:	2802      	cmp	r0, #2
 800495a:	d9f5      	bls.n	8004948 <HAL_RCCEx_PeriphCLKConfig+0x70>
        return HAL_TIMEOUT;
 800495c:	2003      	movs	r0, #3
 800495e:	e7cf      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x28>
    __HAL_RCC_PWR_CLK_ENABLE();
 8004960:	2300      	movs	r3, #0
 8004962:	9301      	str	r3, [sp, #4]
 8004964:	4b34      	ldr	r3, [pc, #208]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004966:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004968:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800496c:	641a      	str	r2, [r3, #64]	; 0x40
 800496e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004970:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004974:	9301      	str	r3, [sp, #4]
 8004976:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8004978:	4a30      	ldr	r2, [pc, #192]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800497a:	6813      	ldr	r3, [r2, #0]
 800497c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004980:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8004982:	f7fc fc17 	bl	80011b4 <HAL_GetTick>
 8004986:	4605      	mov	r5, r0
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004988:	4b2c      	ldr	r3, [pc, #176]	; (8004a3c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f413 7f80 	tst.w	r3, #256	; 0x100
 8004990:	d106      	bne.n	80049a0 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004992:	f7fc fc0f 	bl	80011b4 <HAL_GetTick>
 8004996:	1b43      	subs	r3, r0, r5
 8004998:	2b02      	cmp	r3, #2
 800499a:	d9f5      	bls.n	8004988 <HAL_RCCEx_PeriphCLKConfig+0xb0>
        return HAL_TIMEOUT;
 800499c:	2003      	movs	r0, #3
 800499e:	e7af      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x28>
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80049a0:	4b25      	ldr	r3, [pc, #148]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80049a4:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80049a8:	d012      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
 80049aa:	6922      	ldr	r2, [r4, #16]
 80049ac:	f402 7240 	and.w	r2, r2, #768	; 0x300
 80049b0:	429a      	cmp	r2, r3
 80049b2:	d00d      	beq.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80049b4:	4b20      	ldr	r3, [pc, #128]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049b6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80049b8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
      __HAL_RCC_BACKUPRESET_FORCE();
 80049bc:	4920      	ldr	r1, [pc, #128]	; (8004a40 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80049be:	2001      	movs	r0, #1
 80049c0:	6008      	str	r0, [r1, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80049c2:	2000      	movs	r0, #0
 80049c4:	6008      	str	r0, [r1, #0]
      RCC->BDCR = tmpreg1;
 80049c6:	671a      	str	r2, [r3, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80049c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80049ca:	f013 0f01 	tst.w	r3, #1
 80049ce:	d112      	bne.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x11e>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049d0:	6923      	ldr	r3, [r4, #16]
 80049d2:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80049d6:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 80049da:	d01c      	beq.n	8004a16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
 80049dc:	4a16      	ldr	r2, [pc, #88]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049de:	6893      	ldr	r3, [r2, #8]
 80049e0:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80049e4:	6093      	str	r3, [r2, #8]
 80049e6:	4914      	ldr	r1, [pc, #80]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049e8:	6f0b      	ldr	r3, [r1, #112]	; 0x70
 80049ea:	6922      	ldr	r2, [r4, #16]
 80049ec:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80049f0:	4313      	orrs	r3, r2
 80049f2:	670b      	str	r3, [r1, #112]	; 0x70
 80049f4:	e77b      	b.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x16>
        tickstart = HAL_GetTick();
 80049f6:	f7fc fbdd 	bl	80011b4 <HAL_GetTick>
 80049fa:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80049fc:	4b0e      	ldr	r3, [pc, #56]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80049fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a00:	f013 0f02 	tst.w	r3, #2
 8004a04:	d1e4      	bne.n	80049d0 <HAL_RCCEx_PeriphCLKConfig+0xf8>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a06:	f7fc fbd5 	bl	80011b4 <HAL_GetTick>
 8004a0a:	1b40      	subs	r0, r0, r5
 8004a0c:	f5b0 5ffa 	cmp.w	r0, #8000	; 0x1f40
 8004a10:	d9f4      	bls.n	80049fc <HAL_RCCEx_PeriphCLKConfig+0x124>
            return HAL_TIMEOUT;
 8004a12:	2003      	movs	r0, #3
 8004a14:	e774      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x28>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004a16:	4908      	ldr	r1, [pc, #32]	; (8004a38 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004a18:	688a      	ldr	r2, [r1, #8]
 8004a1a:	f422 12f8 	bic.w	r2, r2, #2031616	; 0x1f0000
 8004a1e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004a22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a26:	4313      	orrs	r3, r2
 8004a28:	608b      	str	r3, [r1, #8]
 8004a2a:	e7dc      	b.n	80049e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
  return HAL_OK;
 8004a2c:	2000      	movs	r0, #0
 8004a2e:	e767      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8004a30:	424711e0 	.word	0x424711e0
 8004a34:	42470068 	.word	0x42470068
 8004a38:	40023800 	.word	0x40023800
 8004a3c:	40007000 	.word	0x40007000
 8004a40:	42470e40 	.word	0x42470e40

08004a44 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 8004a44:	b538      	push	{r3, r4, r5, lr}
 8004a46:	4604      	mov	r4, r0
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004a48:	6802      	ldr	r2, [r0, #0]
 8004a4a:	68d3      	ldr	r3, [r2, #12]
 8004a4c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004a50:	60d3      	str	r3, [r2, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004a52:	f7fc fbaf 	bl	80011b4 <HAL_GetTick>
 8004a56:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8004a58:	6823      	ldr	r3, [r4, #0]
 8004a5a:	68db      	ldr	r3, [r3, #12]
 8004a5c:	f013 0f20 	tst.w	r3, #32
 8004a60:	d107      	bne.n	8004a72 <HAL_RTC_WaitForSynchro+0x2e>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004a62:	f7fc fba7 	bl	80011b4 <HAL_GetTick>
 8004a66:	1b40      	subs	r0, r0, r5
 8004a68:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004a6c:	d9f4      	bls.n	8004a58 <HAL_RTC_WaitForSynchro+0x14>
    {
      return HAL_TIMEOUT;
 8004a6e:	2003      	movs	r0, #3
 8004a70:	e000      	b.n	8004a74 <HAL_RTC_WaitForSynchro+0x30>
    }
  }

  return HAL_OK;
 8004a72:	2000      	movs	r0, #0
}
 8004a74:	bd38      	pop	{r3, r4, r5, pc}

08004a76 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8004a76:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U;

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004a78:	6803      	ldr	r3, [r0, #0]
 8004a7a:	68da      	ldr	r2, [r3, #12]
 8004a7c:	f012 0f40 	tst.w	r2, #64	; 0x40
 8004a80:	d001      	beq.n	8004a86 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8004a82:	2000      	movs	r0, #0
}
 8004a84:	bd38      	pop	{r3, r4, r5, pc}
 8004a86:	4604      	mov	r4, r0
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004a88:	f04f 32ff 	mov.w	r2, #4294967295
 8004a8c:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8004a8e:	f7fc fb91 	bl	80011b4 <HAL_GetTick>
 8004a92:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8004a94:	6823      	ldr	r3, [r4, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	f013 0f40 	tst.w	r3, #64	; 0x40
 8004a9c:	d107      	bne.n	8004aae <RTC_EnterInitMode+0x38>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8004a9e:	f7fc fb89 	bl	80011b4 <HAL_GetTick>
 8004aa2:	1b43      	subs	r3, r0, r5
 8004aa4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004aa8:	d9f4      	bls.n	8004a94 <RTC_EnterInitMode+0x1e>
        return HAL_TIMEOUT;
 8004aaa:	2003      	movs	r0, #3
 8004aac:	e7ea      	b.n	8004a84 <RTC_EnterInitMode+0xe>
  return HAL_OK;
 8004aae:	2000      	movs	r0, #0
 8004ab0:	e7e8      	b.n	8004a84 <RTC_EnterInitMode+0xe>

08004ab2 <HAL_RTC_Init>:
{
 8004ab2:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8004ab4:	2800      	cmp	r0, #0
 8004ab6:	d05c      	beq.n	8004b72 <HAL_RTC_Init+0xc0>
 8004ab8:	4604      	mov	r4, r0
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8004aba:	7f43      	ldrb	r3, [r0, #29]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d041      	beq.n	8004b44 <HAL_RTC_Init+0x92>
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004ac0:	2302      	movs	r3, #2
 8004ac2:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004ac4:	6823      	ldr	r3, [r4, #0]
 8004ac6:	22ca      	movs	r2, #202	; 0xca
 8004ac8:	625a      	str	r2, [r3, #36]	; 0x24
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	2253      	movs	r2, #83	; 0x53
 8004ace:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8004ad0:	4620      	mov	r0, r4
 8004ad2:	f7ff ffd0 	bl	8004a76 <RTC_EnterInitMode>
 8004ad6:	4605      	mov	r5, r0
 8004ad8:	2800      	cmp	r0, #0
 8004ada:	d137      	bne.n	8004b4c <HAL_RTC_Init+0x9a>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8004adc:	6822      	ldr	r2, [r4, #0]
 8004ade:	6893      	ldr	r3, [r2, #8]
 8004ae0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004ae4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ae8:	6093      	str	r3, [r2, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004aea:	6821      	ldr	r1, [r4, #0]
 8004aec:	688a      	ldr	r2, [r1, #8]
 8004aee:	6863      	ldr	r3, [r4, #4]
 8004af0:	6920      	ldr	r0, [r4, #16]
 8004af2:	4303      	orrs	r3, r0
 8004af4:	6960      	ldr	r0, [r4, #20]
 8004af6:	4303      	orrs	r3, r0
 8004af8:	4313      	orrs	r3, r2
 8004afa:	608b      	str	r3, [r1, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8004afc:	6823      	ldr	r3, [r4, #0]
 8004afe:	68e2      	ldr	r2, [r4, #12]
 8004b00:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8004b02:	6822      	ldr	r2, [r4, #0]
 8004b04:	6913      	ldr	r3, [r2, #16]
 8004b06:	68a1      	ldr	r1, [r4, #8]
 8004b08:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8004b0c:	6113      	str	r3, [r2, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8004b0e:	6822      	ldr	r2, [r4, #0]
 8004b10:	68d3      	ldr	r3, [r2, #12]
 8004b12:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b16:	60d3      	str	r3, [r2, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	689b      	ldr	r3, [r3, #8]
 8004b1c:	f013 0f20 	tst.w	r3, #32
 8004b20:	d01b      	beq.n	8004b5a <HAL_RTC_Init+0xa8>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8004b22:	6822      	ldr	r2, [r4, #0]
 8004b24:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004b26:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b2a:	6413      	str	r3, [r2, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8004b2c:	6822      	ldr	r2, [r4, #0]
 8004b2e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004b30:	69a1      	ldr	r1, [r4, #24]
 8004b32:	430b      	orrs	r3, r1
 8004b34:	6413      	str	r3, [r2, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b36:	6823      	ldr	r3, [r4, #0]
 8004b38:	22ff      	movs	r2, #255	; 0xff
 8004b3a:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	7763      	strb	r3, [r4, #29]
}
 8004b40:	4628      	mov	r0, r5
 8004b42:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Lock = HAL_UNLOCKED;
 8004b44:	7703      	strb	r3, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8004b46:	f006 fe87 	bl	800b858 <HAL_RTC_MspInit>
 8004b4a:	e7b9      	b.n	8004ac0 <HAL_RTC_Init+0xe>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b4c:	6823      	ldr	r3, [r4, #0]
 8004b4e:	22ff      	movs	r2, #255	; 0xff
 8004b50:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004b52:	2304      	movs	r3, #4
 8004b54:	7763      	strb	r3, [r4, #29]
    return HAL_ERROR;
 8004b56:	2501      	movs	r5, #1
 8004b58:	e7f2      	b.n	8004b40 <HAL_RTC_Init+0x8e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004b5a:	4620      	mov	r0, r4
 8004b5c:	f7ff ff72 	bl	8004a44 <HAL_RTC_WaitForSynchro>
 8004b60:	2800      	cmp	r0, #0
 8004b62:	d0de      	beq.n	8004b22 <HAL_RTC_Init+0x70>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004b64:	6823      	ldr	r3, [r4, #0]
 8004b66:	22ff      	movs	r2, #255	; 0xff
 8004b68:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004b6a:	2304      	movs	r3, #4
 8004b6c:	7763      	strb	r3, [r4, #29]
        return HAL_ERROR;
 8004b6e:	2501      	movs	r5, #1
 8004b70:	e7e6      	b.n	8004b40 <HAL_RTC_Init+0x8e>
     return HAL_ERROR;
 8004b72:	2501      	movs	r5, #1
 8004b74:	e7e4      	b.n	8004b40 <HAL_RTC_Init+0x8e>

08004b76 <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8004b76:	0903      	lsrs	r3, r0, #4
 8004b78:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8004b7c:	f000 000f 	and.w	r0, r0, #15
 8004b80:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8004b84:	b2c0      	uxtb	r0, r0
 8004b86:	4770      	bx	lr

08004b88 <HAL_RTC_GetTime>:
{
 8004b88:	b570      	push	{r4, r5, r6, lr}
 8004b8a:	460c      	mov	r4, r1
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8004b8c:	6803      	ldr	r3, [r0, #0]
 8004b8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b90:	604b      	str	r3, [r1, #4]
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004b92:	6803      	ldr	r3, [r0, #0]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004b9a:	608b      	str	r3, [r1, #8]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8004b9c:	6803      	ldr	r3, [r0, #0]
 8004b9e:	681d      	ldr	r5, [r3, #0]
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8004ba0:	f3c5 4106 	ubfx	r1, r5, #16, #7
 8004ba4:	f3c5 4005 	ubfx	r0, r5, #16, #6
 8004ba8:	7020      	strb	r0, [r4, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8004baa:	f3c5 2606 	ubfx	r6, r5, #8, #7
 8004bae:	7066      	strb	r6, [r4, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8004bb0:	f005 057f 	and.w	r5, r5, #127	; 0x7f
 8004bb4:	70a5      	strb	r5, [r4, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 8004bb6:	f001 0340 	and.w	r3, r1, #64	; 0x40
 8004bba:	70e3      	strb	r3, [r4, #3]
  if(Format == RTC_FORMAT_BIN)
 8004bbc:	b952      	cbnz	r2, 8004bd4 <HAL_RTC_GetTime+0x4c>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8004bbe:	f7ff ffda 	bl	8004b76 <RTC_Bcd2ToByte>
 8004bc2:	7020      	strb	r0, [r4, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004bc4:	4630      	mov	r0, r6
 8004bc6:	f7ff ffd6 	bl	8004b76 <RTC_Bcd2ToByte>
 8004bca:	7060      	strb	r0, [r4, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8004bcc:	4628      	mov	r0, r5
 8004bce:	f7ff ffd2 	bl	8004b76 <RTC_Bcd2ToByte>
 8004bd2:	70a0      	strb	r0, [r4, #2]
}
 8004bd4:	2000      	movs	r0, #0
 8004bd6:	bd70      	pop	{r4, r5, r6, pc}

08004bd8 <HAL_RTC_GetDate>:
{
 8004bd8:	b570      	push	{r4, r5, r6, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004bda:	6803      	ldr	r3, [r0, #0]
 8004bdc:	685b      	ldr	r3, [r3, #4]
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8004bde:	f3c3 4007 	ubfx	r0, r3, #16, #8
 8004be2:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 8004be4:	f3c3 2604 	ubfx	r6, r3, #8, #5
 8004be8:	704e      	strb	r6, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8004bea:	f003 053f 	and.w	r5, r3, #63	; 0x3f
 8004bee:	708d      	strb	r5, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 8004bf0:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8004bf4:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8004bf6:	b95a      	cbnz	r2, 8004c10 <HAL_RTC_GetDate+0x38>
 8004bf8:	460c      	mov	r4, r1
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8004bfa:	f7ff ffbc 	bl	8004b76 <RTC_Bcd2ToByte>
 8004bfe:	70e0      	strb	r0, [r4, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8004c00:	4630      	mov	r0, r6
 8004c02:	f7ff ffb8 	bl	8004b76 <RTC_Bcd2ToByte>
 8004c06:	7060      	strb	r0, [r4, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8004c08:	4628      	mov	r0, r5
 8004c0a:	f7ff ffb4 	bl	8004b76 <RTC_Bcd2ToByte>
 8004c0e:	70a0      	strb	r0, [r4, #2]
}
 8004c10:	2000      	movs	r0, #0
 8004c12:	bd70      	pop	{r4, r5, r6, pc}

08004c14 <SD_DMATransmitCplt>:
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8004c14:	6b83      	ldr	r3, [r0, #56]	; 0x38

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8004c1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c1e:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 8004c20:	4770      	bx	lr
	...

08004c24 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8004c24:	b570      	push	{r4, r5, r6, lr}
 8004c26:	b082      	sub	sp, #8
 8004c28:	4604      	mov	r4, r0
  __IO uint32_t count = 0U;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	9301      	str	r3, [sp, #4]
  uint32_t response = 0U, validvoltage = 0U;
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004c2e:	6800      	ldr	r0, [r0, #0]
 8004c30:	f001 feb4 	bl	800699c <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c34:	4605      	mov	r5, r0
 8004c36:	b110      	cbz	r0, 8004c3e <SD_PowerON+0x1a>
    hsd->SdCard.CardType = CARD_SDSC;
  }


  return HAL_SD_ERROR_NONE;
}
 8004c38:	4628      	mov	r0, r5
 8004c3a:	b002      	add	sp, #8
 8004c3c:	bd70      	pop	{r4, r5, r6, pc}
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8004c3e:	6820      	ldr	r0, [r4, #0]
 8004c40:	f001 febf 	bl	80069c2 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004c44:	b938      	cbnz	r0, 8004c56 <SD_PowerON+0x32>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8004c46:	2301      	movs	r3, #1
 8004c48:	64a3      	str	r3, [r4, #72]	; 0x48
  if( hsd->SdCard.CardVersion == CARD_V2_X)
 8004c4a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d00b      	beq.n	8004c68 <SD_PowerON+0x44>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004c50:	462e      	mov	r6, r5
 8004c52:	4628      	mov	r0, r5
 8004c54:	e014      	b.n	8004c80 <SD_PowerON+0x5c>
    hsd->SdCard.CardVersion = CARD_V1_X;
 8004c56:	2300      	movs	r3, #0
 8004c58:	64a3      	str	r3, [r4, #72]	; 0x48
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8004c5a:	6820      	ldr	r0, [r4, #0]
 8004c5c:	f001 fe9e 	bl	800699c <SDMMC_CmdGoIdleState>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c60:	2800      	cmp	r0, #0
 8004c62:	d0f2      	beq.n	8004c4a <SD_PowerON+0x26>
      return errorstate;
 8004c64:	4605      	mov	r5, r0
 8004c66:	e7e7      	b.n	8004c38 <SD_PowerON+0x14>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004c68:	2100      	movs	r1, #0
 8004c6a:	6820      	ldr	r0, [r4, #0]
 8004c6c:	f001 fec0 	bl	80069f0 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c70:	2800      	cmp	r0, #0
 8004c72:	d0ed      	beq.n	8004c50 <SD_PowerON+0x2c>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004c74:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8004c78:	e7de      	b.n	8004c38 <SD_PowerON+0x14>
    count++;
 8004c7a:	9b01      	ldr	r3, [sp, #4]
 8004c7c:	3301      	adds	r3, #1
 8004c7e:	9301      	str	r3, [sp, #4]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8004c80:	9a01      	ldr	r2, [sp, #4]
 8004c82:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d813      	bhi.n	8004cb2 <SD_PowerON+0x8e>
 8004c8a:	b996      	cbnz	r6, 8004cb2 <SD_PowerON+0x8e>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	6820      	ldr	r0, [r4, #0]
 8004c90:	f001 feae 	bl	80069f0 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c94:	b9e0      	cbnz	r0, 8004cd0 <SD_PowerON+0xac>
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8004c96:	4912      	ldr	r1, [pc, #72]	; (8004ce0 <SD_PowerON+0xbc>)
 8004c98:	6820      	ldr	r0, [r4, #0]
 8004c9a:	f001 fec1 	bl	8006a20 <SDMMC_CmdAppOperCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c9e:	4606      	mov	r6, r0
 8004ca0:	b9c0      	cbnz	r0, 8004cd4 <SD_PowerON+0xb0>
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004ca2:	2100      	movs	r1, #0
 8004ca4:	6820      	ldr	r0, [r4, #0]
 8004ca6:	f001 fcc0 	bl	800662a <SDIO_GetResponse>
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8004caa:	0fc3      	lsrs	r3, r0, #31
 8004cac:	d0e5      	beq.n	8004c7a <SD_PowerON+0x56>
 8004cae:	461e      	mov	r6, r3
 8004cb0:	e7e3      	b.n	8004c7a <SD_PowerON+0x56>
  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8004cb2:	9a01      	ldr	r2, [sp, #4]
 8004cb4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004cb8:	429a      	cmp	r2, r3
 8004cba:	d80e      	bhi.n	8004cda <SD_PowerON+0xb6>
  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8004cbc:	f010 4380 	ands.w	r3, r0, #1073741824	; 0x40000000
 8004cc0:	d002      	beq.n	8004cc8 <SD_PowerON+0xa4>
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	6463      	str	r3, [r4, #68]	; 0x44
 8004cc6:	e7b7      	b.n	8004c38 <SD_PowerON+0x14>
    hsd->SdCard.CardType = CARD_SDSC;
 8004cc8:	2200      	movs	r2, #0
 8004cca:	6462      	str	r2, [r4, #68]	; 0x44
  return HAL_SD_ERROR_NONE;
 8004ccc:	461d      	mov	r5, r3
 8004cce:	e7b3      	b.n	8004c38 <SD_PowerON+0x14>
      return errorstate;
 8004cd0:	4605      	mov	r5, r0
 8004cd2:	e7b1      	b.n	8004c38 <SD_PowerON+0x14>
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8004cd4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8004cd8:	e7ae      	b.n	8004c38 <SD_PowerON+0x14>
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8004cda:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
 8004cde:	e7ab      	b.n	8004c38 <SD_PowerON+0x14>
 8004ce0:	c1100000 	.word	0xc1100000

08004ce4 <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8004ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8004ce6:	6a84      	ldr	r4, [r0, #40]	; 0x28
  dataremaining = hsd->RxXferSize;
 8004ce8:	6ac6      	ldr	r6, [r0, #44]	; 0x2c

  if (dataremaining > 0U)
 8004cea:	b1ae      	cbz	r6, 8004d18 <SD_Read_IT+0x34>
 8004cec:	4607      	mov	r7, r0
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8004cee:	2500      	movs	r5, #0
 8004cf0:	e00e      	b.n	8004d10 <SD_Read_IT+0x2c>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8004cf2:	6838      	ldr	r0, [r7, #0]
 8004cf4:	f001 fc70 	bl	80065d8 <SDIO_ReadFIFO>
      *tmp = (uint8_t)(data & 0xFFU);
 8004cf8:	7020      	strb	r0, [r4, #0]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8004cfa:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8004cfe:	7063      	strb	r3, [r4, #1]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8004d00:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8004d04:	70a3      	strb	r3, [r4, #2]
      tmp++;
      dataremaining--;
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8004d06:	0e00      	lsrs	r0, r0, #24
 8004d08:	70e0      	strb	r0, [r4, #3]
      tmp++;
 8004d0a:	3404      	adds	r4, #4
      dataremaining--;
 8004d0c:	3e04      	subs	r6, #4
    for(count = 0U; count < 8U; count++)
 8004d0e:	3501      	adds	r5, #1
 8004d10:	2d07      	cmp	r5, #7
 8004d12:	d9ee      	bls.n	8004cf2 <SD_Read_IT+0xe>
    }

    hsd->pRxBuffPtr = tmp;
 8004d14:	62bc      	str	r4, [r7, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8004d16:	62fe      	str	r6, [r7, #44]	; 0x2c
  }
}
 8004d18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004d1a <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8004d1a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d1c:	b083      	sub	sp, #12
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8004d1e:	6a04      	ldr	r4, [r0, #32]
  dataremaining = hsd->TxXferSize;
 8004d20:	6a46      	ldr	r6, [r0, #36]	; 0x24

  if (dataremaining > 0U)
 8004d22:	b1de      	cbz	r6, 8004d5c <SD_Write_IT+0x42>
 8004d24:	4607      	mov	r7, r0
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8004d26:	2500      	movs	r5, #0
 8004d28:	e014      	b.n	8004d54 <SD_Write_IT+0x3a>
    {
      data = (uint32_t)(*tmp);
 8004d2a:	7823      	ldrb	r3, [r4, #0]
 8004d2c:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 8U);
 8004d2e:	7862      	ldrb	r2, [r4, #1]
 8004d30:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8004d34:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 16U);
 8004d36:	78a2      	ldrb	r2, [r4, #2]
 8004d38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004d3c:	9301      	str	r3, [sp, #4]
      tmp++;
      dataremaining--;
      data |= ((uint32_t)(*tmp) << 24U);
 8004d3e:	78e2      	ldrb	r2, [r4, #3]
 8004d40:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004d44:	9301      	str	r3, [sp, #4]
      tmp++;
 8004d46:	3404      	adds	r4, #4
      dataremaining--;
 8004d48:	3e04      	subs	r6, #4
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8004d4a:	a901      	add	r1, sp, #4
 8004d4c:	6838      	ldr	r0, [r7, #0]
 8004d4e:	f001 fc46 	bl	80065de <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8004d52:	3501      	adds	r5, #1
 8004d54:	2d07      	cmp	r5, #7
 8004d56:	d9e8      	bls.n	8004d2a <SD_Write_IT+0x10>
    }

    hsd->pTxBuffPtr = tmp;
 8004d58:	623c      	str	r4, [r7, #32]
    hsd->TxXferSize = dataremaining;
 8004d5a:	627e      	str	r6, [r7, #36]	; 0x24
  }
}
 8004d5c:	b003      	add	sp, #12
 8004d5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004d60 <SD_FindSCR>:
{
 8004d60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d62:	b089      	sub	sp, #36	; 0x24
 8004d64:	4604      	mov	r4, r0
 8004d66:	460f      	mov	r7, r1
  uint32_t tickstart = HAL_GetTick();
 8004d68:	f7fc fa24 	bl	80011b4 <HAL_GetTick>
 8004d6c:	4606      	mov	r6, r0
  uint32_t tempscr[2U] = {0U, 0U};
 8004d6e:	2300      	movs	r3, #0
 8004d70:	9300      	str	r3, [sp, #0]
 8004d72:	9301      	str	r3, [sp, #4]
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8004d74:	2108      	movs	r1, #8
 8004d76:	6820      	ldr	r0, [r4, #0]
 8004d78:	f001 fd66 	bl	8006848 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d7c:	4605      	mov	r5, r0
 8004d7e:	b110      	cbz	r0, 8004d86 <SD_FindSCR+0x26>
}
 8004d80:	4628      	mov	r0, r5
 8004d82:	b009      	add	sp, #36	; 0x24
 8004d84:	bdf0      	pop	{r4, r5, r6, r7, pc}
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8004d86:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004d88:	0409      	lsls	r1, r1, #16
 8004d8a:	6820      	ldr	r0, [r4, #0]
 8004d8c:	f001 fe30 	bl	80069f0 <SDMMC_CmdAppCommand>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004d90:	4605      	mov	r5, r0
 8004d92:	2800      	cmp	r0, #0
 8004d94:	d1f4      	bne.n	8004d80 <SD_FindSCR+0x20>
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004d96:	f04f 33ff 	mov.w	r3, #4294967295
 8004d9a:	9302      	str	r3, [sp, #8]
  config.DataLength    = 8U;
 8004d9c:	2308      	movs	r3, #8
 8004d9e:	9303      	str	r3, [sp, #12]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8004da0:	2330      	movs	r3, #48	; 0x30
 8004da2:	9304      	str	r3, [sp, #16]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004da4:	2302      	movs	r3, #2
 8004da6:	9305      	str	r3, [sp, #20]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004da8:	2300      	movs	r3, #0
 8004daa:	9306      	str	r3, [sp, #24]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8004dac:	2301      	movs	r3, #1
 8004dae:	9307      	str	r3, [sp, #28]
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8004db0:	a902      	add	r1, sp, #8
 8004db2:	6820      	ldr	r0, [r4, #0]
 8004db4:	f001 fd36 	bl	8006824 <SDIO_ConfigData>
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8004db8:	6820      	ldr	r0, [r4, #0]
 8004dba:	f001 fe62 	bl	8006a82 <SDMMC_CmdSendSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004dbe:	4605      	mov	r5, r0
 8004dc0:	b158      	cbz	r0, 8004dda <SD_FindSCR+0x7a>
 8004dc2:	e7dd      	b.n	8004d80 <SD_FindSCR+0x20>
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8004dc4:	f001 fc08 	bl	80065d8 <SDIO_ReadFIFO>
 8004dc8:	f84d 0025 	str.w	r0, [sp, r5, lsl #2]
      index++;
 8004dcc:	3501      	adds	r5, #1
    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 8004dce:	f7fc f9f1 	bl	80011b4 <HAL_GetTick>
 8004dd2:	1b83      	subs	r3, r0, r6
 8004dd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dd8:	d03f      	beq.n	8004e5a <SD_FindSCR+0xfa>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8004dda:	6820      	ldr	r0, [r4, #0]
 8004ddc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004dde:	f013 0f2a 	tst.w	r3, #42	; 0x2a
 8004de2:	d107      	bne.n	8004df4 <SD_FindSCR+0x94>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8004de4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004de6:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 8004dea:	d1eb      	bne.n	8004dc4 <SD_FindSCR+0x64>
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8004dec:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004dee:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8004df2:	d1ec      	bne.n	8004dce <SD_FindSCR+0x6e>
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8004df4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004df6:	f013 0f08 	tst.w	r3, #8
 8004dfa:	d125      	bne.n	8004e48 <SD_FindSCR+0xe8>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8004dfc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8004dfe:	f013 0f02 	tst.w	r3, #2
 8004e02:	d124      	bne.n	8004e4e <SD_FindSCR+0xee>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8004e04:	6b45      	ldr	r5, [r0, #52]	; 0x34
 8004e06:	f015 0520 	ands.w	r5, r5, #32
 8004e0a:	d123      	bne.n	8004e54 <SD_FindSCR+0xf4>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004e0c:	f240 533a 	movw	r3, #1338	; 0x53a
 8004e10:	6383      	str	r3, [r0, #56]	; 0x38
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004e12:	9a01      	ldr	r2, [sp, #4]
 8004e14:	0213      	lsls	r3, r2, #8
 8004e16:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004e1a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004e1e:	0a11      	lsrs	r1, r2, #8
 8004e20:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004e24:	430b      	orrs	r3, r1
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8004e26:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8004e2a:	603b      	str	r3, [r7, #0]
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004e2c:	9a00      	ldr	r2, [sp, #0]
 8004e2e:	0213      	lsls	r3, r2, #8
 8004e30:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8004e34:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004e38:	0a11      	lsrs	r1, r2, #8
 8004e3a:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004e3e:	430b      	orrs	r3, r1
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8004e40:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8004e44:	607b      	str	r3, [r7, #4]
  return HAL_SD_ERROR_NONE;
 8004e46:	e79b      	b.n	8004d80 <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8004e48:	2508      	movs	r5, #8
 8004e4a:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_TIMEOUT;
 8004e4c:	e798      	b.n	8004d80 <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8004e4e:	2502      	movs	r5, #2
 8004e50:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8004e52:	e795      	b.n	8004d80 <SD_FindSCR+0x20>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8004e54:	2520      	movs	r5, #32
 8004e56:	6385      	str	r5, [r0, #56]	; 0x38
    return HAL_SD_ERROR_RX_OVERRUN;
 8004e58:	e792      	b.n	8004d80 <SD_FindSCR+0x20>
      return HAL_SD_ERROR_TIMEOUT;
 8004e5a:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
 8004e5e:	e78f      	b.n	8004d80 <SD_FindSCR+0x20>

08004e60 <SD_WideBus_Enable>:
{
 8004e60:	b510      	push	{r4, lr}
 8004e62:	b082      	sub	sp, #8
 8004e64:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0U, 0U};
 8004e66:	2100      	movs	r1, #0
 8004e68:	9100      	str	r1, [sp, #0]
 8004e6a:	9101      	str	r1, [sp, #4]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004e6c:	6800      	ldr	r0, [r0, #0]
 8004e6e:	f001 fbdc 	bl	800662a <SDIO_GetResponse>
 8004e72:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 8004e76:	d113      	bne.n	8004ea0 <SD_WideBus_Enable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 8004e78:	4669      	mov	r1, sp
 8004e7a:	4620      	mov	r0, r4
 8004e7c:	f7ff ff70 	bl	8004d60 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004e80:	b980      	cbnz	r0, 8004ea4 <SD_WideBus_Enable+0x44>
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004e82:	9b01      	ldr	r3, [sp, #4]
 8004e84:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 8004e88:	d00e      	beq.n	8004ea8 <SD_WideBus_Enable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004e8a:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004e8c:	0409      	lsls	r1, r1, #16
 8004e8e:	6820      	ldr	r0, [r4, #0]
 8004e90:	f001 fdae 	bl	80069f0 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e94:	b930      	cbnz	r0, 8004ea4 <SD_WideBus_Enable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8004e96:	2102      	movs	r1, #2
 8004e98:	6820      	ldr	r0, [r4, #0]
 8004e9a:	f001 fdda 	bl	8006a52 <SDMMC_CmdBusWidth>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004e9e:	e001      	b.n	8004ea4 <SD_WideBus_Enable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004ea0:	f44f 6000 	mov.w	r0, #2048	; 0x800
}
 8004ea4:	b002      	add	sp, #8
 8004ea6:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004ea8:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8004eac:	e7fa      	b.n	8004ea4 <SD_WideBus_Enable+0x44>

08004eae <SD_WideBus_Disable>:
{
 8004eae:	b510      	push	{r4, lr}
 8004eb0:	b082      	sub	sp, #8
 8004eb2:	4604      	mov	r4, r0
  uint32_t scr[2U] = {0U, 0U};
 8004eb4:	2100      	movs	r1, #0
 8004eb6:	9100      	str	r1, [sp, #0]
 8004eb8:	9101      	str	r1, [sp, #4]
  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8004eba:	6800      	ldr	r0, [r0, #0]
 8004ebc:	f001 fbb5 	bl	800662a <SDIO_GetResponse>
 8004ec0:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 8004ec4:	d113      	bne.n	8004eee <SD_WideBus_Disable+0x40>
  errorstate = SD_FindSCR(hsd, scr);
 8004ec6:	4669      	mov	r1, sp
 8004ec8:	4620      	mov	r0, r4
 8004eca:	f7ff ff49 	bl	8004d60 <SD_FindSCR>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004ece:	b980      	cbnz	r0, 8004ef2 <SD_WideBus_Disable+0x44>
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8004ed0:	9b01      	ldr	r3, [sp, #4]
 8004ed2:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8004ed6:	d00e      	beq.n	8004ef6 <SD_WideBus_Disable+0x48>
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004ed8:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8004eda:	0409      	lsls	r1, r1, #16
 8004edc:	6820      	ldr	r0, [r4, #0]
 8004ede:	f001 fd87 	bl	80069f0 <SDMMC_CmdAppCommand>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004ee2:	b930      	cbnz	r0, 8004ef2 <SD_WideBus_Disable+0x44>
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8004ee4:	2100      	movs	r1, #0
 8004ee6:	6820      	ldr	r0, [r4, #0]
 8004ee8:	f001 fdb3 	bl	8006a52 <SDMMC_CmdBusWidth>
    if(errorstate != HAL_SD_ERROR_NONE)
 8004eec:	e001      	b.n	8004ef2 <SD_WideBus_Disable+0x44>
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8004eee:	f44f 6000 	mov.w	r0, #2048	; 0x800
}
 8004ef2:	b002      	add	sp, #8
 8004ef4:	bd10      	pop	{r4, pc}
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8004ef6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8004efa:	e7fa      	b.n	8004ef2 <SD_WideBus_Disable+0x44>

08004efc <SD_SendStatus>:
{
 8004efc:	b570      	push	{r4, r5, r6, lr}
  if(pCardStatus == NULL)
 8004efe:	b181      	cbz	r1, 8004f22 <SD_SendStatus+0x26>
 8004f00:	4604      	mov	r4, r0
 8004f02:	460e      	mov	r6, r1
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8004f04:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8004f06:	0409      	lsls	r1, r1, #16
 8004f08:	6800      	ldr	r0, [r0, #0]
 8004f0a:	f001 fe14 	bl	8006b36 <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8004f0e:	4605      	mov	r5, r0
 8004f10:	b108      	cbz	r0, 8004f16 <SD_SendStatus+0x1a>
}
 8004f12:	4628      	mov	r0, r5
 8004f14:	bd70      	pop	{r4, r5, r6, pc}
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8004f16:	2100      	movs	r1, #0
 8004f18:	6820      	ldr	r0, [r4, #0]
 8004f1a:	f001 fb86 	bl	800662a <SDIO_GetResponse>
 8004f1e:	6030      	str	r0, [r6, #0]
  return HAL_SD_ERROR_NONE;
 8004f20:	e7f7      	b.n	8004f12 <SD_SendStatus+0x16>
    return HAL_SD_ERROR_PARAM;
 8004f22:	f04f 6500 	mov.w	r5, #134217728	; 0x8000000
 8004f26:	e7f4      	b.n	8004f12 <SD_SendStatus+0x16>

08004f28 <HAL_SD_ReadBlocks_DMA>:
{
 8004f28:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f2c:	b087      	sub	sp, #28
 8004f2e:	4604      	mov	r4, r0
  if(NULL == pData)
 8004f30:	b191      	cbz	r1, 8004f58 <HAL_SD_ReadBlocks_DMA+0x30>
 8004f32:	4616      	mov	r6, r2
 8004f34:	461f      	mov	r7, r3
 8004f36:	460a      	mov	r2, r1
  if(hsd->State == HAL_SD_STATE_READY)
 8004f38:	f890 5034 	ldrb.w	r5, [r0, #52]	; 0x34
 8004f3c:	b2ed      	uxtb	r5, r5
 8004f3e:	2d01      	cmp	r5, #1
 8004f40:	d17e      	bne.n	8005040 <HAL_SD_ReadBlocks_DMA+0x118>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004f42:	2300      	movs	r3, #0
 8004f44:	6383      	str	r3, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004f46:	19f1      	adds	r1, r6, r7
 8004f48:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8004f4a:	4299      	cmp	r1, r3
 8004f4c:	d90a      	bls.n	8004f64 <HAL_SD_ReadBlocks_DMA+0x3c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004f4e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004f50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004f54:	6383      	str	r3, [r0, #56]	; 0x38
      return HAL_ERROR;
 8004f56:	e074      	b.n	8005042 <HAL_SD_ReadBlocks_DMA+0x11a>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004f58:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8004f5a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004f5e:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 8004f60:	2501      	movs	r5, #1
 8004f62:	e06e      	b.n	8005042 <HAL_SD_ReadBlocks_DMA+0x11a>
    hsd->State = HAL_SD_STATE_BUSY;
 8004f64:	2303      	movs	r3, #3
 8004f66:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8004f6a:	6803      	ldr	r3, [r0, #0]
 8004f6c:	2100      	movs	r1, #0
 8004f6e:	62d9      	str	r1, [r3, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8004f70:	6800      	ldr	r0, [r0, #0]
 8004f72:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8004f74:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8004f78:	f043 0302 	orr.w	r3, r3, #2
 8004f7c:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8004f7e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f80:	4833      	ldr	r0, [pc, #204]	; (8005050 <HAL_SD_ReadBlocks_DMA+0x128>)
 8004f82:	63d8      	str	r0, [r3, #60]	; 0x3c
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8004f84:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f86:	4833      	ldr	r0, [pc, #204]	; (8005054 <HAL_SD_ReadBlocks_DMA+0x12c>)
 8004f88:	64d8      	str	r0, [r3, #76]	; 0x4c
    hsd->hdmarx->XferAbortCallback = NULL;
 8004f8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f8c:	6519      	str	r1, [r3, #80]	; 0x50
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004f8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004f90:	6099      	str	r1, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8004f92:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8004f94:	6801      	ldr	r1, [r0, #0]
 8004f96:	680b      	ldr	r3, [r1, #0]
 8004f98:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004f9c:	6880      	ldr	r0, [r0, #8]
 8004f9e:	4303      	orrs	r3, r0
 8004fa0:	600b      	str	r3, [r1, #0]
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004fa2:	6821      	ldr	r1, [r4, #0]
 8004fa4:	ea4f 2947 	mov.w	r9, r7, lsl #9
 8004fa8:	ea4f 0399 	mov.w	r3, r9, lsr #2
 8004fac:	3180      	adds	r1, #128	; 0x80
 8004fae:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8004fb0:	f7fc fd82 	bl	8001ab8 <HAL_DMA_Start_IT>
 8004fb4:	4680      	mov	r8, r0
 8004fb6:	bb60      	cbnz	r0, 8005012 <HAL_SD_ReadBlocks_DMA+0xea>
      __HAL_SD_DMA_ENABLE(hsd);
 8004fb8:	4b27      	ldr	r3, [pc, #156]	; (8005058 <HAL_SD_ReadBlocks_DMA+0x130>)
 8004fba:	2201      	movs	r2, #1
 8004fbc:	601a      	str	r2, [r3, #0]
      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004fbe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d000      	beq.n	8004fc6 <HAL_SD_ReadBlocks_DMA+0x9e>
        add *= 512U;
 8004fc4:	0276      	lsls	r6, r6, #9
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8004fca:	9300      	str	r3, [sp, #0]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004fcc:	f8cd 9004 	str.w	r9, [sp, #4]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004fd0:	2390      	movs	r3, #144	; 0x90
 8004fd2:	9302      	str	r3, [sp, #8]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	9303      	str	r3, [sp, #12]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	9304      	str	r3, [sp, #16]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004fdc:	2301      	movs	r3, #1
 8004fde:	9305      	str	r3, [sp, #20]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8004fe0:	4669      	mov	r1, sp
 8004fe2:	6820      	ldr	r0, [r4, #0]
 8004fe4:	f001 fc1e 	bl	8006824 <SDIO_ConfigData>
      if(NumberOfBlocks > 1U)
 8004fe8:	2f01      	cmp	r7, #1
 8004fea:	d922      	bls.n	8005032 <HAL_SD_ReadBlocks_DMA+0x10a>
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004fec:	2382      	movs	r3, #130	; 0x82
 8004fee:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8004ff0:	4631      	mov	r1, r6
 8004ff2:	6820      	ldr	r0, [r4, #0]
 8004ff4:	f001 fc58 	bl	80068a8 <SDMMC_CmdReadMultiBlock>
      if(errorstate != HAL_SD_ERROR_NONE)
 8004ff8:	b338      	cbz	r0, 800504a <HAL_SD_ReadBlocks_DMA+0x122>
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004ffa:	6823      	ldr	r3, [r4, #0]
 8004ffc:	4a17      	ldr	r2, [pc, #92]	; (800505c <HAL_SD_ReadBlocks_DMA+0x134>)
 8004ffe:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8005000:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005002:	4318      	orrs	r0, r3
 8005004:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005006:	2301      	movs	r3, #1
 8005008:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800500c:	2300      	movs	r3, #0
 800500e:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 8005010:	e017      	b.n	8005042 <HAL_SD_ReadBlocks_DMA+0x11a>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8005012:	6822      	ldr	r2, [r4, #0]
 8005014:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8005016:	f423 7395 	bic.w	r3, r3, #298	; 0x12a
 800501a:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800501c:	6823      	ldr	r3, [r4, #0]
 800501e:	4a0f      	ldr	r2, [pc, #60]	; (800505c <HAL_SD_ReadBlocks_DMA+0x134>)
 8005020:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005022:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005024:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005028:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 800502a:	2301      	movs	r3, #1
 800502c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      return HAL_ERROR;
 8005030:	e007      	b.n	8005042 <HAL_SD_ReadBlocks_DMA+0x11a>
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8005032:	2381      	movs	r3, #129	; 0x81
 8005034:	6323      	str	r3, [r4, #48]	; 0x30
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8005036:	4631      	mov	r1, r6
 8005038:	6820      	ldr	r0, [r4, #0]
 800503a:	f001 fc1d 	bl	8006878 <SDMMC_CmdReadSingleBlock>
 800503e:	e7db      	b.n	8004ff8 <HAL_SD_ReadBlocks_DMA+0xd0>
    return HAL_BUSY;
 8005040:	2502      	movs	r5, #2
}
 8005042:	4628      	mov	r0, r5
 8005044:	b007      	add	sp, #28
 8005046:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      return HAL_OK;
 800504a:	4645      	mov	r5, r8
 800504c:	e7f9      	b.n	8005042 <HAL_SD_ReadBlocks_DMA+0x11a>
 800504e:	bf00      	nop
 8005050:	0800519b 	.word	0x0800519b
 8005054:	0800567d 	.word	0x0800567d
 8005058:	4225858c 	.word	0x4225858c
 800505c:	004005ff 	.word	0x004005ff

08005060 <HAL_SD_WriteBlocks_DMA>:
{
 8005060:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005062:	b087      	sub	sp, #28
 8005064:	4604      	mov	r4, r0
  if(NULL == pData)
 8005066:	2900      	cmp	r1, #0
 8005068:	d03b      	beq.n	80050e2 <HAL_SD_WriteBlocks_DMA+0x82>
 800506a:	461e      	mov	r6, r3
 800506c:	460f      	mov	r7, r1
  if(hsd->State == HAL_SD_STATE_READY)
 800506e:	f890 5034 	ldrb.w	r5, [r0, #52]	; 0x34
 8005072:	b2ed      	uxtb	r5, r5
 8005074:	2d01      	cmp	r5, #1
 8005076:	f040 8083 	bne.w	8005180 <HAL_SD_WriteBlocks_DMA+0x120>
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800507a:	2300      	movs	r3, #0
 800507c:	6383      	str	r3, [r0, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800507e:	1993      	adds	r3, r2, r6
 8005080:	6dc1      	ldr	r1, [r0, #92]	; 0x5c
 8005082:	428b      	cmp	r3, r1
 8005084:	d833      	bhi.n	80050ee <HAL_SD_WriteBlocks_DMA+0x8e>
    hsd->State = HAL_SD_STATE_BUSY;
 8005086:	2303      	movs	r3, #3
 8005088:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 800508c:	6803      	ldr	r3, [r0, #0]
 800508e:	2100      	movs	r1, #0
 8005090:	62d9      	str	r1, [r3, #44]	; 0x2c
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8005092:	6800      	ldr	r0, [r0, #0]
 8005094:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 8005096:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 800509a:	f043 0302 	orr.w	r3, r3, #2
 800509e:	63c3      	str	r3, [r0, #60]	; 0x3c
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 80050a0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80050a2:	4839      	ldr	r0, [pc, #228]	; (8005188 <HAL_SD_WriteBlocks_DMA+0x128>)
 80050a4:	63d8      	str	r0, [r3, #60]	; 0x3c
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 80050a6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80050a8:	4838      	ldr	r0, [pc, #224]	; (800518c <HAL_SD_WriteBlocks_DMA+0x12c>)
 80050aa:	64d8      	str	r0, [r3, #76]	; 0x4c
    hsd->hdmatx->XferAbortCallback = NULL;
 80050ac:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80050ae:	6519      	str	r1, [r3, #80]	; 0x50
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80050b0:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80050b2:	2b01      	cmp	r3, #1
 80050b4:	d000      	beq.n	80050b8 <HAL_SD_WriteBlocks_DMA+0x58>
      add *= 512U;
 80050b6:	0252      	lsls	r2, r2, #9
    if(NumberOfBlocks > 1U)
 80050b8:	2e01      	cmp	r6, #1
 80050ba:	d91d      	bls.n	80050f8 <HAL_SD_WriteBlocks_DMA+0x98>
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 80050bc:	23a0      	movs	r3, #160	; 0xa0
 80050be:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 80050c0:	4611      	mov	r1, r2
 80050c2:	6820      	ldr	r0, [r4, #0]
 80050c4:	f001 fc20 	bl	8006908 <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 80050c8:	b1e8      	cbz	r0, 8005106 <HAL_SD_WriteBlocks_DMA+0xa6>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80050ca:	6823      	ldr	r3, [r4, #0]
 80050cc:	4a30      	ldr	r2, [pc, #192]	; (8005190 <HAL_SD_WriteBlocks_DMA+0x130>)
 80050ce:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80050d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80050d2:	4318      	orrs	r0, r3
 80050d4:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80050d6:	2301      	movs	r3, #1
 80050d8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80050dc:	2300      	movs	r3, #0
 80050de:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 80050e0:	e04f      	b.n	8005182 <HAL_SD_WriteBlocks_DMA+0x122>
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80050e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80050e4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80050e8:	6383      	str	r3, [r0, #56]	; 0x38
    return HAL_ERROR;
 80050ea:	2501      	movs	r5, #1
 80050ec:	e049      	b.n	8005182 <HAL_SD_WriteBlocks_DMA+0x122>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80050ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80050f0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80050f4:	6383      	str	r3, [r0, #56]	; 0x38
      return HAL_ERROR;
 80050f6:	e044      	b.n	8005182 <HAL_SD_WriteBlocks_DMA+0x122>
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80050f8:	2390      	movs	r3, #144	; 0x90
 80050fa:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80050fc:	4611      	mov	r1, r2
 80050fe:	6820      	ldr	r0, [r4, #0]
 8005100:	f001 fbea 	bl	80068d8 <SDMMC_CmdWriteSingleBlock>
 8005104:	e7e0      	b.n	80050c8 <HAL_SD_WriteBlocks_DMA+0x68>
    __HAL_SD_DMA_ENABLE(hsd);
 8005106:	4b23      	ldr	r3, [pc, #140]	; (8005194 <HAL_SD_WriteBlocks_DMA+0x134>)
 8005108:	2201      	movs	r2, #1
 800510a:	601a      	str	r2, [r3, #0]
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800510c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800510e:	2240      	movs	r2, #64	; 0x40
 8005110:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8005112:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005114:	680a      	ldr	r2, [r1, #0]
 8005116:	6813      	ldr	r3, [r2, #0]
 8005118:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800511c:	6889      	ldr	r1, [r1, #8]
 800511e:	430b      	orrs	r3, r1
 8005120:	6013      	str	r3, [r2, #0]
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8005122:	6822      	ldr	r2, [r4, #0]
 8005124:	0276      	lsls	r6, r6, #9
 8005126:	08b3      	lsrs	r3, r6, #2
 8005128:	3280      	adds	r2, #128	; 0x80
 800512a:	4639      	mov	r1, r7
 800512c:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800512e:	f7fc fcc3 	bl	8001ab8 <HAL_DMA_Start_IT>
 8005132:	4607      	mov	r7, r0
 8005134:	b198      	cbz	r0, 800515e <HAL_SD_WriteBlocks_DMA+0xfe>
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8005136:	6822      	ldr	r2, [r4, #0]
 8005138:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 800513a:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 800513e:	f023 0302 	bic.w	r3, r3, #2
 8005142:	63d3      	str	r3, [r2, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005144:	6823      	ldr	r3, [r4, #0]
 8005146:	4a12      	ldr	r2, [pc, #72]	; (8005190 <HAL_SD_WriteBlocks_DMA+0x130>)
 8005148:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800514a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800514c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005150:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8005152:	2301      	movs	r3, #1
 8005154:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005158:	2300      	movs	r3, #0
 800515a:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 800515c:	e011      	b.n	8005182 <HAL_SD_WriteBlocks_DMA+0x122>
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800515e:	f04f 33ff 	mov.w	r3, #4294967295
 8005162:	9300      	str	r3, [sp, #0]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8005164:	9601      	str	r6, [sp, #4]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8005166:	2390      	movs	r3, #144	; 0x90
 8005168:	9302      	str	r3, [sp, #8]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 800516a:	2300      	movs	r3, #0
 800516c:	9303      	str	r3, [sp, #12]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800516e:	9304      	str	r3, [sp, #16]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8005170:	2301      	movs	r3, #1
 8005172:	9305      	str	r3, [sp, #20]
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8005174:	4669      	mov	r1, sp
 8005176:	6820      	ldr	r0, [r4, #0]
 8005178:	f001 fb54 	bl	8006824 <SDIO_ConfigData>
      return HAL_OK;
 800517c:	463d      	mov	r5, r7
 800517e:	e000      	b.n	8005182 <HAL_SD_WriteBlocks_DMA+0x122>
    return HAL_BUSY;
 8005180:	2502      	movs	r5, #2
}
 8005182:	4628      	mov	r0, r5
 8005184:	b007      	add	sp, #28
 8005186:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005188:	08004c15 	.word	0x08004c15
 800518c:	0800567d 	.word	0x0800567d
 8005190:	004005ff 	.word	0x004005ff
 8005194:	4225858c 	.word	0x4225858c

08005198 <HAL_SD_ErrorCallback>:
}
 8005198:	4770      	bx	lr

0800519a <SD_DMAReceiveCplt>:
{
 800519a:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800519c:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800519e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80051a0:	2b82      	cmp	r3, #130	; 0x82
 80051a2:	d011      	beq.n	80051c8 <SD_DMAReceiveCplt+0x2e>
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80051a4:	6822      	ldr	r2, [r4, #0]
 80051a6:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80051a8:	f023 0308 	bic.w	r3, r3, #8
 80051ac:	62d3      	str	r3, [r2, #44]	; 0x2c
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80051ae:	6823      	ldr	r3, [r4, #0]
 80051b0:	f240 523a 	movw	r2, #1338	; 0x53a
 80051b4:	639a      	str	r2, [r3, #56]	; 0x38
  hsd->State = HAL_SD_STATE_READY;
 80051b6:	2301      	movs	r3, #1
 80051b8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80051bc:	2300      	movs	r3, #0
 80051be:	6323      	str	r3, [r4, #48]	; 0x30
  HAL_SD_RxCpltCallback(hsd);
 80051c0:	4620      	mov	r0, r4
 80051c2:	f005 fe18 	bl	800adf6 <HAL_SD_RxCpltCallback>
}
 80051c6:	bd10      	pop	{r4, pc}
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80051c8:	6820      	ldr	r0, [r4, #0]
 80051ca:	f001 fbb5 	bl	8006938 <SDMMC_CmdStopTransfer>
    if(errorstate != HAL_SD_ERROR_NONE)
 80051ce:	4603      	mov	r3, r0
 80051d0:	2800      	cmp	r0, #0
 80051d2:	d0e7      	beq.n	80051a4 <SD_DMAReceiveCplt+0xa>
      hsd->ErrorCode |= errorstate;
 80051d4:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80051d6:	4313      	orrs	r3, r2
 80051d8:	63a3      	str	r3, [r4, #56]	; 0x38
      HAL_SD_ErrorCallback(hsd);
 80051da:	4620      	mov	r0, r4
 80051dc:	f7ff ffdc 	bl	8005198 <HAL_SD_ErrorCallback>
 80051e0:	e7e0      	b.n	80051a4 <SD_DMAReceiveCplt+0xa>
	...

080051e4 <HAL_SD_GetCardCSD>:
{
 80051e4:	b410      	push	{r4}
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80051e6:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80051e8:	0f9b      	lsrs	r3, r3, #30
 80051ea:	700b      	strb	r3, [r1, #0]
  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 80051ec:	6e43      	ldr	r3, [r0, #100]	; 0x64
 80051ee:	f3c3 6383 	ubfx	r3, r3, #26, #4
 80051f2:	704b      	strb	r3, [r1, #1]
  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80051f4:	f890 3067 	ldrb.w	r3, [r0, #103]	; 0x67
 80051f8:	f003 0303 	and.w	r3, r3, #3
 80051fc:	708b      	strb	r3, [r1, #2]
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80051fe:	f890 3066 	ldrb.w	r3, [r0, #102]	; 0x66
 8005202:	70cb      	strb	r3, [r1, #3]
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8005204:	f890 3065 	ldrb.w	r3, [r0, #101]	; 0x65
 8005208:	710b      	strb	r3, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800520a:	f890 3064 	ldrb.w	r3, [r0, #100]	; 0x64
 800520e:	714b      	strb	r3, [r1, #5]
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8005210:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8005212:	0d1b      	lsrs	r3, r3, #20
 8005214:	80cb      	strh	r3, [r1, #6]
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8005216:	f8b0 306a 	ldrh.w	r3, [r0, #106]	; 0x6a
 800521a:	f003 030f 	and.w	r3, r3, #15
 800521e:	720b      	strb	r3, [r1, #8]
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8005220:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8005222:	f3c3 33c0 	ubfx	r3, r3, #15, #1
 8005226:	724b      	strb	r3, [r1, #9]
  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005228:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800522a:	f3c3 3380 	ubfx	r3, r3, #14, #1
 800522e:	728b      	strb	r3, [r1, #10]
  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005230:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8005232:	f3c3 3340 	ubfx	r3, r3, #13, #1
 8005236:	72cb      	strb	r3, [r1, #11]
  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005238:	6e83      	ldr	r3, [r0, #104]	; 0x68
 800523a:	f3c3 3300 	ubfx	r3, r3, #12, #1
 800523e:	730b      	strb	r3, [r1, #12]
  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005240:	2300      	movs	r3, #0
 8005242:	734b      	strb	r3, [r1, #13]
  if(hsd->SdCard.CardType == CARD_SDSC)
 8005244:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005246:	2b00      	cmp	r3, #0
 8005248:	f040 8088 	bne.w	800535c <HAL_SD_GetCardCSD+0x178>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800524c:	6e82      	ldr	r2, [r0, #104]	; 0x68
 800524e:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005252:	ea03 0382 	and.w	r3, r3, r2, lsl #2
 8005256:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8005258:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 800525c:	610b      	str	r3, [r1, #16]
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800525e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005260:	f3c3 63c2 	ubfx	r3, r3, #27, #3
 8005264:	750b      	strb	r3, [r1, #20]
    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8005266:	f890 306f 	ldrb.w	r3, [r0, #111]	; 0x6f
 800526a:	f003 0307 	and.w	r3, r3, #7
 800526e:	754b      	strb	r3, [r1, #21]
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005270:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005272:	f3c3 5342 	ubfx	r3, r3, #21, #3
 8005276:	758b      	strb	r3, [r1, #22]
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8005278:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800527a:	f3c3 4382 	ubfx	r3, r3, #18, #3
 800527e:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8005280:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8005282:	f3c3 33c2 	ubfx	r3, r3, #15, #3
 8005286:	760b      	strb	r3, [r1, #24]
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8005288:	690b      	ldr	r3, [r1, #16]
 800528a:	3301      	adds	r3, #1
 800528c:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800528e:	7e0a      	ldrb	r2, [r1, #24]
 8005290:	f002 0207 	and.w	r2, r2, #7
 8005294:	3202      	adds	r2, #2
 8005296:	fa03 f202 	lsl.w	r2, r3, r2
 800529a:	6542      	str	r2, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800529c:	7a0b      	ldrb	r3, [r1, #8]
 800529e:	f003 040f 	and.w	r4, r3, #15
 80052a2:	2301      	movs	r3, #1
 80052a4:	40a3      	lsls	r3, r4
 80052a6:	6583      	str	r3, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80052a8:	0a5b      	lsrs	r3, r3, #9
 80052aa:	fb03 f302 	mul.w	r3, r3, r2
 80052ae:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80052b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80052b4:	6603      	str	r3, [r0, #96]	; 0x60
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 80052b6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80052b8:	f3c3 3380 	ubfx	r3, r3, #14, #1
 80052bc:	764b      	strb	r3, [r1, #25]
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 80052be:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80052c0:	f3c3 13c6 	ubfx	r3, r3, #7, #7
 80052c4:	768b      	strb	r3, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80052c6:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80052c8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052cc:	76cb      	strb	r3, [r1, #27]
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80052ce:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80052d0:	0fdb      	lsrs	r3, r3, #31
 80052d2:	770b      	strb	r3, [r1, #28]
  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80052d4:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80052d6:	f3c3 7341 	ubfx	r3, r3, #29, #2
 80052da:	774b      	strb	r3, [r1, #29]
  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80052dc:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80052de:	f3c3 6382 	ubfx	r3, r3, #26, #3
 80052e2:	778b      	strb	r3, [r1, #30]
  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80052e4:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80052e6:	f3c3 5383 	ubfx	r3, r3, #22, #4
 80052ea:	77cb      	strb	r3, [r1, #31]
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80052ec:	6f03      	ldr	r3, [r0, #112]	; 0x70
 80052ee:	f3c3 5340 	ubfx	r3, r3, #21, #1
 80052f2:	f881 3020 	strb.w	r3, [r1, #32]
  pCSD->Reserved3 = 0;
 80052f6:	2300      	movs	r3, #0
 80052f8:	f881 3021 	strb.w	r3, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80052fc:	f8b0 2072 	ldrh.w	r2, [r0, #114]	; 0x72
 8005300:	f002 0201 	and.w	r2, r2, #1
 8005304:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005308:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800530a:	f3c2 32c0 	ubfx	r2, r2, #15, #1
 800530e:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23
  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8005312:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8005314:	f3c2 3280 	ubfx	r2, r2, #14, #1
 8005318:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24
  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800531c:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800531e:	f3c2 3240 	ubfx	r2, r2, #13, #1
 8005322:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25
  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005326:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8005328:	f3c2 3200 	ubfx	r2, r2, #12, #1
 800532c:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26
  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005330:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8005332:	f3c2 2281 	ubfx	r2, r2, #10, #2
 8005336:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800533a:	6f02      	ldr	r2, [r0, #112]	; 0x70
 800533c:	f3c2 2201 	ubfx	r2, r2, #8, #2
 8005340:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8005344:	6f02      	ldr	r2, [r0, #112]	; 0x70
 8005346:	f3c2 0246 	ubfx	r2, r2, #1, #7
 800534a:	f881 2029 	strb.w	r2, [r1, #41]	; 0x29
  pCSD->Reserved4 = 1;
 800534e:	2201      	movs	r2, #1
 8005350:	f881 202a 	strb.w	r2, [r1, #42]	; 0x2a
  return HAL_OK;
 8005354:	4618      	mov	r0, r3
}
 8005356:	f85d 4b04 	ldr.w	r4, [sp], #4
 800535a:	4770      	bx	lr
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800535c:	2b01      	cmp	r3, #1
 800535e:	d111      	bne.n	8005384 <HAL_SD_GetCardCSD+0x1a0>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005360:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8005362:	041b      	lsls	r3, r3, #16
 8005364:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8005368:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 800536c:	4313      	orrs	r3, r2
 800536e:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8005370:	690b      	ldr	r3, [r1, #16]
 8005372:	3301      	adds	r3, #1
 8005374:	029b      	lsls	r3, r3, #10
 8005376:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005378:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 800537a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800537e:	6583      	str	r3, [r0, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005380:	6603      	str	r3, [r0, #96]	; 0x60
 8005382:	e798      	b.n	80052b6 <HAL_SD_GetCardCSD+0xd2>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005384:	6803      	ldr	r3, [r0, #0]
 8005386:	4a05      	ldr	r2, [pc, #20]	; (800539c <HAL_SD_GetCardCSD+0x1b8>)
 8005388:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800538a:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800538c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005390:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005392:	2301      	movs	r3, #1
 8005394:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8005398:	4618      	mov	r0, r3
 800539a:	e7dc      	b.n	8005356 <HAL_SD_GetCardCSD+0x172>
 800539c:	004005ff 	.word	0x004005ff

080053a0 <SD_InitCard>:
{
 80053a0:	b570      	push	{r4, r5, r6, lr}
 80053a2:	b090      	sub	sp, #64	; 0x40
 80053a4:	4604      	mov	r4, r0
  uint16_t sd_rca = 1U;
 80053a6:	2301      	movs	r3, #1
 80053a8:	f8ad 3012 	strh.w	r3, [sp, #18]
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80053ac:	6800      	ldr	r0, [r0, #0]
 80053ae:	f001 f923 	bl	80065f8 <SDIO_GetPowerState>
 80053b2:	2800      	cmp	r0, #0
 80053b4:	d06c      	beq.n	8005490 <SD_InitCard+0xf0>
  if(hsd->SdCard.CardType != CARD_SECURED)
 80053b6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80053b8:	2b03      	cmp	r3, #3
 80053ba:	d145      	bne.n	8005448 <SD_InitCard+0xa8>
  if(hsd->SdCard.CardType != CARD_SECURED)
 80053bc:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80053be:	2b03      	cmp	r3, #3
 80053c0:	d15d      	bne.n	800547e <SD_InitCard+0xde>
  if(hsd->SdCard.CardType != CARD_SECURED)
 80053c2:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80053c4:	2b03      	cmp	r3, #3
 80053c6:	d01d      	beq.n	8005404 <SD_InitCard+0x64>
    hsd->SdCard.RelCardAdd = sd_rca;
 80053c8:	f8bd 1012 	ldrh.w	r1, [sp, #18]
 80053cc:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80053ce:	0409      	lsls	r1, r1, #16
 80053d0:	6820      	ldr	r0, [r4, #0]
 80053d2:	f001 fb83 	bl	8006adc <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 80053d6:	4605      	mov	r5, r0
 80053d8:	2800      	cmp	r0, #0
 80053da:	d15b      	bne.n	8005494 <SD_InitCard+0xf4>
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80053dc:	2100      	movs	r1, #0
 80053de:	6820      	ldr	r0, [r4, #0]
 80053e0:	f001 f923 	bl	800662a <SDIO_GetResponse>
 80053e4:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80053e6:	2104      	movs	r1, #4
 80053e8:	6820      	ldr	r0, [r4, #0]
 80053ea:	f001 f91e 	bl	800662a <SDIO_GetResponse>
 80053ee:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80053f0:	2108      	movs	r1, #8
 80053f2:	6820      	ldr	r0, [r4, #0]
 80053f4:	f001 f919 	bl	800662a <SDIO_GetResponse>
 80053f8:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80053fa:	210c      	movs	r1, #12
 80053fc:	6820      	ldr	r0, [r4, #0]
 80053fe:	f001 f914 	bl	800662a <SDIO_GetResponse>
 8005402:	6720      	str	r0, [r4, #112]	; 0x70
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8005404:	2104      	movs	r1, #4
 8005406:	6820      	ldr	r0, [r4, #0]
 8005408:	f001 f90f 	bl	800662a <SDIO_GetResponse>
 800540c:	0d00      	lsrs	r0, r0, #20
 800540e:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 8005410:	a905      	add	r1, sp, #20
 8005412:	4620      	mov	r0, r4
 8005414:	f7ff fee6 	bl	80051e4 <HAL_SD_GetCardCSD>
 8005418:	2800      	cmp	r0, #0
 800541a:	d13e      	bne.n	800549a <SD_InitCard+0xfa>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800541c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800541e:	0412      	lsls	r2, r2, #16
 8005420:	2300      	movs	r3, #0
 8005422:	6820      	ldr	r0, [r4, #0]
 8005424:	f001 faa2 	bl	800696c <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005428:	4605      	mov	r5, r0
 800542a:	bb98      	cbnz	r0, 8005494 <SD_InitCard+0xf4>
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800542c:	4623      	mov	r3, r4
 800542e:	f853 6b10 	ldr.w	r6, [r3], #16
 8005432:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8005436:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800543a:	3404      	adds	r4, #4
 800543c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8005440:	4630      	mov	r0, r6
 8005442:	f001 f8ad 	bl	80065a0 <SDIO_Init>
  return HAL_SD_ERROR_NONE;
 8005446:	e025      	b.n	8005494 <SD_InitCard+0xf4>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 8005448:	6820      	ldr	r0, [r4, #0]
 800544a:	f001 fb32 	bl	8006ab2 <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 800544e:	4605      	mov	r5, r0
 8005450:	bb00      	cbnz	r0, 8005494 <SD_InitCard+0xf4>
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005452:	2100      	movs	r1, #0
 8005454:	6820      	ldr	r0, [r4, #0]
 8005456:	f001 f8e8 	bl	800662a <SDIO_GetResponse>
 800545a:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800545c:	2104      	movs	r1, #4
 800545e:	6820      	ldr	r0, [r4, #0]
 8005460:	f001 f8e3 	bl	800662a <SDIO_GetResponse>
 8005464:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005466:	2108      	movs	r1, #8
 8005468:	6820      	ldr	r0, [r4, #0]
 800546a:	f001 f8de 	bl	800662a <SDIO_GetResponse>
 800546e:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 8005470:	210c      	movs	r1, #12
 8005472:	6820      	ldr	r0, [r4, #0]
 8005474:	f001 f8d9 	bl	800662a <SDIO_GetResponse>
 8005478:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
 800547c:	e79e      	b.n	80053bc <SD_InitCard+0x1c>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800547e:	f10d 0112 	add.w	r1, sp, #18
 8005482:	6820      	ldr	r0, [r4, #0]
 8005484:	f001 fb3f 	bl	8006b06 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 8005488:	4605      	mov	r5, r0
 800548a:	2800      	cmp	r0, #0
 800548c:	d099      	beq.n	80053c2 <SD_InitCard+0x22>
 800548e:	e001      	b.n	8005494 <SD_InitCard+0xf4>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005490:	f04f 6580 	mov.w	r5, #67108864	; 0x4000000
}
 8005494:	4628      	mov	r0, r5
 8005496:	b010      	add	sp, #64	; 0x40
 8005498:	bd70      	pop	{r4, r5, r6, pc}
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800549a:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800549e:	e7f9      	b.n	8005494 <SD_InitCard+0xf4>

080054a0 <HAL_SD_InitCard>:
{
 80054a0:	b570      	push	{r4, r5, r6, lr}
 80054a2:	b08a      	sub	sp, #40	; 0x28
 80054a4:	4604      	mov	r4, r0
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80054a6:	2300      	movs	r3, #0
 80054a8:	9304      	str	r3, [sp, #16]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80054aa:	9305      	str	r3, [sp, #20]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80054ac:	9306      	str	r3, [sp, #24]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80054ae:	9307      	str	r3, [sp, #28]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80054b0:	9308      	str	r3, [sp, #32]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 80054b2:	2376      	movs	r3, #118	; 0x76
 80054b4:	9309      	str	r3, [sp, #36]	; 0x24
  status = SDIO_Init(hsd->Instance, Init);
 80054b6:	ab0a      	add	r3, sp, #40	; 0x28
 80054b8:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 80054bc:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 80054c0:	ab04      	add	r3, sp, #16
 80054c2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80054c4:	6820      	ldr	r0, [r4, #0]
 80054c6:	f001 f86b 	bl	80065a0 <SDIO_Init>
  if(status != HAL_OK)
 80054ca:	b118      	cbz	r0, 80054d4 <HAL_SD_InitCard+0x34>
    return HAL_ERROR;
 80054cc:	2501      	movs	r5, #1
}
 80054ce:	4628      	mov	r0, r5
 80054d0:	b00a      	add	sp, #40	; 0x28
 80054d2:	bd70      	pop	{r4, r5, r6, pc}
 80054d4:	4605      	mov	r5, r0
  __HAL_SD_DISABLE(hsd);
 80054d6:	4e17      	ldr	r6, [pc, #92]	; (8005534 <HAL_SD_InitCard+0x94>)
 80054d8:	2300      	movs	r3, #0
 80054da:	6033      	str	r3, [r6, #0]
  (void)SDIO_PowerState_ON(hsd->Instance);
 80054dc:	6820      	ldr	r0, [r4, #0]
 80054de:	f001 f883 	bl	80065e8 <SDIO_PowerState_ON>
  __HAL_SD_ENABLE(hsd);
 80054e2:	2301      	movs	r3, #1
 80054e4:	6033      	str	r3, [r6, #0]
  errorstate = SD_PowerON(hsd);
 80054e6:	4620      	mov	r0, r4
 80054e8:	f7ff fb9c 	bl	8004c24 <SD_PowerON>
  if(errorstate != HAL_SD_ERROR_NONE)
 80054ec:	b130      	cbz	r0, 80054fc <HAL_SD_InitCard+0x5c>
    hsd->State = HAL_SD_STATE_READY;
 80054ee:	2501      	movs	r5, #1
 80054f0:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80054f4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80054f6:	4303      	orrs	r3, r0
 80054f8:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 80054fa:	e7e8      	b.n	80054ce <HAL_SD_InitCard+0x2e>
  errorstate = SD_InitCard(hsd);
 80054fc:	4620      	mov	r0, r4
 80054fe:	f7ff ff4f 	bl	80053a0 <SD_InitCard>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005502:	b130      	cbz	r0, 8005512 <HAL_SD_InitCard+0x72>
    hsd->State = HAL_SD_STATE_READY;
 8005504:	2501      	movs	r5, #1
 8005506:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800550a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800550c:	4303      	orrs	r3, r0
 800550e:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8005510:	e7dd      	b.n	80054ce <HAL_SD_InitCard+0x2e>
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8005512:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005516:	6820      	ldr	r0, [r4, #0]
 8005518:	f001 f996 	bl	8006848 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 800551c:	2800      	cmp	r0, #0
 800551e:	d0d6      	beq.n	80054ce <HAL_SD_InitCard+0x2e>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005520:	6823      	ldr	r3, [r4, #0]
 8005522:	4905      	ldr	r1, [pc, #20]	; (8005538 <HAL_SD_InitCard+0x98>)
 8005524:	6399      	str	r1, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005526:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005528:	4303      	orrs	r3, r0
 800552a:	63a3      	str	r3, [r4, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 800552c:	2501      	movs	r5, #1
 800552e:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    return HAL_ERROR;
 8005532:	e7cc      	b.n	80054ce <HAL_SD_InitCard+0x2e>
 8005534:	422580a0 	.word	0x422580a0
 8005538:	004005ff 	.word	0x004005ff

0800553c <HAL_SD_Init>:
  if(hsd == NULL)
 800553c:	b1a8      	cbz	r0, 800556a <HAL_SD_Init+0x2e>
{
 800553e:	b510      	push	{r4, lr}
 8005540:	4604      	mov	r4, r0
  if(hsd->State == HAL_SD_STATE_RESET)
 8005542:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8005546:	b163      	cbz	r3, 8005562 <HAL_SD_Init+0x26>
  hsd->State = HAL_SD_STATE_BUSY;
 8005548:	2303      	movs	r3, #3
 800554a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800554e:	4620      	mov	r0, r4
 8005550:	f7ff ffa6 	bl	80054a0 <HAL_SD_InitCard>
 8005554:	b958      	cbnz	r0, 800556e <HAL_SD_Init+0x32>
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005556:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8005558:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 800555a:	2301      	movs	r3, #1
 800555c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 8005560:	bd10      	pop	{r4, pc}
    hsd->Lock = HAL_UNLOCKED;
 8005562:	7703      	strb	r3, [r0, #28]
    HAL_SD_MspInit(hsd);
 8005564:	f006 f99a 	bl	800b89c <HAL_SD_MspInit>
 8005568:	e7ee      	b.n	8005548 <HAL_SD_Init+0xc>
    return HAL_ERROR;
 800556a:	2001      	movs	r0, #1
}
 800556c:	4770      	bx	lr
    return HAL_ERROR;
 800556e:	2001      	movs	r0, #1
 8005570:	e7f6      	b.n	8005560 <HAL_SD_Init+0x24>

08005572 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8005572:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8005574:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8005576:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8005578:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800557a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800557c:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800557e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005580:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8005582:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005584:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8005586:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8005588:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800558a:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800558c:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800558e:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8005590:	61cb      	str	r3, [r1, #28]
}
 8005592:	2000      	movs	r0, #0
 8005594:	4770      	bx	lr
	...

08005598 <HAL_SD_ConfigWideBusOperation>:
{
 8005598:	b530      	push	{r4, r5, lr}
 800559a:	b08b      	sub	sp, #44	; 0x2c
 800559c:	4604      	mov	r4, r0
 800559e:	460d      	mov	r5, r1
  hsd->State = HAL_SD_STATE_BUSY;
 80055a0:	2303      	movs	r3, #3
 80055a2:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
  if(hsd->SdCard.CardType != CARD_SECURED)
 80055a6:	6c43      	ldr	r3, [r0, #68]	; 0x44
 80055a8:	2b03      	cmp	r3, #3
 80055aa:	d01c      	beq.n	80055e6 <HAL_SD_ConfigWideBusOperation+0x4e>
    if(WideMode == SDIO_BUS_WIDE_8B)
 80055ac:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 80055b0:	d008      	beq.n	80055c4 <HAL_SD_ConfigWideBusOperation+0x2c>
    else if(WideMode == SDIO_BUS_WIDE_4B)
 80055b2:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 80055b6:	d00a      	beq.n	80055ce <HAL_SD_ConfigWideBusOperation+0x36>
    else if(WideMode == SDIO_BUS_WIDE_1B)
 80055b8:	b179      	cbz	r1, 80055da <HAL_SD_ConfigWideBusOperation+0x42>
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80055ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80055bc:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80055c0:	6383      	str	r3, [r0, #56]	; 0x38
 80055c2:	e014      	b.n	80055ee <HAL_SD_ConfigWideBusOperation+0x56>
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80055c4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80055c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055ca:	6383      	str	r3, [r0, #56]	; 0x38
 80055cc:	e00f      	b.n	80055ee <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Enable(hsd);
 80055ce:	f7ff fc47 	bl	8004e60 <SD_WideBus_Enable>
      hsd->ErrorCode |= errorstate;
 80055d2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80055d4:	4303      	orrs	r3, r0
 80055d6:	63a3      	str	r3, [r4, #56]	; 0x38
 80055d8:	e009      	b.n	80055ee <HAL_SD_ConfigWideBusOperation+0x56>
      errorstate = SD_WideBus_Disable(hsd);
 80055da:	f7ff fc68 	bl	8004eae <SD_WideBus_Disable>
      hsd->ErrorCode |= errorstate;
 80055de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80055e0:	4303      	orrs	r3, r0
 80055e2:	63a3      	str	r3, [r4, #56]	; 0x38
 80055e4:	e003      	b.n	80055ee <HAL_SD_ConfigWideBusOperation+0x56>
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80055e6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80055e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055ec:	6383      	str	r3, [r0, #56]	; 0x38
  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80055ee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80055f0:	b1c3      	cbz	r3, 8005624 <HAL_SD_ConfigWideBusOperation+0x8c>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80055f2:	6823      	ldr	r3, [r4, #0]
 80055f4:	4a17      	ldr	r2, [pc, #92]	; (8005654 <HAL_SD_ConfigWideBusOperation+0xbc>)
 80055f6:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80055f8:	2501      	movs	r5, #1
 80055fa:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80055fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005602:	6820      	ldr	r0, [r4, #0]
 8005604:	f001 f920 	bl	8006848 <SDMMC_CmdBlockLength>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005608:	b130      	cbz	r0, 8005618 <HAL_SD_ConfigWideBusOperation+0x80>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800560a:	6823      	ldr	r3, [r4, #0]
 800560c:	4911      	ldr	r1, [pc, #68]	; (8005654 <HAL_SD_ConfigWideBusOperation+0xbc>)
 800560e:	6399      	str	r1, [r3, #56]	; 0x38
    hsd->ErrorCode |= errorstate;
 8005610:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005612:	4303      	orrs	r3, r0
 8005614:	63a3      	str	r3, [r4, #56]	; 0x38
    status = HAL_ERROR;
 8005616:	2501      	movs	r5, #1
  hsd->State = HAL_SD_STATE_READY;
 8005618:	2301      	movs	r3, #1
 800561a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800561e:	4628      	mov	r0, r5
 8005620:	b00b      	add	sp, #44	; 0x2c
 8005622:	bd30      	pop	{r4, r5, pc}
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8005624:	6863      	ldr	r3, [r4, #4]
 8005626:	9304      	str	r3, [sp, #16]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8005628:	68a3      	ldr	r3, [r4, #8]
 800562a:	9305      	str	r3, [sp, #20]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800562c:	68e3      	ldr	r3, [r4, #12]
 800562e:	9306      	str	r3, [sp, #24]
    Init.BusWide             = WideMode;
 8005630:	9507      	str	r5, [sp, #28]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8005632:	6963      	ldr	r3, [r4, #20]
 8005634:	9308      	str	r3, [sp, #32]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8005636:	69a3      	ldr	r3, [r4, #24]
 8005638:	9309      	str	r3, [sp, #36]	; 0x24
    (void)SDIO_Init(hsd->Instance, Init);
 800563a:	ab0a      	add	r3, sp, #40	; 0x28
 800563c:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 8005640:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8005644:	ab04      	add	r3, sp, #16
 8005646:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005648:	6820      	ldr	r0, [r4, #0]
 800564a:	f000 ffa9 	bl	80065a0 <SDIO_Init>
  HAL_StatusTypeDef status = HAL_OK;
 800564e:	2500      	movs	r5, #0
 8005650:	e7d5      	b.n	80055fe <HAL_SD_ConfigWideBusOperation+0x66>
 8005652:	bf00      	nop
 8005654:	004005ff 	.word	0x004005ff

08005658 <HAL_SD_GetCardState>:
{
 8005658:	b510      	push	{r4, lr}
 800565a:	b082      	sub	sp, #8
 800565c:	4604      	mov	r4, r0
  uint32_t resp1 = 0;
 800565e:	2300      	movs	r3, #0
 8005660:	9301      	str	r3, [sp, #4]
  errorstate = SD_SendStatus(hsd, &resp1);
 8005662:	a901      	add	r1, sp, #4
 8005664:	f7ff fc4a 	bl	8004efc <SD_SendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8005668:	b110      	cbz	r0, 8005670 <HAL_SD_GetCardState+0x18>
    hsd->ErrorCode |= errorstate;
 800566a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800566c:	4303      	orrs	r3, r0
 800566e:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8005670:	9801      	ldr	r0, [sp, #4]
 8005672:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8005676:	b002      	add	sp, #8
 8005678:	bd10      	pop	{r4, pc}
	...

0800567c <SD_DMAError>:
{
 800567c:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800567e:	6b84      	ldr	r4, [r0, #56]	; 0x38
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005680:	f7fc fb53 	bl	8001d2a <HAL_DMA_GetError>
 8005684:	2802      	cmp	r0, #2
 8005686:	d00a      	beq.n	800569e <SD_DMAError+0x22>
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8005688:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800568a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800568c:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 800568e:	6d52      	ldr	r2, [r2, #84]	; 0x54
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8005690:	2b01      	cmp	r3, #1
 8005692:	d005      	beq.n	80056a0 <SD_DMAError+0x24>
 8005694:	2a01      	cmp	r2, #1
 8005696:	d003      	beq.n	80056a0 <SD_DMAError+0x24>
    HAL_SD_ErrorCallback(hsd);
 8005698:	4620      	mov	r0, r4
 800569a:	f7ff fd7d 	bl	8005198 <HAL_SD_ErrorCallback>
}
 800569e:	bd10      	pop	{r4, pc}
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80056a0:	6823      	ldr	r3, [r4, #0]
 80056a2:	4a0f      	ldr	r2, [pc, #60]	; (80056e0 <SD_DMAError+0x64>)
 80056a4:	639a      	str	r2, [r3, #56]	; 0x38
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80056a6:	6822      	ldr	r2, [r4, #0]
 80056a8:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80056aa:	f423 739d 	bic.w	r3, r3, #314	; 0x13a
 80056ae:	63d3      	str	r3, [r2, #60]	; 0x3c
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80056b0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80056b2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80056b6:	63a3      	str	r3, [r4, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 80056b8:	4620      	mov	r0, r4
 80056ba:	f7ff ffcd 	bl	8005658 <HAL_SD_GetCardState>
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80056be:	3805      	subs	r0, #5
 80056c0:	2801      	cmp	r0, #1
 80056c2:	d905      	bls.n	80056d0 <SD_DMAError+0x54>
      hsd->State= HAL_SD_STATE_READY;
 80056c4:	2301      	movs	r3, #1
 80056c6:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80056ca:	2300      	movs	r3, #0
 80056cc:	6323      	str	r3, [r4, #48]	; 0x30
 80056ce:	e7e3      	b.n	8005698 <SD_DMAError+0x1c>
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80056d0:	6820      	ldr	r0, [r4, #0]
 80056d2:	f001 f931 	bl	8006938 <SDMMC_CmdStopTransfer>
 80056d6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80056d8:	4303      	orrs	r3, r0
 80056da:	63a3      	str	r3, [r4, #56]	; 0x38
 80056dc:	e7f2      	b.n	80056c4 <SD_DMAError+0x48>
 80056de:	bf00      	nop
 80056e0:	004005ff 	.word	0x004005ff

080056e4 <SD_DMATxAbort>:
{
 80056e4:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80056e6:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80056e8:	6823      	ldr	r3, [r4, #0]
 80056ea:	f240 523a 	movw	r2, #1338	; 0x53a
 80056ee:	639a      	str	r2, [r3, #56]	; 0x38
  CardState = HAL_SD_GetCardState(hsd);
 80056f0:	4620      	mov	r0, r4
 80056f2:	f7ff ffb1 	bl	8005658 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 80056f6:	2301      	movs	r3, #1
 80056f8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80056fc:	2300      	movs	r3, #0
 80056fe:	6323      	str	r3, [r4, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005700:	3805      	subs	r0, #5
 8005702:	2801      	cmp	r0, #1
 8005704:	d905      	bls.n	8005712 <SD_DMATxAbort+0x2e>
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005706:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8005708:	b953      	cbnz	r3, 8005720 <SD_DMATxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 800570a:	4620      	mov	r0, r4
 800570c:	f005 fb6b 	bl	800ade6 <HAL_SD_AbortCallback>
}
 8005710:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005712:	6820      	ldr	r0, [r4, #0]
 8005714:	f001 f910 	bl	8006938 <SDMMC_CmdStopTransfer>
 8005718:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800571a:	4303      	orrs	r3, r0
 800571c:	63a3      	str	r3, [r4, #56]	; 0x38
 800571e:	e7f2      	b.n	8005706 <SD_DMATxAbort+0x22>
    HAL_SD_ErrorCallback(hsd);
 8005720:	4620      	mov	r0, r4
 8005722:	f7ff fd39 	bl	8005198 <HAL_SD_ErrorCallback>
}
 8005726:	e7f3      	b.n	8005710 <SD_DMATxAbort+0x2c>

08005728 <SD_DMARxAbort>:
{
 8005728:	b510      	push	{r4, lr}
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800572a:	6b84      	ldr	r4, [r0, #56]	; 0x38
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800572c:	6823      	ldr	r3, [r4, #0]
 800572e:	f240 523a 	movw	r2, #1338	; 0x53a
 8005732:	639a      	str	r2, [r3, #56]	; 0x38
  CardState = HAL_SD_GetCardState(hsd);
 8005734:	4620      	mov	r0, r4
 8005736:	f7ff ff8f 	bl	8005658 <HAL_SD_GetCardState>
  hsd->State = HAL_SD_STATE_READY;
 800573a:	2301      	movs	r3, #1
 800573c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005740:	2300      	movs	r3, #0
 8005742:	6323      	str	r3, [r4, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005744:	3805      	subs	r0, #5
 8005746:	2801      	cmp	r0, #1
 8005748:	d905      	bls.n	8005756 <SD_DMARxAbort+0x2e>
  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 800574a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800574c:	b953      	cbnz	r3, 8005764 <SD_DMARxAbort+0x3c>
    HAL_SD_AbortCallback(hsd);
 800574e:	4620      	mov	r0, r4
 8005750:	f005 fb49 	bl	800ade6 <HAL_SD_AbortCallback>
}
 8005754:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005756:	6820      	ldr	r0, [r4, #0]
 8005758:	f001 f8ee 	bl	8006938 <SDMMC_CmdStopTransfer>
 800575c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800575e:	4303      	orrs	r3, r0
 8005760:	63a3      	str	r3, [r4, #56]	; 0x38
 8005762:	e7f2      	b.n	800574a <SD_DMARxAbort+0x22>
    HAL_SD_ErrorCallback(hsd);
 8005764:	4620      	mov	r0, r4
 8005766:	f7ff fd17 	bl	8005198 <HAL_SD_ErrorCallback>
}
 800576a:	e7f3      	b.n	8005754 <SD_DMARxAbort+0x2c>

0800576c <HAL_SD_IRQHandler>:
{
 800576c:	b538      	push	{r3, r4, r5, lr}
 800576e:	4604      	mov	r4, r0
  uint32_t context = hsd->Context;
 8005770:	6b05      	ldr	r5, [r0, #48]	; 0x30
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005772:	6803      	ldr	r3, [r0, #0]
 8005774:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005776:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 800577a:	d002      	beq.n	8005782 <HAL_SD_IRQHandler+0x16>
 800577c:	f015 0f08 	tst.w	r5, #8
 8005780:	d128      	bne.n	80057d4 <HAL_SD_IRQHandler+0x68>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8005782:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005784:	f412 7f80 	tst.w	r2, #256	; 0x100
 8005788:	d05a      	beq.n	8005840 <HAL_SD_IRQHandler+0xd4>
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 800578a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800578e:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005790:	6822      	ldr	r2, [r4, #0]
 8005792:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8005794:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 8005798:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 800579c:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 800579e:	6822      	ldr	r2, [r4, #0]
 80057a0:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 80057a2:	f023 0301 	bic.w	r3, r3, #1
 80057a6:	62d3      	str	r3, [r2, #44]	; 0x2c
    if((context & SD_CONTEXT_IT) != 0U)
 80057a8:	f015 0f08 	tst.w	r5, #8
 80057ac:	d026      	beq.n	80057fc <HAL_SD_IRQHandler+0x90>
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80057ae:	f015 0f22 	tst.w	r5, #34	; 0x22
 80057b2:	d112      	bne.n	80057da <HAL_SD_IRQHandler+0x6e>
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80057b4:	6823      	ldr	r3, [r4, #0]
 80057b6:	f240 523a 	movw	r2, #1338	; 0x53a
 80057ba:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80057bc:	2301      	movs	r3, #1
 80057be:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80057c2:	2300      	movs	r3, #0
 80057c4:	6323      	str	r3, [r4, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80057c6:	f015 0f03 	tst.w	r5, #3
 80057ca:	d013      	beq.n	80057f4 <HAL_SD_IRQHandler+0x88>
        HAL_SD_RxCpltCallback(hsd);
 80057cc:	4620      	mov	r0, r4
 80057ce:	f005 fb12 	bl	800adf6 <HAL_SD_RxCpltCallback>
 80057d2:	e001      	b.n	80057d8 <HAL_SD_IRQHandler+0x6c>
    SD_Read_IT(hsd);
 80057d4:	f7ff fa86 	bl	8004ce4 <SD_Read_IT>
}
 80057d8:	bd38      	pop	{r3, r4, r5, pc}
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80057da:	6820      	ldr	r0, [r4, #0]
 80057dc:	f001 f8ac 	bl	8006938 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 80057e0:	4603      	mov	r3, r0
 80057e2:	2800      	cmp	r0, #0
 80057e4:	d0e6      	beq.n	80057b4 <HAL_SD_IRQHandler+0x48>
          hsd->ErrorCode |= errorstate;
 80057e6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80057e8:	4313      	orrs	r3, r2
 80057ea:	63a3      	str	r3, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80057ec:	4620      	mov	r0, r4
 80057ee:	f7ff fcd3 	bl	8005198 <HAL_SD_ErrorCallback>
 80057f2:	e7df      	b.n	80057b4 <HAL_SD_IRQHandler+0x48>
        HAL_SD_TxCpltCallback(hsd);
 80057f4:	4620      	mov	r0, r4
 80057f6:	f005 fafa 	bl	800adee <HAL_SD_TxCpltCallback>
 80057fa:	e7ed      	b.n	80057d8 <HAL_SD_IRQHandler+0x6c>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80057fc:	f015 0f80 	tst.w	r5, #128	; 0x80
 8005800:	d0ea      	beq.n	80057d8 <HAL_SD_IRQHandler+0x6c>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8005802:	f015 0f20 	tst.w	r5, #32
 8005806:	d10e      	bne.n	8005826 <HAL_SD_IRQHandler+0xba>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8005808:	f015 0f03 	tst.w	r5, #3
 800580c:	d1e4      	bne.n	80057d8 <HAL_SD_IRQHandler+0x6c>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 800580e:	6822      	ldr	r2, [r4, #0]
 8005810:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8005812:	f023 0308 	bic.w	r3, r3, #8
 8005816:	62d3      	str	r3, [r2, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8005818:	2301      	movs	r3, #1
 800581a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 800581e:	4620      	mov	r0, r4
 8005820:	f005 fae5 	bl	800adee <HAL_SD_TxCpltCallback>
 8005824:	e7d8      	b.n	80057d8 <HAL_SD_IRQHandler+0x6c>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8005826:	6820      	ldr	r0, [r4, #0]
 8005828:	f001 f886 	bl	8006938 <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 800582c:	4603      	mov	r3, r0
 800582e:	2800      	cmp	r0, #0
 8005830:	d0ea      	beq.n	8005808 <HAL_SD_IRQHandler+0x9c>
          hsd->ErrorCode |= errorstate;
 8005832:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005834:	4313      	orrs	r3, r2
 8005836:	63a3      	str	r3, [r4, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 8005838:	4620      	mov	r0, r4
 800583a:	f7ff fcad 	bl	8005198 <HAL_SD_ErrorCallback>
 800583e:	e7e3      	b.n	8005808 <HAL_SD_IRQHandler+0x9c>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8005840:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005842:	f412 4f80 	tst.w	r2, #16384	; 0x4000
 8005846:	d002      	beq.n	800584e <HAL_SD_IRQHandler+0xe2>
 8005848:	f015 0f08 	tst.w	r5, #8
 800584c:	d155      	bne.n	80058fa <HAL_SD_IRQHandler+0x18e>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 800584e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005850:	f240 223a 	movw	r2, #570	; 0x23a
 8005854:	4211      	tst	r1, r2
 8005856:	d0bf      	beq.n	80057d8 <HAL_SD_IRQHandler+0x6c>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8005858:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800585a:	f012 0f02 	tst.w	r2, #2
 800585e:	d003      	beq.n	8005868 <HAL_SD_IRQHandler+0xfc>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8005860:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005862:	f042 0202 	orr.w	r2, r2, #2
 8005866:	63a2      	str	r2, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8005868:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800586a:	f012 0f08 	tst.w	r2, #8
 800586e:	d003      	beq.n	8005878 <HAL_SD_IRQHandler+0x10c>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8005870:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005872:	f042 0208 	orr.w	r2, r2, #8
 8005876:	63a2      	str	r2, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8005878:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800587a:	f012 0f20 	tst.w	r2, #32
 800587e:	d003      	beq.n	8005888 <HAL_SD_IRQHandler+0x11c>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8005880:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005882:	f042 0220 	orr.w	r2, r2, #32
 8005886:	63a2      	str	r2, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8005888:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800588a:	f012 0f10 	tst.w	r2, #16
 800588e:	d003      	beq.n	8005898 <HAL_SD_IRQHandler+0x12c>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8005890:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8005892:	f042 0210 	orr.w	r2, r2, #16
 8005896:	63a2      	str	r2, [r4, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8005898:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800589a:	f412 7f00 	tst.w	r2, #512	; 0x200
 800589e:	d003      	beq.n	80058a8 <HAL_SD_IRQHandler+0x13c>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 80058a0:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80058a2:	f042 0208 	orr.w	r2, r2, #8
 80058a6:	63a2      	str	r2, [r4, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80058a8:	f240 723a 	movw	r2, #1850	; 0x73a
 80058ac:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80058ae:	6822      	ldr	r2, [r4, #0]
 80058b0:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 80058b2:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80058b6:	f023 0302 	bic.w	r3, r3, #2
 80058ba:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80058bc:	6820      	ldr	r0, [r4, #0]
 80058be:	f001 f83b 	bl	8006938 <SDMMC_CmdStopTransfer>
 80058c2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80058c4:	4303      	orrs	r3, r0
 80058c6:	63a3      	str	r3, [r4, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80058c8:	f015 0f08 	tst.w	r5, #8
 80058cc:	d119      	bne.n	8005902 <HAL_SD_IRQHandler+0x196>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80058ce:	f015 0f80 	tst.w	r5, #128	; 0x80
 80058d2:	d081      	beq.n	80057d8 <HAL_SD_IRQHandler+0x6c>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80058d4:	f015 0f30 	tst.w	r5, #48	; 0x30
 80058d8:	d11c      	bne.n	8005914 <HAL_SD_IRQHandler+0x1a8>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 80058da:	f015 0f03 	tst.w	r5, #3
 80058de:	d026      	beq.n	800592e <HAL_SD_IRQHandler+0x1c2>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 80058e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80058e2:	4a18      	ldr	r2, [pc, #96]	; (8005944 <HAL_SD_IRQHandler+0x1d8>)
 80058e4:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 80058e6:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80058e8:	f7fc f91b 	bl	8001b22 <HAL_DMA_Abort_IT>
 80058ec:	2800      	cmp	r0, #0
 80058ee:	f43f af73 	beq.w	80057d8 <HAL_SD_IRQHandler+0x6c>
          SD_DMARxAbort(hsd->hdmarx);
 80058f2:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80058f4:	f7ff ff18 	bl	8005728 <SD_DMARxAbort>
 80058f8:	e76e      	b.n	80057d8 <HAL_SD_IRQHandler+0x6c>
    SD_Write_IT(hsd);
 80058fa:	4620      	mov	r0, r4
 80058fc:	f7ff fa0d 	bl	8004d1a <SD_Write_IT>
 8005900:	e76a      	b.n	80057d8 <HAL_SD_IRQHandler+0x6c>
      hsd->State = HAL_SD_STATE_READY;
 8005902:	2301      	movs	r3, #1
 8005904:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8005908:	2300      	movs	r3, #0
 800590a:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 800590c:	4620      	mov	r0, r4
 800590e:	f7ff fc43 	bl	8005198 <HAL_SD_ErrorCallback>
 8005912:	e761      	b.n	80057d8 <HAL_SD_IRQHandler+0x6c>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8005914:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8005916:	4a0c      	ldr	r2, [pc, #48]	; (8005948 <HAL_SD_IRQHandler+0x1dc>)
 8005918:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800591a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 800591c:	f7fc f901 	bl	8001b22 <HAL_DMA_Abort_IT>
 8005920:	2800      	cmp	r0, #0
 8005922:	f43f af59 	beq.w	80057d8 <HAL_SD_IRQHandler+0x6c>
          SD_DMATxAbort(hsd->hdmatx);
 8005926:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8005928:	f7ff fedc 	bl	80056e4 <SD_DMATxAbort>
 800592c:	e754      	b.n	80057d8 <HAL_SD_IRQHandler+0x6c>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800592e:	2300      	movs	r3, #0
 8005930:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005932:	2201      	movs	r2, #1
 8005934:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005938:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 800593a:	4620      	mov	r0, r4
 800593c:	f005 fa53 	bl	800ade6 <HAL_SD_AbortCallback>
}
 8005940:	e74a      	b.n	80057d8 <HAL_SD_IRQHandler+0x6c>
 8005942:	bf00      	nop
 8005944:	08005729 	.word	0x08005729
 8005948:	080056e5 	.word	0x080056e5

0800594c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800594c:	b470      	push	{r4, r5, r6}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800594e:	6a03      	ldr	r3, [r0, #32]
 8005950:	f023 0301 	bic.w	r3, r3, #1
 8005954:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005956:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005958:	6846      	ldr	r6, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800595a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800595c:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005960:	680c      	ldr	r4, [r1, #0]
 8005962:	ea44 0502 	orr.w	r5, r4, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005966:	f023 0202 	bic.w	r2, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800596a:	688b      	ldr	r3, [r1, #8]
 800596c:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800596e:	4c0d      	ldr	r4, [pc, #52]	; (80059a4 <TIM_OC1_SetConfig+0x58>)
 8005970:	42a0      	cmp	r0, r4
 8005972:	d009      	beq.n	8005988 <TIM_OC1_SetConfig+0x3c>
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005974:	4c0b      	ldr	r4, [pc, #44]	; (80059a4 <TIM_OC1_SetConfig+0x58>)
 8005976:	42a0      	cmp	r0, r4
 8005978:	d00d      	beq.n	8005996 <TIM_OC1_SetConfig+0x4a>
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800597a:	6046      	str	r6, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800597c:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800597e:	684a      	ldr	r2, [r1, #4]
 8005980:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005982:	6203      	str	r3, [r0, #32]
}
 8005984:	bc70      	pop	{r4, r5, r6}
 8005986:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC1NP;
 8005988:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 800598c:	68ca      	ldr	r2, [r1, #12]
 800598e:	4313      	orrs	r3, r2
    tmpccer &= ~TIM_CCER_CC1NE;
 8005990:	f023 0304 	bic.w	r3, r3, #4
 8005994:	e7ee      	b.n	8005974 <TIM_OC1_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005996:	f426 7640 	bic.w	r6, r6, #768	; 0x300
    tmpcr2 |= OC_Config->OCIdleState;
 800599a:	694a      	ldr	r2, [r1, #20]
 800599c:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 800599e:	698e      	ldr	r6, [r1, #24]
 80059a0:	4316      	orrs	r6, r2
 80059a2:	e7ea      	b.n	800597a <TIM_OC1_SetConfig+0x2e>
 80059a4:	40010000 	.word	0x40010000

080059a8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80059a8:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059aa:	6a03      	ldr	r3, [r0, #32]
 80059ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80059b0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059b2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059b4:	6845      	ldr	r5, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059b6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059b8:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059bc:	680c      	ldr	r4, [r1, #0]
 80059be:	4322      	orrs	r2, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80059c4:	688c      	ldr	r4, [r1, #8]
 80059c6:	ea43 2304 	orr.w	r3, r3, r4, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80059ca:	4c0f      	ldr	r4, [pc, #60]	; (8005a08 <TIM_OC3_SetConfig+0x60>)
 80059cc:	42a0      	cmp	r0, r4
 80059ce:	d009      	beq.n	80059e4 <TIM_OC3_SetConfig+0x3c>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059d0:	4c0d      	ldr	r4, [pc, #52]	; (8005a08 <TIM_OC3_SetConfig+0x60>)
 80059d2:	42a0      	cmp	r0, r4
 80059d4:	d00e      	beq.n	80059f4 <TIM_OC3_SetConfig+0x4c>
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059d6:	6045      	str	r5, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059d8:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80059da:	684a      	ldr	r2, [r1, #4]
 80059dc:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059de:	6203      	str	r3, [r0, #32]
}
 80059e0:	bc30      	pop	{r4, r5}
 80059e2:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC3NP;
 80059e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80059e8:	68cc      	ldr	r4, [r1, #12]
 80059ea:	ea43 2304 	orr.w	r3, r3, r4, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 80059ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80059f2:	e7ed      	b.n	80059d0 <TIM_OC3_SetConfig+0x28>
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80059f4:	f425 5540 	bic.w	r5, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80059f8:	694c      	ldr	r4, [r1, #20]
 80059fa:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80059fe:	698c      	ldr	r4, [r1, #24]
 8005a00:	ea45 1504 	orr.w	r5, r5, r4, lsl #4
 8005a04:	e7e7      	b.n	80059d6 <TIM_OC3_SetConfig+0x2e>
 8005a06:	bf00      	nop
 8005a08:	40010000 	.word	0x40010000

08005a0c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005a0c:	b430      	push	{r4, r5}
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a0e:	6a03      	ldr	r3, [r0, #32]
 8005a10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005a14:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a16:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005a18:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005a1a:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005a1c:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a20:	680d      	ldr	r5, [r1, #0]
 8005a22:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005a26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005a2a:	688d      	ldr	r5, [r1, #8]
 8005a2c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a30:	4d07      	ldr	r5, [pc, #28]	; (8005a50 <TIM_OC4_SetConfig+0x44>)
 8005a32:	42a8      	cmp	r0, r5
 8005a34:	d006      	beq.n	8005a44 <TIM_OC4_SetConfig+0x38>
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a36:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a38:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a3a:	684a      	ldr	r2, [r1, #4]
 8005a3c:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a3e:	6203      	str	r3, [r0, #32]
}
 8005a40:	bc30      	pop	{r4, r5}
 8005a42:	4770      	bx	lr
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005a44:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005a48:	694d      	ldr	r5, [r1, #20]
 8005a4a:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 8005a4e:	e7f2      	b.n	8005a36 <TIM_OC4_SetConfig+0x2a>
 8005a50:	40010000 	.word	0x40010000

08005a54 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a54:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a56:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a58:	6a05      	ldr	r5, [r0, #32]
 8005a5a:	f025 0501 	bic.w	r5, r5, #1
 8005a5e:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a60:	6984      	ldr	r4, [r0, #24]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a62:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a66:	ea44 1402 	orr.w	r4, r4, r2, lsl #4

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a6a:	f023 030a 	bic.w	r3, r3, #10
  tmpccer |= TIM_ICPolarity;
 8005a6e:	430b      	orrs	r3, r1

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a70:	6184      	str	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8005a72:	6203      	str	r3, [r0, #32]
}
 8005a74:	bc30      	pop	{r4, r5}
 8005a76:	4770      	bx	lr

08005a78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a78:	b430      	push	{r4, r5}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a7a:	6a05      	ldr	r5, [r0, #32]
 8005a7c:	f025 0510 	bic.w	r5, r5, #16
 8005a80:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a82:	6984      	ldr	r4, [r0, #24]
  tmpccer = TIMx->CCER;
 8005a84:	6a03      	ldr	r3, [r0, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a86:	f424 4470 	bic.w	r4, r4, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a8a:	ea44 3402 	orr.w	r4, r4, r2, lsl #12

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a8e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a92:	ea43 1301 	orr.w	r3, r3, r1, lsl #4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a96:	6184      	str	r4, [r0, #24]
  TIMx->CCER = tmpccer;
 8005a98:	6203      	str	r3, [r0, #32]
}
 8005a9a:	bc30      	pop	{r4, r5}
 8005a9c:	4770      	bx	lr

08005a9e <TIM_ITRx_SetConfig>:
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a9e:	6883      	ldr	r3, [r0, #8]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005aa0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005aa4:	430b      	orrs	r3, r1
 8005aa6:	f043 0307 	orr.w	r3, r3, #7
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aaa:	6083      	str	r3, [r0, #8]
}
 8005aac:	4770      	bx	lr
	...

08005ab0 <HAL_TIM_Base_Start_IT>:
  if (htim->State != HAL_TIM_STATE_READY)
 8005ab0:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005ab4:	b2db      	uxtb	r3, r3
 8005ab6:	2b01      	cmp	r3, #1
 8005ab8:	d12f      	bne.n	8005b1a <HAL_TIM_Base_Start_IT+0x6a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005aba:	2302      	movs	r3, #2
 8005abc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005ac0:	6802      	ldr	r2, [r0, #0]
 8005ac2:	68d3      	ldr	r3, [r2, #12]
 8005ac4:	f043 0301 	orr.w	r3, r3, #1
 8005ac8:	60d3      	str	r3, [r2, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aca:	6803      	ldr	r3, [r0, #0]
 8005acc:	4a15      	ldr	r2, [pc, #84]	; (8005b24 <HAL_TIM_Base_Start_IT+0x74>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d018      	beq.n	8005b04 <HAL_TIM_Base_Start_IT+0x54>
 8005ad2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ad6:	d015      	beq.n	8005b04 <HAL_TIM_Base_Start_IT+0x54>
 8005ad8:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d011      	beq.n	8005b04 <HAL_TIM_Base_Start_IT+0x54>
 8005ae0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d00d      	beq.n	8005b04 <HAL_TIM_Base_Start_IT+0x54>
 8005ae8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005aec:	4293      	cmp	r3, r2
 8005aee:	d009      	beq.n	8005b04 <HAL_TIM_Base_Start_IT+0x54>
 8005af0:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005af4:	4293      	cmp	r3, r2
 8005af6:	d005      	beq.n	8005b04 <HAL_TIM_Base_Start_IT+0x54>
    __HAL_TIM_ENABLE(htim);
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	f042 0201 	orr.w	r2, r2, #1
 8005afe:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005b00:	2000      	movs	r0, #0
 8005b02:	4770      	bx	lr
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005b04:	689a      	ldr	r2, [r3, #8]
 8005b06:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005b0a:	2a06      	cmp	r2, #6
 8005b0c:	d007      	beq.n	8005b1e <HAL_TIM_Base_Start_IT+0x6e>
      __HAL_TIM_ENABLE(htim);
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	f042 0201 	orr.w	r2, r2, #1
 8005b14:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8005b16:	2000      	movs	r0, #0
 8005b18:	4770      	bx	lr
    return HAL_ERROR;
 8005b1a:	2001      	movs	r0, #1
 8005b1c:	4770      	bx	lr
  return HAL_OK;
 8005b1e:	2000      	movs	r0, #0
}
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	40010000 	.word	0x40010000

08005b28 <HAL_TIM_OC_MspInit>:
}
 8005b28:	4770      	bx	lr

08005b2a <HAL_TIM_PeriodElapsedCallback>:
}
 8005b2a:	4770      	bx	lr

08005b2c <HAL_TIM_OC_DelayElapsedCallback>:
}
 8005b2c:	4770      	bx	lr

08005b2e <HAL_TIM_IC_CaptureCallback>:
}
 8005b2e:	4770      	bx	lr

08005b30 <HAL_TIM_PWM_PulseFinishedCallback>:
}
 8005b30:	4770      	bx	lr

08005b32 <HAL_TIM_TriggerCallback>:
}
 8005b32:	4770      	bx	lr

08005b34 <HAL_TIM_IRQHandler>:
{
 8005b34:	b510      	push	{r4, lr}
 8005b36:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005b38:	6803      	ldr	r3, [r0, #0]
 8005b3a:	691a      	ldr	r2, [r3, #16]
 8005b3c:	f012 0f02 	tst.w	r2, #2
 8005b40:	d011      	beq.n	8005b66 <HAL_TIM_IRQHandler+0x32>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005b42:	68da      	ldr	r2, [r3, #12]
 8005b44:	f012 0f02 	tst.w	r2, #2
 8005b48:	d00d      	beq.n	8005b66 <HAL_TIM_IRQHandler+0x32>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005b4a:	f06f 0202 	mvn.w	r2, #2
 8005b4e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b50:	2301      	movs	r3, #1
 8005b52:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b54:	6803      	ldr	r3, [r0, #0]
 8005b56:	699b      	ldr	r3, [r3, #24]
 8005b58:	f013 0f03 	tst.w	r3, #3
 8005b5c:	d070      	beq.n	8005c40 <HAL_TIM_IRQHandler+0x10c>
          HAL_TIM_IC_CaptureCallback(htim);
 8005b5e:	f7ff ffe6 	bl	8005b2e <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b62:	2300      	movs	r3, #0
 8005b64:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005b66:	6823      	ldr	r3, [r4, #0]
 8005b68:	691a      	ldr	r2, [r3, #16]
 8005b6a:	f012 0f04 	tst.w	r2, #4
 8005b6e:	d012      	beq.n	8005b96 <HAL_TIM_IRQHandler+0x62>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005b70:	68da      	ldr	r2, [r3, #12]
 8005b72:	f012 0f04 	tst.w	r2, #4
 8005b76:	d00e      	beq.n	8005b96 <HAL_TIM_IRQHandler+0x62>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005b78:	f06f 0204 	mvn.w	r2, #4
 8005b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b7e:	2302      	movs	r3, #2
 8005b80:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b82:	6823      	ldr	r3, [r4, #0]
 8005b84:	699b      	ldr	r3, [r3, #24]
 8005b86:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005b8a:	d05f      	beq.n	8005c4c <HAL_TIM_IRQHandler+0x118>
        HAL_TIM_IC_CaptureCallback(htim);
 8005b8c:	4620      	mov	r0, r4
 8005b8e:	f7ff ffce 	bl	8005b2e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b92:	2300      	movs	r3, #0
 8005b94:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005b96:	6823      	ldr	r3, [r4, #0]
 8005b98:	691a      	ldr	r2, [r3, #16]
 8005b9a:	f012 0f08 	tst.w	r2, #8
 8005b9e:	d012      	beq.n	8005bc6 <HAL_TIM_IRQHandler+0x92>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005ba0:	68da      	ldr	r2, [r3, #12]
 8005ba2:	f012 0f08 	tst.w	r2, #8
 8005ba6:	d00e      	beq.n	8005bc6 <HAL_TIM_IRQHandler+0x92>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005ba8:	f06f 0208 	mvn.w	r2, #8
 8005bac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bae:	2304      	movs	r3, #4
 8005bb0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bb2:	6823      	ldr	r3, [r4, #0]
 8005bb4:	69db      	ldr	r3, [r3, #28]
 8005bb6:	f013 0f03 	tst.w	r3, #3
 8005bba:	d04e      	beq.n	8005c5a <HAL_TIM_IRQHandler+0x126>
        HAL_TIM_IC_CaptureCallback(htim);
 8005bbc:	4620      	mov	r0, r4
 8005bbe:	f7ff ffb6 	bl	8005b2e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005bc6:	6823      	ldr	r3, [r4, #0]
 8005bc8:	691a      	ldr	r2, [r3, #16]
 8005bca:	f012 0f10 	tst.w	r2, #16
 8005bce:	d012      	beq.n	8005bf6 <HAL_TIM_IRQHandler+0xc2>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	f012 0f10 	tst.w	r2, #16
 8005bd6:	d00e      	beq.n	8005bf6 <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005bd8:	f06f 0210 	mvn.w	r2, #16
 8005bdc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005bde:	2308      	movs	r3, #8
 8005be0:	7723      	strb	r3, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005be2:	6823      	ldr	r3, [r4, #0]
 8005be4:	69db      	ldr	r3, [r3, #28]
 8005be6:	f413 7f40 	tst.w	r3, #768	; 0x300
 8005bea:	d03d      	beq.n	8005c68 <HAL_TIM_IRQHandler+0x134>
        HAL_TIM_IC_CaptureCallback(htim);
 8005bec:	4620      	mov	r0, r4
 8005bee:	f7ff ff9e 	bl	8005b2e <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	7723      	strb	r3, [r4, #28]
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005bf6:	6823      	ldr	r3, [r4, #0]
 8005bf8:	691a      	ldr	r2, [r3, #16]
 8005bfa:	f012 0f01 	tst.w	r2, #1
 8005bfe:	d003      	beq.n	8005c08 <HAL_TIM_IRQHandler+0xd4>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005c00:	68da      	ldr	r2, [r3, #12]
 8005c02:	f012 0f01 	tst.w	r2, #1
 8005c06:	d136      	bne.n	8005c76 <HAL_TIM_IRQHandler+0x142>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005c08:	6823      	ldr	r3, [r4, #0]
 8005c0a:	691a      	ldr	r2, [r3, #16]
 8005c0c:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005c10:	d003      	beq.n	8005c1a <HAL_TIM_IRQHandler+0xe6>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005c12:	68da      	ldr	r2, [r3, #12]
 8005c14:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005c18:	d134      	bne.n	8005c84 <HAL_TIM_IRQHandler+0x150>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005c1a:	6823      	ldr	r3, [r4, #0]
 8005c1c:	691a      	ldr	r2, [r3, #16]
 8005c1e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005c22:	d003      	beq.n	8005c2c <HAL_TIM_IRQHandler+0xf8>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005c24:	68da      	ldr	r2, [r3, #12]
 8005c26:	f012 0f40 	tst.w	r2, #64	; 0x40
 8005c2a:	d132      	bne.n	8005c92 <HAL_TIM_IRQHandler+0x15e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005c2c:	6823      	ldr	r3, [r4, #0]
 8005c2e:	691a      	ldr	r2, [r3, #16]
 8005c30:	f012 0f20 	tst.w	r2, #32
 8005c34:	d003      	beq.n	8005c3e <HAL_TIM_IRQHandler+0x10a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005c36:	68da      	ldr	r2, [r3, #12]
 8005c38:	f012 0f20 	tst.w	r2, #32
 8005c3c:	d130      	bne.n	8005ca0 <HAL_TIM_IRQHandler+0x16c>
}
 8005c3e:	bd10      	pop	{r4, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c40:	f7ff ff74 	bl	8005b2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c44:	4620      	mov	r0, r4
 8005c46:	f7ff ff73 	bl	8005b30 <HAL_TIM_PWM_PulseFinishedCallback>
 8005c4a:	e78a      	b.n	8005b62 <HAL_TIM_IRQHandler+0x2e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c4c:	4620      	mov	r0, r4
 8005c4e:	f7ff ff6d 	bl	8005b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c52:	4620      	mov	r0, r4
 8005c54:	f7ff ff6c 	bl	8005b30 <HAL_TIM_PWM_PulseFinishedCallback>
 8005c58:	e79b      	b.n	8005b92 <HAL_TIM_IRQHandler+0x5e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c5a:	4620      	mov	r0, r4
 8005c5c:	f7ff ff66 	bl	8005b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c60:	4620      	mov	r0, r4
 8005c62:	f7ff ff65 	bl	8005b30 <HAL_TIM_PWM_PulseFinishedCallback>
 8005c66:	e7ac      	b.n	8005bc2 <HAL_TIM_IRQHandler+0x8e>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c68:	4620      	mov	r0, r4
 8005c6a:	f7ff ff5f 	bl	8005b2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c6e:	4620      	mov	r0, r4
 8005c70:	f7ff ff5e 	bl	8005b30 <HAL_TIM_PWM_PulseFinishedCallback>
 8005c74:	e7bd      	b.n	8005bf2 <HAL_TIM_IRQHandler+0xbe>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005c76:	f06f 0201 	mvn.w	r2, #1
 8005c7a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c7c:	4620      	mov	r0, r4
 8005c7e:	f7ff ff54 	bl	8005b2a <HAL_TIM_PeriodElapsedCallback>
 8005c82:	e7c1      	b.n	8005c08 <HAL_TIM_IRQHandler+0xd4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005c84:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005c88:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8005c8a:	4620      	mov	r0, r4
 8005c8c:	f000 fb27 	bl	80062de <HAL_TIMEx_BreakCallback>
 8005c90:	e7c3      	b.n	8005c1a <HAL_TIM_IRQHandler+0xe6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005c92:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005c96:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8005c98:	4620      	mov	r0, r4
 8005c9a:	f7ff ff4a 	bl	8005b32 <HAL_TIM_TriggerCallback>
 8005c9e:	e7c5      	b.n	8005c2c <HAL_TIM_IRQHandler+0xf8>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005ca0:	f06f 0220 	mvn.w	r2, #32
 8005ca4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8005ca6:	4620      	mov	r0, r4
 8005ca8:	f000 fb18 	bl	80062dc <HAL_TIMEx_CommutCallback>
}
 8005cac:	e7c7      	b.n	8005c3e <HAL_TIM_IRQHandler+0x10a>
	...

08005cb0 <TIM_Base_SetConfig>:
  tmpcr1 = TIMx->CR1;
 8005cb0:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005cb2:	4a25      	ldr	r2, [pc, #148]	; (8005d48 <TIM_Base_SetConfig+0x98>)
 8005cb4:	4290      	cmp	r0, r2
 8005cb6:	d00e      	beq.n	8005cd6 <TIM_Base_SetConfig+0x26>
 8005cb8:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005cbc:	d00b      	beq.n	8005cd6 <TIM_Base_SetConfig+0x26>
 8005cbe:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005cc2:	4290      	cmp	r0, r2
 8005cc4:	d007      	beq.n	8005cd6 <TIM_Base_SetConfig+0x26>
 8005cc6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005cca:	4290      	cmp	r0, r2
 8005ccc:	d003      	beq.n	8005cd6 <TIM_Base_SetConfig+0x26>
 8005cce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005cd2:	4290      	cmp	r0, r2
 8005cd4:	d103      	bne.n	8005cde <TIM_Base_SetConfig+0x2e>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cd6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8005cda:	684a      	ldr	r2, [r1, #4]
 8005cdc:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cde:	4a1a      	ldr	r2, [pc, #104]	; (8005d48 <TIM_Base_SetConfig+0x98>)
 8005ce0:	4290      	cmp	r0, r2
 8005ce2:	d01a      	beq.n	8005d1a <TIM_Base_SetConfig+0x6a>
 8005ce4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8005ce8:	d017      	beq.n	8005d1a <TIM_Base_SetConfig+0x6a>
 8005cea:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8005cee:	4290      	cmp	r0, r2
 8005cf0:	d013      	beq.n	8005d1a <TIM_Base_SetConfig+0x6a>
 8005cf2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005cf6:	4290      	cmp	r0, r2
 8005cf8:	d00f      	beq.n	8005d1a <TIM_Base_SetConfig+0x6a>
 8005cfa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005cfe:	4290      	cmp	r0, r2
 8005d00:	d00b      	beq.n	8005d1a <TIM_Base_SetConfig+0x6a>
 8005d02:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8005d06:	4290      	cmp	r0, r2
 8005d08:	d007      	beq.n	8005d1a <TIM_Base_SetConfig+0x6a>
 8005d0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005d0e:	4290      	cmp	r0, r2
 8005d10:	d003      	beq.n	8005d1a <TIM_Base_SetConfig+0x6a>
 8005d12:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005d16:	4290      	cmp	r0, r2
 8005d18:	d103      	bne.n	8005d22 <TIM_Base_SetConfig+0x72>
    tmpcr1 &= ~TIM_CR1_CKD;
 8005d1a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d1e:	68ca      	ldr	r2, [r1, #12]
 8005d20:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d26:	694a      	ldr	r2, [r1, #20]
 8005d28:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8005d2a:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d2c:	688b      	ldr	r3, [r1, #8]
 8005d2e:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8005d30:	680b      	ldr	r3, [r1, #0]
 8005d32:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d34:	4b04      	ldr	r3, [pc, #16]	; (8005d48 <TIM_Base_SetConfig+0x98>)
 8005d36:	4298      	cmp	r0, r3
 8005d38:	d002      	beq.n	8005d40 <TIM_Base_SetConfig+0x90>
  TIMx->EGR = TIM_EGR_UG;
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	6143      	str	r3, [r0, #20]
}
 8005d3e:	4770      	bx	lr
    TIMx->RCR = Structure->RepetitionCounter;
 8005d40:	690b      	ldr	r3, [r1, #16]
 8005d42:	6303      	str	r3, [r0, #48]	; 0x30
 8005d44:	e7f9      	b.n	8005d3a <TIM_Base_SetConfig+0x8a>
 8005d46:	bf00      	nop
 8005d48:	40010000 	.word	0x40010000

08005d4c <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8005d4c:	b340      	cbz	r0, 8005da0 <HAL_TIM_Base_Init+0x54>
{
 8005d4e:	b510      	push	{r4, lr}
 8005d50:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005d52:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005d56:	b1f3      	cbz	r3, 8005d96 <HAL_TIM_Base_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005d58:	2302      	movs	r3, #2
 8005d5a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d5e:	4621      	mov	r1, r4
 8005d60:	f851 0b04 	ldr.w	r0, [r1], #4
 8005d64:	f7ff ffa4 	bl	8005cb0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d68:	2301      	movs	r3, #1
 8005d6a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d6e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005d72:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005d76:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005d7a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d7e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d82:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d86:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005d8a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005d8e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005d92:	2000      	movs	r0, #0
}
 8005d94:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005d96:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8005d9a:	f005 fe4b 	bl	800ba34 <HAL_TIM_Base_MspInit>
 8005d9e:	e7db      	b.n	8005d58 <HAL_TIM_Base_Init+0xc>
    return HAL_ERROR;
 8005da0:	2001      	movs	r0, #1
}
 8005da2:	4770      	bx	lr

08005da4 <HAL_TIM_OC_Init>:
  if (htim == NULL)
 8005da4:	b340      	cbz	r0, 8005df8 <HAL_TIM_OC_Init+0x54>
{
 8005da6:	b510      	push	{r4, lr}
 8005da8:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005daa:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005dae:	b1f3      	cbz	r3, 8005dee <HAL_TIM_OC_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005db0:	2302      	movs	r3, #2
 8005db2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005db6:	4621      	mov	r1, r4
 8005db8:	f851 0b04 	ldr.w	r0, [r1], #4
 8005dbc:	f7ff ff78 	bl	8005cb0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dc6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005dca:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005dce:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005dd2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dd6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005dda:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dde:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005de2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005de6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005dea:	2000      	movs	r0, #0
}
 8005dec:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005dee:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_OC_MspInit(htim);
 8005df2:	f7ff fe99 	bl	8005b28 <HAL_TIM_OC_MspInit>
 8005df6:	e7db      	b.n	8005db0 <HAL_TIM_OC_Init+0xc>
    return HAL_ERROR;
 8005df8:	2001      	movs	r0, #1
}
 8005dfa:	4770      	bx	lr

08005dfc <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8005dfc:	b340      	cbz	r0, 8005e50 <HAL_TIM_PWM_Init+0x54>
{
 8005dfe:	b510      	push	{r4, lr}
 8005e00:	4604      	mov	r4, r0
  if (htim->State == HAL_TIM_STATE_RESET)
 8005e02:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8005e06:	b1f3      	cbz	r3, 8005e46 <HAL_TIM_PWM_Init+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8005e08:	2302      	movs	r3, #2
 8005e0a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005e0e:	4621      	mov	r1, r4
 8005e10:	f851 0b04 	ldr.w	r0, [r1], #4
 8005e14:	f7ff ff4c 	bl	8005cb0 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e18:	2301      	movs	r3, #1
 8005e1a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e1e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8005e22:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8005e26:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8005e2a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005e2e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005e32:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e36:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8005e3a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8005e3e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8005e42:	2000      	movs	r0, #0
}
 8005e44:	bd10      	pop	{r4, pc}
    htim->Lock = HAL_UNLOCKED;
 8005e46:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8005e4a:	f005 fe11 	bl	800ba70 <HAL_TIM_PWM_MspInit>
 8005e4e:	e7db      	b.n	8005e08 <HAL_TIM_PWM_Init+0xc>
    return HAL_ERROR;
 8005e50:	2001      	movs	r0, #1
}
 8005e52:	4770      	bx	lr

08005e54 <TIM_OC2_SetConfig>:
{
 8005e54:	b430      	push	{r4, r5}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e56:	6a03      	ldr	r3, [r0, #32]
 8005e58:	f023 0310 	bic.w	r3, r3, #16
 8005e5c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8005e5e:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8005e60:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8005e62:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e64:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e68:	680d      	ldr	r5, [r1, #0]
 8005e6a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer &= ~TIM_CCER_CC2P;
 8005e6e:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e72:	688d      	ldr	r5, [r1, #8]
 8005e74:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e78:	4d0e      	ldr	r5, [pc, #56]	; (8005eb4 <TIM_OC2_SetConfig+0x60>)
 8005e7a:	42a8      	cmp	r0, r5
 8005e7c:	d009      	beq.n	8005e92 <TIM_OC2_SetConfig+0x3e>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e7e:	4d0d      	ldr	r5, [pc, #52]	; (8005eb4 <TIM_OC2_SetConfig+0x60>)
 8005e80:	42a8      	cmp	r0, r5
 8005e82:	d00e      	beq.n	8005ea2 <TIM_OC2_SetConfig+0x4e>
  TIMx->CR2 = tmpcr2;
 8005e84:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8005e86:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8005e88:	684a      	ldr	r2, [r1, #4]
 8005e8a:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8005e8c:	6203      	str	r3, [r0, #32]
}
 8005e8e:	bc30      	pop	{r4, r5}
 8005e90:	4770      	bx	lr
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e92:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e96:	68cd      	ldr	r5, [r1, #12]
 8005e98:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e9c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ea0:	e7ed      	b.n	8005e7e <TIM_OC2_SetConfig+0x2a>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ea2:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005ea6:	694d      	ldr	r5, [r1, #20]
 8005ea8:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005eac:	698d      	ldr	r5, [r1, #24]
 8005eae:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 8005eb2:	e7e7      	b.n	8005e84 <TIM_OC2_SetConfig+0x30>
 8005eb4:	40010000 	.word	0x40010000

08005eb8 <HAL_TIM_OC_ConfigChannel>:
  __HAL_LOCK(htim);
 8005eb8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005ebc:	2b01      	cmp	r3, #1
 8005ebe:	d028      	beq.n	8005f12 <HAL_TIM_OC_ConfigChannel+0x5a>
{
 8005ec0:	b510      	push	{r4, lr}
 8005ec2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8005ec4:	2301      	movs	r3, #1
 8005ec6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8005eca:	2a0c      	cmp	r2, #12
 8005ecc:	d81c      	bhi.n	8005f08 <HAL_TIM_OC_ConfigChannel+0x50>
 8005ece:	e8df f002 	tbb	[pc, r2]
 8005ed2:	1b07      	.short	0x1b07
 8005ed4:	1b0c1b1b 	.word	0x1b0c1b1b
 8005ed8:	1b111b1b 	.word	0x1b111b1b
 8005edc:	1b1b      	.short	0x1b1b
 8005ede:	16          	.byte	0x16
 8005edf:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005ee0:	6800      	ldr	r0, [r0, #0]
 8005ee2:	f7ff fd33 	bl	800594c <TIM_OC1_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005ee6:	2000      	movs	r0, #0
      break;
 8005ee8:	e00f      	b.n	8005f0a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005eea:	6800      	ldr	r0, [r0, #0]
 8005eec:	f7ff ffb2 	bl	8005e54 <TIM_OC2_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005ef0:	2000      	movs	r0, #0
      break;
 8005ef2:	e00a      	b.n	8005f0a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005ef4:	6800      	ldr	r0, [r0, #0]
 8005ef6:	f7ff fd57 	bl	80059a8 <TIM_OC3_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005efa:	2000      	movs	r0, #0
      break;
 8005efc:	e005      	b.n	8005f0a <HAL_TIM_OC_ConfigChannel+0x52>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005efe:	6800      	ldr	r0, [r0, #0]
 8005f00:	f7ff fd84 	bl	8005a0c <TIM_OC4_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8005f04:	2000      	movs	r0, #0
      break;
 8005f06:	e000      	b.n	8005f0a <HAL_TIM_OC_ConfigChannel+0x52>
  __HAL_LOCK(htim);
 8005f08:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005f10:	bd10      	pop	{r4, pc}
  __HAL_LOCK(htim);
 8005f12:	2002      	movs	r0, #2
}
 8005f14:	4770      	bx	lr

08005f16 <HAL_TIM_PWM_ConfigChannel>:
{
 8005f16:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8005f18:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8005f1c:	2b01      	cmp	r3, #1
 8005f1e:	d066      	beq.n	8005fee <HAL_TIM_PWM_ConfigChannel+0xd8>
 8005f20:	4604      	mov	r4, r0
 8005f22:	460d      	mov	r5, r1
 8005f24:	2301      	movs	r3, #1
 8005f26:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  switch (Channel)
 8005f2a:	2a0c      	cmp	r2, #12
 8005f2c:	d85a      	bhi.n	8005fe4 <HAL_TIM_PWM_ConfigChannel+0xce>
 8005f2e:	e8df f002 	tbb	[pc, r2]
 8005f32:	5907      	.short	0x5907
 8005f34:	591b5959 	.word	0x591b5959
 8005f38:	59305959 	.word	0x59305959
 8005f3c:	5959      	.short	0x5959
 8005f3e:	44          	.byte	0x44
 8005f3f:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005f40:	6800      	ldr	r0, [r0, #0]
 8005f42:	f7ff fd03 	bl	800594c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005f46:	6822      	ldr	r2, [r4, #0]
 8005f48:	6993      	ldr	r3, [r2, #24]
 8005f4a:	f043 0308 	orr.w	r3, r3, #8
 8005f4e:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005f50:	6822      	ldr	r2, [r4, #0]
 8005f52:	6993      	ldr	r3, [r2, #24]
 8005f54:	f023 0304 	bic.w	r3, r3, #4
 8005f58:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005f5a:	6822      	ldr	r2, [r4, #0]
 8005f5c:	6993      	ldr	r3, [r2, #24]
 8005f5e:	6929      	ldr	r1, [r5, #16]
 8005f60:	430b      	orrs	r3, r1
 8005f62:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005f64:	2000      	movs	r0, #0
      break;
 8005f66:	e03e      	b.n	8005fe6 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005f68:	6800      	ldr	r0, [r0, #0]
 8005f6a:	f7ff ff73 	bl	8005e54 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005f6e:	6822      	ldr	r2, [r4, #0]
 8005f70:	6993      	ldr	r3, [r2, #24]
 8005f72:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005f76:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005f78:	6822      	ldr	r2, [r4, #0]
 8005f7a:	6993      	ldr	r3, [r2, #24]
 8005f7c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005f80:	6193      	str	r3, [r2, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005f82:	6822      	ldr	r2, [r4, #0]
 8005f84:	6993      	ldr	r3, [r2, #24]
 8005f86:	6929      	ldr	r1, [r5, #16]
 8005f88:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005f8c:	6193      	str	r3, [r2, #24]
  HAL_StatusTypeDef status = HAL_OK;
 8005f8e:	2000      	movs	r0, #0
      break;
 8005f90:	e029      	b.n	8005fe6 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005f92:	6800      	ldr	r0, [r0, #0]
 8005f94:	f7ff fd08 	bl	80059a8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005f98:	6822      	ldr	r2, [r4, #0]
 8005f9a:	69d3      	ldr	r3, [r2, #28]
 8005f9c:	f043 0308 	orr.w	r3, r3, #8
 8005fa0:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005fa2:	6822      	ldr	r2, [r4, #0]
 8005fa4:	69d3      	ldr	r3, [r2, #28]
 8005fa6:	f023 0304 	bic.w	r3, r3, #4
 8005faa:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005fac:	6822      	ldr	r2, [r4, #0]
 8005fae:	69d3      	ldr	r3, [r2, #28]
 8005fb0:	6929      	ldr	r1, [r5, #16]
 8005fb2:	430b      	orrs	r3, r1
 8005fb4:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005fb6:	2000      	movs	r0, #0
      break;
 8005fb8:	e015      	b.n	8005fe6 <HAL_TIM_PWM_ConfigChannel+0xd0>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005fba:	6800      	ldr	r0, [r0, #0]
 8005fbc:	f7ff fd26 	bl	8005a0c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005fc0:	6822      	ldr	r2, [r4, #0]
 8005fc2:	69d3      	ldr	r3, [r2, #28]
 8005fc4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005fc8:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005fca:	6822      	ldr	r2, [r4, #0]
 8005fcc:	69d3      	ldr	r3, [r2, #28]
 8005fce:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fd2:	61d3      	str	r3, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005fd4:	6822      	ldr	r2, [r4, #0]
 8005fd6:	69d3      	ldr	r3, [r2, #28]
 8005fd8:	6929      	ldr	r1, [r5, #16]
 8005fda:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8005fde:	61d3      	str	r3, [r2, #28]
  HAL_StatusTypeDef status = HAL_OK;
 8005fe0:	2000      	movs	r0, #0
      break;
 8005fe2:	e000      	b.n	8005fe6 <HAL_TIM_PWM_ConfigChannel+0xd0>
  __HAL_LOCK(htim);
 8005fe4:	2001      	movs	r0, #1
  __HAL_UNLOCK(htim);
 8005fe6:	2300      	movs	r3, #0
 8005fe8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8005fec:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(htim);
 8005fee:	2002      	movs	r0, #2
 8005ff0:	e7fc      	b.n	8005fec <HAL_TIM_PWM_ConfigChannel+0xd6>

08005ff2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005ff2:	b410      	push	{r4}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005ff4:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ff6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005ffa:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8005ffe:	430a      	orrs	r2, r1
 8006000:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006002:	6082      	str	r2, [r0, #8]
}
 8006004:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006008:	4770      	bx	lr

0800600a <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 800600a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800600e:	2b01      	cmp	r3, #1
 8006010:	d078      	beq.n	8006104 <HAL_TIM_ConfigClockSource+0xfa>
{
 8006012:	b510      	push	{r4, lr}
 8006014:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8006016:	2301      	movs	r3, #1
 8006018:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 800601c:	2302      	movs	r3, #2
 800601e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8006022:	6802      	ldr	r2, [r0, #0]
 8006024:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006026:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800602a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 800602e:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006030:	680b      	ldr	r3, [r1, #0]
 8006032:	2b60      	cmp	r3, #96	; 0x60
 8006034:	d04c      	beq.n	80060d0 <HAL_TIM_ConfigClockSource+0xc6>
 8006036:	d829      	bhi.n	800608c <HAL_TIM_ConfigClockSource+0x82>
 8006038:	2b40      	cmp	r3, #64	; 0x40
 800603a:	d054      	beq.n	80060e6 <HAL_TIM_ConfigClockSource+0xdc>
 800603c:	d90c      	bls.n	8006058 <HAL_TIM_ConfigClockSource+0x4e>
 800603e:	2b50      	cmp	r3, #80	; 0x50
 8006040:	d122      	bne.n	8006088 <HAL_TIM_ConfigClockSource+0x7e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006042:	68ca      	ldr	r2, [r1, #12]
 8006044:	6849      	ldr	r1, [r1, #4]
 8006046:	6800      	ldr	r0, [r0, #0]
 8006048:	f7ff fd04 	bl	8005a54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800604c:	2150      	movs	r1, #80	; 0x50
 800604e:	6820      	ldr	r0, [r4, #0]
 8006050:	f7ff fd25 	bl	8005a9e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8006054:	2000      	movs	r0, #0
      break;
 8006056:	e005      	b.n	8006064 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 8006058:	2b20      	cmp	r3, #32
 800605a:	d00d      	beq.n	8006078 <HAL_TIM_ConfigClockSource+0x6e>
 800605c:	d909      	bls.n	8006072 <HAL_TIM_ConfigClockSource+0x68>
 800605e:	2b30      	cmp	r3, #48	; 0x30
 8006060:	d00a      	beq.n	8006078 <HAL_TIM_ConfigClockSource+0x6e>
      status = HAL_ERROR;
 8006062:	2001      	movs	r0, #1
  htim->State = HAL_TIM_STATE_READY;
 8006064:	2301      	movs	r3, #1
 8006066:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800606a:	2300      	movs	r3, #0
 800606c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8006070:	bd10      	pop	{r4, pc}
  switch (sClockSourceConfig->ClockSource)
 8006072:	b10b      	cbz	r3, 8006078 <HAL_TIM_ConfigClockSource+0x6e>
 8006074:	2b10      	cmp	r3, #16
 8006076:	d105      	bne.n	8006084 <HAL_TIM_ConfigClockSource+0x7a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006078:	4619      	mov	r1, r3
 800607a:	6820      	ldr	r0, [r4, #0]
 800607c:	f7ff fd0f 	bl	8005a9e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 8006080:	2000      	movs	r0, #0
      break;
 8006082:	e7ef      	b.n	8006064 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8006084:	2001      	movs	r0, #1
 8006086:	e7ed      	b.n	8006064 <HAL_TIM_ConfigClockSource+0x5a>
 8006088:	2001      	movs	r0, #1
 800608a:	e7eb      	b.n	8006064 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 800608c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006090:	d034      	beq.n	80060fc <HAL_TIM_ConfigClockSource+0xf2>
 8006092:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006096:	d10c      	bne.n	80060b2 <HAL_TIM_ConfigClockSource+0xa8>
      TIM_ETR_SetConfig(htim->Instance,
 8006098:	68cb      	ldr	r3, [r1, #12]
 800609a:	684a      	ldr	r2, [r1, #4]
 800609c:	6889      	ldr	r1, [r1, #8]
 800609e:	6800      	ldr	r0, [r0, #0]
 80060a0:	f7ff ffa7 	bl	8005ff2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80060a4:	6822      	ldr	r2, [r4, #0]
 80060a6:	6893      	ldr	r3, [r2, #8]
 80060a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060ac:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80060ae:	2000      	movs	r0, #0
      break;
 80060b0:	e7d8      	b.n	8006064 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80060b2:	2b70      	cmp	r3, #112	; 0x70
 80060b4:	d124      	bne.n	8006100 <HAL_TIM_ConfigClockSource+0xf6>
      TIM_ETR_SetConfig(htim->Instance,
 80060b6:	68cb      	ldr	r3, [r1, #12]
 80060b8:	684a      	ldr	r2, [r1, #4]
 80060ba:	6889      	ldr	r1, [r1, #8]
 80060bc:	6800      	ldr	r0, [r0, #0]
 80060be:	f7ff ff98 	bl	8005ff2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80060c2:	6822      	ldr	r2, [r4, #0]
 80060c4:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80060c6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 80060ca:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80060cc:	2000      	movs	r0, #0
      break;
 80060ce:	e7c9      	b.n	8006064 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80060d0:	68ca      	ldr	r2, [r1, #12]
 80060d2:	6849      	ldr	r1, [r1, #4]
 80060d4:	6800      	ldr	r0, [r0, #0]
 80060d6:	f7ff fccf 	bl	8005a78 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80060da:	2160      	movs	r1, #96	; 0x60
 80060dc:	6820      	ldr	r0, [r4, #0]
 80060de:	f7ff fcde 	bl	8005a9e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80060e2:	2000      	movs	r0, #0
      break;
 80060e4:	e7be      	b.n	8006064 <HAL_TIM_ConfigClockSource+0x5a>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80060e6:	68ca      	ldr	r2, [r1, #12]
 80060e8:	6849      	ldr	r1, [r1, #4]
 80060ea:	6800      	ldr	r0, [r0, #0]
 80060ec:	f7ff fcb2 	bl	8005a54 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80060f0:	2140      	movs	r1, #64	; 0x40
 80060f2:	6820      	ldr	r0, [r4, #0]
 80060f4:	f7ff fcd3 	bl	8005a9e <TIM_ITRx_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80060f8:	2000      	movs	r0, #0
      break;
 80060fa:	e7b3      	b.n	8006064 <HAL_TIM_ConfigClockSource+0x5a>
  switch (sClockSourceConfig->ClockSource)
 80060fc:	2000      	movs	r0, #0
 80060fe:	e7b1      	b.n	8006064 <HAL_TIM_ConfigClockSource+0x5a>
      status = HAL_ERROR;
 8006100:	2001      	movs	r0, #1
 8006102:	e7af      	b.n	8006064 <HAL_TIM_ConfigClockSource+0x5a>
  __HAL_LOCK(htim);
 8006104:	2002      	movs	r0, #2
}
 8006106:	4770      	bx	lr

08006108 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006108:	b410      	push	{r4}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800610a:	f001 011f 	and.w	r1, r1, #31
 800610e:	2301      	movs	r3, #1
 8006110:	fa03 f401 	lsl.w	r4, r3, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006114:	6a03      	ldr	r3, [r0, #32]
 8006116:	ea23 0304 	bic.w	r3, r3, r4
 800611a:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800611c:	6a03      	ldr	r3, [r0, #32]
 800611e:	fa02 f101 	lsl.w	r1, r2, r1
 8006122:	430b      	orrs	r3, r1
 8006124:	6203      	str	r3, [r0, #32]
}
 8006126:	f85d 4b04 	ldr.w	r4, [sp], #4
 800612a:	4770      	bx	lr

0800612c <HAL_TIM_PWM_Start_IT>:
{
 800612c:	b510      	push	{r4, lr}
 800612e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006130:	4608      	mov	r0, r1
 8006132:	b9c1      	cbnz	r1, 8006166 <HAL_TIM_PWM_Start_IT+0x3a>
 8006134:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 8006138:	b2db      	uxtb	r3, r3
 800613a:	3b01      	subs	r3, #1
 800613c:	bf18      	it	ne
 800613e:	2301      	movne	r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	f040 8086 	bne.w	8006252 <HAL_TIM_PWM_Start_IT+0x126>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006146:	bb38      	cbnz	r0, 8006198 <HAL_TIM_PWM_Start_IT+0x6c>
 8006148:	2302      	movs	r3, #2
 800614a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  switch (Channel)
 800614e:	280c      	cmp	r0, #12
 8006150:	f200 8081 	bhi.w	8006256 <HAL_TIM_PWM_Start_IT+0x12a>
 8006154:	e8df f000 	tbb	[pc, r0]
 8006158:	7f7f7f30 	.word	0x7f7f7f30
 800615c:	7f7f7f5b 	.word	0x7f7f7f5b
 8006160:	7f7f7f61 	.word	0x7f7f7f61
 8006164:	67          	.byte	0x67
 8006165:	00          	.byte	0x00
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006166:	2904      	cmp	r1, #4
 8006168:	d008      	beq.n	800617c <HAL_TIM_PWM_Start_IT+0x50>
 800616a:	2908      	cmp	r1, #8
 800616c:	d00d      	beq.n	800618a <HAL_TIM_PWM_Start_IT+0x5e>
 800616e:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
 8006172:	b2db      	uxtb	r3, r3
 8006174:	3b01      	subs	r3, #1
 8006176:	bf18      	it	ne
 8006178:	2301      	movne	r3, #1
 800617a:	e7e1      	b.n	8006140 <HAL_TIM_PWM_Start_IT+0x14>
 800617c:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
 8006180:	b2db      	uxtb	r3, r3
 8006182:	3b01      	subs	r3, #1
 8006184:	bf18      	it	ne
 8006186:	2301      	movne	r3, #1
 8006188:	e7da      	b.n	8006140 <HAL_TIM_PWM_Start_IT+0x14>
 800618a:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 800618e:	b2db      	uxtb	r3, r3
 8006190:	3b01      	subs	r3, #1
 8006192:	bf18      	it	ne
 8006194:	2301      	movne	r3, #1
 8006196:	e7d3      	b.n	8006140 <HAL_TIM_PWM_Start_IT+0x14>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006198:	2804      	cmp	r0, #4
 800619a:	d005      	beq.n	80061a8 <HAL_TIM_PWM_Start_IT+0x7c>
 800619c:	2808      	cmp	r0, #8
 800619e:	d007      	beq.n	80061b0 <HAL_TIM_PWM_Start_IT+0x84>
 80061a0:	2302      	movs	r3, #2
 80061a2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80061a6:	e7d2      	b.n	800614e <HAL_TIM_PWM_Start_IT+0x22>
 80061a8:	2302      	movs	r3, #2
 80061aa:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80061ae:	e7ce      	b.n	800614e <HAL_TIM_PWM_Start_IT+0x22>
 80061b0:	2302      	movs	r3, #2
 80061b2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80061b6:	e7ca      	b.n	800614e <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80061b8:	6822      	ldr	r2, [r4, #0]
 80061ba:	68d3      	ldr	r3, [r2, #12]
 80061bc:	f043 0302 	orr.w	r3, r3, #2
 80061c0:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80061c2:	2201      	movs	r2, #1
 80061c4:	4601      	mov	r1, r0
 80061c6:	6820      	ldr	r0, [r4, #0]
 80061c8:	f7ff ff9e 	bl	8006108 <TIM_CCxChannelCmd>
    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80061cc:	6823      	ldr	r3, [r4, #0]
 80061ce:	4a24      	ldr	r2, [pc, #144]	; (8006260 <HAL_TIM_PWM_Start_IT+0x134>)
 80061d0:	4293      	cmp	r3, r2
 80061d2:	d02e      	beq.n	8006232 <HAL_TIM_PWM_Start_IT+0x106>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061d4:	6823      	ldr	r3, [r4, #0]
 80061d6:	4a22      	ldr	r2, [pc, #136]	; (8006260 <HAL_TIM_PWM_Start_IT+0x134>)
 80061d8:	4293      	cmp	r3, r2
 80061da:	d02f      	beq.n	800623c <HAL_TIM_PWM_Start_IT+0x110>
 80061dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061e0:	d02c      	beq.n	800623c <HAL_TIM_PWM_Start_IT+0x110>
 80061e2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80061e6:	4293      	cmp	r3, r2
 80061e8:	d028      	beq.n	800623c <HAL_TIM_PWM_Start_IT+0x110>
 80061ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80061ee:	4293      	cmp	r3, r2
 80061f0:	d024      	beq.n	800623c <HAL_TIM_PWM_Start_IT+0x110>
 80061f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80061f6:	4293      	cmp	r3, r2
 80061f8:	d020      	beq.n	800623c <HAL_TIM_PWM_Start_IT+0x110>
 80061fa:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80061fe:	4293      	cmp	r3, r2
 8006200:	d01c      	beq.n	800623c <HAL_TIM_PWM_Start_IT+0x110>
      __HAL_TIM_ENABLE(htim);
 8006202:	681a      	ldr	r2, [r3, #0]
 8006204:	f042 0201 	orr.w	r2, r2, #1
 8006208:	601a      	str	r2, [r3, #0]
 800620a:	2000      	movs	r0, #0
 800620c:	e024      	b.n	8006258 <HAL_TIM_PWM_Start_IT+0x12c>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800620e:	6822      	ldr	r2, [r4, #0]
 8006210:	68d3      	ldr	r3, [r2, #12]
 8006212:	f043 0304 	orr.w	r3, r3, #4
 8006216:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8006218:	e7d3      	b.n	80061c2 <HAL_TIM_PWM_Start_IT+0x96>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800621a:	6822      	ldr	r2, [r4, #0]
 800621c:	68d3      	ldr	r3, [r2, #12]
 800621e:	f043 0308 	orr.w	r3, r3, #8
 8006222:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8006224:	e7cd      	b.n	80061c2 <HAL_TIM_PWM_Start_IT+0x96>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8006226:	6822      	ldr	r2, [r4, #0]
 8006228:	68d3      	ldr	r3, [r2, #12]
 800622a:	f043 0310 	orr.w	r3, r3, #16
 800622e:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 8006230:	e7c7      	b.n	80061c2 <HAL_TIM_PWM_Start_IT+0x96>
      __HAL_TIM_MOE_ENABLE(htim);
 8006232:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006234:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006238:	645a      	str	r2, [r3, #68]	; 0x44
 800623a:	e7cb      	b.n	80061d4 <HAL_TIM_PWM_Start_IT+0xa8>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800623c:	689a      	ldr	r2, [r3, #8]
 800623e:	f002 0207 	and.w	r2, r2, #7
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006242:	2a06      	cmp	r2, #6
 8006244:	d009      	beq.n	800625a <HAL_TIM_PWM_Start_IT+0x12e>
        __HAL_TIM_ENABLE(htim);
 8006246:	681a      	ldr	r2, [r3, #0]
 8006248:	f042 0201 	orr.w	r2, r2, #1
 800624c:	601a      	str	r2, [r3, #0]
 800624e:	2000      	movs	r0, #0
 8006250:	e002      	b.n	8006258 <HAL_TIM_PWM_Start_IT+0x12c>
    return HAL_ERROR;
 8006252:	2001      	movs	r0, #1
 8006254:	e000      	b.n	8006258 <HAL_TIM_PWM_Start_IT+0x12c>
 8006256:	2001      	movs	r0, #1
}
 8006258:	bd10      	pop	{r4, pc}
 800625a:	2000      	movs	r0, #0
 800625c:	e7fc      	b.n	8006258 <HAL_TIM_PWM_Start_IT+0x12c>
 800625e:	bf00      	nop
 8006260:	40010000 	.word	0x40010000

08006264 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006264:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006268:	2b01      	cmp	r3, #1
 800626a:	d033      	beq.n	80062d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
{
 800626c:	b430      	push	{r4, r5}
  __HAL_LOCK(htim);
 800626e:	2301      	movs	r3, #1
 8006270:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006274:	2302      	movs	r3, #2
 8006276:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800627a:	6803      	ldr	r3, [r0, #0]
 800627c:	685c      	ldr	r4, [r3, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800627e:	689d      	ldr	r5, [r3, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006280:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006284:	680a      	ldr	r2, [r1, #0]
 8006286:	4322      	orrs	r2, r4

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006288:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800628a:	6803      	ldr	r3, [r0, #0]
 800628c:	4a12      	ldr	r2, [pc, #72]	; (80062d8 <HAL_TIMEx_MasterConfigSynchronization+0x74>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d012      	beq.n	80062b8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8006292:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006296:	d00f      	beq.n	80062b8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 8006298:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800629c:	4293      	cmp	r3, r2
 800629e:	d00b      	beq.n	80062b8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80062a0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d007      	beq.n	80062b8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80062a8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d003      	beq.n	80062b8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
 80062b0:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80062b4:	4293      	cmp	r3, r2
 80062b6:	d104      	bne.n	80062c2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062b8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062bc:	684a      	ldr	r2, [r1, #4]
 80062be:	4315      	orrs	r5, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062c0:	609d      	str	r5, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062c2:	2301      	movs	r3, #1
 80062c4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80062c8:	2300      	movs	r3, #0
 80062ca:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 80062ce:	4618      	mov	r0, r3
}
 80062d0:	bc30      	pop	{r4, r5}
 80062d2:	4770      	bx	lr
  __HAL_LOCK(htim);
 80062d4:	2002      	movs	r0, #2
}
 80062d6:	4770      	bx	lr
 80062d8:	40010000 	.word	0x40010000

080062dc <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80062dc:	4770      	bx	lr

080062de <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80062de:	4770      	bx	lr

080062e0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80062e0:	b570      	push	{r4, r5, r6, lr}
 80062e2:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80062e4:	6802      	ldr	r2, [r0, #0]
 80062e6:	6913      	ldr	r3, [r2, #16]
 80062e8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80062ec:	68c1      	ldr	r1, [r0, #12]
 80062ee:	430b      	orrs	r3, r1
 80062f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80062f2:	6883      	ldr	r3, [r0, #8]
 80062f4:	6902      	ldr	r2, [r0, #16]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	6942      	ldr	r2, [r0, #20]
 80062fa:	4313      	orrs	r3, r2
 80062fc:	69c2      	ldr	r2, [r0, #28]
 80062fe:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR1,
 8006300:	6801      	ldr	r1, [r0, #0]
 8006302:	68cb      	ldr	r3, [r1, #12]
 8006304:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006308:	f023 030c 	bic.w	r3, r3, #12
 800630c:	4313      	orrs	r3, r2
 800630e:	60cb      	str	r3, [r1, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006310:	6802      	ldr	r2, [r0, #0]
 8006312:	6953      	ldr	r3, [r2, #20]
 8006314:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006318:	6981      	ldr	r1, [r0, #24]
 800631a:	430b      	orrs	r3, r1
 800631c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800631e:	6803      	ldr	r3, [r0, #0]
 8006320:	4a34      	ldr	r2, [pc, #208]	; (80063f4 <UART_SetConfig+0x114>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d006      	beq.n	8006334 <UART_SetConfig+0x54>
 8006326:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800632a:	4293      	cmp	r3, r2
 800632c:	d002      	beq.n	8006334 <UART_SetConfig+0x54>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800632e:	f7fe fa9f 	bl	8004870 <HAL_RCC_GetPCLK1Freq>
 8006332:	e001      	b.n	8006338 <UART_SetConfig+0x58>
      pclk = HAL_RCC_GetPCLK2Freq();
 8006334:	f7fe faac 	bl	8004890 <HAL_RCC_GetPCLK2Freq>
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006338:	69e3      	ldr	r3, [r4, #28]
 800633a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800633e:	d02a      	beq.n	8006396 <UART_SetConfig+0xb6>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006340:	2600      	movs	r6, #0
 8006342:	1805      	adds	r5, r0, r0
 8006344:	eb46 0106 	adc.w	r1, r6, r6
 8006348:	182d      	adds	r5, r5, r0
 800634a:	eb46 0101 	adc.w	r1, r6, r1
 800634e:	00cb      	lsls	r3, r1, #3
 8006350:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8006354:	00ea      	lsls	r2, r5, #3
 8006356:	4615      	mov	r5, r2
 8006358:	4619      	mov	r1, r3
 800635a:	6863      	ldr	r3, [r4, #4]
 800635c:	009a      	lsls	r2, r3, #2
 800635e:	0f9b      	lsrs	r3, r3, #30
 8006360:	1828      	adds	r0, r5, r0
 8006362:	eb46 0101 	adc.w	r1, r6, r1
 8006366:	f7fa fc77 	bl	8000c58 <__aeabi_uldivmod>
 800636a:	4d23      	ldr	r5, [pc, #140]	; (80063f8 <UART_SetConfig+0x118>)
 800636c:	fba5 3200 	umull	r3, r2, r5, r0
 8006370:	0951      	lsrs	r1, r2, #5
 8006372:	2364      	movs	r3, #100	; 0x64
 8006374:	fb03 0311 	mls	r3, r3, r1, r0
 8006378:	011b      	lsls	r3, r3, #4
 800637a:	3332      	adds	r3, #50	; 0x32
 800637c:	fba5 2303 	umull	r2, r3, r5, r3
 8006380:	095b      	lsrs	r3, r3, #5
 8006382:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006386:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 800638a:	f003 030f 	and.w	r3, r3, #15
 800638e:	6821      	ldr	r1, [r4, #0]
 8006390:	4413      	add	r3, r2
 8006392:	608b      	str	r3, [r1, #8]
  }
}
 8006394:	bd70      	pop	{r4, r5, r6, pc}
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006396:	2600      	movs	r6, #0
 8006398:	1805      	adds	r5, r0, r0
 800639a:	eb46 0106 	adc.w	r1, r6, r6
 800639e:	182d      	adds	r5, r5, r0
 80063a0:	eb46 0101 	adc.w	r1, r6, r1
 80063a4:	00cb      	lsls	r3, r1, #3
 80063a6:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 80063aa:	00ea      	lsls	r2, r5, #3
 80063ac:	4615      	mov	r5, r2
 80063ae:	4619      	mov	r1, r3
 80063b0:	6862      	ldr	r2, [r4, #4]
 80063b2:	4633      	mov	r3, r6
 80063b4:	1892      	adds	r2, r2, r2
 80063b6:	eb46 0303 	adc.w	r3, r6, r3
 80063ba:	1828      	adds	r0, r5, r0
 80063bc:	eb46 0101 	adc.w	r1, r6, r1
 80063c0:	f7fa fc4a 	bl	8000c58 <__aeabi_uldivmod>
 80063c4:	4d0c      	ldr	r5, [pc, #48]	; (80063f8 <UART_SetConfig+0x118>)
 80063c6:	fba5 3200 	umull	r3, r2, r5, r0
 80063ca:	0951      	lsrs	r1, r2, #5
 80063cc:	2364      	movs	r3, #100	; 0x64
 80063ce:	fb03 0311 	mls	r3, r3, r1, r0
 80063d2:	00db      	lsls	r3, r3, #3
 80063d4:	3332      	adds	r3, #50	; 0x32
 80063d6:	fba5 2303 	umull	r2, r3, r5, r3
 80063da:	095b      	lsrs	r3, r3, #5
 80063dc:	005a      	lsls	r2, r3, #1
 80063de:	f402 72f8 	and.w	r2, r2, #496	; 0x1f0
 80063e2:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 80063e6:	f003 0307 	and.w	r3, r3, #7
 80063ea:	6821      	ldr	r1, [r4, #0]
 80063ec:	4413      	add	r3, r2
 80063ee:	608b      	str	r3, [r1, #8]
 80063f0:	e7d0      	b.n	8006394 <UART_SetConfig+0xb4>
 80063f2:	bf00      	nop
 80063f4:	40011000 	.word	0x40011000
 80063f8:	51eb851f 	.word	0x51eb851f

080063fc <HAL_UART_Init>:
  if (huart == NULL)
 80063fc:	b358      	cbz	r0, 8006456 <HAL_UART_Init+0x5a>
{
 80063fe:	b510      	push	{r4, lr}
 8006400:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_RESET)
 8006402:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8006406:	b30b      	cbz	r3, 800644c <HAL_UART_Init+0x50>
  huart->gState = HAL_UART_STATE_BUSY;
 8006408:	2324      	movs	r3, #36	; 0x24
 800640a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UART_DISABLE(huart);
 800640e:	6822      	ldr	r2, [r4, #0]
 8006410:	68d3      	ldr	r3, [r2, #12]
 8006412:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006416:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8006418:	4620      	mov	r0, r4
 800641a:	f7ff ff61 	bl	80062e0 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800641e:	6822      	ldr	r2, [r4, #0]
 8006420:	6913      	ldr	r3, [r2, #16]
 8006422:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006426:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006428:	6822      	ldr	r2, [r4, #0]
 800642a:	6953      	ldr	r3, [r2, #20]
 800642c:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8006430:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8006432:	6822      	ldr	r2, [r4, #0]
 8006434:	68d3      	ldr	r3, [r2, #12]
 8006436:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800643a:	60d3      	str	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800643c:	2000      	movs	r0, #0
 800643e:	6420      	str	r0, [r4, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006440:	2320      	movs	r3, #32
 8006442:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006446:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
}
 800644a:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 800644c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    HAL_UART_MspInit(huart);
 8006450:	f005 fb5c 	bl	800bb0c <HAL_UART_MspInit>
 8006454:	e7d8      	b.n	8006408 <HAL_UART_Init+0xc>
    return HAL_ERROR;
 8006456:	2001      	movs	r0, #1
}
 8006458:	4770      	bx	lr
	...

0800645c <SDMMC_GetCmdError>:
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800645c:	4b0b      	ldr	r3, [pc, #44]	; (800648c <SDMMC_GetCmdError+0x30>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	4a0b      	ldr	r2, [pc, #44]	; (8006490 <SDMMC_GetCmdError+0x34>)
 8006462:	fba2 2303 	umull	r2, r3, r2, r3
 8006466:	0a5a      	lsrs	r2, r3, #9
 8006468:	f241 3388 	movw	r3, #5000	; 0x1388
 800646c:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 8006470:	461a      	mov	r2, r3
 8006472:	3b01      	subs	r3, #1
 8006474:	b13a      	cbz	r2, 8006486 <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8006476:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8006478:	f012 0f80 	tst.w	r2, #128	; 0x80
 800647c:	d0f8      	beq.n	8006470 <SDMMC_GetCmdError+0x14>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800647e:	23c5      	movs	r3, #197	; 0xc5
 8006480:	6383      	str	r3, [r0, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8006482:	2000      	movs	r0, #0
 8006484:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006486:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800648a:	4770      	bx	lr
 800648c:	20000118 	.word	0x20000118
 8006490:	10624dd3 	.word	0x10624dd3

08006494 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8006494:	4601      	mov	r1, r0
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8006496:	4b14      	ldr	r3, [pc, #80]	; (80064e8 <SDMMC_GetCmdResp2+0x54>)
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	4a14      	ldr	r2, [pc, #80]	; (80064ec <SDMMC_GetCmdResp2+0x58>)
 800649c:	fba2 2303 	umull	r2, r3, r2, r3
 80064a0:	0a5a      	lsrs	r2, r3, #9
 80064a2:	f241 3388 	movw	r3, #5000	; 0x1388
 80064a6:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 80064aa:	461a      	mov	r2, r3
 80064ac:	3b01      	subs	r3, #1
 80064ae:	b1ba      	cbz	r2, 80064e0 <SDMMC_GetCmdResp2+0x4c>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 80064b0:	6b4a      	ldr	r2, [r1, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80064b2:	f012 0f45 	tst.w	r2, #69	; 0x45
 80064b6:	d0f8      	beq.n	80064aa <SDMMC_GetCmdResp2+0x16>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80064b8:	f412 6f00 	tst.w	r2, #2048	; 0x800
 80064bc:	d1f5      	bne.n	80064aa <SDMMC_GetCmdResp2+0x16>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80064be:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 80064c0:	f013 0f04 	tst.w	r3, #4
 80064c4:	d106      	bne.n	80064d4 <SDMMC_GetCmdResp2+0x40>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80064c6:	6b48      	ldr	r0, [r1, #52]	; 0x34
 80064c8:	f010 0001 	ands.w	r0, r0, #1
 80064cc:	d105      	bne.n	80064da <SDMMC_GetCmdResp2+0x46>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80064ce:	23c5      	movs	r3, #197	; 0xc5
 80064d0:	638b      	str	r3, [r1, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 80064d2:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80064d4:	2004      	movs	r0, #4
 80064d6:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80064d8:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80064da:	2001      	movs	r0, #1
 80064dc:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80064de:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 80064e0:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 80064e4:	4770      	bx	lr
 80064e6:	bf00      	nop
 80064e8:	20000118 	.word	0x20000118
 80064ec:	10624dd3 	.word	0x10624dd3

080064f0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 80064f0:	4601      	mov	r1, r0
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80064f2:	4b10      	ldr	r3, [pc, #64]	; (8006534 <SDMMC_GetCmdResp3+0x44>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a10      	ldr	r2, [pc, #64]	; (8006538 <SDMMC_GetCmdResp3+0x48>)
 80064f8:	fba2 2303 	umull	r2, r3, r2, r3
 80064fc:	0a5a      	lsrs	r2, r3, #9
 80064fe:	f241 3388 	movw	r3, #5000	; 0x1388
 8006502:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 8006506:	461a      	mov	r2, r3
 8006508:	3b01      	subs	r3, #1
 800650a:	b182      	cbz	r2, 800652e <SDMMC_GetCmdResp3+0x3e>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 800650c:	6b4a      	ldr	r2, [r1, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800650e:	f012 0f45 	tst.w	r2, #69	; 0x45
 8006512:	d0f8      	beq.n	8006506 <SDMMC_GetCmdResp3+0x16>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006514:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8006518:	d1f5      	bne.n	8006506 <SDMMC_GetCmdResp3+0x16>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800651a:	6b48      	ldr	r0, [r1, #52]	; 0x34
 800651c:	f010 0004 	ands.w	r0, r0, #4
 8006520:	d102      	bne.n	8006528 <SDMMC_GetCmdResp3+0x38>
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006522:	23c5      	movs	r3, #197	; 0xc5
 8006524:	638b      	str	r3, [r1, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006526:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006528:	2004      	movs	r0, #4
 800652a:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800652c:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 800652e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8006532:	4770      	bx	lr
 8006534:	20000118 	.word	0x20000118
 8006538:	10624dd3 	.word	0x10624dd3

0800653c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800653c:	4601      	mov	r1, r0
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800653e:	4b16      	ldr	r3, [pc, #88]	; (8006598 <SDMMC_GetCmdResp7+0x5c>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	4a16      	ldr	r2, [pc, #88]	; (800659c <SDMMC_GetCmdResp7+0x60>)
 8006544:	fba2 2303 	umull	r2, r3, r2, r3
 8006548:	0a5a      	lsrs	r2, r3, #9
 800654a:	f241 3388 	movw	r3, #5000	; 0x1388
 800654e:	fb03 f302 	mul.w	r3, r3, r2
  
  do
  {
    if (count-- == 0U)
 8006552:	461a      	mov	r2, r3
 8006554:	3b01      	subs	r3, #1
 8006556:	b1e2      	cbz	r2, 8006592 <SDMMC_GetCmdResp7+0x56>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    sta_reg = SDIOx->STA;
 8006558:	6b4a      	ldr	r2, [r1, #52]	; 0x34
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800655a:	f012 0f45 	tst.w	r2, #69	; 0x45
 800655e:	d0f8      	beq.n	8006552 <SDMMC_GetCmdResp7+0x16>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006560:	f412 6f00 	tst.w	r2, #2048	; 0x800
 8006564:	d1f5      	bne.n	8006552 <SDMMC_GetCmdResp7+0x16>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8006566:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8006568:	f013 0f04 	tst.w	r3, #4
 800656c:	d10b      	bne.n	8006586 <SDMMC_GetCmdResp7+0x4a>
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800656e:	6b4b      	ldr	r3, [r1, #52]	; 0x34
 8006570:	f013 0301 	ands.w	r3, r3, #1
 8006574:	d10a      	bne.n	800658c <SDMMC_GetCmdResp7+0x50>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 8006576:	6b48      	ldr	r0, [r1, #52]	; 0x34
 8006578:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 800657c:	d00b      	beq.n	8006596 <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800657e:	2240      	movs	r2, #64	; 0x40
 8006580:	638a      	str	r2, [r1, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8006582:	4618      	mov	r0, r3
 8006584:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006586:	2004      	movs	r0, #4
 8006588:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800658a:	4770      	bx	lr
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800658c:	2001      	movs	r0, #1
 800658e:	6388      	str	r0, [r1, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006590:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8006592:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  
}
 8006596:	4770      	bx	lr
 8006598:	20000118 	.word	0x20000118
 800659c:	10624dd3 	.word	0x10624dd3

080065a0 <SDIO_Init>:
{
 80065a0:	b084      	sub	sp, #16
 80065a2:	b410      	push	{r4}
 80065a4:	ac02      	add	r4, sp, #8
 80065a6:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  tmpreg |= (Init.ClockEdge           |\
 80065aa:	460b      	mov	r3, r1
 80065ac:	9a03      	ldr	r2, [sp, #12]
 80065ae:	4313      	orrs	r3, r2
             Init.ClockPowerSave      |\
 80065b0:	9a04      	ldr	r2, [sp, #16]
             Init.ClockBypass         |\
 80065b2:	4313      	orrs	r3, r2
             Init.BusWide             |\
 80065b4:	9a05      	ldr	r2, [sp, #20]
             Init.ClockPowerSave      |\
 80065b6:	4313      	orrs	r3, r2
             Init.HardwareFlowControl |\
 80065b8:	9a06      	ldr	r2, [sp, #24]
             Init.BusWide             |\
 80065ba:	4313      	orrs	r3, r2
             Init.ClockDiv
 80065bc:	9a07      	ldr	r2, [sp, #28]
             Init.HardwareFlowControl |\
 80065be:	4313      	orrs	r3, r2
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80065c0:	6842      	ldr	r2, [r0, #4]
 80065c2:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 80065c6:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 80065ca:	4313      	orrs	r3, r2
 80065cc:	6043      	str	r3, [r0, #4]
}
 80065ce:	2000      	movs	r0, #0
 80065d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065d4:	b004      	add	sp, #16
 80065d6:	4770      	bx	lr

080065d8 <SDIO_ReadFIFO>:
  return (SDIOx->FIFO);
 80065d8:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
}
 80065dc:	4770      	bx	lr

080065de <SDIO_WriteFIFO>:
  SDIOx->FIFO = *pWriteData;
 80065de:	680b      	ldr	r3, [r1, #0]
 80065e0:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 80065e4:	2000      	movs	r0, #0
 80065e6:	4770      	bx	lr

080065e8 <SDIO_PowerState_ON>:
{  
 80065e8:	b508      	push	{r3, lr}
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 80065ea:	2303      	movs	r3, #3
 80065ec:	6003      	str	r3, [r0, #0]
  HAL_Delay(2);
 80065ee:	2002      	movs	r0, #2
 80065f0:	f7fa fde6 	bl	80011c0 <HAL_Delay>
}
 80065f4:	2000      	movs	r0, #0
 80065f6:	bd08      	pop	{r3, pc}

080065f8 <SDIO_GetPowerState>:
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 80065f8:	6800      	ldr	r0, [r0, #0]
}
 80065fa:	f000 0003 	and.w	r0, r0, #3
 80065fe:	4770      	bx	lr

08006600 <SDIO_SendCommand>:
  SDIOx->ARG = Command->Argument;
 8006600:	680b      	ldr	r3, [r1, #0]
 8006602:	6083      	str	r3, [r0, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006604:	684b      	ldr	r3, [r1, #4]
                       Command->Response         |\
 8006606:	688a      	ldr	r2, [r1, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8006608:	4313      	orrs	r3, r2
                       Command->WaitForInterrupt |\
 800660a:	68ca      	ldr	r2, [r1, #12]
                       Command->Response         |\
 800660c:	4313      	orrs	r3, r2
                       Command->CPSM);
 800660e:	690a      	ldr	r2, [r1, #16]
                       Command->WaitForInterrupt |\
 8006610:	4313      	orrs	r3, r2
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8006612:	68c2      	ldr	r2, [r0, #12]
 8006614:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8006618:	f022 020f 	bic.w	r2, r2, #15
 800661c:	4313      	orrs	r3, r2
 800661e:	60c3      	str	r3, [r0, #12]
}
 8006620:	2000      	movs	r0, #0
 8006622:	4770      	bx	lr

08006624 <SDIO_GetCommandResponse>:
  return (uint8_t)(SDIOx->RESPCMD);
 8006624:	6900      	ldr	r0, [r0, #16]
}
 8006626:	b2c0      	uxtb	r0, r0
 8006628:	4770      	bx	lr

0800662a <SDIO_GetResponse>:
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800662a:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 800662c:	5840      	ldr	r0, [r0, r1]
}  
 800662e:	4770      	bx	lr

08006630 <SDMMC_GetCmdResp1>:
{
 8006630:	b538      	push	{r3, r4, r5, lr}
 8006632:	4604      	mov	r4, r0
 8006634:	460d      	mov	r5, r1
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8006636:	4b50      	ldr	r3, [pc, #320]	; (8006778 <SDMMC_GetCmdResp1+0x148>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4950      	ldr	r1, [pc, #320]	; (800677c <SDMMC_GetCmdResp1+0x14c>)
 800663c:	fba1 1303 	umull	r1, r3, r1, r3
 8006640:	0a5b      	lsrs	r3, r3, #9
 8006642:	fb02 f203 	mul.w	r2, r2, r3
    if (count-- == 0U)
 8006646:	4613      	mov	r3, r2
 8006648:	3a01      	subs	r2, #1
 800664a:	2b00      	cmp	r3, #0
 800664c:	d05d      	beq.n	800670a <SDMMC_GetCmdResp1+0xda>
    sta_reg = SDIOx->STA;
 800664e:	6b63      	ldr	r3, [r4, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8006650:	f013 0f45 	tst.w	r3, #69	; 0x45
 8006654:	d0f7      	beq.n	8006646 <SDMMC_GetCmdResp1+0x16>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8006656:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800665a:	d1f4      	bne.n	8006646 <SDMMC_GetCmdResp1+0x16>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800665c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800665e:	f013 0f04 	tst.w	r3, #4
 8006662:	d106      	bne.n	8006672 <SDMMC_GetCmdResp1+0x42>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8006664:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006666:	f013 0f01 	tst.w	r3, #1
 800666a:	d005      	beq.n	8006678 <SDMMC_GetCmdResp1+0x48>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800666c:	2001      	movs	r0, #1
 800666e:	63a0      	str	r0, [r4, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006670:	e04d      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8006672:	2004      	movs	r0, #4
 8006674:	63a0      	str	r0, [r4, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8006676:	e04a      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8006678:	23c5      	movs	r3, #197	; 0xc5
 800667a:	63a3      	str	r3, [r4, #56]	; 0x38
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800667c:	4620      	mov	r0, r4
 800667e:	f7ff ffd1 	bl	8006624 <SDIO_GetCommandResponse>
 8006682:	42a8      	cmp	r0, r5
 8006684:	d001      	beq.n	800668a <SDMMC_GetCmdResp1+0x5a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8006686:	2001      	movs	r0, #1
 8006688:	e041      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800668a:	2100      	movs	r1, #0
 800668c:	4620      	mov	r0, r4
 800668e:	f7ff ffcc 	bl	800662a <SDIO_GetResponse>
 8006692:	4603      	mov	r3, r0
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8006694:	483a      	ldr	r0, [pc, #232]	; (8006780 <SDMMC_GetCmdResp1+0x150>)
 8006696:	4018      	ands	r0, r3
 8006698:	b3c8      	cbz	r0, 800670e <SDMMC_GetCmdResp1+0xde>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800669a:	2b00      	cmp	r3, #0
 800669c:	db38      	blt.n	8006710 <SDMMC_GetCmdResp1+0xe0>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800669e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80066a2:	d138      	bne.n	8006716 <SDMMC_GetCmdResp1+0xe6>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80066a4:	f013 5f00 	tst.w	r3, #536870912	; 0x20000000
 80066a8:	d137      	bne.n	800671a <SDMMC_GetCmdResp1+0xea>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80066aa:	f013 5f80 	tst.w	r3, #268435456	; 0x10000000
 80066ae:	d136      	bne.n	800671e <SDMMC_GetCmdResp1+0xee>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80066b0:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
 80066b4:	d136      	bne.n	8006724 <SDMMC_GetCmdResp1+0xf4>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80066b6:	f013 6f80 	tst.w	r3, #67108864	; 0x4000000
 80066ba:	d136      	bne.n	800672a <SDMMC_GetCmdResp1+0xfa>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80066bc:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
 80066c0:	d136      	bne.n	8006730 <SDMMC_GetCmdResp1+0x100>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80066c2:	f413 0f00 	tst.w	r3, #8388608	; 0x800000
 80066c6:	d136      	bne.n	8006736 <SDMMC_GetCmdResp1+0x106>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80066c8:	f413 0f80 	tst.w	r3, #4194304	; 0x400000
 80066cc:	d136      	bne.n	800673c <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 80066ce:	f413 1f00 	tst.w	r3, #2097152	; 0x200000
 80066d2:	d136      	bne.n	8006742 <SDMMC_GetCmdResp1+0x112>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 80066d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80066d8:	d136      	bne.n	8006748 <SDMMC_GetCmdResp1+0x118>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 80066da:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80066de:	d136      	bne.n	800674e <SDMMC_GetCmdResp1+0x11e>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 80066e0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 80066e4:	d136      	bne.n	8006754 <SDMMC_GetCmdResp1+0x124>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80066e6:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 80066ea:	d136      	bne.n	800675a <SDMMC_GetCmdResp1+0x12a>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80066ec:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80066f0:	d136      	bne.n	8006760 <SDMMC_GetCmdResp1+0x130>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80066f2:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80066f6:	d136      	bne.n	8006766 <SDMMC_GetCmdResp1+0x136>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80066f8:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80066fc:	d136      	bne.n	800676c <SDMMC_GetCmdResp1+0x13c>
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80066fe:	f013 0f08 	tst.w	r3, #8
 8006702:	d036      	beq.n	8006772 <SDMMC_GetCmdResp1+0x142>
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8006704:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8006708:	e001      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
      return SDMMC_ERROR_TIMEOUT;
 800670a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800670e:	bd38      	pop	{r3, r4, r5, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8006710:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 8006714:	e7fb      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8006716:	2040      	movs	r0, #64	; 0x40
 8006718:	e7f9      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800671a:	2080      	movs	r0, #128	; 0x80
 800671c:	e7f7      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800671e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006722:	e7f4      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8006724:	f44f 7000 	mov.w	r0, #512	; 0x200
 8006728:	e7f1      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800672a:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800672e:	e7ee      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8006730:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006734:	e7eb      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_COM_CRC_FAILED;
 8006736:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800673a:	e7e8      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ILLEGAL_CMD;
 800673c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006740:	e7e5      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8006742:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006746:	e7e2      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CC_ERR;
 8006748:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800674c:	e7df      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800674e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8006752:	e7dc      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8006754:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8006758:	e7d9      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800675a:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 800675e:	e7d6      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8006760:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006764:	e7d3      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8006766:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800676a:	e7d0      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_ERASE_RESET;
 800676c:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8006770:	e7cd      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006772:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8006776:	e7ca      	b.n	800670e <SDMMC_GetCmdResp1+0xde>
 8006778:	20000118 	.word	0x20000118
 800677c:	10624dd3 	.word	0x10624dd3
 8006780:	fdffe008 	.word	0xfdffe008

08006784 <SDMMC_GetCmdResp6>:
{
 8006784:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006786:	4605      	mov	r5, r0
 8006788:	460e      	mov	r6, r1
 800678a:	4617      	mov	r7, r2
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800678c:	4b23      	ldr	r3, [pc, #140]	; (800681c <SDMMC_GetCmdResp6+0x98>)
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	4823      	ldr	r0, [pc, #140]	; (8006820 <SDMMC_GetCmdResp6+0x9c>)
 8006792:	fba0 2303 	umull	r2, r3, r0, r3
 8006796:	0a58      	lsrs	r0, r3, #9
 8006798:	f241 3388 	movw	r3, #5000	; 0x1388
 800679c:	fb03 f300 	mul.w	r3, r3, r0
    if (count-- == 0U)
 80067a0:	461c      	mov	r4, r3
 80067a2:	3b01      	subs	r3, #1
 80067a4:	b38c      	cbz	r4, 800680a <SDMMC_GetCmdResp6+0x86>
    sta_reg = SDIOx->STA;
 80067a6:	6b6c      	ldr	r4, [r5, #52]	; 0x34
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80067a8:	f014 0f45 	tst.w	r4, #69	; 0x45
 80067ac:	d0f8      	beq.n	80067a0 <SDMMC_GetCmdResp6+0x1c>
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80067ae:	f414 6f00 	tst.w	r4, #2048	; 0x800
 80067b2:	d1f5      	bne.n	80067a0 <SDMMC_GetCmdResp6+0x1c>
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80067b4:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80067b6:	f013 0f04 	tst.w	r3, #4
 80067ba:	d106      	bne.n	80067ca <SDMMC_GetCmdResp6+0x46>
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 80067bc:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80067be:	f013 0f01 	tst.w	r3, #1
 80067c2:	d005      	beq.n	80067d0 <SDMMC_GetCmdResp6+0x4c>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 80067c4:	2001      	movs	r0, #1
 80067c6:	63a8      	str	r0, [r5, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80067c8:	e021      	b.n	800680e <SDMMC_GetCmdResp6+0x8a>
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80067ca:	2004      	movs	r0, #4
 80067cc:	63a8      	str	r0, [r5, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80067ce:	e01e      	b.n	800680e <SDMMC_GetCmdResp6+0x8a>
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 80067d0:	4628      	mov	r0, r5
 80067d2:	f7ff ff27 	bl	8006624 <SDIO_GetCommandResponse>
 80067d6:	42b0      	cmp	r0, r6
 80067d8:	d001      	beq.n	80067de <SDMMC_GetCmdResp6+0x5a>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 80067da:	2001      	movs	r0, #1
 80067dc:	e017      	b.n	800680e <SDMMC_GetCmdResp6+0x8a>
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80067de:	23c5      	movs	r3, #197	; 0xc5
 80067e0:	63ab      	str	r3, [r5, #56]	; 0x38
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 80067e2:	2100      	movs	r1, #0
 80067e4:	4628      	mov	r0, r5
 80067e6:	f7ff ff20 	bl	800662a <SDIO_GetResponse>
 80067ea:	4603      	mov	r3, r0
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 80067ec:	f410 4060 	ands.w	r0, r0, #57344	; 0xe000
 80067f0:	d008      	beq.n	8006804 <SDMMC_GetCmdResp6+0x80>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80067f2:	f413 4f80 	tst.w	r3, #16384	; 0x4000
 80067f6:	d10b      	bne.n	8006810 <SDMMC_GetCmdResp6+0x8c>
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80067f8:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 80067fc:	d00b      	beq.n	8006816 <SDMMC_GetCmdResp6+0x92>
    return SDMMC_ERROR_COM_CRC_FAILED;
 80067fe:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006802:	e004      	b.n	800680e <SDMMC_GetCmdResp6+0x8a>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8006804:	0c1b      	lsrs	r3, r3, #16
 8006806:	803b      	strh	r3, [r7, #0]
    return SDMMC_ERROR_NONE;
 8006808:	e001      	b.n	800680e <SDMMC_GetCmdResp6+0x8a>
      return SDMMC_ERROR_TIMEOUT;
 800680a:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 800680e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 8006810:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8006814:	e7fb      	b.n	800680e <SDMMC_GetCmdResp6+0x8a>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8006816:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800681a:	e7f8      	b.n	800680e <SDMMC_GetCmdResp6+0x8a>
 800681c:	20000118 	.word	0x20000118
 8006820:	10624dd3 	.word	0x10624dd3

08006824 <SDIO_ConfigData>:
  SDIOx->DTIMER = Data->DataTimeOut;
 8006824:	680b      	ldr	r3, [r1, #0]
 8006826:	6243      	str	r3, [r0, #36]	; 0x24
  SDIOx->DLEN = Data->DataLength;
 8006828:	684b      	ldr	r3, [r1, #4]
 800682a:	6283      	str	r3, [r0, #40]	; 0x28
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800682c:	688b      	ldr	r3, [r1, #8]
                       Data->TransferDir   |\
 800682e:	68ca      	ldr	r2, [r1, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8006830:	4313      	orrs	r3, r2
                       Data->TransferMode  |\
 8006832:	690a      	ldr	r2, [r1, #16]
                       Data->TransferDir   |\
 8006834:	4313      	orrs	r3, r2
                       Data->DPSM);
 8006836:	694a      	ldr	r2, [r1, #20]
                       Data->TransferMode  |\
 8006838:	4313      	orrs	r3, r2
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800683a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 800683c:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
 8006840:	4313      	orrs	r3, r2
 8006842:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8006844:	2000      	movs	r0, #0
 8006846:	4770      	bx	lr

08006848 <SDMMC_CmdBlockLength>:
{
 8006848:	b530      	push	{r4, r5, lr}
 800684a:	b087      	sub	sp, #28
 800684c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800684e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8006850:	2510      	movs	r5, #16
 8006852:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006854:	2340      	movs	r3, #64	; 0x40
 8006856:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006858:	2300      	movs	r3, #0
 800685a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800685c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006860:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006862:	a901      	add	r1, sp, #4
 8006864:	f7ff fecc 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8006868:	f241 3288 	movw	r2, #5000	; 0x1388
 800686c:	4629      	mov	r1, r5
 800686e:	4620      	mov	r0, r4
 8006870:	f7ff fede 	bl	8006630 <SDMMC_GetCmdResp1>
}
 8006874:	b007      	add	sp, #28
 8006876:	bd30      	pop	{r4, r5, pc}

08006878 <SDMMC_CmdReadSingleBlock>:
{
 8006878:	b530      	push	{r4, r5, lr}
 800687a:	b087      	sub	sp, #28
 800687c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800687e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8006880:	2511      	movs	r5, #17
 8006882:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006884:	2340      	movs	r3, #64	; 0x40
 8006886:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006888:	2300      	movs	r3, #0
 800688a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800688c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006890:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006892:	a901      	add	r1, sp, #4
 8006894:	f7ff feb4 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8006898:	f241 3288 	movw	r2, #5000	; 0x1388
 800689c:	4629      	mov	r1, r5
 800689e:	4620      	mov	r0, r4
 80068a0:	f7ff fec6 	bl	8006630 <SDMMC_GetCmdResp1>
}
 80068a4:	b007      	add	sp, #28
 80068a6:	bd30      	pop	{r4, r5, pc}

080068a8 <SDMMC_CmdReadMultiBlock>:
{
 80068a8:	b530      	push	{r4, r5, lr}
 80068aa:	b087      	sub	sp, #28
 80068ac:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80068ae:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80068b0:	2512      	movs	r5, #18
 80068b2:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80068b4:	2340      	movs	r3, #64	; 0x40
 80068b6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80068b8:	2300      	movs	r3, #0
 80068ba:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80068bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80068c0:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80068c2:	a901      	add	r1, sp, #4
 80068c4:	f7ff fe9c 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80068c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80068cc:	4629      	mov	r1, r5
 80068ce:	4620      	mov	r0, r4
 80068d0:	f7ff feae 	bl	8006630 <SDMMC_GetCmdResp1>
}
 80068d4:	b007      	add	sp, #28
 80068d6:	bd30      	pop	{r4, r5, pc}

080068d8 <SDMMC_CmdWriteSingleBlock>:
{
 80068d8:	b530      	push	{r4, r5, lr}
 80068da:	b087      	sub	sp, #28
 80068dc:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80068de:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 80068e0:	2518      	movs	r5, #24
 80068e2:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80068e4:	2340      	movs	r3, #64	; 0x40
 80068e6:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80068e8:	2300      	movs	r3, #0
 80068ea:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80068ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80068f0:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80068f2:	a901      	add	r1, sp, #4
 80068f4:	f7ff fe84 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80068f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80068fc:	4629      	mov	r1, r5
 80068fe:	4620      	mov	r0, r4
 8006900:	f7ff fe96 	bl	8006630 <SDMMC_GetCmdResp1>
}
 8006904:	b007      	add	sp, #28
 8006906:	bd30      	pop	{r4, r5, pc}

08006908 <SDMMC_CmdWriteMultiBlock>:
{
 8006908:	b530      	push	{r4, r5, lr}
 800690a:	b087      	sub	sp, #28
 800690c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800690e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8006910:	2519      	movs	r5, #25
 8006912:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006914:	2340      	movs	r3, #64	; 0x40
 8006916:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006918:	2300      	movs	r3, #0
 800691a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800691c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006920:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006922:	a901      	add	r1, sp, #4
 8006924:	f7ff fe6c 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8006928:	f241 3288 	movw	r2, #5000	; 0x1388
 800692c:	4629      	mov	r1, r5
 800692e:	4620      	mov	r0, r4
 8006930:	f7ff fe7e 	bl	8006630 <SDMMC_GetCmdResp1>
}
 8006934:	b007      	add	sp, #28
 8006936:	bd30      	pop	{r4, r5, pc}

08006938 <SDMMC_CmdStopTransfer>:
{
 8006938:	b530      	push	{r4, r5, lr}
 800693a:	b087      	sub	sp, #28
 800693c:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 800693e:	2300      	movs	r3, #0
 8006940:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8006942:	250c      	movs	r5, #12
 8006944:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006946:	2240      	movs	r2, #64	; 0x40
 8006948:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800694a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800694c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006950:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006952:	a901      	add	r1, sp, #4
 8006954:	f7ff fe54 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 8006958:	4a03      	ldr	r2, [pc, #12]	; (8006968 <SDMMC_CmdStopTransfer+0x30>)
 800695a:	4629      	mov	r1, r5
 800695c:	4620      	mov	r0, r4
 800695e:	f7ff fe67 	bl	8006630 <SDMMC_GetCmdResp1>
}
 8006962:	b007      	add	sp, #28
 8006964:	bd30      	pop	{r4, r5, pc}
 8006966:	bf00      	nop
 8006968:	05f5e100 	.word	0x05f5e100

0800696c <SDMMC_CmdSelDesel>:
{
 800696c:	b530      	push	{r4, r5, lr}
 800696e:	b087      	sub	sp, #28
 8006970:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8006972:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8006974:	2507      	movs	r5, #7
 8006976:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006978:	2340      	movs	r3, #64	; 0x40
 800697a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800697c:	2300      	movs	r3, #0
 800697e:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006980:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006984:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006986:	a901      	add	r1, sp, #4
 8006988:	f7ff fe3a 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800698c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006990:	4629      	mov	r1, r5
 8006992:	4620      	mov	r0, r4
 8006994:	f7ff fe4c 	bl	8006630 <SDMMC_GetCmdResp1>
}
 8006998:	b007      	add	sp, #28
 800699a:	bd30      	pop	{r4, r5, pc}

0800699c <SDMMC_CmdGoIdleState>:
{
 800699c:	b510      	push	{r4, lr}
 800699e:	b086      	sub	sp, #24
 80069a0:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 80069a2:	2300      	movs	r3, #0
 80069a4:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 80069a6:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 80069a8:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80069aa:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80069ac:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069b0:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80069b2:	a901      	add	r1, sp, #4
 80069b4:	f7ff fe24 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdError(SDIOx);
 80069b8:	4620      	mov	r0, r4
 80069ba:	f7ff fd4f 	bl	800645c <SDMMC_GetCmdError>
}
 80069be:	b006      	add	sp, #24
 80069c0:	bd10      	pop	{r4, pc}

080069c2 <SDMMC_CmdOperCond>:
{
 80069c2:	b510      	push	{r4, lr}
 80069c4:	b086      	sub	sp, #24
 80069c6:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80069c8:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 80069cc:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80069ce:	2308      	movs	r3, #8
 80069d0:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80069d2:	2340      	movs	r3, #64	; 0x40
 80069d4:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80069d6:	2300      	movs	r3, #0
 80069d8:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80069da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80069de:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80069e0:	a901      	add	r1, sp, #4
 80069e2:	f7ff fe0d 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80069e6:	4620      	mov	r0, r4
 80069e8:	f7ff fda8 	bl	800653c <SDMMC_GetCmdResp7>
}
 80069ec:	b006      	add	sp, #24
 80069ee:	bd10      	pop	{r4, pc}

080069f0 <SDMMC_CmdAppCommand>:
{
 80069f0:	b530      	push	{r4, r5, lr}
 80069f2:	b087      	sub	sp, #28
 80069f4:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80069f6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80069f8:	2537      	movs	r5, #55	; 0x37
 80069fa:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80069fc:	2340      	movs	r3, #64	; 0x40
 80069fe:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a00:	2300      	movs	r3, #0
 8006a02:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a04:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a08:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a0a:	a901      	add	r1, sp, #4
 8006a0c:	f7ff fdf8 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8006a10:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a14:	4629      	mov	r1, r5
 8006a16:	4620      	mov	r0, r4
 8006a18:	f7ff fe0a 	bl	8006630 <SDMMC_GetCmdResp1>
}
 8006a1c:	b007      	add	sp, #28
 8006a1e:	bd30      	pop	{r4, r5, pc}

08006a20 <SDMMC_CmdAppOperCommand>:
{
 8006a20:	b510      	push	{r4, lr}
 8006a22:	b086      	sub	sp, #24
 8006a24:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8006a26:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8006a2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006a2e:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8006a30:	2329      	movs	r3, #41	; 0x29
 8006a32:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a34:	2340      	movs	r3, #64	; 0x40
 8006a36:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a38:	2300      	movs	r3, #0
 8006a3a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a40:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a42:	a901      	add	r1, sp, #4
 8006a44:	f7ff fddc 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f7ff fd51 	bl	80064f0 <SDMMC_GetCmdResp3>
}
 8006a4e:	b006      	add	sp, #24
 8006a50:	bd10      	pop	{r4, pc}

08006a52 <SDMMC_CmdBusWidth>:
{
 8006a52:	b530      	push	{r4, r5, lr}
 8006a54:	b087      	sub	sp, #28
 8006a56:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8006a58:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8006a5a:	2506      	movs	r5, #6
 8006a5c:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a5e:	2340      	movs	r3, #64	; 0x40
 8006a60:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a62:	2300      	movs	r3, #0
 8006a64:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a6a:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a6c:	a901      	add	r1, sp, #4
 8006a6e:	f7ff fdc7 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8006a72:	f241 3288 	movw	r2, #5000	; 0x1388
 8006a76:	4629      	mov	r1, r5
 8006a78:	4620      	mov	r0, r4
 8006a7a:	f7ff fdd9 	bl	8006630 <SDMMC_GetCmdResp1>
}
 8006a7e:	b007      	add	sp, #28
 8006a80:	bd30      	pop	{r4, r5, pc}

08006a82 <SDMMC_CmdSendSCR>:
{
 8006a82:	b530      	push	{r4, r5, lr}
 8006a84:	b087      	sub	sp, #28
 8006a86:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006a88:	2300      	movs	r3, #0
 8006a8a:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8006a8c:	2533      	movs	r5, #51	; 0x33
 8006a8e:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006a90:	2240      	movs	r2, #64	; 0x40
 8006a92:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006a94:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006a96:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006a9a:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006a9c:	a901      	add	r1, sp, #4
 8006a9e:	f7ff fdaf 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8006aa2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006aa6:	4629      	mov	r1, r5
 8006aa8:	4620      	mov	r0, r4
 8006aaa:	f7ff fdc1 	bl	8006630 <SDMMC_GetCmdResp1>
}
 8006aae:	b007      	add	sp, #28
 8006ab0:	bd30      	pop	{r4, r5, pc}

08006ab2 <SDMMC_CmdSendCID>:
{
 8006ab2:	b510      	push	{r4, lr}
 8006ab4:	b086      	sub	sp, #24
 8006ab6:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0U;
 8006ab8:	2300      	movs	r3, #0
 8006aba:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8006abc:	2202      	movs	r2, #2
 8006abe:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006ac0:	22c0      	movs	r2, #192	; 0xc0
 8006ac2:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006ac4:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006aca:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006acc:	a901      	add	r1, sp, #4
 8006ace:	f7ff fd97 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006ad2:	4620      	mov	r0, r4
 8006ad4:	f7ff fcde 	bl	8006494 <SDMMC_GetCmdResp2>
}
 8006ad8:	b006      	add	sp, #24
 8006ada:	bd10      	pop	{r4, pc}

08006adc <SDMMC_CmdSendCSD>:
{
 8006adc:	b510      	push	{r4, lr}
 8006ade:	b086      	sub	sp, #24
 8006ae0:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006ae2:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8006ae4:	2309      	movs	r3, #9
 8006ae6:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8006ae8:	23c0      	movs	r3, #192	; 0xc0
 8006aea:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006aec:	2300      	movs	r3, #0
 8006aee:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006af0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006af4:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006af6:	a901      	add	r1, sp, #4
 8006af8:	f7ff fd82 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8006afc:	4620      	mov	r0, r4
 8006afe:	f7ff fcc9 	bl	8006494 <SDMMC_GetCmdResp2>
}
 8006b02:	b006      	add	sp, #24
 8006b04:	bd10      	pop	{r4, pc}

08006b06 <SDMMC_CmdSetRelAdd>:
{
 8006b06:	b570      	push	{r4, r5, r6, lr}
 8006b08:	b086      	sub	sp, #24
 8006b0a:	4604      	mov	r4, r0
 8006b0c:	460d      	mov	r5, r1
  sdmmc_cmdinit.Argument         = 0U;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8006b12:	2603      	movs	r6, #3
 8006b14:	9602      	str	r6, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b16:	2240      	movs	r2, #64	; 0x40
 8006b18:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b1a:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b20:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b22:	a901      	add	r1, sp, #4
 8006b24:	f7ff fd6c 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8006b28:	462a      	mov	r2, r5
 8006b2a:	4631      	mov	r1, r6
 8006b2c:	4620      	mov	r0, r4
 8006b2e:	f7ff fe29 	bl	8006784 <SDMMC_GetCmdResp6>
}
 8006b32:	b006      	add	sp, #24
 8006b34:	bd70      	pop	{r4, r5, r6, pc}

08006b36 <SDMMC_CmdSendStatus>:
{
 8006b36:	b530      	push	{r4, r5, lr}
 8006b38:	b087      	sub	sp, #28
 8006b3a:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8006b3c:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8006b3e:	250d      	movs	r5, #13
 8006b40:	9502      	str	r5, [sp, #8]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8006b42:	2340      	movs	r3, #64	; 0x40
 8006b44:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8006b46:	2300      	movs	r3, #0
 8006b48:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8006b4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006b4e:	9305      	str	r3, [sp, #20]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8006b50:	a901      	add	r1, sp, #4
 8006b52:	f7ff fd55 	bl	8006600 <SDIO_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8006b56:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b5a:	4629      	mov	r1, r5
 8006b5c:	4620      	mov	r0, r4
 8006b5e:	f7ff fd67 	bl	8006630 <SDMMC_GetCmdResp1>
}
 8006b62:	b007      	add	sp, #28
 8006b64:	bd30      	pop	{r4, r5, pc}
	...

08006b68 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006b68:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	9301      	str	r3, [sp, #4]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 8006b6e:	9b01      	ldr	r3, [sp, #4]
 8006b70:	3301      	adds	r3, #1
 8006b72:	9301      	str	r3, [sp, #4]
 8006b74:	4a0e      	ldr	r2, [pc, #56]	; (8006bb0 <USB_CoreReset+0x48>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d814      	bhi.n	8006ba4 <USB_CoreReset+0x3c>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b7a:	6903      	ldr	r3, [r0, #16]
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	daf6      	bge.n	8006b6e <USB_CoreReset+0x6>

  /* Core Soft Reset */
  count = 0U;
 8006b80:	2300      	movs	r3, #0
 8006b82:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8006b84:	6903      	ldr	r3, [r0, #16]
 8006b86:	f043 0301 	orr.w	r3, r3, #1
 8006b8a:	6103      	str	r3, [r0, #16]

  do
  {
    if (++count > 200000U)
 8006b8c:	9b01      	ldr	r3, [sp, #4]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	9301      	str	r3, [sp, #4]
 8006b92:	4a07      	ldr	r2, [pc, #28]	; (8006bb0 <USB_CoreReset+0x48>)
 8006b94:	4293      	cmp	r3, r2
 8006b96:	d808      	bhi.n	8006baa <USB_CoreReset+0x42>
    {
      return HAL_TIMEOUT;
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8006b98:	6903      	ldr	r3, [r0, #16]
 8006b9a:	f013 0f01 	tst.w	r3, #1
 8006b9e:	d1f5      	bne.n	8006b8c <USB_CoreReset+0x24>

  return HAL_OK;
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	e000      	b.n	8006ba6 <USB_CoreReset+0x3e>
      return HAL_TIMEOUT;
 8006ba4:	2003      	movs	r0, #3
}
 8006ba6:	b002      	add	sp, #8
 8006ba8:	4770      	bx	lr
      return HAL_TIMEOUT;
 8006baa:	2003      	movs	r0, #3
 8006bac:	e7fb      	b.n	8006ba6 <USB_CoreReset+0x3e>
 8006bae:	bf00      	nop
 8006bb0:	00030d40 	.word	0x00030d40

08006bb4 <USB_CoreInit>:
{
 8006bb4:	b084      	sub	sp, #16
 8006bb6:	b510      	push	{r4, lr}
 8006bb8:	4604      	mov	r4, r0
 8006bba:	a803      	add	r0, sp, #12
 8006bbc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006bc0:	9b08      	ldr	r3, [sp, #32]
 8006bc2:	2b01      	cmp	r3, #1
 8006bc4:	d11f      	bne.n	8006c06 <USB_CoreInit+0x52>
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006bc6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006bc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006bcc:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006bce:	68e3      	ldr	r3, [r4, #12]
 8006bd0:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006bd4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006bd8:	60e3      	str	r3, [r4, #12]
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006bda:	68e3      	ldr	r3, [r4, #12]
 8006bdc:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006be0:	60e3      	str	r3, [r4, #12]
    if (cfg.use_external_vbus == 1U)
 8006be2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006be4:	2b01      	cmp	r3, #1
 8006be6:	d009      	beq.n	8006bfc <USB_CoreInit+0x48>
    ret = USB_CoreReset(USBx);
 8006be8:	4620      	mov	r0, r4
 8006bea:	f7ff ffbd 	bl	8006b68 <USB_CoreReset>
  if (cfg.dma_enable == 1U)
 8006bee:	9b06      	ldr	r3, [sp, #24]
 8006bf0:	2b01      	cmp	r3, #1
 8006bf2:	d01b      	beq.n	8006c2c <USB_CoreInit+0x78>
}
 8006bf4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006bf8:	b004      	add	sp, #16
 8006bfa:	4770      	bx	lr
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006bfc:	68e3      	ldr	r3, [r4, #12]
 8006bfe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006c02:	60e3      	str	r3, [r4, #12]
 8006c04:	e7f0      	b.n	8006be8 <USB_CoreInit+0x34>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006c06:	68e3      	ldr	r3, [r4, #12]
 8006c08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006c0c:	60e3      	str	r3, [r4, #12]
    ret = USB_CoreReset(USBx);
 8006c0e:	4620      	mov	r0, r4
 8006c10:	f7ff ffaa 	bl	8006b68 <USB_CoreReset>
    if (cfg.battery_charging_enable == 0U)
 8006c14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c16:	b923      	cbnz	r3, 8006c22 <USB_CoreInit+0x6e>
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006c18:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006c1a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c1e:	63a3      	str	r3, [r4, #56]	; 0x38
 8006c20:	e7e5      	b.n	8006bee <USB_CoreInit+0x3a>
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006c22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006c24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c28:	63a3      	str	r3, [r4, #56]	; 0x38
 8006c2a:	e7e0      	b.n	8006bee <USB_CoreInit+0x3a>
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006c2c:	68a3      	ldr	r3, [r4, #8]
 8006c2e:	f043 0306 	orr.w	r3, r3, #6
 8006c32:	60a3      	str	r3, [r4, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006c34:	68a3      	ldr	r3, [r4, #8]
 8006c36:	f043 0320 	orr.w	r3, r3, #32
 8006c3a:	60a3      	str	r3, [r4, #8]
 8006c3c:	e7da      	b.n	8006bf4 <USB_CoreInit+0x40>
	...

08006c40 <USB_SetTurnaroundTime>:
  if (speed == USBD_FS_SPEED)
 8006c40:	2a02      	cmp	r2, #2
 8006c42:	d00a      	beq.n	8006c5a <USB_SetTurnaroundTime+0x1a>
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006c44:	2109      	movs	r1, #9
  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006c46:	68c2      	ldr	r2, [r0, #12]
 8006c48:	f422 5270 	bic.w	r2, r2, #15360	; 0x3c00
 8006c4c:	60c2      	str	r2, [r0, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006c4e:	68c3      	ldr	r3, [r0, #12]
 8006c50:	ea43 2381 	orr.w	r3, r3, r1, lsl #10
 8006c54:	60c3      	str	r3, [r0, #12]
}
 8006c56:	2000      	movs	r0, #0
 8006c58:	4770      	bx	lr
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006c5a:	4b23      	ldr	r3, [pc, #140]	; (8006ce8 <USB_SetTurnaroundTime+0xa8>)
 8006c5c:	440b      	add	r3, r1
 8006c5e:	4a23      	ldr	r2, [pc, #140]	; (8006cec <USB_SetTurnaroundTime+0xac>)
 8006c60:	4293      	cmp	r3, r2
 8006c62:	d92f      	bls.n	8006cc4 <USB_SetTurnaroundTime+0x84>
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006c64:	4b22      	ldr	r3, [pc, #136]	; (8006cf0 <USB_SetTurnaroundTime+0xb0>)
 8006c66:	440b      	add	r3, r1
 8006c68:	4a22      	ldr	r2, [pc, #136]	; (8006cf4 <USB_SetTurnaroundTime+0xb4>)
 8006c6a:	4293      	cmp	r3, r2
 8006c6c:	d92c      	bls.n	8006cc8 <USB_SetTurnaroundTime+0x88>
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006c6e:	f5a1 0374 	sub.w	r3, r1, #15990784	; 0xf40000
 8006c72:	f5a3 5310 	sub.w	r3, r3, #9216	; 0x2400
 8006c76:	4a20      	ldr	r2, [pc, #128]	; (8006cf8 <USB_SetTurnaroundTime+0xb8>)
 8006c78:	4293      	cmp	r3, r2
 8006c7a:	d927      	bls.n	8006ccc <USB_SetTurnaroundTime+0x8c>
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006c7c:	f1a1 7383 	sub.w	r3, r1, #17170432	; 0x1060000
 8006c80:	f5a3 43e7 	sub.w	r3, r3, #29568	; 0x7380
 8006c84:	4a1d      	ldr	r2, [pc, #116]	; (8006cfc <USB_SetTurnaroundTime+0xbc>)
 8006c86:	4293      	cmp	r3, r2
 8006c88:	d322      	bcc.n	8006cd0 <USB_SetTurnaroundTime+0x90>
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006c8a:	4b1d      	ldr	r3, [pc, #116]	; (8006d00 <USB_SetTurnaroundTime+0xc0>)
 8006c8c:	440b      	add	r3, r1
 8006c8e:	4a1d      	ldr	r2, [pc, #116]	; (8006d04 <USB_SetTurnaroundTime+0xc4>)
 8006c90:	4293      	cmp	r3, r2
 8006c92:	d91f      	bls.n	8006cd4 <USB_SetTurnaroundTime+0x94>
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006c94:	4b1c      	ldr	r3, [pc, #112]	; (8006d08 <USB_SetTurnaroundTime+0xc8>)
 8006c96:	440b      	add	r3, r1
 8006c98:	4a1c      	ldr	r2, [pc, #112]	; (8006d0c <USB_SetTurnaroundTime+0xcc>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d31c      	bcc.n	8006cd8 <USB_SetTurnaroundTime+0x98>
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006c9e:	4b1c      	ldr	r3, [pc, #112]	; (8006d10 <USB_SetTurnaroundTime+0xd0>)
 8006ca0:	440b      	add	r3, r1
 8006ca2:	4a1c      	ldr	r2, [pc, #112]	; (8006d14 <USB_SetTurnaroundTime+0xd4>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d319      	bcc.n	8006cdc <USB_SetTurnaroundTime+0x9c>
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006ca8:	f1a1 73b7 	sub.w	r3, r1, #23986176	; 0x16e0000
 8006cac:	f5a3 5358 	sub.w	r3, r3, #13824	; 0x3600
 8006cb0:	4a19      	ldr	r2, [pc, #100]	; (8006d18 <USB_SetTurnaroundTime+0xd8>)
 8006cb2:	4293      	cmp	r3, r2
 8006cb4:	d314      	bcc.n	8006ce0 <USB_SetTurnaroundTime+0xa0>
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006cb6:	4b19      	ldr	r3, [pc, #100]	; (8006d1c <USB_SetTurnaroundTime+0xdc>)
 8006cb8:	440b      	add	r3, r1
 8006cba:	4a19      	ldr	r2, [pc, #100]	; (8006d20 <USB_SetTurnaroundTime+0xe0>)
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	d211      	bcs.n	8006ce4 <USB_SetTurnaroundTime+0xa4>
      UsbTrd = 0x7U;
 8006cc0:	2107      	movs	r1, #7
 8006cc2:	e7c0      	b.n	8006c46 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xFU;
 8006cc4:	210f      	movs	r1, #15
 8006cc6:	e7be      	b.n	8006c46 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xEU;
 8006cc8:	210e      	movs	r1, #14
 8006cca:	e7bc      	b.n	8006c46 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xDU;
 8006ccc:	210d      	movs	r1, #13
 8006cce:	e7ba      	b.n	8006c46 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xCU;
 8006cd0:	210c      	movs	r1, #12
 8006cd2:	e7b8      	b.n	8006c46 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xBU;
 8006cd4:	210b      	movs	r1, #11
 8006cd6:	e7b6      	b.n	8006c46 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0xAU;
 8006cd8:	210a      	movs	r1, #10
 8006cda:	e7b4      	b.n	8006c46 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x9U;
 8006cdc:	2109      	movs	r1, #9
 8006cde:	e7b2      	b.n	8006c46 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x8U;
 8006ce0:	2108      	movs	r1, #8
 8006ce2:	e7b0      	b.n	8006c46 <USB_SetTurnaroundTime+0x6>
      UsbTrd = 0x6U;
 8006ce4:	2106      	movs	r1, #6
 8006ce6:	e7ae      	b.n	8006c46 <USB_SetTurnaroundTime+0x6>
 8006ce8:	ff275340 	.word	0xff275340
 8006cec:	000c34ff 	.word	0x000c34ff
 8006cf0:	ff1b1e40 	.word	0xff1b1e40
 8006cf4:	000f423f 	.word	0x000f423f
 8006cf8:	00124f7f 	.word	0x00124f7f
 8006cfc:	0013d620 	.word	0x0013d620
 8006d00:	fee5b660 	.word	0xfee5b660
 8006d04:	0016e35f 	.word	0x0016e35f
 8006d08:	feced300 	.word	0xfeced300
 8006d0c:	001b7740 	.word	0x001b7740
 8006d10:	feb35bc0 	.word	0xfeb35bc0
 8006d14:	002191c0 	.word	0x002191c0
 8006d18:	00387520 	.word	0x00387520
 8006d1c:	fe5954e0 	.word	0xfe5954e0
 8006d20:	00419ce0 	.word	0x00419ce0

08006d24 <USB_EnableGlobalInt>:
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006d24:	6883      	ldr	r3, [r0, #8]
 8006d26:	f043 0301 	orr.w	r3, r3, #1
 8006d2a:	6083      	str	r3, [r0, #8]
}
 8006d2c:	2000      	movs	r0, #0
 8006d2e:	4770      	bx	lr

08006d30 <USB_DisableGlobalInt>:
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006d30:	6883      	ldr	r3, [r0, #8]
 8006d32:	f023 0301 	bic.w	r3, r3, #1
 8006d36:	6083      	str	r3, [r0, #8]
}
 8006d38:	2000      	movs	r0, #0
 8006d3a:	4770      	bx	lr

08006d3c <USB_FlushTxFifo>:
{
 8006d3c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8006d3e:	2300      	movs	r3, #0
 8006d40:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006d42:	0189      	lsls	r1, r1, #6
 8006d44:	f041 0120 	orr.w	r1, r1, #32
 8006d48:	6101      	str	r1, [r0, #16]
    if (++count > 200000U)
 8006d4a:	9b01      	ldr	r3, [sp, #4]
 8006d4c:	3301      	adds	r3, #1
 8006d4e:	9301      	str	r3, [sp, #4]
 8006d50:	4a05      	ldr	r2, [pc, #20]	; (8006d68 <USB_FlushTxFifo+0x2c>)
 8006d52:	4293      	cmp	r3, r2
 8006d54:	d805      	bhi.n	8006d62 <USB_FlushTxFifo+0x26>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006d56:	6903      	ldr	r3, [r0, #16]
 8006d58:	f013 0f20 	tst.w	r3, #32
 8006d5c:	d1f5      	bne.n	8006d4a <USB_FlushTxFifo+0xe>
  return HAL_OK;
 8006d5e:	2000      	movs	r0, #0
 8006d60:	e000      	b.n	8006d64 <USB_FlushTxFifo+0x28>
      return HAL_TIMEOUT;
 8006d62:	2003      	movs	r0, #3
}
 8006d64:	b002      	add	sp, #8
 8006d66:	4770      	bx	lr
 8006d68:	00030d40 	.word	0x00030d40

08006d6c <USB_FlushRxFifo>:
{
 8006d6c:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 8006d6e:	2300      	movs	r3, #0
 8006d70:	9301      	str	r3, [sp, #4]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006d72:	2310      	movs	r3, #16
 8006d74:	6103      	str	r3, [r0, #16]
    if (++count > 200000U)
 8006d76:	9b01      	ldr	r3, [sp, #4]
 8006d78:	3301      	adds	r3, #1
 8006d7a:	9301      	str	r3, [sp, #4]
 8006d7c:	4a05      	ldr	r2, [pc, #20]	; (8006d94 <USB_FlushRxFifo+0x28>)
 8006d7e:	4293      	cmp	r3, r2
 8006d80:	d805      	bhi.n	8006d8e <USB_FlushRxFifo+0x22>
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006d82:	6903      	ldr	r3, [r0, #16]
 8006d84:	f013 0f10 	tst.w	r3, #16
 8006d88:	d1f5      	bne.n	8006d76 <USB_FlushRxFifo+0xa>
  return HAL_OK;
 8006d8a:	2000      	movs	r0, #0
 8006d8c:	e000      	b.n	8006d90 <USB_FlushRxFifo+0x24>
      return HAL_TIMEOUT;
 8006d8e:	2003      	movs	r0, #3
}
 8006d90:	b002      	add	sp, #8
 8006d92:	4770      	bx	lr
 8006d94:	00030d40 	.word	0x00030d40

08006d98 <USB_SetDevSpeed>:
  USBx_DEVICE->DCFG |= speed;
 8006d98:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8006d9c:	4319      	orrs	r1, r3
 8006d9e:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 8006da2:	2000      	movs	r0, #0
 8006da4:	4770      	bx	lr
	...

08006da8 <USB_DevInit>:
{
 8006da8:	b084      	sub	sp, #16
 8006daa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dae:	4604      	mov	r4, r0
 8006db0:	a809      	add	r0, sp, #36	; 0x24
 8006db2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006db6:	4625      	mov	r5, r4
  for (i = 0U; i < 15U; i++)
 8006db8:	2300      	movs	r3, #0
 8006dba:	e006      	b.n	8006dca <USB_DevInit+0x22>
    USBx->DIEPTXF[i] = 0U;
 8006dbc:	f103 0240 	add.w	r2, r3, #64	; 0x40
 8006dc0:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006dc4:	2100      	movs	r1, #0
 8006dc6:	6051      	str	r1, [r2, #4]
  for (i = 0U; i < 15U; i++)
 8006dc8:	3301      	adds	r3, #1
 8006dca:	2b0e      	cmp	r3, #14
 8006dcc:	d9f6      	bls.n	8006dbc <USB_DevInit+0x14>
  if (cfg.vbus_sensing_enable == 0U)
 8006dce:	f8dd 804c 	ldr.w	r8, [sp, #76]	; 0x4c
 8006dd2:	f1b8 0f00 	cmp.w	r8, #0
 8006dd6:	d124      	bne.n	8006e22 <USB_DevInit+0x7a>
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006dd8:	f8d4 3804 	ldr.w	r3, [r4, #2052]	; 0x804
 8006ddc:	f043 0302 	orr.w	r3, r3, #2
 8006de0:	f8c4 3804 	str.w	r3, [r4, #2052]	; 0x804
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006de4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006de6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006dea:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006dec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006dee:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8006df2:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006df4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006df6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006dfa:	63a3      	str	r3, [r4, #56]	; 0x38
  USBx_PCGCCTL = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	f8c4 3e00 	str.w	r3, [r4, #3584]	; 0xe00
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8006e02:	f504 6600 	add.w	r6, r4, #2048	; 0x800
 8006e06:	f8d4 3800 	ldr.w	r3, [r4, #2048]	; 0x800
 8006e0a:	f8c4 3800 	str.w	r3, [r4, #2048]	; 0x800
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d114      	bne.n	8006e3e <USB_DevInit+0x96>
    if (cfg.speed == USBD_HS_SPEED)
 8006e14:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006e16:	b96b      	cbnz	r3, 8006e34 <USB_DevInit+0x8c>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006e18:	2100      	movs	r1, #0
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	f7ff ffbc 	bl	8006d98 <USB_SetDevSpeed>
 8006e20:	e011      	b.n	8006e46 <USB_DevInit+0x9e>
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006e22:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006e24:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006e28:	63a3      	str	r3, [r4, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006e2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8006e2c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006e30:	63a3      	str	r3, [r4, #56]	; 0x38
 8006e32:	e7e3      	b.n	8006dfc <USB_DevInit+0x54>
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006e34:	2101      	movs	r1, #1
 8006e36:	4620      	mov	r0, r4
 8006e38:	f7ff ffae 	bl	8006d98 <USB_SetDevSpeed>
 8006e3c:	e003      	b.n	8006e46 <USB_DevInit+0x9e>
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006e3e:	2103      	movs	r1, #3
 8006e40:	4620      	mov	r0, r4
 8006e42:	f7ff ffa9 	bl	8006d98 <USB_SetDevSpeed>
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006e46:	2110      	movs	r1, #16
 8006e48:	4620      	mov	r0, r4
 8006e4a:	f7ff ff77 	bl	8006d3c <USB_FlushTxFifo>
 8006e4e:	4681      	mov	r9, r0
 8006e50:	b108      	cbz	r0, 8006e56 <USB_DevInit+0xae>
    ret = HAL_ERROR;
 8006e52:	f04f 0901 	mov.w	r9, #1
  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006e56:	4620      	mov	r0, r4
 8006e58:	f7ff ff88 	bl	8006d6c <USB_FlushRxFifo>
 8006e5c:	b108      	cbz	r0, 8006e62 <USB_DevInit+0xba>
    ret = HAL_ERROR;
 8006e5e:	f04f 0901 	mov.w	r9, #1
  USBx_DEVICE->DIEPMSK = 0U;
 8006e62:	2300      	movs	r3, #0
 8006e64:	6133      	str	r3, [r6, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006e66:	6173      	str	r3, [r6, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006e68:	61f3      	str	r3, [r6, #28]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e6a:	e00a      	b.n	8006e82 <USB_DevInit+0xda>
      if (i == 0U)
 8006e6c:	b9c3      	cbnz	r3, 8006ea0 <USB_DevInit+0xf8>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006e6e:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8006e72:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006e76:	2200      	movs	r2, #0
 8006e78:	610a      	str	r2, [r1, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006e7a:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 8006e7e:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006e80:	3301      	adds	r3, #1
 8006e82:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8006e84:	429f      	cmp	r7, r3
 8006e86:	d910      	bls.n	8006eaa <USB_DevInit+0x102>
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006e88:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8006e8c:	f502 6110 	add.w	r1, r2, #2304	; 0x900
 8006e90:	f8d2 0900 	ldr.w	r0, [r2, #2304]	; 0x900
 8006e94:	2800      	cmp	r0, #0
 8006e96:	dbe9      	blt.n	8006e6c <USB_DevInit+0xc4>
      USBx_INEP(i)->DIEPCTL = 0U;
 8006e98:	2000      	movs	r0, #0
 8006e9a:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 8006e9e:	e7ea      	b.n	8006e76 <USB_DevInit+0xce>
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006ea0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006ea4:	f8c2 0900 	str.w	r0, [r2, #2304]	; 0x900
 8006ea8:	e7e5      	b.n	8006e76 <USB_DevInit+0xce>
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006eaa:	2300      	movs	r3, #0
 8006eac:	e00a      	b.n	8006ec4 <USB_DevInit+0x11c>
      if (i == 0U)
 8006eae:	b1bb      	cbz	r3, 8006ee0 <USB_DevInit+0x138>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006eb0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8006eb4:	f8c2 0b00 	str.w	r0, [r2, #2816]	; 0xb00
    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006eb8:	2200      	movs	r2, #0
 8006eba:	610a      	str	r2, [r1, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006ebc:	f64f 327f 	movw	r2, #64383	; 0xfb7f
 8006ec0:	608a      	str	r2, [r1, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	429f      	cmp	r7, r3
 8006ec6:	d910      	bls.n	8006eea <USB_DevInit+0x142>
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006ec8:	eb05 1243 	add.w	r2, r5, r3, lsl #5
 8006ecc:	f502 6130 	add.w	r1, r2, #2816	; 0xb00
 8006ed0:	f8d2 0b00 	ldr.w	r0, [r2, #2816]	; 0xb00
 8006ed4:	2800      	cmp	r0, #0
 8006ed6:	dbea      	blt.n	8006eae <USB_DevInit+0x106>
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006ed8:	2000      	movs	r0, #0
 8006eda:	f8c2 0b00 	str.w	r0, [r2, #2816]	; 0xb00
 8006ede:	e7eb      	b.n	8006eb8 <USB_DevInit+0x110>
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006ee0:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8006ee4:	f8c2 0b00 	str.w	r0, [r2, #2816]	; 0xb00
 8006ee8:	e7e6      	b.n	8006eb8 <USB_DevInit+0x110>
  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006eea:	6933      	ldr	r3, [r6, #16]
 8006eec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ef0:	6133      	str	r3, [r6, #16]
  USBx->GINTMSK = 0U;
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	61a3      	str	r3, [r4, #24]
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006ef6:	f06f 4380 	mvn.w	r3, #1073741824	; 0x40000000
 8006efa:	6163      	str	r3, [r4, #20]
  if (cfg.dma_enable == 0U)
 8006efc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006efe:	b91b      	cbnz	r3, 8006f08 <USB_DevInit+0x160>
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006f00:	69a3      	ldr	r3, [r4, #24]
 8006f02:	f043 0310 	orr.w	r3, r3, #16
 8006f06:	61a3      	str	r3, [r4, #24]
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006f08:	69a2      	ldr	r2, [r4, #24]
 8006f0a:	4b0c      	ldr	r3, [pc, #48]	; (8006f3c <USB_DevInit+0x194>)
 8006f0c:	4313      	orrs	r3, r2
 8006f0e:	61a3      	str	r3, [r4, #24]
  if (cfg.Sof_enable != 0U)
 8006f10:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006f12:	b11b      	cbz	r3, 8006f1c <USB_DevInit+0x174>
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006f14:	69a3      	ldr	r3, [r4, #24]
 8006f16:	f043 0308 	orr.w	r3, r3, #8
 8006f1a:	61a3      	str	r3, [r4, #24]
  if (cfg.vbus_sensing_enable == 1U)
 8006f1c:	f1b8 0f01 	cmp.w	r8, #1
 8006f20:	d004      	beq.n	8006f2c <USB_DevInit+0x184>
}
 8006f22:	4648      	mov	r0, r9
 8006f24:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f28:	b004      	add	sp, #16
 8006f2a:	4770      	bx	lr
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006f2c:	69a3      	ldr	r3, [r4, #24]
 8006f2e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006f32:	f043 0304 	orr.w	r3, r3, #4
 8006f36:	61a3      	str	r3, [r4, #24]
 8006f38:	e7f3      	b.n	8006f22 <USB_DevInit+0x17a>
 8006f3a:	bf00      	nop
 8006f3c:	803c3800 	.word	0x803c3800

08006f40 <USB_GetDevSpeed>:
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006f40:	f8d0 3808 	ldr.w	r3, [r0, #2056]	; 0x808
  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006f44:	f013 0306 	ands.w	r3, r3, #6
 8006f48:	d007      	beq.n	8006f5a <USB_GetDevSpeed+0x1a>
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006f4a:	2b02      	cmp	r3, #2
 8006f4c:	d007      	beq.n	8006f5e <USB_GetDevSpeed+0x1e>
 8006f4e:	2b06      	cmp	r3, #6
 8006f50:	d001      	beq.n	8006f56 <USB_GetDevSpeed+0x16>
    speed = 0xFU;
 8006f52:	200f      	movs	r0, #15
}
 8006f54:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 8006f56:	2002      	movs	r0, #2
 8006f58:	4770      	bx	lr
    speed = USBD_HS_SPEED;
 8006f5a:	2000      	movs	r0, #0
 8006f5c:	4770      	bx	lr
    speed = USBD_FS_SPEED;
 8006f5e:	2002      	movs	r0, #2
 8006f60:	4770      	bx	lr

08006f62 <USB_ActivateEndpoint>:
{
 8006f62:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 8006f64:	780c      	ldrb	r4, [r1, #0]
  if (ep->is_in == 1U)
 8006f66:	784b      	ldrb	r3, [r1, #1]
 8006f68:	2b01      	cmp	r3, #1
 8006f6a:	d022      	beq.n	8006fb2 <USB_ActivateEndpoint+0x50>
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006f6c:	f8d0 381c 	ldr.w	r3, [r0, #2076]	; 0x81c
 8006f70:	f004 060f 	and.w	r6, r4, #15
 8006f74:	2201      	movs	r2, #1
 8006f76:	40b2      	lsls	r2, r6
 8006f78:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006f7c:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006f80:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8006f84:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8006f88:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006f8c:	d10e      	bne.n	8006fac <USB_ActivateEndpoint+0x4a>
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006f8e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8006f92:	688a      	ldr	r2, [r1, #8]
 8006f94:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006f98:	78c9      	ldrb	r1, [r1, #3]
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006f9a:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
 8006f9e:	4313      	orrs	r3, r2
 8006fa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006fa4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fa8:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8006fac:	2000      	movs	r0, #0
 8006fae:	bc70      	pop	{r4, r5, r6}
 8006fb0:	4770      	bx	lr
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006fb2:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8006fb6:	f004 060f 	and.w	r6, r4, #15
 8006fba:	40b3      	lsls	r3, r6
 8006fbc:	b29b      	uxth	r3, r3
 8006fbe:	4313      	orrs	r3, r2
 8006fc0:	f8c0 381c 	str.w	r3, [r0, #2076]	; 0x81c
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006fc4:	eb00 1044 	add.w	r0, r0, r4, lsl #5
 8006fc8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8006fcc:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8006fd0:	d1ec      	bne.n	8006fac <USB_ActivateEndpoint+0x4a>
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006fd2:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8006fd6:	688a      	ldr	r2, [r1, #8]
 8006fd8:	f3c2 020a 	ubfx	r2, r2, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006fdc:	78c9      	ldrb	r1, [r1, #3]
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006fde:	ea42 4281 	orr.w	r2, r2, r1, lsl #18
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006fe2:	ea42 5484 	orr.w	r4, r2, r4, lsl #22
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006fe6:	431c      	orrs	r4, r3
 8006fe8:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 8006fec:	f444 4400 	orr.w	r4, r4, #32768	; 0x8000
 8006ff0:	f8c0 4900 	str.w	r4, [r0, #2304]	; 0x900
 8006ff4:	e7da      	b.n	8006fac <USB_ActivateEndpoint+0x4a>
	...

08006ff8 <USB_DeactivateEndpoint>:
{
 8006ff8:	b430      	push	{r4, r5}
  uint32_t epnum = (uint32_t)ep->num;
 8006ffa:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 8006ffc:	784a      	ldrb	r2, [r1, #1]
 8006ffe:	2a01      	cmp	r2, #1
 8007000:	d024      	beq.n	800704c <USB_DeactivateEndpoint+0x54>
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007002:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8007006:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800700a:	2a00      	cmp	r2, #0
 800700c:	db50      	blt.n	80070b0 <USB_DeactivateEndpoint+0xb8>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800700e:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 8007012:	780a      	ldrb	r2, [r1, #0]
 8007014:	f002 020f 	and.w	r2, r2, #15
 8007018:	2401      	movs	r4, #1
 800701a:	fa04 f202 	lsl.w	r2, r4, r2
 800701e:	ea25 4202 	bic.w	r2, r5, r2, lsl #16
 8007022:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007026:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 800702a:	7809      	ldrb	r1, [r1, #0]
 800702c:	f001 010f 	and.w	r1, r1, #15
 8007030:	408c      	lsls	r4, r1
 8007032:	ea22 4404 	bic.w	r4, r2, r4, lsl #16
 8007036:	f8c0 481c 	str.w	r4, [r0, #2076]	; 0x81c
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800703a:	f8d3 1b00 	ldr.w	r1, [r3, #2816]	; 0xb00
 800703e:	4a23      	ldr	r2, [pc, #140]	; (80070cc <USB_DeactivateEndpoint+0xd4>)
 8007040:	400a      	ands	r2, r1
 8007042:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 8007046:	2000      	movs	r0, #0
 8007048:	bc30      	pop	{r4, r5}
 800704a:	4770      	bx	lr
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800704c:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8007050:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8007054:	2a00      	cmp	r2, #0
 8007056:	db1e      	blt.n	8007096 <USB_DeactivateEndpoint+0x9e>
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007058:	f8d0 583c 	ldr.w	r5, [r0, #2108]	; 0x83c
 800705c:	780a      	ldrb	r2, [r1, #0]
 800705e:	f002 020f 	and.w	r2, r2, #15
 8007062:	2401      	movs	r4, #1
 8007064:	fa04 f202 	lsl.w	r2, r4, r2
 8007068:	b292      	uxth	r2, r2
 800706a:	ea25 0202 	bic.w	r2, r5, r2
 800706e:	f8c0 283c 	str.w	r2, [r0, #2108]	; 0x83c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007072:	f8d0 281c 	ldr.w	r2, [r0, #2076]	; 0x81c
 8007076:	7809      	ldrb	r1, [r1, #0]
 8007078:	f001 010f 	and.w	r1, r1, #15
 800707c:	408c      	lsls	r4, r1
 800707e:	b2a4      	uxth	r4, r4
 8007080:	ea22 0404 	bic.w	r4, r2, r4
 8007084:	f8c0 481c 	str.w	r4, [r0, #2076]	; 0x81c
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8007088:	f8d3 1900 	ldr.w	r1, [r3, #2304]	; 0x900
 800708c:	4a10      	ldr	r2, [pc, #64]	; (80070d0 <USB_DeactivateEndpoint+0xd8>)
 800708e:	400a      	ands	r2, r1
 8007090:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 8007094:	e7d7      	b.n	8007046 <USB_DeactivateEndpoint+0x4e>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007096:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 800709a:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 800709e:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 80070a2:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 80070a6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80070aa:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 80070ae:	e7d3      	b.n	8007058 <USB_DeactivateEndpoint+0x60>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80070b0:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 80070b4:	f042 6200 	orr.w	r2, r2, #134217728	; 0x8000000
 80070b8:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80070bc:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 80070c0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80070c4:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 80070c8:	e7a1      	b.n	800700e <USB_DeactivateEndpoint+0x16>
 80070ca:	bf00      	nop
 80070cc:	eff37800 	.word	0xeff37800
 80070d0:	ec337800 	.word	0xec337800

080070d4 <USB_EP0StartXfer>:
{
 80070d4:	b470      	push	{r4, r5, r6}
  uint32_t epnum = (uint32_t)ep->num;
 80070d6:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80070d8:	784c      	ldrb	r4, [r1, #1]
 80070da:	2c01      	cmp	r4, #1
 80070dc:	d026      	beq.n	800712c <USB_EP0StartXfer+0x58>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80070de:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80070e2:	f500 6330 	add.w	r3, r0, #2816	; 0xb00
 80070e6:	691c      	ldr	r4, [r3, #16]
 80070e8:	0ce4      	lsrs	r4, r4, #19
 80070ea:	04e4      	lsls	r4, r4, #19
 80070ec:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80070ee:	691c      	ldr	r4, [r3, #16]
 80070f0:	f024 54ff 	bic.w	r4, r4, #534773760	; 0x1fe00000
 80070f4:	f424 14c0 	bic.w	r4, r4, #1572864	; 0x180000
 80070f8:	611c      	str	r4, [r3, #16]
    if (ep->xfer_len > 0U)
 80070fa:	694c      	ldr	r4, [r1, #20]
 80070fc:	b10c      	cbz	r4, 8007102 <USB_EP0StartXfer+0x2e>
      ep->xfer_len = ep->maxpacket;
 80070fe:	688c      	ldr	r4, [r1, #8]
 8007100:	614c      	str	r4, [r1, #20]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007102:	691c      	ldr	r4, [r3, #16]
 8007104:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8007108:	611c      	str	r4, [r3, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800710a:	691c      	ldr	r4, [r3, #16]
 800710c:	688d      	ldr	r5, [r1, #8]
 800710e:	f3c5 0512 	ubfx	r5, r5, #0, #19
 8007112:	432c      	orrs	r4, r5
 8007114:	611c      	str	r4, [r3, #16]
    if (dma == 1U)
 8007116:	2a01      	cmp	r2, #1
 8007118:	d065      	beq.n	80071e6 <USB_EP0StartXfer+0x112>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800711a:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 800711e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007122:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 8007126:	2000      	movs	r0, #0
 8007128:	bc70      	pop	{r4, r5, r6}
 800712a:	4770      	bx	lr
    if (ep->xfer_len == 0U)
 800712c:	694c      	ldr	r4, [r1, #20]
 800712e:	bb6c      	cbnz	r4, 800718c <USB_EP0StartXfer+0xb8>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007130:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8007134:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007138:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800713c:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8007140:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007144:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007148:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800714c:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007150:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007154:	0ced      	lsrs	r5, r5, #19
 8007156:	04ed      	lsls	r5, r5, #19
 8007158:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
    if (dma == 1U)
 800715c:	2a01      	cmp	r2, #1
 800715e:	d033      	beq.n	80071c8 <USB_EP0StartXfer+0xf4>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8007160:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8007164:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8007168:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 800716c:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
      if (ep->xfer_len > 0U)
 8007170:	694b      	ldr	r3, [r1, #20]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d0d7      	beq.n	8007126 <USB_EP0StartXfer+0x52>
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007176:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
 800717a:	780a      	ldrb	r2, [r1, #0]
 800717c:	f002 010f 	and.w	r1, r2, #15
 8007180:	2201      	movs	r2, #1
 8007182:	408a      	lsls	r2, r1
 8007184:	4313      	orrs	r3, r2
 8007186:	f8c0 3834 	str.w	r3, [r0, #2100]	; 0x834
 800718a:	e7cc      	b.n	8007126 <USB_EP0StartXfer+0x52>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800718c:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8007190:	f504 6410 	add.w	r4, r4, #2304	; 0x900
 8007194:	6925      	ldr	r5, [r4, #16]
 8007196:	0ced      	lsrs	r5, r5, #19
 8007198:	04ed      	lsls	r5, r5, #19
 800719a:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800719c:	6925      	ldr	r5, [r4, #16]
 800719e:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80071a2:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80071a6:	6125      	str	r5, [r4, #16]
      if (ep->xfer_len > ep->maxpacket)
 80071a8:	694e      	ldr	r6, [r1, #20]
 80071aa:	688d      	ldr	r5, [r1, #8]
 80071ac:	42ae      	cmp	r6, r5
 80071ae:	d900      	bls.n	80071b2 <USB_EP0StartXfer+0xde>
        ep->xfer_len = ep->maxpacket;
 80071b0:	614d      	str	r5, [r1, #20]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80071b2:	6925      	ldr	r5, [r4, #16]
 80071b4:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 80071b8:	6125      	str	r5, [r4, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80071ba:	6925      	ldr	r5, [r4, #16]
 80071bc:	694e      	ldr	r6, [r1, #20]
 80071be:	f3c6 0612 	ubfx	r6, r6, #0, #19
 80071c2:	4335      	orrs	r5, r6
 80071c4:	6125      	str	r5, [r4, #16]
 80071c6:	e7c9      	b.n	800715c <USB_EP0StartXfer+0x88>
      if ((uint32_t)ep->dma_addr != 0U)
 80071c8:	690a      	ldr	r2, [r1, #16]
 80071ca:	b11a      	cbz	r2, 80071d4 <USB_EP0StartXfer+0x100>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80071cc:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 80071d0:	f8c1 2914 	str.w	r2, [r1, #2324]	; 0x914
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80071d4:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80071d8:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80071dc:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 80071e0:	f8c0 2900 	str.w	r2, [r0, #2304]	; 0x900
 80071e4:	e79f      	b.n	8007126 <USB_EP0StartXfer+0x52>
      if ((uint32_t)ep->xfer_buff != 0U)
 80071e6:	68ca      	ldr	r2, [r1, #12]
 80071e8:	2a00      	cmp	r2, #0
 80071ea:	d096      	beq.n	800711a <USB_EP0StartXfer+0x46>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80071ec:	615a      	str	r2, [r3, #20]
 80071ee:	e794      	b.n	800711a <USB_EP0StartXfer+0x46>

080071f0 <USB_WritePacket>:
{
 80071f0:	b470      	push	{r4, r5, r6}
 80071f2:	f89d 400c 	ldrb.w	r4, [sp, #12]
  if (dma == 0U)
 80071f6:	b964      	cbnz	r4, 8007212 <USB_WritePacket+0x22>
    count32b = ((uint32_t)len + 3U) / 4U;
 80071f8:	3303      	adds	r3, #3
 80071fa:	089d      	lsrs	r5, r3, #2
    for (i = 0U; i < count32b; i++)
 80071fc:	42ac      	cmp	r4, r5
 80071fe:	d208      	bcs.n	8007212 <USB_WritePacket+0x22>
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007200:	eb00 3302 	add.w	r3, r0, r2, lsl #12
 8007204:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007208:	f851 6b04 	ldr.w	r6, [r1], #4
 800720c:	601e      	str	r6, [r3, #0]
    for (i = 0U; i < count32b; i++)
 800720e:	3401      	adds	r4, #1
 8007210:	e7f4      	b.n	80071fc <USB_WritePacket+0xc>
}
 8007212:	2000      	movs	r0, #0
 8007214:	bc70      	pop	{r4, r5, r6}
 8007216:	4770      	bx	lr

08007218 <USB_EPStartXfer>:
{
 8007218:	b5f0      	push	{r4, r5, r6, r7, lr}
 800721a:	b083      	sub	sp, #12
  uint32_t epnum = (uint32_t)ep->num;
 800721c:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800721e:	784c      	ldrb	r4, [r1, #1]
 8007220:	2c01      	cmp	r4, #1
 8007222:	d02b      	beq.n	800727c <USB_EPStartXfer+0x64>
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007224:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8007228:	f503 6430 	add.w	r4, r3, #2816	; 0xb00
 800722c:	6925      	ldr	r5, [r4, #16]
 800722e:	0ced      	lsrs	r5, r5, #19
 8007230:	04ed      	lsls	r5, r5, #19
 8007232:	6125      	str	r5, [r4, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007234:	6925      	ldr	r5, [r4, #16]
 8007236:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800723a:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 800723e:	6125      	str	r5, [r4, #16]
    if (ep->xfer_len == 0U)
 8007240:	694d      	ldr	r5, [r1, #20]
 8007242:	2d00      	cmp	r5, #0
 8007244:	f040 80c3 	bne.w	80073ce <USB_EPStartXfer+0x1b6>
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007248:	6925      	ldr	r5, [r4, #16]
 800724a:	688e      	ldr	r6, [r1, #8]
 800724c:	f3c6 0612 	ubfx	r6, r6, #0, #19
 8007250:	4335      	orrs	r5, r6
 8007252:	6125      	str	r5, [r4, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007254:	6925      	ldr	r5, [r4, #16]
 8007256:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800725a:	6125      	str	r5, [r4, #16]
    if (dma == 1U)
 800725c:	2a01      	cmp	r2, #1
 800725e:	f000 80cb 	beq.w	80073f8 <USB_EPStartXfer+0x1e0>
    if (ep->type == EP_TYPE_ISOC)
 8007262:	78ca      	ldrb	r2, [r1, #3]
 8007264:	2a01      	cmp	r2, #1
 8007266:	f000 80cd 	beq.w	8007404 <USB_EPStartXfer+0x1ec>
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800726a:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 800726e:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8007272:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
}
 8007276:	2000      	movs	r0, #0
 8007278:	b003      	add	sp, #12
 800727a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (ep->xfer_len == 0U)
 800727c:	694c      	ldr	r4, [r1, #20]
 800727e:	bb84      	cbnz	r4, 80072e2 <USB_EPStartXfer+0xca>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007280:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8007284:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007288:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 800728c:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 8007290:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8007294:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007298:	f445 2500 	orr.w	r5, r5, #524288	; 0x80000
 800729c:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80072a0:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80072a4:	0ced      	lsrs	r5, r5, #19
 80072a6:	04ed      	lsls	r5, r5, #19
 80072a8:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
    if (dma == 1U)
 80072ac:	2a01      	cmp	r2, #1
 80072ae:	d04c      	beq.n	800734a <USB_EPStartXfer+0x132>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80072b0:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 80072b4:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 80072b8:	f044 4404 	orr.w	r4, r4, #2214592512	; 0x84000000
 80072bc:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
      if (ep->type != EP_TYPE_ISOC)
 80072c0:	78cc      	ldrb	r4, [r1, #3]
 80072c2:	2c01      	cmp	r4, #1
 80072c4:	d06a      	beq.n	800739c <USB_EPStartXfer+0x184>
        if (ep->xfer_len > 0U)
 80072c6:	694b      	ldr	r3, [r1, #20]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d0d4      	beq.n	8007276 <USB_EPStartXfer+0x5e>
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80072cc:	f8d0 2834 	ldr.w	r2, [r0, #2100]	; 0x834
 80072d0:	7809      	ldrb	r1, [r1, #0]
 80072d2:	f001 040f 	and.w	r4, r1, #15
 80072d6:	2101      	movs	r1, #1
 80072d8:	40a1      	lsls	r1, r4
 80072da:	430a      	orrs	r2, r1
 80072dc:	f8c0 2834 	str.w	r2, [r0, #2100]	; 0x834
 80072e0:	e7c9      	b.n	8007276 <USB_EPStartXfer+0x5e>
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80072e2:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 80072e6:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80072ea:	0ced      	lsrs	r5, r5, #19
 80072ec:	04ed      	lsls	r5, r5, #19
 80072ee:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80072f2:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 80072f6:	f025 55ff 	bic.w	r5, r5, #534773760	; 0x1fe00000
 80072fa:	f425 15c0 	bic.w	r5, r5, #1572864	; 0x180000
 80072fe:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007302:	f8d4 6910 	ldr.w	r6, [r4, #2320]	; 0x910
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8007306:	694d      	ldr	r5, [r1, #20]
 8007308:	688f      	ldr	r7, [r1, #8]
 800730a:	443d      	add	r5, r7
 800730c:	3d01      	subs	r5, #1
 800730e:	fbb5 f5f7 	udiv	r5, r5, r7
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8007312:	4f46      	ldr	r7, [pc, #280]	; (800742c <USB_EPStartXfer+0x214>)
 8007314:	ea07 45c5 	and.w	r5, r7, r5, lsl #19
 8007318:	4335      	orrs	r5, r6
 800731a:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800731e:	f8d4 5910 	ldr.w	r5, [r4, #2320]	; 0x910
 8007322:	694e      	ldr	r6, [r1, #20]
 8007324:	f3c6 0612 	ubfx	r6, r6, #0, #19
 8007328:	4335      	orrs	r5, r6
 800732a:	f8c4 5910 	str.w	r5, [r4, #2320]	; 0x910
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800732e:	f504 6410 	add.w	r4, r4, #2304	; 0x900
      if (ep->type == EP_TYPE_ISOC)
 8007332:	78cd      	ldrb	r5, [r1, #3]
 8007334:	2d01      	cmp	r5, #1
 8007336:	d1b9      	bne.n	80072ac <USB_EPStartXfer+0x94>
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007338:	6925      	ldr	r5, [r4, #16]
 800733a:	f025 45c0 	bic.w	r5, r5, #1610612736	; 0x60000000
 800733e:	6125      	str	r5, [r4, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8007340:	6925      	ldr	r5, [r4, #16]
 8007342:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8007346:	6125      	str	r5, [r4, #16]
 8007348:	e7b0      	b.n	80072ac <USB_EPStartXfer+0x94>
      if ((uint32_t)ep->dma_addr != 0U)
 800734a:	690a      	ldr	r2, [r1, #16]
 800734c:	b11a      	cbz	r2, 8007356 <USB_EPStartXfer+0x13e>
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800734e:	eb00 1443 	add.w	r4, r0, r3, lsl #5
 8007352:	f8c4 2914 	str.w	r2, [r4, #2324]	; 0x914
      if (ep->type == EP_TYPE_ISOC)
 8007356:	78ca      	ldrb	r2, [r1, #3]
 8007358:	2a01      	cmp	r2, #1
 800735a:	d008      	beq.n	800736e <USB_EPStartXfer+0x156>
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800735c:	eb00 1343 	add.w	r3, r0, r3, lsl #5
 8007360:	f8d3 2900 	ldr.w	r2, [r3, #2304]	; 0x900
 8007364:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8007368:	f8c3 2900 	str.w	r2, [r3, #2304]	; 0x900
 800736c:	e783      	b.n	8007276 <USB_EPStartXfer+0x5e>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800736e:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 8007372:	f412 7f80 	tst.w	r2, #256	; 0x100
 8007376:	d108      	bne.n	800738a <USB_EPStartXfer+0x172>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007378:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 800737c:	f8d1 2900 	ldr.w	r2, [r1, #2304]	; 0x900
 8007380:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007384:	f8c1 2900 	str.w	r2, [r1, #2304]	; 0x900
 8007388:	e7e8      	b.n	800735c <USB_EPStartXfer+0x144>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800738a:	eb00 1143 	add.w	r1, r0, r3, lsl #5
 800738e:	f8d1 2900 	ldr.w	r2, [r1, #2304]	; 0x900
 8007392:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007396:	f8c1 2900 	str.w	r2, [r1, #2304]	; 0x900
 800739a:	e7df      	b.n	800735c <USB_EPStartXfer+0x144>
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800739c:	f8d0 4808 	ldr.w	r4, [r0, #2056]	; 0x808
 80073a0:	f414 7f80 	tst.w	r4, #256	; 0x100
 80073a4:	d10c      	bne.n	80073c0 <USB_EPStartXfer+0x1a8>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80073a6:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 80073aa:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
 80073ae:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80073b2:	9200      	str	r2, [sp, #0]
 80073b4:	8a8b      	ldrh	r3, [r1, #20]
 80073b6:	780a      	ldrb	r2, [r1, #0]
 80073b8:	68c9      	ldr	r1, [r1, #12]
 80073ba:	f7ff ff19 	bl	80071f0 <USB_WritePacket>
 80073be:	e75a      	b.n	8007276 <USB_EPStartXfer+0x5e>
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80073c0:	f8d3 4900 	ldr.w	r4, [r3, #2304]	; 0x900
 80073c4:	f044 5480 	orr.w	r4, r4, #268435456	; 0x10000000
 80073c8:	f8c3 4900 	str.w	r4, [r3, #2304]	; 0x900
 80073cc:	e7f1      	b.n	80073b2 <USB_EPStartXfer+0x19a>
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80073ce:	688e      	ldr	r6, [r1, #8]
 80073d0:	4435      	add	r5, r6
 80073d2:	3d01      	subs	r5, #1
 80073d4:	fbb5 f5f6 	udiv	r5, r5, r6
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80073d8:	6926      	ldr	r6, [r4, #16]
 80073da:	4f14      	ldr	r7, [pc, #80]	; (800742c <USB_EPStartXfer+0x214>)
 80073dc:	ea07 47c5 	and.w	r7, r7, r5, lsl #19
 80073e0:	433e      	orrs	r6, r7
 80073e2:	6126      	str	r6, [r4, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 80073e4:	6927      	ldr	r7, [r4, #16]
 80073e6:	688e      	ldr	r6, [r1, #8]
 80073e8:	b2ad      	uxth	r5, r5
 80073ea:	fb06 f505 	mul.w	r5, r6, r5
 80073ee:	f3c5 0512 	ubfx	r5, r5, #0, #19
 80073f2:	433d      	orrs	r5, r7
 80073f4:	6125      	str	r5, [r4, #16]
 80073f6:	e731      	b.n	800725c <USB_EPStartXfer+0x44>
      if ((uint32_t)ep->xfer_buff != 0U)
 80073f8:	68ca      	ldr	r2, [r1, #12]
 80073fa:	2a00      	cmp	r2, #0
 80073fc:	f43f af31 	beq.w	8007262 <USB_EPStartXfer+0x4a>
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8007400:	6162      	str	r2, [r4, #20]
 8007402:	e72e      	b.n	8007262 <USB_EPStartXfer+0x4a>
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007404:	f8d0 2808 	ldr.w	r2, [r0, #2056]	; 0x808
 8007408:	f412 7f80 	tst.w	r2, #256	; 0x100
 800740c:	d106      	bne.n	800741c <USB_EPStartXfer+0x204>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800740e:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8007412:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8007416:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 800741a:	e726      	b.n	800726a <USB_EPStartXfer+0x52>
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800741c:	f8d3 2b00 	ldr.w	r2, [r3, #2816]	; 0xb00
 8007420:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8007424:	f8c3 2b00 	str.w	r2, [r3, #2816]	; 0xb00
 8007428:	e71f      	b.n	800726a <USB_EPStartXfer+0x52>
 800742a:	bf00      	nop
 800742c:	1ff80000 	.word	0x1ff80000

08007430 <USB_ReadPacket>:
{
 8007430:	b4f0      	push	{r4, r5, r6, r7}
 8007432:	b082      	sub	sp, #8
 8007434:	4607      	mov	r7, r0
 8007436:	4608      	mov	r0, r1
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007438:	463e      	mov	r6, r7
  uint32_t count32b = (uint32_t)len >> 2U;
 800743a:	0895      	lsrs	r5, r2, #2
  uint16_t remaining_bytes = len % 4U;
 800743c:	f002 0203 	and.w	r2, r2, #3
  for (i = 0U; i < count32b; i++)
 8007440:	2300      	movs	r3, #0
 8007442:	42ab      	cmp	r3, r5
 8007444:	d206      	bcs.n	8007454 <USB_ReadPacket+0x24>
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007446:	f506 5480 	add.w	r4, r6, #4096	; 0x1000
 800744a:	6824      	ldr	r4, [r4, #0]
 800744c:	f840 4b04 	str.w	r4, [r0], #4
  for (i = 0U; i < count32b; i++)
 8007450:	3301      	adds	r3, #1
 8007452:	e7f6      	b.n	8007442 <USB_ReadPacket+0x12>
  if (remaining_bytes != 0U)
 8007454:	b17a      	cbz	r2, 8007476 <USB_ReadPacket+0x46>
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007456:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	9301      	str	r3, [sp, #4]
    i = 0U;
 800745e:	2500      	movs	r5, #0
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007460:	b2eb      	uxtb	r3, r5
 8007462:	00dc      	lsls	r4, r3, #3
 8007464:	9b01      	ldr	r3, [sp, #4]
 8007466:	40e3      	lsrs	r3, r4
 8007468:	f800 3b01 	strb.w	r3, [r0], #1
      i++;
 800746c:	3501      	adds	r5, #1
      remaining_bytes--;
 800746e:	3a01      	subs	r2, #1
 8007470:	b292      	uxth	r2, r2
    } while (remaining_bytes != 0U);
 8007472:	2a00      	cmp	r2, #0
 8007474:	d1f4      	bne.n	8007460 <USB_ReadPacket+0x30>
}
 8007476:	b002      	add	sp, #8
 8007478:	bcf0      	pop	{r4, r5, r6, r7}
 800747a:	4770      	bx	lr

0800747c <USB_EPSetStall>:
  uint32_t epnum = (uint32_t)ep->num;
 800747c:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 800747e:	784a      	ldrb	r2, [r1, #1]
 8007480:	2a01      	cmp	r2, #1
 8007482:	d014      	beq.n	80074ae <USB_EPSetStall+0x32>
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007484:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007488:	f8d0 2b00 	ldr.w	r2, [r0, #2816]	; 0xb00
 800748c:	2a00      	cmp	r2, #0
 800748e:	db06      	blt.n	800749e <USB_EPSetStall+0x22>
 8007490:	b12b      	cbz	r3, 800749e <USB_EPSetStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007492:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007496:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800749a:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800749e:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80074a2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80074a6:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
}
 80074aa:	2000      	movs	r0, #0
 80074ac:	4770      	bx	lr
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80074ae:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80074b2:	f8d0 2900 	ldr.w	r2, [r0, #2304]	; 0x900
 80074b6:	2a00      	cmp	r2, #0
 80074b8:	db06      	blt.n	80074c8 <USB_EPSetStall+0x4c>
 80074ba:	b12b      	cbz	r3, 80074c8 <USB_EPSetStall+0x4c>
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80074bc:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80074c0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80074c4:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80074c8:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 80074cc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80074d0:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 80074d4:	e7e9      	b.n	80074aa <USB_EPSetStall+0x2e>

080074d6 <USB_EPClearStall>:
  uint32_t epnum = (uint32_t)ep->num;
 80074d6:	780b      	ldrb	r3, [r1, #0]
  if (ep->is_in == 1U)
 80074d8:	784a      	ldrb	r2, [r1, #1]
 80074da:	2a01      	cmp	r2, #1
 80074dc:	d00e      	beq.n	80074fc <USB_EPClearStall+0x26>
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80074de:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 80074e2:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80074e6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80074ea:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80074ee:	78cb      	ldrb	r3, [r1, #3]
 80074f0:	3b02      	subs	r3, #2
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d915      	bls.n	8007524 <USB_EPClearStall+0x4e>
}
 80074f8:	2000      	movs	r0, #0
 80074fa:	4770      	bx	lr
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80074fc:	eb00 1043 	add.w	r0, r0, r3, lsl #5
 8007500:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 8007504:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007508:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800750c:	78cb      	ldrb	r3, [r1, #3]
 800750e:	3b02      	subs	r3, #2
 8007510:	b2db      	uxtb	r3, r3
 8007512:	2b01      	cmp	r3, #1
 8007514:	d8f0      	bhi.n	80074f8 <USB_EPClearStall+0x22>
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007516:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800751a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800751e:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
 8007522:	e7e9      	b.n	80074f8 <USB_EPClearStall+0x22>
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007524:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800752c:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 8007530:	e7e2      	b.n	80074f8 <USB_EPClearStall+0x22>

08007532 <USB_SetDevAddress>:
  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007532:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8007536:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800753a:	f8c0 3800 	str.w	r3, [r0, #2048]	; 0x800
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800753e:	f8d0 3800 	ldr.w	r3, [r0, #2048]	; 0x800
 8007542:	0109      	lsls	r1, r1, #4
 8007544:	f401 61fe 	and.w	r1, r1, #2032	; 0x7f0
 8007548:	4319      	orrs	r1, r3
 800754a:	f8c0 1800 	str.w	r1, [r0, #2048]	; 0x800
}
 800754e:	2000      	movs	r0, #0
 8007550:	4770      	bx	lr

08007552 <USB_DevConnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007552:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	; 0xe00
 8007556:	f023 0303 	bic.w	r3, r3, #3
 800755a:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800755e:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 8007562:	f023 0302 	bic.w	r3, r3, #2
 8007566:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 800756a:	2000      	movs	r0, #0
 800756c:	4770      	bx	lr

0800756e <USB_DevDisconnect>:
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800756e:	f8d0 3e00 	ldr.w	r3, [r0, #3584]	; 0xe00
 8007572:	f023 0303 	bic.w	r3, r3, #3
 8007576:	f8c0 3e00 	str.w	r3, [r0, #3584]	; 0xe00
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800757a:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800757e:	f043 0302 	orr.w	r3, r3, #2
 8007582:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 8007586:	2000      	movs	r0, #0
 8007588:	4770      	bx	lr

0800758a <USB_ReadInterrupts>:
  tmpreg = USBx->GINTSTS;
 800758a:	6942      	ldr	r2, [r0, #20]
  tmpreg &= USBx->GINTMSK;
 800758c:	6980      	ldr	r0, [r0, #24]
}
 800758e:	4010      	ands	r0, r2
 8007590:	4770      	bx	lr

08007592 <USB_ReadDevAllOutEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 8007592:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 8007596:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800759a:	69c0      	ldr	r0, [r0, #28]
 800759c:	4018      	ands	r0, r3
}
 800759e:	0c00      	lsrs	r0, r0, #16
 80075a0:	4770      	bx	lr

080075a2 <USB_ReadDevAllInEpInterrupt>:
  tmpreg  = USBx_DEVICE->DAINT;
 80075a2:	f8d0 3818 	ldr.w	r3, [r0, #2072]	; 0x818
 80075a6:	f500 6000 	add.w	r0, r0, #2048	; 0x800
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80075aa:	69c0      	ldr	r0, [r0, #28]
 80075ac:	4018      	ands	r0, r3
}
 80075ae:	b280      	uxth	r0, r0
 80075b0:	4770      	bx	lr

080075b2 <USB_ReadDevOutEPInterrupt>:
  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80075b2:	eb00 1141 	add.w	r1, r0, r1, lsl #5
 80075b6:	f8d1 2b08 	ldr.w	r2, [r1, #2824]	; 0xb08
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80075ba:	f500 6000 	add.w	r0, r0, #2048	; 0x800
 80075be:	6940      	ldr	r0, [r0, #20]
}
 80075c0:	4010      	ands	r0, r2
 80075c2:	4770      	bx	lr

080075c4 <USB_ReadDevInEPInterrupt>:
{
 80075c4:	b410      	push	{r4}
  msk = USBx_DEVICE->DIEPMSK;
 80075c6:	f8d0 4810 	ldr.w	r4, [r0, #2064]	; 0x810
  emp = USBx_DEVICE->DIEPEMPMSK;
 80075ca:	f8d0 3834 	ldr.w	r3, [r0, #2100]	; 0x834
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80075ce:	f001 020f 	and.w	r2, r1, #15
 80075d2:	40d3      	lsrs	r3, r2
 80075d4:	01db      	lsls	r3, r3, #7
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	4323      	orrs	r3, r4
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80075da:	eb00 1041 	add.w	r0, r0, r1, lsl #5
 80075de:	f500 6010 	add.w	r0, r0, #2304	; 0x900
 80075e2:	6880      	ldr	r0, [r0, #8]
}
 80075e4:	4018      	ands	r0, r3
 80075e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075ea:	4770      	bx	lr

080075ec <USB_GetMode>:
  return ((USBx->GINTSTS) & 0x1U);
 80075ec:	6940      	ldr	r0, [r0, #20]
}
 80075ee:	f000 0001 	and.w	r0, r0, #1
 80075f2:	4770      	bx	lr

080075f4 <USB_SetCurrentMode>:
{
 80075f4:	b538      	push	{r3, r4, r5, lr}
 80075f6:	4605      	mov	r5, r0
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80075f8:	68c3      	ldr	r3, [r0, #12]
 80075fa:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80075fe:	60c3      	str	r3, [r0, #12]
  if (mode == USB_HOST_MODE)
 8007600:	2901      	cmp	r1, #1
 8007602:	d013      	beq.n	800762c <USB_SetCurrentMode+0x38>
  else if (mode == USB_DEVICE_MODE)
 8007604:	bb19      	cbnz	r1, 800764e <USB_SetCurrentMode+0x5a>
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007606:	68c3      	ldr	r3, [r0, #12]
 8007608:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800760c:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 800760e:	2400      	movs	r4, #0
      HAL_Delay(1U);
 8007610:	2001      	movs	r0, #1
 8007612:	f7f9 fdd5 	bl	80011c0 <HAL_Delay>
      ms++;
 8007616:	3401      	adds	r4, #1
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8007618:	4628      	mov	r0, r5
 800761a:	f7ff ffe7 	bl	80075ec <USB_GetMode>
 800761e:	b108      	cbz	r0, 8007624 <USB_SetCurrentMode+0x30>
 8007620:	2c31      	cmp	r4, #49	; 0x31
 8007622:	d9f5      	bls.n	8007610 <USB_SetCurrentMode+0x1c>
  if (ms == 50U)
 8007624:	2c32      	cmp	r4, #50	; 0x32
 8007626:	d014      	beq.n	8007652 <USB_SetCurrentMode+0x5e>
  return HAL_OK;
 8007628:	2000      	movs	r0, #0
}
 800762a:	bd38      	pop	{r3, r4, r5, pc}
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800762c:	68c3      	ldr	r3, [r0, #12]
 800762e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007632:	60c3      	str	r3, [r0, #12]
  uint32_t ms = 0U;
 8007634:	2400      	movs	r4, #0
      HAL_Delay(1U);
 8007636:	2001      	movs	r0, #1
 8007638:	f7f9 fdc2 	bl	80011c0 <HAL_Delay>
      ms++;
 800763c:	3401      	adds	r4, #1
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800763e:	4628      	mov	r0, r5
 8007640:	f7ff ffd4 	bl	80075ec <USB_GetMode>
 8007644:	2801      	cmp	r0, #1
 8007646:	d0ed      	beq.n	8007624 <USB_SetCurrentMode+0x30>
 8007648:	2c31      	cmp	r4, #49	; 0x31
 800764a:	d9f4      	bls.n	8007636 <USB_SetCurrentMode+0x42>
 800764c:	e7ea      	b.n	8007624 <USB_SetCurrentMode+0x30>
    return HAL_ERROR;
 800764e:	2001      	movs	r0, #1
 8007650:	e7eb      	b.n	800762a <USB_SetCurrentMode+0x36>
    return HAL_ERROR;
 8007652:	2001      	movs	r0, #1
 8007654:	e7e9      	b.n	800762a <USB_SetCurrentMode+0x36>

08007656 <USB_ActivateSetup>:
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007656:	f8d0 3900 	ldr.w	r3, [r0, #2304]	; 0x900
 800765a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800765e:	f023 0307 	bic.w	r3, r3, #7
 8007662:	f8c0 3900 	str.w	r3, [r0, #2304]	; 0x900
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007666:	f8d0 3804 	ldr.w	r3, [r0, #2052]	; 0x804
 800766a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800766e:	f8c0 3804 	str.w	r3, [r0, #2052]	; 0x804
}
 8007672:	2000      	movs	r0, #0
 8007674:	4770      	bx	lr
	...

08007678 <USB_EP0_OutStart>:
{
 8007678:	b410      	push	{r4}
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800767a:	6c04      	ldr	r4, [r0, #64]	; 0x40
  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800767c:	4b15      	ldr	r3, [pc, #84]	; (80076d4 <USB_EP0_OutStart+0x5c>)
 800767e:	429c      	cmp	r4, r3
 8007680:	d903      	bls.n	800768a <USB_EP0_OutStart+0x12>
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007682:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 8007686:	2b00      	cmp	r3, #0
 8007688:	db16      	blt.n	80076b8 <USB_EP0_OutStart+0x40>
  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800768a:	2400      	movs	r4, #0
 800768c:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007690:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 8007694:	f444 2400 	orr.w	r4, r4, #524288	; 0x80000
 8007698:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800769c:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80076a0:	f044 0418 	orr.w	r4, r4, #24
 80076a4:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80076a8:	f8d0 4b10 	ldr.w	r4, [r0, #2832]	; 0xb10
 80076ac:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
 80076b0:	f8c0 4b10 	str.w	r4, [r0, #2832]	; 0xb10
  if (dma == 1U)
 80076b4:	2901      	cmp	r1, #1
 80076b6:	d003      	beq.n	80076c0 <USB_EP0_OutStart+0x48>
}
 80076b8:	2000      	movs	r0, #0
 80076ba:	f85d 4b04 	ldr.w	r4, [sp], #4
 80076be:	4770      	bx	lr
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80076c0:	f8c0 2b14 	str.w	r2, [r0, #2836]	; 0xb14
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80076c4:	f8d0 3b00 	ldr.w	r3, [r0, #2816]	; 0xb00
 80076c8:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 80076cc:	f8c0 3b00 	str.w	r3, [r0, #2816]	; 0xb00
 80076d0:	e7f2      	b.n	80076b8 <USB_EP0_OutStart+0x40>
 80076d2:	bf00      	nop
 80076d4:	4f54300a 	.word	0x4f54300a

080076d8 <SensorArray_Init>:
		eSensor_MCP9808,
		eSensor_MCP9808
};

void SensorArray_Init()
{
 80076d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	I2C_HandleTypeDef *hI2CA = HandlesAssigner_GetHandle(eHandle_I2C1);
 80076da:	2002      	movs	r0, #2
 80076dc:	f002 fee0 	bl	800a4a0 <HandlesAssigner_GetHandle>
 80076e0:	4607      	mov	r7, r0
	I2C_HandleTypeDef *hI2CB = HandlesAssigner_GetHandle(eHandle_I2C2);
 80076e2:	2003      	movs	r0, #3
 80076e4:	f002 fedc 	bl	800a4a0 <HandlesAssigner_GetHandle>
 80076e8:	4606      	mov	r6, r0

	for(uint8_t u8Idx = 0; u8Idx < Sensor_I2CA_DeviceCount; u8Idx++)
 80076ea:	2400      	movs	r4, #0
 80076ec:	e02b      	b.n	8007746 <SensorArray_Init+0x6e>
		kaSensorArrayDataA[u8Idx].eSensorType = eSensorTypeListArrayA[u8Idx];

		if(eSensorTypeListArrayA[u8Idx] == eSensor_MCP9803)
		{

			kaSensorArrayDataA[u8Idx].u8Address = MCP9803_CalculateAddress(u8DeviceAddressListA[u8Idx]);
 80076ee:	4b3d      	ldr	r3, [pc, #244]	; (80077e4 <SensorArray_Init+0x10c>)
 80076f0:	5d18      	ldrb	r0, [r3, r4]
 80076f2:	f000 f8b7 	bl	8007864 <MCP9803_CalculateAddress>
 80076f6:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80076fa:	4a3b      	ldr	r2, [pc, #236]	; (80077e8 <SensorArray_Init+0x110>)
 80076fc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007700:	7058      	strb	r0, [r3, #1]
			kaSensorArrayDataA[u8Idx].fcnDecodeTemperature = &MCP9803_DecodeTemperature;
 8007702:	4a3a      	ldr	r2, [pc, #232]	; (80077ec <SensorArray_Init+0x114>)
 8007704:	60da      	str	r2, [r3, #12]
			kaSensorArrayDataA[u8Idx].fcnReadTemperature = &MCP9803_Read;
 8007706:	4a3a      	ldr	r2, [pc, #232]	; (80077f0 <SensorArray_Init+0x118>)
 8007708:	611a      	str	r2, [r3, #16]
			kaSensorArrayDataA[u8Idx].fcnSendConfig = &MCP9803_ConfigureResolution;
 800770a:	4a3a      	ldr	r2, [pc, #232]	; (80077f4 <SensorArray_Init+0x11c>)
 800770c:	615a      	str	r2, [r3, #20]
 800770e:	e00d      	b.n	800772c <SensorArray_Init+0x54>
		}
		else if (eSensorTypeListArrayA[u8Idx] == eSensor_MCP9808)
		{
			kaSensorArrayDataA[u8Idx].u8Address = MCP9808_CalculateAddress(u8DeviceAddressListA[u8Idx]);
 8007710:	4b34      	ldr	r3, [pc, #208]	; (80077e4 <SensorArray_Init+0x10c>)
 8007712:	5d18      	ldrb	r0, [r3, r4]
 8007714:	f000 f916 	bl	8007944 <MCP9808_CalculateAddress>
 8007718:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800771c:	4a32      	ldr	r2, [pc, #200]	; (80077e8 <SensorArray_Init+0x110>)
 800771e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007722:	7058      	strb	r0, [r3, #1]
			kaSensorArrayDataA[u8Idx].fcnDecodeTemperature = &MCP9808_DecodeTemperature;
 8007724:	4a34      	ldr	r2, [pc, #208]	; (80077f8 <SensorArray_Init+0x120>)
 8007726:	60da      	str	r2, [r3, #12]
			kaSensorArrayDataA[u8Idx].fcnReadTemperature = &MCP9808_Read;
 8007728:	4a34      	ldr	r2, [pc, #208]	; (80077fc <SensorArray_Init+0x124>)
 800772a:	611a      	str	r2, [r3, #16]
			//todo: manage the fact that there is no config for MCP9808
		}
		kaSensorArrayDataA[u8Idx].hTranscieverHandle = hI2CA;
 800772c:	4a2e      	ldr	r2, [pc, #184]	; (80077e8 <SensorArray_Init+0x110>)
 800772e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8007732:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007736:	605f      	str	r7, [r3, #4]
		kaSensorArrayDataA[u8Idx].bEnabled = true;
 8007738:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800773c:	2301      	movs	r3, #1
 800773e:	f802 3035 	strb.w	r3, [r2, r5, lsl #3]
	for(uint8_t u8Idx = 0; u8Idx < Sensor_I2CA_DeviceCount; u8Idx++)
 8007742:	441c      	add	r4, r3
 8007744:	b2e4      	uxtb	r4, r4
 8007746:	2c07      	cmp	r4, #7
 8007748:	d80d      	bhi.n	8007766 <SensorArray_Init+0x8e>
		kaSensorArrayDataA[u8Idx].eSensorType = eSensorTypeListArrayA[u8Idx];
 800774a:	4625      	mov	r5, r4
 800774c:	4b2c      	ldr	r3, [pc, #176]	; (8007800 <SensorArray_Init+0x128>)
 800774e:	5d19      	ldrb	r1, [r3, r4]
 8007750:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8007754:	4a24      	ldr	r2, [pc, #144]	; (80077e8 <SensorArray_Init+0x110>)
 8007756:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800775a:	72d9      	strb	r1, [r3, #11]
		if(eSensorTypeListArrayA[u8Idx] == eSensor_MCP9803)
 800775c:	2901      	cmp	r1, #1
 800775e:	d0c6      	beq.n	80076ee <SensorArray_Init+0x16>
		else if (eSensorTypeListArrayA[u8Idx] == eSensor_MCP9808)
 8007760:	2900      	cmp	r1, #0
 8007762:	d1e3      	bne.n	800772c <SensorArray_Init+0x54>
 8007764:	e7d4      	b.n	8007710 <SensorArray_Init+0x38>
	}
	for(uint8_t u8Idx = 0; u8Idx < Sensor_I2CB_DeviceCount; u8Idx++)
 8007766:	2400      	movs	r4, #0
 8007768:	e02b      	b.n	80077c2 <SensorArray_Init+0xea>
	{
		kaSensorArrayDataB[u8Idx].eSensorType = eSensorTypeListArrayB[u8Idx];

		if(eSensorTypeListArrayB[u8Idx] == eSensor_MCP9803)
		{
			kaSensorArrayDataB[u8Idx].u8Address = MCP9803_CalculateAddress(u8DeviceAddressListB[u8Idx]);
 800776a:	4b26      	ldr	r3, [pc, #152]	; (8007804 <SensorArray_Init+0x12c>)
 800776c:	5d18      	ldrb	r0, [r3, r4]
 800776e:	f000 f879 	bl	8007864 <MCP9803_CalculateAddress>
 8007772:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8007776:	4a24      	ldr	r2, [pc, #144]	; (8007808 <SensorArray_Init+0x130>)
 8007778:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800777c:	7058      	strb	r0, [r3, #1]
			kaSensorArrayDataB[u8Idx].fcnDecodeTemperature = &MCP9803_DecodeTemperature;
 800777e:	4a1b      	ldr	r2, [pc, #108]	; (80077ec <SensorArray_Init+0x114>)
 8007780:	60da      	str	r2, [r3, #12]
			kaSensorArrayDataB[u8Idx].fcnReadTemperature = &MCP9803_Read;
 8007782:	4a1b      	ldr	r2, [pc, #108]	; (80077f0 <SensorArray_Init+0x118>)
 8007784:	611a      	str	r2, [r3, #16]
			kaSensorArrayDataB[u8Idx].fcnSendConfig = &MCP9803_ConfigureResolution;
 8007786:	4a1b      	ldr	r2, [pc, #108]	; (80077f4 <SensorArray_Init+0x11c>)
 8007788:	615a      	str	r2, [r3, #20]
 800778a:	e00d      	b.n	80077a8 <SensorArray_Init+0xd0>
		}
		else if (eSensorTypeListArrayB[u8Idx] == eSensor_MCP9808)
		{
			kaSensorArrayDataB[u8Idx].u8Address = MCP9808_CalculateAddress(u8DeviceAddressListB[u8Idx]);
 800778c:	4b1d      	ldr	r3, [pc, #116]	; (8007804 <SensorArray_Init+0x12c>)
 800778e:	5d18      	ldrb	r0, [r3, r4]
 8007790:	f000 f8d8 	bl	8007944 <MCP9808_CalculateAddress>
 8007794:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 8007798:	4a1b      	ldr	r2, [pc, #108]	; (8007808 <SensorArray_Init+0x130>)
 800779a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800779e:	7058      	strb	r0, [r3, #1]
			kaSensorArrayDataB[u8Idx].fcnDecodeTemperature = &MCP9808_DecodeTemperature;
 80077a0:	4a15      	ldr	r2, [pc, #84]	; (80077f8 <SensorArray_Init+0x120>)
 80077a2:	60da      	str	r2, [r3, #12]
			kaSensorArrayDataB[u8Idx].fcnReadTemperature = &MCP9808_Read;
 80077a4:	4a15      	ldr	r2, [pc, #84]	; (80077fc <SensorArray_Init+0x124>)
 80077a6:	611a      	str	r2, [r3, #16]
			//todo: manage the fact that there is no config for MCP9808
		}
		kaSensorArrayDataB[u8Idx].hTranscieverHandle = hI2CB;
 80077a8:	4a17      	ldr	r2, [pc, #92]	; (8007808 <SensorArray_Init+0x130>)
 80077aa:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80077ae:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80077b2:	605e      	str	r6, [r3, #4]
		kaSensorArrayDataB[u8Idx].bEnabled = true;
 80077b4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80077b8:	2301      	movs	r3, #1
 80077ba:	f802 3035 	strb.w	r3, [r2, r5, lsl #3]
	for(uint8_t u8Idx = 0; u8Idx < Sensor_I2CB_DeviceCount; u8Idx++)
 80077be:	441c      	add	r4, r3
 80077c0:	b2e4      	uxtb	r4, r4
 80077c2:	2c07      	cmp	r4, #7
 80077c4:	d80d      	bhi.n	80077e2 <SensorArray_Init+0x10a>
		kaSensorArrayDataB[u8Idx].eSensorType = eSensorTypeListArrayB[u8Idx];
 80077c6:	4625      	mov	r5, r4
 80077c8:	4b10      	ldr	r3, [pc, #64]	; (800780c <SensorArray_Init+0x134>)
 80077ca:	5d19      	ldrb	r1, [r3, r4]
 80077cc:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 80077d0:	4a0d      	ldr	r2, [pc, #52]	; (8007808 <SensorArray_Init+0x130>)
 80077d2:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80077d6:	72d9      	strb	r1, [r3, #11]
		if(eSensorTypeListArrayB[u8Idx] == eSensor_MCP9803)
 80077d8:	2901      	cmp	r1, #1
 80077da:	d0c6      	beq.n	800776a <SensorArray_Init+0x92>
		else if (eSensorTypeListArrayB[u8Idx] == eSensor_MCP9808)
 80077dc:	2900      	cmp	r1, #0
 80077de:	d1e3      	bne.n	80077a8 <SensorArray_Init+0xd0>
 80077e0:	e7d4      	b.n	800778c <SensorArray_Init+0xb4>
	}
}
 80077e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80077e4:	0800f028 	.word	0x0800f028
 80077e8:	20001a00 	.word	0x20001a00
 80077ec:	08007871 	.word	0x08007871
 80077f0:	08007811 	.word	0x08007811
 80077f4:	08007831 	.word	0x08007831
 80077f8:	0800794d 	.word	0x0800794d
 80077fc:	08007925 	.word	0x08007925
 8007800:	0800f018 	.word	0x0800f018
 8007804:	0800f030 	.word	0x0800f030
 8007808:	20001ac0 	.word	0x20001ac0
 800780c:	0800f020 	.word	0x0800f020

08007810 <MCP9803_Read>:
#define MCP9803_ResolutionConfigMask	( 0x60 )
/* Since initialization is made in blocking mode there is a necessity for a timeout */
#define MCP9803_InitizalizationTimeout	( 50 )

void MCP9803_Read(TemperatureSensor_t *kSensor)
{
 8007810:	b500      	push	{lr}
 8007812:	b083      	sub	sp, #12
	HAL_I2C_Mem_Read_IT(kSensor->hTranscieverHandle, kSensor->u8Address, MCP9803_AddressAmbientTemperature, 1, kSensor->u16RawMeasurement, 2);
 8007814:	f100 0308 	add.w	r3, r0, #8
 8007818:	2202      	movs	r2, #2
 800781a:	9201      	str	r2, [sp, #4]
 800781c:	9300      	str	r3, [sp, #0]
 800781e:	2301      	movs	r3, #1
 8007820:	2200      	movs	r2, #0
 8007822:	7841      	ldrb	r1, [r0, #1]
 8007824:	6840      	ldr	r0, [r0, #4]
 8007826:	f7fb f8db 	bl	80029e0 <HAL_I2C_Mem_Read_IT>
}
 800782a:	b003      	add	sp, #12
 800782c:	f85d fb04 	ldr.w	pc, [sp], #4

08007830 <MCP9803_ConfigureResolution>:

void MCP9803_ConfigureResolution(TemperatureSensor_t *kSensor, MCP9803_Resolution_t eBitResolution)
{
 8007830:	b500      	push	{lr}
 8007832:	b085      	sub	sp, #20
	static uint8_t u8Data;
	u8Data = ((uint8_t)eBitResolution) & MCP9803_ResolutionConfigMask;
 8007834:	f001 0160 	and.w	r1, r1, #96	; 0x60
 8007838:	4b09      	ldr	r3, [pc, #36]	; (8007860 <MCP9803_ConfigureResolution+0x30>)
 800783a:	7019      	strb	r1, [r3, #0]

	HAL_StatusTypeDef Result = HAL_I2C_Mem_Write(kSensor->hTranscieverHandle, kSensor->u8Address, MCP9803_AddressConfiguration, 1, &u8Data, 1, MCP9803_InitizalizationTimeout);
 800783c:	2232      	movs	r2, #50	; 0x32
 800783e:	9202      	str	r2, [sp, #8]
 8007840:	2201      	movs	r2, #1
 8007842:	9201      	str	r2, [sp, #4]
 8007844:	9300      	str	r3, [sp, #0]
 8007846:	4613      	mov	r3, r2
 8007848:	7841      	ldrb	r1, [r0, #1]
 800784a:	6840      	ldr	r0, [r0, #4]
 800784c:	f7fb f816 	bl	800287c <HAL_I2C_Mem_Write>

	if(Result == HAL_OK)
 8007850:	b910      	cbnz	r0, 8007858 <MCP9803_ConfigureResolution+0x28>
	{
		u8Data = 0; //todo: make a AssertError upon HAL_Status in all HAL calls
 8007852:	4b03      	ldr	r3, [pc, #12]	; (8007860 <MCP9803_ConfigureResolution+0x30>)
 8007854:	2200      	movs	r2, #0
 8007856:	701a      	strb	r2, [r3, #0]
	}
}
 8007858:	b005      	add	sp, #20
 800785a:	f85d fb04 	ldr.w	pc, [sp], #4
 800785e:	bf00      	nop
 8007860:	2000037c 	.word	0x2000037c

08007864 <MCP9803_CalculateAddress>:

uint8_t MCP9803_CalculateAddress(uint8_t u8BitSettings)
{
	return ((MCP9803_AddresLowerNibble << 4) + u8BitSettings);
 8007864:	3870      	subs	r0, #112	; 0x70
}
 8007866:	b2c0      	uxtb	r0, r0
 8007868:	4770      	bx	lr
 800786a:	0000      	movs	r0, r0
 800786c:	0000      	movs	r0, r0
	...

08007870 <MCP9803_DecodeTemperature>:

float MCP9803_DecodeTemperature(TemperatureSensor_t *kSensor)
{
 8007870:	b5d0      	push	{r4, r6, r7, lr}
 8007872:	4603      	mov	r3, r0
	uint16_t u16FixedPointReadingHigh = 0;
	bool bNegativeSign = false;
	float fResult = 0.0;


	u16FixedPointReadingLow = ((uint16_t)(kSensor->u16RawMeasurement[0]));
 8007874:	7a02      	ldrb	r2, [r0, #8]
	bNegativeSign = ( u16FixedPointReadingLow & 0x80) && 0x80;
	u16FixedPointReadingLow = u16FixedPointReadingLow & (0x007F); // Mask to delete threshold data and sign
 8007876:	f002 007f 	and.w	r0, r2, #127	; 0x7f

	u16FixedPointReadingHigh = ((uint16_t)(kSensor->u16RawMeasurement[1])) >> 4;
 800787a:	7a5b      	ldrb	r3, [r3, #9]
 800787c:	091c      	lsrs	r4, r3, #4

	if (bNegativeSign)
 800787e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007882:	d120      	bne.n	80078c6 <MCP9803_DecodeTemperature+0x56>
	{
		fResult = (((float)u16FixedPointReadingLow) + (((float)u16FixedPointReadingHigh) * 0.0625)) - 127.0;
	}
	else
	{
		fResult = ((float)u16FixedPointReadingLow) + (((float)u16FixedPointReadingHigh) * 0.0625);
 8007884:	ee07 0a90 	vmov	s15, r0
 8007888:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800788c:	ee17 0a90 	vmov	r0, s15
 8007890:	f7f8 fe62 	bl	8000558 <__aeabi_f2d>
 8007894:	4606      	mov	r6, r0
 8007896:	460f      	mov	r7, r1
 8007898:	ee07 4a90 	vmov	s15, r4
 800789c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078a0:	ee17 0a90 	vmov	r0, s15
 80078a4:	f7f8 fe58 	bl	8000558 <__aeabi_f2d>
 80078a8:	2200      	movs	r2, #0
 80078aa:	4b1d      	ldr	r3, [pc, #116]	; (8007920 <MCP9803_DecodeTemperature+0xb0>)
 80078ac:	f7f8 feac 	bl	8000608 <__aeabi_dmul>
 80078b0:	4602      	mov	r2, r0
 80078b2:	460b      	mov	r3, r1
 80078b4:	4630      	mov	r0, r6
 80078b6:	4639      	mov	r1, r7
 80078b8:	f7f8 fcf0 	bl	800029c <__adddf3>
 80078bc:	f7f9 f97c 	bl	8000bb8 <__aeabi_d2f>
 80078c0:	ee00 0a10 	vmov	s0, r0
	}

	return fResult;
}
 80078c4:	bdd0      	pop	{r4, r6, r7, pc}
		fResult = (((float)u16FixedPointReadingLow) + (((float)u16FixedPointReadingHigh) * 0.0625)) - 127.0;
 80078c6:	ee07 0a90 	vmov	s15, r0
 80078ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078ce:	ee17 0a90 	vmov	r0, s15
 80078d2:	f7f8 fe41 	bl	8000558 <__aeabi_f2d>
 80078d6:	4606      	mov	r6, r0
 80078d8:	460f      	mov	r7, r1
 80078da:	ee07 4a90 	vmov	s15, r4
 80078de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078e2:	ee17 0a90 	vmov	r0, s15
 80078e6:	f7f8 fe37 	bl	8000558 <__aeabi_f2d>
 80078ea:	2200      	movs	r2, #0
 80078ec:	4b0c      	ldr	r3, [pc, #48]	; (8007920 <MCP9803_DecodeTemperature+0xb0>)
 80078ee:	f7f8 fe8b 	bl	8000608 <__aeabi_dmul>
 80078f2:	4602      	mov	r2, r0
 80078f4:	460b      	mov	r3, r1
 80078f6:	4630      	mov	r0, r6
 80078f8:	4639      	mov	r1, r7
 80078fa:	f7f8 fccf 	bl	800029c <__adddf3>
 80078fe:	a306      	add	r3, pc, #24	; (adr r3, 8007918 <MCP9803_DecodeTemperature+0xa8>)
 8007900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007904:	f7f8 fcc8 	bl	8000298 <__aeabi_dsub>
 8007908:	f7f9 f956 	bl	8000bb8 <__aeabi_d2f>
 800790c:	ee00 0a10 	vmov	s0, r0
 8007910:	e7d8      	b.n	80078c4 <MCP9803_DecodeTemperature+0x54>
 8007912:	bf00      	nop
 8007914:	f3af 8000 	nop.w
 8007918:	00000000 	.word	0x00000000
 800791c:	405fc000 	.word	0x405fc000
 8007920:	3fb00000 	.word	0x3fb00000

08007924 <MCP9808_Read>:
#include "TemperatureSensor_ArrayData.h"

#define MCP9808_AddresLowerNibble 0x3

void MCP9808_Read(TemperatureSensor_t *kSensor)
{
 8007924:	b500      	push	{lr}
 8007926:	b083      	sub	sp, #12
	HAL_I2C_Mem_Read_IT(kSensor->hTranscieverHandle, kSensor->u8Address, MCP9808_AddressAmbientTemperature, 1, kSensor->u16RawMeasurement, 2);
 8007928:	f100 0308 	add.w	r3, r0, #8
 800792c:	2202      	movs	r2, #2
 800792e:	9201      	str	r2, [sp, #4]
 8007930:	9300      	str	r3, [sp, #0]
 8007932:	2301      	movs	r3, #1
 8007934:	2205      	movs	r2, #5
 8007936:	7841      	ldrb	r1, [r0, #1]
 8007938:	6840      	ldr	r0, [r0, #4]
 800793a:	f7fb f851 	bl	80029e0 <HAL_I2C_Mem_Read_IT>
}
 800793e:	b003      	add	sp, #12
 8007940:	f85d fb04 	ldr.w	pc, [sp], #4

08007944 <MCP9808_CalculateAddress>:

uint8_t MCP9808_CalculateAddress(uint8_t u8BitSettings)
{
	return ((MCP9808_AddresLowerNibble << 4) + u8BitSettings);
 8007944:	3030      	adds	r0, #48	; 0x30
}
 8007946:	b2c0      	uxtb	r0, r0
 8007948:	4770      	bx	lr
	...

0800794c <MCP9808_DecodeTemperature>:
	uint16_t u16FixedPointReadingHigh = 0;
	uint16_t u16FixedPointReading = 0;
	bool bNegativeSign = false;
	float fResult = 0.0;

	u16FixedPointReadingLow = ((uint16_t)(kSensor->u16RawMeasurement[0])) << 8;
 800794c:	7a02      	ldrb	r2, [r0, #8]
 800794e:	0212      	lsls	r2, r2, #8
	bNegativeSign = ( u16FixedPointReadingLow & 0x1000) && 0x1000;
	u16FixedPointReadingLow = u16FixedPointReadingLow & (0x0FFF); // Mask to delete threshold data and sign
 8007950:	f402 6370 	and.w	r3, r2, #3840	; 0xf00

	u16FixedPointReadingHigh = ((uint16_t)(kSensor->u16RawMeasurement[1]));
 8007954:	7a41      	ldrb	r1, [r0, #9]
	u16FixedPointReading = u16FixedPointReadingLow + u16FixedPointReadingHigh;
 8007956:	440b      	add	r3, r1

	if (bNegativeSign)
 8007958:	f412 5f80 	tst.w	r2, #4096	; 0x1000
 800795c:	d00c      	beq.n	8007978 <MCP9808_DecodeTemperature+0x2c>
	{
		fResult = ((float)(u16FixedPointReading) / 16) - 256.0;
 800795e:	ee07 3a90 	vmov	s15, r3
 8007962:	eeb8 0a67 	vcvt.f32.u32	s0, s15
 8007966:	eddf 7a09 	vldr	s15, [pc, #36]	; 800798c <MCP9808_DecodeTemperature+0x40>
 800796a:	ee20 0a27 	vmul.f32	s0, s0, s15
 800796e:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007990 <MCP9808_DecodeTemperature+0x44>
 8007972:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007976:	4770      	bx	lr
	}
	else
	{
		fResult = ((float)(u16FixedPointReading) / 16);
 8007978:	ee07 3a90 	vmov	s15, r3
 800797c:	eeb8 0a67 	vcvt.f32.u32	s0, s15
 8007980:	eddf 7a02 	vldr	s15, [pc, #8]	; 800798c <MCP9808_DecodeTemperature+0x40>
 8007984:	ee20 0a27 	vmul.f32	s0, s0, s15
	}

	return fResult;
}
 8007988:	4770      	bx	lr
 800798a:	bf00      	nop
 800798c:	3d800000 	.word	0x3d800000
 8007990:	43800000 	.word	0x43800000

08007994 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8007994:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007996:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800799a:	b184      	cbz	r4, 80079be <USBD_CDC_EP0_RxReady+0x2a>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800799c:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 80079a0:	b17b      	cbz	r3, 80079c2 <USBD_CDC_EP0_RxReady+0x2e>
 80079a2:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 80079a6:	28ff      	cmp	r0, #255	; 0xff
 80079a8:	d00d      	beq.n	80079c6 <USBD_CDC_EP0_RxReady+0x32>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80079aa:	689b      	ldr	r3, [r3, #8]
 80079ac:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 80079b0:	4621      	mov	r1, r4
 80079b2:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 80079b4:	23ff      	movs	r3, #255	; 0xff
 80079b6:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 80079ba:	2000      	movs	r0, #0
}
 80079bc:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 80079be:	2003      	movs	r0, #3
 80079c0:	e7fc      	b.n	80079bc <USBD_CDC_EP0_RxReady+0x28>
  return (uint8_t)USBD_OK;
 80079c2:	2000      	movs	r0, #0
 80079c4:	e7fa      	b.n	80079bc <USBD_CDC_EP0_RxReady+0x28>
 80079c6:	2000      	movs	r0, #0
 80079c8:	e7f8      	b.n	80079bc <USBD_CDC_EP0_RxReady+0x28>
	...

080079cc <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 80079cc:	2343      	movs	r3, #67	; 0x43
 80079ce:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 80079d0:	4800      	ldr	r0, [pc, #0]	; (80079d4 <USBD_CDC_GetFSCfgDesc+0x8>)
 80079d2:	4770      	bx	lr
 80079d4:	20000040 	.word	0x20000040

080079d8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80079d8:	2343      	movs	r3, #67	; 0x43
 80079da:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 80079dc:	4800      	ldr	r0, [pc, #0]	; (80079e0 <USBD_CDC_GetHSCfgDesc+0x8>)
 80079de:	4770      	bx	lr
 80079e0:	20000084 	.word	0x20000084

080079e4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80079e4:	2343      	movs	r3, #67	; 0x43
 80079e6:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 80079e8:	4800      	ldr	r0, [pc, #0]	; (80079ec <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 80079ea:	4770      	bx	lr
 80079ec:	200000d4 	.word	0x200000d4

080079f0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80079f0:	230a      	movs	r3, #10
 80079f2:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 80079f4:	4800      	ldr	r0, [pc, #0]	; (80079f8 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 80079f6:	4770      	bx	lr
 80079f8:	200000c8 	.word	0x200000c8

080079fc <USBD_CDC_DataOut>:
{
 80079fc:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80079fe:	f8d0 52bc 	ldr.w	r5, [r0, #700]	; 0x2bc
  if (pdev->pClassData == NULL)
 8007a02:	b175      	cbz	r5, 8007a22 <USBD_CDC_DataOut+0x26>
 8007a04:	4604      	mov	r4, r0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007a06:	f004 fad2 	bl	800bfae <USBD_LL_GetRxDataSize>
 8007a0a:	f8c5 020c 	str.w	r0, [r5, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007a0e:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8007a12:	68db      	ldr	r3, [r3, #12]
 8007a14:	f505 7103 	add.w	r1, r5, #524	; 0x20c
 8007a18:	f8d5 0204 	ldr.w	r0, [r5, #516]	; 0x204
 8007a1c:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8007a1e:	2000      	movs	r0, #0
}
 8007a20:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 8007a22:	2003      	movs	r0, #3
 8007a24:	e7fc      	b.n	8007a20 <USBD_CDC_DataOut+0x24>

08007a26 <USBD_CDC_DataIn>:
{
 8007a26:	b538      	push	{r3, r4, r5, lr}
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007a28:	f8d0 42c4 	ldr.w	r4, [r0, #708]	; 0x2c4
  if (pdev->pClassData == NULL)
 8007a2c:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc
 8007a30:	b353      	cbz	r3, 8007a88 <USBD_CDC_DataIn+0x62>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007a32:	eb01 0281 	add.w	r2, r1, r1, lsl #2
 8007a36:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8007a3a:	6992      	ldr	r2, [r2, #24]
 8007a3c:	b14a      	cbz	r2, 8007a52 <USBD_CDC_DataIn+0x2c>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007a3e:	ebc1 05c1 	rsb	r5, r1, r1, lsl #3
 8007a42:	eb04 0485 	add.w	r4, r4, r5, lsl #2
 8007a46:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8007a48:	fbb2 f4f5 	udiv	r4, r2, r5
 8007a4c:	fb05 2214 	mls	r2, r5, r4, r2
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8007a50:	b172      	cbz	r2, 8007a70 <USBD_CDC_DataIn+0x4a>
    hcdc->TxState = 0U;
 8007a52:	2200      	movs	r2, #0
 8007a54:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8007a58:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 8007a5c:	6914      	ldr	r4, [r2, #16]
 8007a5e:	b1ac      	cbz	r4, 8007a8c <USBD_CDC_DataIn+0x66>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007a60:	460a      	mov	r2, r1
 8007a62:	f503 7104 	add.w	r1, r3, #528	; 0x210
 8007a66:	f8d3 0208 	ldr.w	r0, [r3, #520]	; 0x208
 8007a6a:	47a0      	blx	r4
  return (uint8_t)USBD_OK;
 8007a6c:	2000      	movs	r0, #0
}
 8007a6e:	bd38      	pop	{r3, r4, r5, pc}
    pdev->ep_in[epnum].total_length = 0U;
 8007a70:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 8007a74:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 8007a78:	2400      	movs	r4, #0
 8007a7a:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007a7c:	4623      	mov	r3, r4
 8007a7e:	4622      	mov	r2, r4
 8007a80:	f004 fade 	bl	800c040 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 8007a84:	4620      	mov	r0, r4
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8007a86:	e7f2      	b.n	8007a6e <USBD_CDC_DataIn+0x48>
    return (uint8_t)USBD_FAIL;
 8007a88:	2003      	movs	r0, #3
 8007a8a:	e7f0      	b.n	8007a6e <USBD_CDC_DataIn+0x48>
  return (uint8_t)USBD_OK;
 8007a8c:	2000      	movs	r0, #0
 8007a8e:	e7ee      	b.n	8007a6e <USBD_CDC_DataIn+0x48>

08007a90 <USBD_CDC_Setup>:
{
 8007a90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a92:	b083      	sub	sp, #12
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007a94:	f8d0 62bc 	ldr.w	r6, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 8007a98:	2300      	movs	r3, #0
 8007a9a:	f88d 3007 	strb.w	r3, [sp, #7]
  uint16_t status_info = 0U;
 8007a9e:	f8ad 3004 	strh.w	r3, [sp, #4]
  if (hcdc == NULL)
 8007aa2:	2e00      	cmp	r6, #0
 8007aa4:	d06c      	beq.n	8007b80 <USBD_CDC_Setup+0xf0>
 8007aa6:	4607      	mov	r7, r0
 8007aa8:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007aaa:	780b      	ldrb	r3, [r1, #0]
 8007aac:	f013 0560 	ands.w	r5, r3, #96	; 0x60
 8007ab0:	d02a      	beq.n	8007b08 <USBD_CDC_Setup+0x78>
 8007ab2:	2d20      	cmp	r5, #32
 8007ab4:	d15e      	bne.n	8007b74 <USBD_CDC_Setup+0xe4>
      if (req->wLength != 0U)
 8007ab6:	88ca      	ldrh	r2, [r1, #6]
 8007ab8:	b1f2      	cbz	r2, 8007af8 <USBD_CDC_Setup+0x68>
        if ((req->bmRequest & 0x80U) != 0U)
 8007aba:	f013 0f80 	tst.w	r3, #128	; 0x80
 8007abe:	d00f      	beq.n	8007ae0 <USBD_CDC_Setup+0x50>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007ac0:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8007ac4:	689b      	ldr	r3, [r3, #8]
 8007ac6:	4631      	mov	r1, r6
 8007ac8:	7860      	ldrb	r0, [r4, #1]
 8007aca:	4798      	blx	r3
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8007acc:	88e2      	ldrh	r2, [r4, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8007ace:	2a07      	cmp	r2, #7
 8007ad0:	bf28      	it	cs
 8007ad2:	2207      	movcs	r2, #7
 8007ad4:	4631      	mov	r1, r6
 8007ad6:	4638      	mov	r0, r7
 8007ad8:	f000 fe10 	bl	80086fc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007adc:	2500      	movs	r5, #0
 8007ade:	e04c      	b.n	8007b7a <USBD_CDC_Setup+0xea>
          hcdc->CmdOpCode = req->bRequest;
 8007ae0:	784b      	ldrb	r3, [r1, #1]
 8007ae2:	f886 3200 	strb.w	r3, [r6, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007ae6:	798b      	ldrb	r3, [r1, #6]
 8007ae8:	f886 3201 	strb.w	r3, [r6, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8007aec:	88ca      	ldrh	r2, [r1, #6]
 8007aee:	4631      	mov	r1, r6
 8007af0:	f000 fe19 	bl	8008726 <USBD_CtlPrepareRx>
  USBD_StatusTypeDef ret = USBD_OK;
 8007af4:	2500      	movs	r5, #0
 8007af6:	e040      	b.n	8007b7a <USBD_CDC_Setup+0xea>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007af8:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8007afc:	689b      	ldr	r3, [r3, #8]
 8007afe:	2200      	movs	r2, #0
 8007b00:	7848      	ldrb	r0, [r1, #1]
 8007b02:	4798      	blx	r3
  USBD_StatusTypeDef ret = USBD_OK;
 8007b04:	2500      	movs	r5, #0
 8007b06:	e038      	b.n	8007b7a <USBD_CDC_Setup+0xea>
      switch (req->bRequest)
 8007b08:	784e      	ldrb	r6, [r1, #1]
 8007b0a:	2e0b      	cmp	r6, #11
 8007b0c:	d82e      	bhi.n	8007b6c <USBD_CDC_Setup+0xdc>
 8007b0e:	e8df f006 	tbb	[pc, r6]
 8007b12:	3406      	.short	0x3406
 8007b14:	2d2d2d2d 	.word	0x2d2d2d2d
 8007b18:	2d2d2d2d 	.word	0x2d2d2d2d
 8007b1c:	2415      	.short	0x2415
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b1e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007b22:	b2db      	uxtb	r3, r3
 8007b24:	2b03      	cmp	r3, #3
 8007b26:	d003      	beq.n	8007b30 <USBD_CDC_Setup+0xa0>
            USBD_CtlError(pdev, req);
 8007b28:	f000 fac1 	bl	80080ae <USBD_CtlError>
            ret = USBD_FAIL;
 8007b2c:	2503      	movs	r5, #3
 8007b2e:	e024      	b.n	8007b7a <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8007b30:	2202      	movs	r2, #2
 8007b32:	a901      	add	r1, sp, #4
 8007b34:	f000 fde2 	bl	80086fc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8007b38:	4635      	mov	r5, r6
 8007b3a:	e01e      	b.n	8007b7a <USBD_CDC_Setup+0xea>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007b3c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007b40:	b2db      	uxtb	r3, r3
 8007b42:	2b03      	cmp	r3, #3
 8007b44:	d003      	beq.n	8007b4e <USBD_CDC_Setup+0xbe>
            USBD_CtlError(pdev, req);
 8007b46:	f000 fab2 	bl	80080ae <USBD_CtlError>
            ret = USBD_FAIL;
 8007b4a:	2503      	movs	r5, #3
 8007b4c:	e015      	b.n	8007b7a <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f10d 0107 	add.w	r1, sp, #7
 8007b54:	f000 fdd2 	bl	80086fc <USBD_CtlSendData>
 8007b58:	e00f      	b.n	8007b7a <USBD_CDC_Setup+0xea>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8007b5a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007b5e:	b2db      	uxtb	r3, r3
 8007b60:	2b03      	cmp	r3, #3
 8007b62:	d00a      	beq.n	8007b7a <USBD_CDC_Setup+0xea>
            USBD_CtlError(pdev, req);
 8007b64:	f000 faa3 	bl	80080ae <USBD_CtlError>
            ret = USBD_FAIL;
 8007b68:	2503      	movs	r5, #3
 8007b6a:	e006      	b.n	8007b7a <USBD_CDC_Setup+0xea>
          USBD_CtlError(pdev, req);
 8007b6c:	f000 fa9f 	bl	80080ae <USBD_CtlError>
          ret = USBD_FAIL;
 8007b70:	2503      	movs	r5, #3
          break;
 8007b72:	e002      	b.n	8007b7a <USBD_CDC_Setup+0xea>
      USBD_CtlError(pdev, req);
 8007b74:	f000 fa9b 	bl	80080ae <USBD_CtlError>
      ret = USBD_FAIL;
 8007b78:	2503      	movs	r5, #3
}
 8007b7a:	4628      	mov	r0, r5
 8007b7c:	b003      	add	sp, #12
 8007b7e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 8007b80:	2503      	movs	r5, #3
 8007b82:	e7fa      	b.n	8007b7a <USBD_CDC_Setup+0xea>

08007b84 <USBD_CDC_DeInit>:
{
 8007b84:	b538      	push	{r3, r4, r5, lr}
 8007b86:	4604      	mov	r4, r0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8007b88:	2181      	movs	r1, #129	; 0x81
 8007b8a:	f004 fa39 	bl	800c000 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8007b8e:	2500      	movs	r5, #0
 8007b90:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8007b92:	2101      	movs	r1, #1
 8007b94:	4620      	mov	r0, r4
 8007b96:	f004 fa33 	bl	800c000 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8007b9a:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8007b9e:	2182      	movs	r1, #130	; 0x82
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	f004 fa2d 	bl	800c000 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8007ba6:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8007baa:	f8a4 504e 	strh.w	r5, [r4, #78]	; 0x4e
  if (pdev->pClassData != NULL)
 8007bae:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
 8007bb2:	b14b      	cbz	r3, 8007bc8 <USBD_CDC_DeInit+0x44>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8007bb4:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8007bbc:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 8007bc0:	f004 fa00 	bl	800bfc4 <USBD_static_free>
    pdev->pClassData = NULL;
 8007bc4:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 8007bc8:	2000      	movs	r0, #0
 8007bca:	bd38      	pop	{r3, r4, r5, pc}

08007bcc <USBD_CDC_Init>:
{
 8007bcc:	b570      	push	{r4, r5, r6, lr}
 8007bce:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007bd0:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007bd4:	f004 f9f2 	bl	800bfbc <USBD_static_malloc>
  if (hcdc == NULL)
 8007bd8:	b3b8      	cbz	r0, 8007c4a <USBD_CDC_Init+0x7e>
 8007bda:	4606      	mov	r6, r0
  pdev->pClassData = (void *)hcdc;
 8007bdc:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007be0:	7c23      	ldrb	r3, [r4, #16]
 8007be2:	bbbb      	cbnz	r3, 8007c54 <USBD_CDC_Init+0x88>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007be4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007be8:	2202      	movs	r2, #2
 8007bea:	2181      	movs	r1, #129	; 0x81
 8007bec:	4620      	mov	r0, r4
 8007bee:	f004 f9fc 	bl	800bfea <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007bf2:	2501      	movs	r5, #1
 8007bf4:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007bf6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007bfa:	2202      	movs	r2, #2
 8007bfc:	4629      	mov	r1, r5
 8007bfe:	4620      	mov	r0, r4
 8007c00:	f004 f9f3 	bl	800bfea <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007c04:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007c08:	2310      	movs	r3, #16
 8007c0a:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007c0e:	2308      	movs	r3, #8
 8007c10:	2203      	movs	r2, #3
 8007c12:	2182      	movs	r1, #130	; 0x82
 8007c14:	4620      	mov	r0, r4
 8007c16:	f004 f9e8 	bl	800bfea <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8007c1a:	2301      	movs	r3, #1
 8007c1c:	f8a4 304c 	strh.w	r3, [r4, #76]	; 0x4c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8007c20:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	4798      	blx	r3
  hcdc->TxState = 0U;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	f8c6 3214 	str.w	r3, [r6, #532]	; 0x214
  hcdc->RxState = 0U;
 8007c2e:	f8c6 3218 	str.w	r3, [r6, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007c32:	7c25      	ldrb	r5, [r4, #16]
 8007c34:	bb15      	cbnz	r5, 8007c7c <USBD_CDC_Init+0xb0>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007c36:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007c3a:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8007c3e:	2101      	movs	r1, #1
 8007c40:	4620      	mov	r0, r4
 8007c42:	f004 fa05 	bl	800c050 <USBD_LL_PrepareReceive>
}
 8007c46:	4628      	mov	r0, r5
 8007c48:	bd70      	pop	{r4, r5, r6, pc}
    pdev->pClassData = NULL;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	f8c4 32bc 	str.w	r3, [r4, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8007c50:	2502      	movs	r5, #2
 8007c52:	e7f8      	b.n	8007c46 <USBD_CDC_Init+0x7a>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8007c54:	2340      	movs	r3, #64	; 0x40
 8007c56:	2202      	movs	r2, #2
 8007c58:	2181      	movs	r1, #129	; 0x81
 8007c5a:	4620      	mov	r0, r4
 8007c5c:	f004 f9c5 	bl	800bfea <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8007c60:	2501      	movs	r5, #1
 8007c62:	8725      	strh	r5, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8007c64:	2340      	movs	r3, #64	; 0x40
 8007c66:	2202      	movs	r2, #2
 8007c68:	4629      	mov	r1, r5
 8007c6a:	4620      	mov	r0, r4
 8007c6c:	f004 f9bd 	bl	800bfea <USBD_LL_OpenEP>
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8007c70:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007c74:	2310      	movs	r3, #16
 8007c76:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
 8007c7a:	e7c8      	b.n	8007c0e <USBD_CDC_Init+0x42>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007c7c:	2340      	movs	r3, #64	; 0x40
 8007c7e:	f8d6 2204 	ldr.w	r2, [r6, #516]	; 0x204
 8007c82:	2101      	movs	r1, #1
 8007c84:	4620      	mov	r0, r4
 8007c86:	f004 f9e3 	bl	800c050 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8007c8a:	2500      	movs	r5, #0
 8007c8c:	e7db      	b.n	8007c46 <USBD_CDC_Init+0x7a>

08007c8e <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 8007c8e:	b119      	cbz	r1, 8007c98 <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 8007c90:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 8007c94:	2000      	movs	r0, #0
 8007c96:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8007c98:	2003      	movs	r0, #3
}
 8007c9a:	4770      	bx	lr

08007c9c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007c9c:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 8007ca0:	b12b      	cbz	r3, 8007cae <USBD_CDC_SetTxBuffer+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 8007ca2:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007ca6:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8007caa:	2000      	movs	r0, #0
 8007cac:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8007cae:	2003      	movs	r0, #3
}
 8007cb0:	4770      	bx	lr

08007cb2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007cb2:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 8007cb6:	b11b      	cbz	r3, 8007cc0 <USBD_CDC_SetRxBuffer+0xe>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 8007cb8:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8007cbc:	2000      	movs	r0, #0
 8007cbe:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 8007cc0:	2003      	movs	r0, #3
}
 8007cc2:	4770      	bx	lr

08007cc4 <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007cc4:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 8007cc8:	b1a2      	cbz	r2, 8007cf4 <USBD_CDC_TransmitPacket+0x30>
{
 8007cca:	b508      	push	{r3, lr}
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 8007ccc:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8007cd0:	b10b      	cbz	r3, 8007cd6 <USBD_CDC_TransmitPacket+0x12>
  USBD_StatusTypeDef ret = USBD_BUSY;
 8007cd2:	2001      	movs	r0, #1

    ret = USBD_OK;
  }

  return (uint8_t)ret;
}
 8007cd4:	bd08      	pop	{r3, pc}
    hcdc->TxState = 1U;
 8007cd6:	2301      	movs	r3, #1
 8007cd8:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8007cdc:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 8007ce0:	62c3      	str	r3, [r0, #44]	; 0x2c
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 8007ce2:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 8007ce6:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 8007cea:	2181      	movs	r1, #129	; 0x81
 8007cec:	f004 f9a8 	bl	800c040 <USBD_LL_Transmit>
    ret = USBD_OK;
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	e7ef      	b.n	8007cd4 <USBD_CDC_TransmitPacket+0x10>
    return (uint8_t)USBD_FAIL;
 8007cf4:	2003      	movs	r0, #3
}
 8007cf6:	4770      	bx	lr

08007cf8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8007cf8:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8007cfa:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc

  if (pdev->pClassData == NULL)
 8007cfe:	b192      	cbz	r2, 8007d26 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007d00:	7c04      	ldrb	r4, [r0, #16]
 8007d02:	b944      	cbnz	r4, 8007d16 <USBD_CDC_ReceivePacket+0x1e>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007d04:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d08:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8007d0c:	2101      	movs	r1, #1
 8007d0e:	f004 f99f 	bl	800c050 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 8007d12:	4620      	mov	r0, r4
 8007d14:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007d16:	2340      	movs	r3, #64	; 0x40
 8007d18:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
 8007d1c:	2101      	movs	r1, #1
 8007d1e:	f004 f997 	bl	800c050 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 8007d22:	2400      	movs	r4, #0
 8007d24:	e7f5      	b.n	8007d12 <USBD_CDC_ReceivePacket+0x1a>
    return (uint8_t)USBD_FAIL;
 8007d26:	2403      	movs	r4, #3
 8007d28:	e7f3      	b.n	8007d12 <USBD_CDC_ReceivePacket+0x1a>

08007d2a <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007d2a:	b198      	cbz	r0, 8007d54 <USBD_Init+0x2a>
{
 8007d2c:	b508      	push	{r3, lr}
 8007d2e:	4603      	mov	r3, r0
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 8007d30:	2000      	movs	r0, #0
 8007d32:	f8c3 02b8 	str.w	r0, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 8007d36:	f8c3 02c0 	str.w	r0, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8007d3a:	f8c3 02cc 	str.w	r0, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8007d3e:	b109      	cbz	r1, 8007d44 <USBD_Init+0x1a>
  {
    pdev->pDesc = pdesc;
 8007d40:	f8c3 12b4 	str.w	r1, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007d44:	2101      	movs	r1, #1
 8007d46:	f883 129c 	strb.w	r1, [r3, #668]	; 0x29c
  pdev->id = id;
 8007d4a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	f004 f8e3 	bl	800bf18 <USBD_LL_Init>

  return ret;
}
 8007d52:	bd08      	pop	{r3, pc}
    return USBD_FAIL;
 8007d54:	2003      	movs	r0, #3
}
 8007d56:	4770      	bx	lr

08007d58 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007d58:	b510      	push	{r4, lr}
 8007d5a:	b082      	sub	sp, #8
  uint16_t len = 0U;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	f8ad 3006 	strh.w	r3, [sp, #6]

  if (pclass == NULL)
 8007d62:	b161      	cbz	r1, 8007d7e <USBD_RegisterClass+0x26>
 8007d64:	4604      	mov	r4, r0
#endif
    return USBD_FAIL;
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8007d66:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8007d6a:	6acb      	ldr	r3, [r1, #44]	; 0x2c
 8007d6c:	b14b      	cbz	r3, 8007d82 <USBD_RegisterClass+0x2a>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8007d6e:	f10d 0006 	add.w	r0, sp, #6
 8007d72:	4798      	blx	r3
 8007d74:	f8c4 02cc 	str.w	r0, [r4, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 8007d78:	2000      	movs	r0, #0
}
 8007d7a:	b002      	add	sp, #8
 8007d7c:	bd10      	pop	{r4, pc}
    return USBD_FAIL;
 8007d7e:	2003      	movs	r0, #3
 8007d80:	e7fb      	b.n	8007d7a <USBD_RegisterClass+0x22>
  return USBD_OK;
 8007d82:	2000      	movs	r0, #0
 8007d84:	e7f9      	b.n	8007d7a <USBD_RegisterClass+0x22>

08007d86 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007d86:	b508      	push	{r3, lr}
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007d88:	f004 f927 	bl	800bfda <USBD_LL_Start>
}
 8007d8c:	bd08      	pop	{r3, pc}

08007d8e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007d8e:	b508      	push	{r3, lr}
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 8007d90:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007d94:	b113      	cbz	r3, 8007d9c <USBD_SetClassConfig+0xe>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4798      	blx	r3
  }

  return ret;
}
 8007d9a:	bd08      	pop	{r3, pc}
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007d9c:	2003      	movs	r0, #3
 8007d9e:	e7fc      	b.n	8007d9a <USBD_SetClassConfig+0xc>

08007da0 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007da0:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 8007da2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007da6:	b10b      	cbz	r3, 8007dac <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8007da8:	685b      	ldr	r3, [r3, #4]
 8007daa:	4798      	blx	r3
  }

  return USBD_OK;
}
 8007dac:	2000      	movs	r0, #0
 8007dae:	bd08      	pop	{r3, pc}

08007db0 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007db0:	b538      	push	{r3, r4, r5, lr}
 8007db2:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007db4:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
 8007db8:	4628      	mov	r0, r5
 8007dba:	f000 f964 	bl	8008086 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007dc4:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0
 8007dc8:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007dcc:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
 8007dd0:	f001 031f 	and.w	r3, r1, #31
 8007dd4:	2b01      	cmp	r3, #1
 8007dd6:	d00d      	beq.n	8007df4 <USBD_LL_SetupStage+0x44>
 8007dd8:	2b02      	cmp	r3, #2
 8007dda:	d010      	beq.n	8007dfe <USBD_LL_SetupStage+0x4e>
 8007ddc:	b12b      	cbz	r3, 8007dea <USBD_LL_SetupStage+0x3a>
    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
      break;

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007dde:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8007de2:	4620      	mov	r0, r4
 8007de4:	f004 f914 	bl	800c010 <USBD_LL_StallEP>
      break;
 8007de8:	e003      	b.n	8007df2 <USBD_LL_SetupStage+0x42>
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007dea:	4629      	mov	r1, r5
 8007dec:	4620      	mov	r0, r4
 8007dee:	f000 fb08 	bl	8008402 <USBD_StdDevReq>
  }

  return ret;
}
 8007df2:	bd38      	pop	{r3, r4, r5, pc}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007df4:	4629      	mov	r1, r5
 8007df6:	4620      	mov	r0, r4
 8007df8:	f000 fb3b 	bl	8008472 <USBD_StdItfReq>
      break;
 8007dfc:	e7f9      	b.n	8007df2 <USBD_LL_SetupStage+0x42>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007dfe:	4629      	mov	r1, r5
 8007e00:	4620      	mov	r0, r4
 8007e02:	f000 fb6a 	bl	80084da <USBD_StdEPReq>
      break;
 8007e06:	e7f4      	b.n	8007df2 <USBD_LL_SetupStage+0x42>

08007e08 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007e08:	b538      	push	{r3, r4, r5, lr}
 8007e0a:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007e0c:	460d      	mov	r5, r1
 8007e0e:	bb41      	cbnz	r1, 8007e62 <USBD_LL_DataOutStage+0x5a>
 8007e10:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007e12:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8007e16:	2a03      	cmp	r2, #3
 8007e18:	d001      	beq.n	8007e1e <USBD_LL_DataOutStage+0x16>
        }
      }
    }
  }

  return USBD_OK;
 8007e1a:	4608      	mov	r0, r1
}
 8007e1c:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8007e1e:	f8d0 115c 	ldr.w	r1, [r0, #348]	; 0x15c
 8007e22:	f8d0 2160 	ldr.w	r2, [r0, #352]	; 0x160
 8007e26:	4291      	cmp	r1, r2
 8007e28:	d809      	bhi.n	8007e3e <USBD_LL_DataOutStage+0x36>
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e2a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007e2e:	b2db      	uxtb	r3, r3
 8007e30:	2b03      	cmp	r3, #3
 8007e32:	d00f      	beq.n	8007e54 <USBD_LL_DataOutStage+0x4c>
        (void)USBD_CtlSendStatus(pdev);
 8007e34:	4620      	mov	r0, r4
 8007e36:	f000 fc8d 	bl	8008754 <USBD_CtlSendStatus>
  return USBD_OK;
 8007e3a:	4628      	mov	r0, r5
 8007e3c:	e7ee      	b.n	8007e1c <USBD_LL_DataOutStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8007e3e:	1a89      	subs	r1, r1, r2
 8007e40:	f8c0 115c 	str.w	r1, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007e44:	428a      	cmp	r2, r1
 8007e46:	bf28      	it	cs
 8007e48:	460a      	movcs	r2, r1
 8007e4a:	4619      	mov	r1, r3
 8007e4c:	f000 fc7a 	bl	8008744 <USBD_CtlContinueRx>
  return USBD_OK;
 8007e50:	4628      	mov	r0, r5
 8007e52:	e7e3      	b.n	8007e1c <USBD_LL_DataOutStage+0x14>
          if (pdev->pClass->EP0_RxReady != NULL)
 8007e54:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007e58:	691b      	ldr	r3, [r3, #16]
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d0ea      	beq.n	8007e34 <USBD_LL_DataOutStage+0x2c>
            pdev->pClass->EP0_RxReady(pdev);
 8007e5e:	4798      	blx	r3
 8007e60:	e7e8      	b.n	8007e34 <USBD_LL_DataOutStage+0x2c>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e62:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007e66:	b2db      	uxtb	r3, r3
 8007e68:	2b03      	cmp	r3, #3
 8007e6a:	d001      	beq.n	8007e70 <USBD_LL_DataOutStage+0x68>
  return USBD_OK;
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	e7d5      	b.n	8007e1c <USBD_LL_DataOutStage+0x14>
      if (pdev->pClass->DataOut != NULL)
 8007e70:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007e74:	699b      	ldr	r3, [r3, #24]
 8007e76:	b10b      	cbz	r3, 8007e7c <USBD_LL_DataOutStage+0x74>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8007e78:	4798      	blx	r3
        if (ret != USBD_OK)
 8007e7a:	e7cf      	b.n	8007e1c <USBD_LL_DataOutStage+0x14>
  return USBD_OK;
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	e7cd      	b.n	8007e1c <USBD_LL_DataOutStage+0x14>

08007e80 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007e80:	b538      	push	{r3, r4, r5, lr}
 8007e82:	4604      	mov	r4, r0
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8007e84:	460d      	mov	r5, r1
 8007e86:	2900      	cmp	r1, #0
 8007e88:	d14a      	bne.n	8007f20 <USBD_LL_DataInStage+0xa0>
 8007e8a:	4613      	mov	r3, r2
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007e8c:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 8007e90:	2a02      	cmp	r2, #2
 8007e92:	d005      	beq.n	8007ea0 <USBD_LL_DataInStage+0x20>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8007e94:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d03c      	beq.n	8007f16 <USBD_LL_DataInStage+0x96>
        }
      }
    }
  }

  return USBD_OK;
 8007e9c:	4628      	mov	r0, r5
}
 8007e9e:	bd38      	pop	{r3, r4, r5, pc}
      if (pep->rem_length > pep->maxpacket)
 8007ea0:	69c2      	ldr	r2, [r0, #28]
 8007ea2:	6a01      	ldr	r1, [r0, #32]
 8007ea4:	428a      	cmp	r2, r1
 8007ea6:	d80e      	bhi.n	8007ec6 <USBD_LL_DataInStage+0x46>
        if ((pep->maxpacket == pep->rem_length) &&
 8007ea8:	428a      	cmp	r2, r1
 8007eaa:	d018      	beq.n	8007ede <USBD_LL_DataInStage+0x5e>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007eac:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 8007eb0:	b2db      	uxtb	r3, r3
 8007eb2:	2b03      	cmp	r3, #3
 8007eb4:	d027      	beq.n	8007f06 <USBD_LL_DataInStage+0x86>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007eb6:	2180      	movs	r1, #128	; 0x80
 8007eb8:	4620      	mov	r0, r4
 8007eba:	f004 f8a9 	bl	800c010 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007ebe:	4620      	mov	r0, r4
 8007ec0:	f000 fc53 	bl	800876a <USBD_CtlReceiveStatus>
 8007ec4:	e7e6      	b.n	8007e94 <USBD_LL_DataInStage+0x14>
        pep->rem_length -= pep->maxpacket;
 8007ec6:	1a52      	subs	r2, r2, r1
 8007ec8:	61c2      	str	r2, [r0, #28]
        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007eca:	4619      	mov	r1, r3
 8007ecc:	f000 fc23 	bl	8008716 <USBD_CtlContinueSendData>
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	461a      	mov	r2, r3
 8007ed4:	4619      	mov	r1, r3
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	f004 f8ba 	bl	800c050 <USBD_LL_PrepareReceive>
 8007edc:	e7da      	b.n	8007e94 <USBD_LL_DataInStage+0x14>
            (pep->total_length >= pep->maxpacket) &&
 8007ede:	6983      	ldr	r3, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 8007ee0:	4299      	cmp	r1, r3
 8007ee2:	d8e3      	bhi.n	8007eac <USBD_LL_DataInStage+0x2c>
            (pep->total_length < pdev->ep0_data_len))
 8007ee4:	f8d0 2298 	ldr.w	r2, [r0, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d2df      	bcs.n	8007eac <USBD_LL_DataInStage+0x2c>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007eec:	2200      	movs	r2, #0
 8007eee:	4611      	mov	r1, r2
 8007ef0:	f000 fc11 	bl	8008716 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007ef4:	2100      	movs	r1, #0
 8007ef6:	f8c4 1298 	str.w	r1, [r4, #664]	; 0x298
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007efa:	460b      	mov	r3, r1
 8007efc:	460a      	mov	r2, r1
 8007efe:	4620      	mov	r0, r4
 8007f00:	f004 f8a6 	bl	800c050 <USBD_LL_PrepareReceive>
 8007f04:	e7c6      	b.n	8007e94 <USBD_LL_DataInStage+0x14>
            if (pdev->pClass->EP0_TxSent != NULL)
 8007f06:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d0d2      	beq.n	8007eb6 <USBD_LL_DataInStage+0x36>
              pdev->pClass->EP0_TxSent(pdev);
 8007f10:	4620      	mov	r0, r4
 8007f12:	4798      	blx	r3
 8007f14:	e7cf      	b.n	8007eb6 <USBD_LL_DataInStage+0x36>
      pdev->dev_test_mode = 0U;
 8007f16:	2300      	movs	r3, #0
 8007f18:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
  return USBD_OK;
 8007f1c:	4628      	mov	r0, r5
 8007f1e:	e7be      	b.n	8007e9e <USBD_LL_DataInStage+0x1e>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007f20:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007f24:	b2db      	uxtb	r3, r3
 8007f26:	2b03      	cmp	r3, #3
 8007f28:	d001      	beq.n	8007f2e <USBD_LL_DataInStage+0xae>
  return USBD_OK;
 8007f2a:	2000      	movs	r0, #0
 8007f2c:	e7b7      	b.n	8007e9e <USBD_LL_DataInStage+0x1e>
      if (pdev->pClass->DataIn != NULL)
 8007f2e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007f32:	695b      	ldr	r3, [r3, #20]
 8007f34:	b10b      	cbz	r3, 8007f3a <USBD_LL_DataInStage+0xba>
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8007f36:	4798      	blx	r3
        if (ret != USBD_OK)
 8007f38:	e7b1      	b.n	8007e9e <USBD_LL_DataInStage+0x1e>
  return USBD_OK;
 8007f3a:	2000      	movs	r0, #0
 8007f3c:	e7af      	b.n	8007e9e <USBD_LL_DataInStage+0x1e>

08007f3e <USBD_LL_Reset>:
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007f3e:	2301      	movs	r3, #1
 8007f40:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007f44:	2300      	movs	r3, #0
 8007f46:	f8c0 3294 	str.w	r3, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 8007f4a:	6043      	str	r3, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 8007f4c:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 8007f50:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8007f54:	b1f3      	cbz	r3, 8007f94 <USBD_LL_Reset+0x56>
{
 8007f56:	b570      	push	{r4, r5, r6, lr}
 8007f58:	4604      	mov	r4, r0
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 8007f5a:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 8007f5e:	b11a      	cbz	r2, 8007f68 <USBD_LL_Reset+0x2a>
  {
    if (pdev->pClass->DeInit != NULL)
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	b10b      	cbz	r3, 8007f68 <USBD_LL_Reset+0x2a>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007f64:	2100      	movs	r1, #0
 8007f66:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f68:	2340      	movs	r3, #64	; 0x40
 8007f6a:	2200      	movs	r2, #0
 8007f6c:	4611      	mov	r1, r2
 8007f6e:	4620      	mov	r0, r4
 8007f70:	f004 f83b 	bl	800bfea <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007f74:	2601      	movs	r6, #1
 8007f76:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f7a:	2540      	movs	r5, #64	; 0x40
 8007f7c:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f80:	462b      	mov	r3, r5
 8007f82:	2200      	movs	r2, #0
 8007f84:	2180      	movs	r1, #128	; 0x80
 8007f86:	4620      	mov	r0, r4
 8007f88:	f004 f82f 	bl	800bfea <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007f8c:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f8e:	6225      	str	r5, [r4, #32]

  return USBD_OK;
 8007f90:	2000      	movs	r0, #0
}
 8007f92:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 8007f94:	2003      	movs	r0, #3
}
 8007f96:	4770      	bx	lr

08007f98 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 8007f98:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 8007f9a:	2000      	movs	r0, #0
 8007f9c:	4770      	bx	lr

08007f9e <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 8007f9e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007fa2:	b2db      	uxtb	r3, r3
 8007fa4:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007fa8:	2304      	movs	r3, #4
 8007faa:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 8007fae:	2000      	movs	r0, #0
 8007fb0:	4770      	bx	lr

08007fb2 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007fb2:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007fb6:	b2db      	uxtb	r3, r3
 8007fb8:	2b04      	cmp	r3, #4
 8007fba:	d001      	beq.n	8007fc0 <USBD_LL_Resume+0xe>
  {
    pdev->dev_state = pdev->dev_old_state;
  }

  return USBD_OK;
}
 8007fbc:	2000      	movs	r0, #0
 8007fbe:	4770      	bx	lr
    pdev->dev_state = pdev->dev_old_state;
 8007fc0:	f890 329d 	ldrb.w	r3, [r0, #669]	; 0x29d
 8007fc4:	b2db      	uxtb	r3, r3
 8007fc6:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
 8007fca:	e7f7      	b.n	8007fbc <USBD_LL_Resume+0xa>

08007fcc <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 8007fcc:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 8007fd0:	b162      	cbz	r2, 8007fec <USBD_LL_SOF+0x20>
{
 8007fd2:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fd4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	2b03      	cmp	r3, #3
 8007fdc:	d001      	beq.n	8007fe2 <USBD_LL_SOF+0x16>
    {
      (void)pdev->pClass->SOF(pdev);
    }
  }

  return USBD_OK;
 8007fde:	2000      	movs	r0, #0
}
 8007fe0:	bd08      	pop	{r3, pc}
    if (pdev->pClass->SOF != NULL)
 8007fe2:	69d3      	ldr	r3, [r2, #28]
 8007fe4:	b123      	cbz	r3, 8007ff0 <USBD_LL_SOF+0x24>
      (void)pdev->pClass->SOF(pdev);
 8007fe6:	4798      	blx	r3
  return USBD_OK;
 8007fe8:	2000      	movs	r0, #0
 8007fea:	e7f9      	b.n	8007fe0 <USBD_LL_SOF+0x14>
    return USBD_FAIL;
 8007fec:	2003      	movs	r0, #3
}
 8007fee:	4770      	bx	lr
  return USBD_OK;
 8007ff0:	2000      	movs	r0, #0
 8007ff2:	e7f5      	b.n	8007fe0 <USBD_LL_SOF+0x14>

08007ff4 <USBD_LL_IsoINIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
  if (pdev->pClass == NULL)
 8007ff4:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 8007ff8:	b162      	cbz	r2, 8008014 <USBD_LL_IsoINIncomplete+0x20>
{
 8007ffa:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007ffc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008000:	b2db      	uxtb	r3, r3
 8008002:	2b03      	cmp	r3, #3
 8008004:	d001      	beq.n	800800a <USBD_LL_IsoINIncomplete+0x16>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 8008006:	2000      	movs	r0, #0
}
 8008008:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoINIncomplete != NULL)
 800800a:	6a13      	ldr	r3, [r2, #32]
 800800c:	b123      	cbz	r3, 8008018 <USBD_LL_IsoINIncomplete+0x24>
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800800e:	4798      	blx	r3
  return USBD_OK;
 8008010:	2000      	movs	r0, #0
 8008012:	e7f9      	b.n	8008008 <USBD_LL_IsoINIncomplete+0x14>
    return USBD_FAIL;
 8008014:	2003      	movs	r0, #3
}
 8008016:	4770      	bx	lr
  return USBD_OK;
 8008018:	2000      	movs	r0, #0
 800801a:	e7f5      	b.n	8008008 <USBD_LL_IsoINIncomplete+0x14>

0800801c <USBD_LL_IsoOUTIncomplete>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
  if (pdev->pClass == NULL)
 800801c:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
 8008020:	b162      	cbz	r2, 800803c <USBD_LL_IsoOUTIncomplete+0x20>
{
 8008022:	b508      	push	{r3, lr}
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008024:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008028:	b2db      	uxtb	r3, r3
 800802a:	2b03      	cmp	r3, #3
 800802c:	d001      	beq.n	8008032 <USBD_LL_IsoOUTIncomplete+0x16>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
    }
  }

  return USBD_OK;
 800802e:	2000      	movs	r0, #0
}
 8008030:	bd08      	pop	{r3, pc}
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 8008032:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8008034:	b123      	cbz	r3, 8008040 <USBD_LL_IsoOUTIncomplete+0x24>
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 8008036:	4798      	blx	r3
  return USBD_OK;
 8008038:	2000      	movs	r0, #0
 800803a:	e7f9      	b.n	8008030 <USBD_LL_IsoOUTIncomplete+0x14>
    return USBD_FAIL;
 800803c:	2003      	movs	r0, #3
}
 800803e:	4770      	bx	lr
  return USBD_OK;
 8008040:	2000      	movs	r0, #0
 8008042:	e7f5      	b.n	8008030 <USBD_LL_IsoOUTIncomplete+0x14>

08008044 <USBD_LL_DevConnected>:
{
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
}
 8008044:	2000      	movs	r0, #0
 8008046:	4770      	bx	lr

08008048 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008048:	b508      	push	{r3, lr}
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800804a:	2301      	movs	r3, #1
 800804c:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8008050:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008054:	b113      	cbz	r3, 800805c <USBD_LL_DevDisconnected+0x14>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8008056:	685b      	ldr	r3, [r3, #4]
 8008058:	7901      	ldrb	r1, [r0, #4]
 800805a:	4798      	blx	r3
  }

  return USBD_OK;
}
 800805c:	2000      	movs	r0, #0
 800805e:	bd08      	pop	{r3, pc}

08008060 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008060:	4603      	mov	r3, r0
  uint8_t  len = 0U;
 8008062:	2000      	movs	r0, #0
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 8008064:	781a      	ldrb	r2, [r3, #0]
 8008066:	b11a      	cbz	r2, 8008070 <USBD_GetLen+0x10>
  {
    len++;
 8008068:	3001      	adds	r0, #1
 800806a:	b2c0      	uxtb	r0, r0
    pbuff++;
 800806c:	3301      	adds	r3, #1
 800806e:	e7f9      	b.n	8008064 <USBD_GetLen+0x4>
  }

  return len;
}
 8008070:	4770      	bx	lr

08008072 <USBD_SetFeature>:
{
 8008072:	b508      	push	{r3, lr}
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008074:	884b      	ldrh	r3, [r1, #2]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d000      	beq.n	800807c <USBD_SetFeature+0xa>
}
 800807a:	bd08      	pop	{r3, pc}
    pdev->dev_remote_wakeup = 1U;
 800807c:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008080:	f000 fb68 	bl	8008754 <USBD_CtlSendStatus>
}
 8008084:	e7f9      	b.n	800807a <USBD_SetFeature+0x8>

08008086 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 8008086:	780b      	ldrb	r3, [r1, #0]
 8008088:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800808a:	784b      	ldrb	r3, [r1, #1]
 800808c:	7043      	strb	r3, [r0, #1]
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
 800808e:	788b      	ldrb	r3, [r1, #2]
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 8008090:	78ca      	ldrb	r2, [r1, #3]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008092:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wValue = SWAPBYTE(pbuff);
 8008096:	8043      	strh	r3, [r0, #2]
  _Byte1 = *(uint8_t *)_pbuff;
 8008098:	790b      	ldrb	r3, [r1, #4]
  _Byte2 = *(uint8_t *)_pbuff;
 800809a:	794a      	ldrb	r2, [r1, #5]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 800809c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wIndex = SWAPBYTE(pbuff);
 80080a0:	8083      	strh	r3, [r0, #4]
  _Byte1 = *(uint8_t *)_pbuff;
 80080a2:	798b      	ldrb	r3, [r1, #6]
  _Byte2 = *(uint8_t *)_pbuff;
 80080a4:	79ca      	ldrb	r2, [r1, #7]
  _SwapVal = (_Byte2 << 8) | _Byte1;
 80080a6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  req->wLength = SWAPBYTE(pbuff);
 80080aa:	80c3      	strh	r3, [r0, #6]
}
 80080ac:	4770      	bx	lr

080080ae <USBD_CtlError>:
{
 80080ae:	b510      	push	{r4, lr}
 80080b0:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 80080b2:	2180      	movs	r1, #128	; 0x80
 80080b4:	f003 ffac 	bl	800c010 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80080b8:	2100      	movs	r1, #0
 80080ba:	4620      	mov	r0, r4
 80080bc:	f003 ffa8 	bl	800c010 <USBD_LL_StallEP>
}
 80080c0:	bd10      	pop	{r4, pc}

080080c2 <USBD_GetDescriptor>:
{
 80080c2:	b530      	push	{r4, r5, lr}
 80080c4:	b083      	sub	sp, #12
 80080c6:	4604      	mov	r4, r0
 80080c8:	460d      	mov	r5, r1
  uint16_t len = 0U;
 80080ca:	2300      	movs	r3, #0
 80080cc:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 80080d0:	884a      	ldrh	r2, [r1, #2]
 80080d2:	0a13      	lsrs	r3, r2, #8
 80080d4:	3b01      	subs	r3, #1
 80080d6:	2b06      	cmp	r3, #6
 80080d8:	f200 80ab 	bhi.w	8008232 <USBD_GetDescriptor+0x170>
 80080dc:	e8df f003 	tbb	[pc, r3]
 80080e0:	a9331f04 	.word	0xa9331f04
 80080e4:	8da9      	.short	0x8da9
 80080e6:	9a          	.byte	0x9a
 80080e7:	00          	.byte	0x00
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80080e8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f10d 0106 	add.w	r1, sp, #6
 80080f2:	7c00      	ldrb	r0, [r0, #16]
 80080f4:	4798      	blx	r3
  if (req->wLength != 0U)
 80080f6:	88ea      	ldrh	r2, [r5, #6]
 80080f8:	2a00      	cmp	r2, #0
 80080fa:	f000 80a3 	beq.w	8008244 <USBD_GetDescriptor+0x182>
    if (len != 0U)
 80080fe:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8008102:	2b00      	cmp	r3, #0
 8008104:	f000 8099 	beq.w	800823a <USBD_GetDescriptor+0x178>
      len = MIN(len, req->wLength);
 8008108:	429a      	cmp	r2, r3
 800810a:	bf28      	it	cs
 800810c:	461a      	movcs	r2, r3
 800810e:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008112:	4601      	mov	r1, r0
 8008114:	4620      	mov	r0, r4
 8008116:	f000 faf1 	bl	80086fc <USBD_CtlSendData>
}
 800811a:	b003      	add	sp, #12
 800811c:	bd30      	pop	{r4, r5, pc}
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800811e:	7c03      	ldrb	r3, [r0, #16]
 8008120:	b943      	cbnz	r3, 8008134 <USBD_GetDescriptor+0x72>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8008122:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008128:	f10d 0006 	add.w	r0, sp, #6
 800812c:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800812e:	2302      	movs	r3, #2
 8008130:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008132:	e7e0      	b.n	80080f6 <USBD_GetDescriptor+0x34>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8008134:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800813a:	f10d 0006 	add.w	r0, sp, #6
 800813e:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8008140:	2302      	movs	r3, #2
 8008142:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008144:	e7d7      	b.n	80080f6 <USBD_GetDescriptor+0x34>
      switch ((uint8_t)(req->wValue))
 8008146:	b2d2      	uxtb	r2, r2
 8008148:	2a05      	cmp	r2, #5
 800814a:	d852      	bhi.n	80081f2 <USBD_GetDescriptor+0x130>
 800814c:	e8df f002 	tbb	[pc, r2]
 8008150:	2a1d1003 	.word	0x2a1d1003
 8008154:	4437      	.short	0x4437
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008156:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800815a:	685b      	ldr	r3, [r3, #4]
 800815c:	b123      	cbz	r3, 8008168 <USBD_GetDescriptor+0xa6>
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800815e:	f10d 0106 	add.w	r1, sp, #6
 8008162:	7c00      	ldrb	r0, [r0, #16]
 8008164:	4798      	blx	r3
  if (err != 0U)
 8008166:	e7c6      	b.n	80080f6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8008168:	4629      	mov	r1, r5
 800816a:	f7ff ffa0 	bl	80080ae <USBD_CtlError>
  if (err != 0U)
 800816e:	e7d4      	b.n	800811a <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008170:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 8008174:	689b      	ldr	r3, [r3, #8]
 8008176:	b123      	cbz	r3, 8008182 <USBD_GetDescriptor+0xc0>
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008178:	f10d 0106 	add.w	r1, sp, #6
 800817c:	7c00      	ldrb	r0, [r0, #16]
 800817e:	4798      	blx	r3
  if (err != 0U)
 8008180:	e7b9      	b.n	80080f6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 8008182:	4629      	mov	r1, r5
 8008184:	f7ff ff93 	bl	80080ae <USBD_CtlError>
  if (err != 0U)
 8008188:	e7c7      	b.n	800811a <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800818a:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800818e:	68db      	ldr	r3, [r3, #12]
 8008190:	b123      	cbz	r3, 800819c <USBD_GetDescriptor+0xda>
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8008192:	f10d 0106 	add.w	r1, sp, #6
 8008196:	7c00      	ldrb	r0, [r0, #16]
 8008198:	4798      	blx	r3
  if (err != 0U)
 800819a:	e7ac      	b.n	80080f6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 800819c:	4629      	mov	r1, r5
 800819e:	f7ff ff86 	bl	80080ae <USBD_CtlError>
  if (err != 0U)
 80081a2:	e7ba      	b.n	800811a <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80081a4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	b123      	cbz	r3, 80081b6 <USBD_GetDescriptor+0xf4>
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80081ac:	f10d 0106 	add.w	r1, sp, #6
 80081b0:	7c00      	ldrb	r0, [r0, #16]
 80081b2:	4798      	blx	r3
  if (err != 0U)
 80081b4:	e79f      	b.n	80080f6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80081b6:	4629      	mov	r1, r5
 80081b8:	f7ff ff79 	bl	80080ae <USBD_CtlError>
  if (err != 0U)
 80081bc:	e7ad      	b.n	800811a <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80081be:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80081c2:	695b      	ldr	r3, [r3, #20]
 80081c4:	b123      	cbz	r3, 80081d0 <USBD_GetDescriptor+0x10e>
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80081c6:	f10d 0106 	add.w	r1, sp, #6
 80081ca:	7c00      	ldrb	r0, [r0, #16]
 80081cc:	4798      	blx	r3
  if (err != 0U)
 80081ce:	e792      	b.n	80080f6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80081d0:	4629      	mov	r1, r5
 80081d2:	f7ff ff6c 	bl	80080ae <USBD_CtlError>
  if (err != 0U)
 80081d6:	e7a0      	b.n	800811a <USBD_GetDescriptor+0x58>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80081d8:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 80081dc:	699b      	ldr	r3, [r3, #24]
 80081de:	b123      	cbz	r3, 80081ea <USBD_GetDescriptor+0x128>
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80081e0:	f10d 0106 	add.w	r1, sp, #6
 80081e4:	7c00      	ldrb	r0, [r0, #16]
 80081e6:	4798      	blx	r3
  if (err != 0U)
 80081e8:	e785      	b.n	80080f6 <USBD_GetDescriptor+0x34>
            USBD_CtlError(pdev, req);
 80081ea:	4629      	mov	r1, r5
 80081ec:	f7ff ff5f 	bl	80080ae <USBD_CtlError>
  if (err != 0U)
 80081f0:	e793      	b.n	800811a <USBD_GetDescriptor+0x58>
          USBD_CtlError(pdev, req);
 80081f2:	4629      	mov	r1, r5
 80081f4:	f7ff ff5b 	bl	80080ae <USBD_CtlError>
  if (err != 0U)
 80081f8:	e78f      	b.n	800811a <USBD_GetDescriptor+0x58>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80081fa:	7c03      	ldrb	r3, [r0, #16]
 80081fc:	b933      	cbnz	r3, 800820c <USBD_GetDescriptor+0x14a>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80081fe:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008202:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008204:	f10d 0006 	add.w	r0, sp, #6
 8008208:	4798      	blx	r3
  if (err != 0U)
 800820a:	e774      	b.n	80080f6 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 800820c:	4629      	mov	r1, r5
 800820e:	f7ff ff4e 	bl	80080ae <USBD_CtlError>
  if (err != 0U)
 8008212:	e782      	b.n	800811a <USBD_GetDescriptor+0x58>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008214:	7c03      	ldrb	r3, [r0, #16]
 8008216:	b943      	cbnz	r3, 800822a <USBD_GetDescriptor+0x168>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8008218:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800821c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800821e:	f10d 0006 	add.w	r0, sp, #6
 8008222:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8008224:	2307      	movs	r3, #7
 8008226:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 8008228:	e765      	b.n	80080f6 <USBD_GetDescriptor+0x34>
        USBD_CtlError(pdev, req);
 800822a:	4629      	mov	r1, r5
 800822c:	f7ff ff3f 	bl	80080ae <USBD_CtlError>
  if (err != 0U)
 8008230:	e773      	b.n	800811a <USBD_GetDescriptor+0x58>
      USBD_CtlError(pdev, req);
 8008232:	4629      	mov	r1, r5
 8008234:	f7ff ff3b 	bl	80080ae <USBD_CtlError>
    return;
 8008238:	e76f      	b.n	800811a <USBD_GetDescriptor+0x58>
      USBD_CtlError(pdev, req);
 800823a:	4629      	mov	r1, r5
 800823c:	4620      	mov	r0, r4
 800823e:	f7ff ff36 	bl	80080ae <USBD_CtlError>
 8008242:	e76a      	b.n	800811a <USBD_GetDescriptor+0x58>
    (void)USBD_CtlSendStatus(pdev);
 8008244:	4620      	mov	r0, r4
 8008246:	f000 fa85 	bl	8008754 <USBD_CtlSendStatus>
 800824a:	e766      	b.n	800811a <USBD_GetDescriptor+0x58>

0800824c <USBD_SetAddress>:
{
 800824c:	b538      	push	{r3, r4, r5, lr}
 800824e:	4604      	mov	r4, r0
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008250:	888b      	ldrh	r3, [r1, #4]
 8008252:	b9fb      	cbnz	r3, 8008294 <USBD_SetAddress+0x48>
 8008254:	88cb      	ldrh	r3, [r1, #6]
 8008256:	b9eb      	cbnz	r3, 8008294 <USBD_SetAddress+0x48>
 8008258:	884b      	ldrh	r3, [r1, #2]
 800825a:	2b7f      	cmp	r3, #127	; 0x7f
 800825c:	d81a      	bhi.n	8008294 <USBD_SetAddress+0x48>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800825e:	f003 057f 	and.w	r5, r3, #127	; 0x7f
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008262:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008266:	b2db      	uxtb	r3, r3
 8008268:	2b03      	cmp	r3, #3
 800826a:	d00c      	beq.n	8008286 <USBD_SetAddress+0x3a>
      pdev->dev_address = dev_addr;
 800826c:	f880 529e 	strb.w	r5, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008270:	4629      	mov	r1, r5
 8008272:	f003 fedd 	bl	800c030 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008276:	4620      	mov	r0, r4
 8008278:	f000 fa6c 	bl	8008754 <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800827c:	b135      	cbz	r5, 800828c <USBD_SetAddress+0x40>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800827e:	2302      	movs	r3, #2
 8008280:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8008284:	e009      	b.n	800829a <USBD_SetAddress+0x4e>
      USBD_CtlError(pdev, req);
 8008286:	f7ff ff12 	bl	80080ae <USBD_CtlError>
 800828a:	e006      	b.n	800829a <USBD_SetAddress+0x4e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800828c:	2301      	movs	r3, #1
 800828e:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8008292:	e002      	b.n	800829a <USBD_SetAddress+0x4e>
    USBD_CtlError(pdev, req);
 8008294:	4620      	mov	r0, r4
 8008296:	f7ff ff0a 	bl	80080ae <USBD_CtlError>
}
 800829a:	bd38      	pop	{r3, r4, r5, pc}

0800829c <USBD_SetConfig>:
{
 800829c:	b570      	push	{r4, r5, r6, lr}
 800829e:	4604      	mov	r4, r0
 80082a0:	460e      	mov	r6, r1
  cfgidx = (uint8_t)(req->wValue);
 80082a2:	788d      	ldrb	r5, [r1, #2]
 80082a4:	4b2e      	ldr	r3, [pc, #184]	; (8008360 <USBD_SetConfig+0xc4>)
 80082a6:	701d      	strb	r5, [r3, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80082a8:	2d01      	cmp	r5, #1
 80082aa:	d810      	bhi.n	80082ce <USBD_SetConfig+0x32>
  switch (pdev->dev_state)
 80082ac:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	2b02      	cmp	r3, #2
 80082b4:	d00f      	beq.n	80082d6 <USBD_SetConfig+0x3a>
 80082b6:	2b03      	cmp	r3, #3
 80082b8:	d023      	beq.n	8008302 <USBD_SetConfig+0x66>
      USBD_CtlError(pdev, req);
 80082ba:	f7ff fef8 	bl	80080ae <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80082be:	4b28      	ldr	r3, [pc, #160]	; (8008360 <USBD_SetConfig+0xc4>)
 80082c0:	7819      	ldrb	r1, [r3, #0]
 80082c2:	4620      	mov	r0, r4
 80082c4:	f7ff fd6c 	bl	8007da0 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80082c8:	2503      	movs	r5, #3
}
 80082ca:	4628      	mov	r0, r5
 80082cc:	bd70      	pop	{r4, r5, r6, pc}
    USBD_CtlError(pdev, req);
 80082ce:	f7ff feee 	bl	80080ae <USBD_CtlError>
    return USBD_FAIL;
 80082d2:	2503      	movs	r5, #3
 80082d4:	e7f9      	b.n	80082ca <USBD_SetConfig+0x2e>
      if (cfgidx != 0U)
 80082d6:	b18d      	cbz	r5, 80082fc <USBD_SetConfig+0x60>
        pdev->dev_config = cfgidx;
 80082d8:	6045      	str	r5, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80082da:	4629      	mov	r1, r5
 80082dc:	f7ff fd57 	bl	8007d8e <USBD_SetClassConfig>
        if (ret != USBD_OK)
 80082e0:	4605      	mov	r5, r0
 80082e2:	b120      	cbz	r0, 80082ee <USBD_SetConfig+0x52>
          USBD_CtlError(pdev, req);
 80082e4:	4631      	mov	r1, r6
 80082e6:	4620      	mov	r0, r4
 80082e8:	f7ff fee1 	bl	80080ae <USBD_CtlError>
 80082ec:	e7ed      	b.n	80082ca <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 80082ee:	4620      	mov	r0, r4
 80082f0:	f000 fa30 	bl	8008754 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 80082f4:	2303      	movs	r3, #3
 80082f6:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 80082fa:	e7e6      	b.n	80082ca <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 80082fc:	f000 fa2a 	bl	8008754 <USBD_CtlSendStatus>
 8008300:	e7e3      	b.n	80082ca <USBD_SetConfig+0x2e>
      if (cfgidx == 0U)
 8008302:	b1cd      	cbz	r5, 8008338 <USBD_SetConfig+0x9c>
      else if (cfgidx != pdev->dev_config)
 8008304:	6841      	ldr	r1, [r0, #4]
 8008306:	428d      	cmp	r5, r1
 8008308:	d025      	beq.n	8008356 <USBD_SetConfig+0xba>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800830a:	b2c9      	uxtb	r1, r1
 800830c:	f7ff fd48 	bl	8007da0 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008310:	4b13      	ldr	r3, [pc, #76]	; (8008360 <USBD_SetConfig+0xc4>)
 8008312:	7819      	ldrb	r1, [r3, #0]
 8008314:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008316:	4620      	mov	r0, r4
 8008318:	f7ff fd39 	bl	8007d8e <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800831c:	4605      	mov	r5, r0
 800831e:	b1b0      	cbz	r0, 800834e <USBD_SetConfig+0xb2>
          USBD_CtlError(pdev, req);
 8008320:	4631      	mov	r1, r6
 8008322:	4620      	mov	r0, r4
 8008324:	f7ff fec3 	bl	80080ae <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008328:	7921      	ldrb	r1, [r4, #4]
 800832a:	4620      	mov	r0, r4
 800832c:	f7ff fd38 	bl	8007da0 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008330:	2302      	movs	r3, #2
 8008332:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 8008336:	e7c8      	b.n	80082ca <USBD_SetConfig+0x2e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008338:	2302      	movs	r3, #2
 800833a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800833e:	6045      	str	r5, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008340:	4629      	mov	r1, r5
 8008342:	f7ff fd2d 	bl	8007da0 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008346:	4620      	mov	r0, r4
 8008348:	f000 fa04 	bl	8008754 <USBD_CtlSendStatus>
 800834c:	e7bd      	b.n	80082ca <USBD_SetConfig+0x2e>
          (void)USBD_CtlSendStatus(pdev);
 800834e:	4620      	mov	r0, r4
 8008350:	f000 fa00 	bl	8008754 <USBD_CtlSendStatus>
 8008354:	e7b9      	b.n	80082ca <USBD_SetConfig+0x2e>
        (void)USBD_CtlSendStatus(pdev);
 8008356:	f000 f9fd 	bl	8008754 <USBD_CtlSendStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800835a:	2500      	movs	r5, #0
 800835c:	e7b5      	b.n	80082ca <USBD_SetConfig+0x2e>
 800835e:	bf00      	nop
 8008360:	2000037d 	.word	0x2000037d

08008364 <USBD_GetConfig>:
{
 8008364:	b508      	push	{r3, lr}
  if (req->wLength != 1U)
 8008366:	88cb      	ldrh	r3, [r1, #6]
 8008368:	2b01      	cmp	r3, #1
 800836a:	d10b      	bne.n	8008384 <USBD_GetConfig+0x20>
    switch (pdev->dev_state)
 800836c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 8008370:	b2db      	uxtb	r3, r3
 8008372:	2b02      	cmp	r3, #2
 8008374:	d909      	bls.n	800838a <USBD_GetConfig+0x26>
 8008376:	2b03      	cmp	r3, #3
 8008378:	d109      	bne.n	800838e <USBD_GetConfig+0x2a>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800837a:	2201      	movs	r2, #1
 800837c:	1d01      	adds	r1, r0, #4
 800837e:	f000 f9bd 	bl	80086fc <USBD_CtlSendData>
        break;
 8008382:	e001      	b.n	8008388 <USBD_GetConfig+0x24>
    USBD_CtlError(pdev, req);
 8008384:	f7ff fe93 	bl	80080ae <USBD_CtlError>
}
 8008388:	bd08      	pop	{r3, pc}
    switch (pdev->dev_state)
 800838a:	b25b      	sxtb	r3, r3
 800838c:	b913      	cbnz	r3, 8008394 <USBD_GetConfig+0x30>
        USBD_CtlError(pdev, req);
 800838e:	f7ff fe8e 	bl	80080ae <USBD_CtlError>
}
 8008392:	e7f9      	b.n	8008388 <USBD_GetConfig+0x24>
        pdev->dev_default_config = 0U;
 8008394:	4601      	mov	r1, r0
 8008396:	2300      	movs	r3, #0
 8008398:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800839c:	2201      	movs	r2, #1
 800839e:	f000 f9ad 	bl	80086fc <USBD_CtlSendData>
        break;
 80083a2:	e7f1      	b.n	8008388 <USBD_GetConfig+0x24>

080083a4 <USBD_GetStatus>:
{
 80083a4:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80083a6:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80083aa:	3b01      	subs	r3, #1
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d812      	bhi.n	80083d6 <USBD_GetStatus+0x32>
      if (req->wLength != 0x2U)
 80083b0:	88cb      	ldrh	r3, [r1, #6]
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d10c      	bne.n	80083d0 <USBD_GetStatus+0x2c>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80083b6:	2301      	movs	r3, #1
 80083b8:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 80083ba:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 80083be:	b10b      	cbz	r3, 80083c4 <USBD_GetStatus+0x20>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80083c0:	2303      	movs	r3, #3
 80083c2:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80083c4:	2202      	movs	r2, #2
 80083c6:	f100 010c 	add.w	r1, r0, #12
 80083ca:	f000 f997 	bl	80086fc <USBD_CtlSendData>
}
 80083ce:	bd08      	pop	{r3, pc}
        USBD_CtlError(pdev, req);
 80083d0:	f7ff fe6d 	bl	80080ae <USBD_CtlError>
        break;
 80083d4:	e7fb      	b.n	80083ce <USBD_GetStatus+0x2a>
      USBD_CtlError(pdev, req);
 80083d6:	f7ff fe6a 	bl	80080ae <USBD_CtlError>
}
 80083da:	e7f8      	b.n	80083ce <USBD_GetStatus+0x2a>

080083dc <USBD_ClrFeature>:
{
 80083dc:	b508      	push	{r3, lr}
  switch (pdev->dev_state)
 80083de:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 80083e2:	3b01      	subs	r3, #1
 80083e4:	2b02      	cmp	r3, #2
 80083e6:	d809      	bhi.n	80083fc <USBD_ClrFeature+0x20>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80083e8:	884b      	ldrh	r3, [r1, #2]
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d000      	beq.n	80083f0 <USBD_ClrFeature+0x14>
}
 80083ee:	bd08      	pop	{r3, pc}
        pdev->dev_remote_wakeup = 0U;
 80083f0:	2300      	movs	r3, #0
 80083f2:	f8c0 32a4 	str.w	r3, [r0, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 80083f6:	f000 f9ad 	bl	8008754 <USBD_CtlSendStatus>
 80083fa:	e7f8      	b.n	80083ee <USBD_ClrFeature+0x12>
      USBD_CtlError(pdev, req);
 80083fc:	f7ff fe57 	bl	80080ae <USBD_CtlError>
}
 8008400:	e7f5      	b.n	80083ee <USBD_ClrFeature+0x12>

08008402 <USBD_StdDevReq>:
{
 8008402:	b538      	push	{r3, r4, r5, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008404:	780c      	ldrb	r4, [r1, #0]
 8008406:	f004 0460 	and.w	r4, r4, #96	; 0x60
 800840a:	2c20      	cmp	r4, #32
 800840c:	d006      	beq.n	800841c <USBD_StdDevReq+0x1a>
 800840e:	2c40      	cmp	r4, #64	; 0x40
 8008410:	d004      	beq.n	800841c <USBD_StdDevReq+0x1a>
 8008412:	b154      	cbz	r4, 800842a <USBD_StdDevReq+0x28>
      USBD_CtlError(pdev, req);
 8008414:	f7ff fe4b 	bl	80080ae <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008418:	2400      	movs	r4, #0
      break;
 800841a:	e004      	b.n	8008426 <USBD_StdDevReq+0x24>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800841c:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	4798      	blx	r3
 8008424:	4604      	mov	r4, r0
}
 8008426:	4620      	mov	r0, r4
 8008428:	bd38      	pop	{r3, r4, r5, pc}
      switch (req->bRequest)
 800842a:	784d      	ldrb	r5, [r1, #1]
 800842c:	2d09      	cmp	r5, #9
 800842e:	d81d      	bhi.n	800846c <USBD_StdDevReq+0x6a>
 8008430:	e8df f005 	tbb	[pc, r5]
 8008434:	161c1912 	.word	0x161c1912
 8008438:	1c05081c 	.word	0x1c05081c
 800843c:	0b0f      	.short	0x0b0f
          USBD_GetDescriptor(pdev, req);
 800843e:	f7ff fe40 	bl	80080c2 <USBD_GetDescriptor>
          break;
 8008442:	e7f0      	b.n	8008426 <USBD_StdDevReq+0x24>
          USBD_SetAddress(pdev, req);
 8008444:	f7ff ff02 	bl	800824c <USBD_SetAddress>
          break;
 8008448:	e7ed      	b.n	8008426 <USBD_StdDevReq+0x24>
          ret = USBD_SetConfig(pdev, req);
 800844a:	f7ff ff27 	bl	800829c <USBD_SetConfig>
 800844e:	4604      	mov	r4, r0
          break;
 8008450:	e7e9      	b.n	8008426 <USBD_StdDevReq+0x24>
          USBD_GetConfig(pdev, req);
 8008452:	f7ff ff87 	bl	8008364 <USBD_GetConfig>
          break;
 8008456:	e7e6      	b.n	8008426 <USBD_StdDevReq+0x24>
          USBD_GetStatus(pdev, req);
 8008458:	f7ff ffa4 	bl	80083a4 <USBD_GetStatus>
  USBD_StatusTypeDef ret = USBD_OK;
 800845c:	462c      	mov	r4, r5
          break;
 800845e:	e7e2      	b.n	8008426 <USBD_StdDevReq+0x24>
          USBD_SetFeature(pdev, req);
 8008460:	f7ff fe07 	bl	8008072 <USBD_SetFeature>
          break;
 8008464:	e7df      	b.n	8008426 <USBD_StdDevReq+0x24>
          USBD_ClrFeature(pdev, req);
 8008466:	f7ff ffb9 	bl	80083dc <USBD_ClrFeature>
          break;
 800846a:	e7dc      	b.n	8008426 <USBD_StdDevReq+0x24>
          USBD_CtlError(pdev, req);
 800846c:	f7ff fe1f 	bl	80080ae <USBD_CtlError>
          break;
 8008470:	e7d9      	b.n	8008426 <USBD_StdDevReq+0x24>

08008472 <USBD_StdItfReq>:
{
 8008472:	b570      	push	{r4, r5, r6, lr}
 8008474:	4605      	mov	r5, r0
 8008476:	460c      	mov	r4, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008478:	780b      	ldrb	r3, [r1, #0]
 800847a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800847e:	2b20      	cmp	r3, #32
 8008480:	d007      	beq.n	8008492 <USBD_StdItfReq+0x20>
 8008482:	2b40      	cmp	r3, #64	; 0x40
 8008484:	d005      	beq.n	8008492 <USBD_StdItfReq+0x20>
 8008486:	b123      	cbz	r3, 8008492 <USBD_StdItfReq+0x20>
      USBD_CtlError(pdev, req);
 8008488:	f7ff fe11 	bl	80080ae <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800848c:	2600      	movs	r6, #0
}
 800848e:	4630      	mov	r0, r6
 8008490:	bd70      	pop	{r4, r5, r6, pc}
      switch (pdev->dev_state)
 8008492:	f895 329c 	ldrb.w	r3, [r5, #668]	; 0x29c
 8008496:	3b01      	subs	r3, #1
 8008498:	2b02      	cmp	r3, #2
 800849a:	d818      	bhi.n	80084ce <USBD_StdItfReq+0x5c>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800849c:	7923      	ldrb	r3, [r4, #4]
 800849e:	2b01      	cmp	r3, #1
 80084a0:	d80f      	bhi.n	80084c2 <USBD_StdItfReq+0x50>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80084a2:	f8d5 32b8 	ldr.w	r3, [r5, #696]	; 0x2b8
 80084a6:	689b      	ldr	r3, [r3, #8]
 80084a8:	4621      	mov	r1, r4
 80084aa:	4628      	mov	r0, r5
 80084ac:	4798      	blx	r3
 80084ae:	4606      	mov	r6, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 80084b0:	88e3      	ldrh	r3, [r4, #6]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d1eb      	bne.n	800848e <USBD_StdItfReq+0x1c>
 80084b6:	2800      	cmp	r0, #0
 80084b8:	d1e9      	bne.n	800848e <USBD_StdItfReq+0x1c>
              (void)USBD_CtlSendStatus(pdev);
 80084ba:	4628      	mov	r0, r5
 80084bc:	f000 f94a 	bl	8008754 <USBD_CtlSendStatus>
 80084c0:	e7e5      	b.n	800848e <USBD_StdItfReq+0x1c>
            USBD_CtlError(pdev, req);
 80084c2:	4621      	mov	r1, r4
 80084c4:	4628      	mov	r0, r5
 80084c6:	f7ff fdf2 	bl	80080ae <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80084ca:	2600      	movs	r6, #0
 80084cc:	e7df      	b.n	800848e <USBD_StdItfReq+0x1c>
          USBD_CtlError(pdev, req);
 80084ce:	4621      	mov	r1, r4
 80084d0:	4628      	mov	r0, r5
 80084d2:	f7ff fdec 	bl	80080ae <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80084d6:	2600      	movs	r6, #0
          break;
 80084d8:	e7d9      	b.n	800848e <USBD_StdItfReq+0x1c>

080084da <USBD_StdEPReq>:
{
 80084da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084dc:	4606      	mov	r6, r0
 80084de:	460d      	mov	r5, r1
  ep_addr = LOBYTE(req->wIndex);
 80084e0:	888b      	ldrh	r3, [r1, #4]
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084e2:	780c      	ldrb	r4, [r1, #0]
 80084e4:	f004 0460 	and.w	r4, r4, #96	; 0x60
 80084e8:	2c20      	cmp	r4, #32
 80084ea:	d008      	beq.n	80084fe <USBD_StdEPReq+0x24>
 80084ec:	b2d9      	uxtb	r1, r3
 80084ee:	2c40      	cmp	r4, #64	; 0x40
 80084f0:	d005      	beq.n	80084fe <USBD_StdEPReq+0x24>
 80084f2:	b16c      	cbz	r4, 8008510 <USBD_StdEPReq+0x36>
      USBD_CtlError(pdev, req);
 80084f4:	4629      	mov	r1, r5
 80084f6:	f7ff fdda 	bl	80080ae <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80084fa:	2400      	movs	r4, #0
      break;
 80084fc:	e006      	b.n	800850c <USBD_StdEPReq+0x32>
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80084fe:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	4629      	mov	r1, r5
 8008506:	4630      	mov	r0, r6
 8008508:	4798      	blx	r3
 800850a:	4604      	mov	r4, r0
}
 800850c:	4620      	mov	r0, r4
 800850e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      switch (req->bRequest)
 8008510:	786f      	ldrb	r7, [r5, #1]
 8008512:	2f01      	cmp	r7, #1
 8008514:	d02f      	beq.n	8008576 <USBD_StdEPReq+0x9c>
 8008516:	2f03      	cmp	r7, #3
 8008518:	d005      	beq.n	8008526 <USBD_StdEPReq+0x4c>
 800851a:	2f00      	cmp	r7, #0
 800851c:	d059      	beq.n	80085d2 <USBD_StdEPReq+0xf8>
          USBD_CtlError(pdev, req);
 800851e:	4629      	mov	r1, r5
 8008520:	f7ff fdc5 	bl	80080ae <USBD_CtlError>
          break;
 8008524:	e7f2      	b.n	800850c <USBD_StdEPReq+0x32>
          switch (pdev->dev_state)
 8008526:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800852a:	b2db      	uxtb	r3, r3
 800852c:	2b02      	cmp	r3, #2
 800852e:	d005      	beq.n	800853c <USBD_StdEPReq+0x62>
 8008530:	2b03      	cmp	r3, #3
 8008532:	d012      	beq.n	800855a <USBD_StdEPReq+0x80>
              USBD_CtlError(pdev, req);
 8008534:	4629      	mov	r1, r5
 8008536:	f7ff fdba 	bl	80080ae <USBD_CtlError>
              break;
 800853a:	e7e7      	b.n	800850c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800853c:	b109      	cbz	r1, 8008542 <USBD_StdEPReq+0x68>
 800853e:	2980      	cmp	r1, #128	; 0x80
 8008540:	d104      	bne.n	800854c <USBD_StdEPReq+0x72>
                USBD_CtlError(pdev, req);
 8008542:	4629      	mov	r1, r5
 8008544:	4630      	mov	r0, r6
 8008546:	f7ff fdb2 	bl	80080ae <USBD_CtlError>
 800854a:	e7df      	b.n	800850c <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800854c:	f003 fd60 	bl	800c010 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008550:	2180      	movs	r1, #128	; 0x80
 8008552:	4630      	mov	r0, r6
 8008554:	f003 fd5c 	bl	800c010 <USBD_LL_StallEP>
 8008558:	e7d8      	b.n	800850c <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800855a:	886b      	ldrh	r3, [r5, #2]
 800855c:	b923      	cbnz	r3, 8008568 <USBD_StdEPReq+0x8e>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800855e:	b119      	cbz	r1, 8008568 <USBD_StdEPReq+0x8e>
 8008560:	2980      	cmp	r1, #128	; 0x80
 8008562:	d001      	beq.n	8008568 <USBD_StdEPReq+0x8e>
 8008564:	88eb      	ldrh	r3, [r5, #6]
 8008566:	b11b      	cbz	r3, 8008570 <USBD_StdEPReq+0x96>
              (void)USBD_CtlSendStatus(pdev);
 8008568:	4630      	mov	r0, r6
 800856a:	f000 f8f3 	bl	8008754 <USBD_CtlSendStatus>
              break;
 800856e:	e7cd      	b.n	800850c <USBD_StdEPReq+0x32>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8008570:	f003 fd4e 	bl	800c010 <USBD_LL_StallEP>
 8008574:	e7f8      	b.n	8008568 <USBD_StdEPReq+0x8e>
          switch (pdev->dev_state)
 8008576:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800857a:	b2db      	uxtb	r3, r3
 800857c:	2b02      	cmp	r3, #2
 800857e:	d005      	beq.n	800858c <USBD_StdEPReq+0xb2>
 8008580:	2b03      	cmp	r3, #3
 8008582:	d012      	beq.n	80085aa <USBD_StdEPReq+0xd0>
              USBD_CtlError(pdev, req);
 8008584:	4629      	mov	r1, r5
 8008586:	f7ff fd92 	bl	80080ae <USBD_CtlError>
              break;
 800858a:	e7bf      	b.n	800850c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800858c:	b109      	cbz	r1, 8008592 <USBD_StdEPReq+0xb8>
 800858e:	2980      	cmp	r1, #128	; 0x80
 8008590:	d104      	bne.n	800859c <USBD_StdEPReq+0xc2>
                USBD_CtlError(pdev, req);
 8008592:	4629      	mov	r1, r5
 8008594:	4630      	mov	r0, r6
 8008596:	f7ff fd8a 	bl	80080ae <USBD_CtlError>
 800859a:	e7b7      	b.n	800850c <USBD_StdEPReq+0x32>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800859c:	f003 fd38 	bl	800c010 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80085a0:	2180      	movs	r1, #128	; 0x80
 80085a2:	4630      	mov	r0, r6
 80085a4:	f003 fd34 	bl	800c010 <USBD_LL_StallEP>
 80085a8:	e7b0      	b.n	800850c <USBD_StdEPReq+0x32>
              if (req->wValue == USB_FEATURE_EP_HALT)
 80085aa:	886b      	ldrh	r3, [r5, #2]
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d1ad      	bne.n	800850c <USBD_StdEPReq+0x32>
                if ((ep_addr & 0x7FU) != 0x00U)
 80085b0:	f011 0f7f 	tst.w	r1, #127	; 0x7f
 80085b4:	d10a      	bne.n	80085cc <USBD_StdEPReq+0xf2>
                (void)USBD_CtlSendStatus(pdev);
 80085b6:	4630      	mov	r0, r6
 80085b8:	f000 f8cc 	bl	8008754 <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80085bc:	f8d6 32b8 	ldr.w	r3, [r6, #696]	; 0x2b8
 80085c0:	689b      	ldr	r3, [r3, #8]
 80085c2:	4629      	mov	r1, r5
 80085c4:	4630      	mov	r0, r6
 80085c6:	4798      	blx	r3
 80085c8:	4604      	mov	r4, r0
 80085ca:	e79f      	b.n	800850c <USBD_StdEPReq+0x32>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 80085cc:	f003 fd28 	bl	800c020 <USBD_LL_ClearStallEP>
 80085d0:	e7f1      	b.n	80085b6 <USBD_StdEPReq+0xdc>
          switch (pdev->dev_state)
 80085d2:	f890 229c 	ldrb.w	r2, [r0, #668]	; 0x29c
 80085d6:	b2d2      	uxtb	r2, r2
 80085d8:	2a02      	cmp	r2, #2
 80085da:	d006      	beq.n	80085ea <USBD_StdEPReq+0x110>
 80085dc:	2a03      	cmp	r2, #3
 80085de:	d029      	beq.n	8008634 <USBD_StdEPReq+0x15a>
              USBD_CtlError(pdev, req);
 80085e0:	4629      	mov	r1, r5
 80085e2:	f7ff fd64 	bl	80080ae <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 80085e6:	463c      	mov	r4, r7
              break;
 80085e8:	e790      	b.n	800850c <USBD_StdEPReq+0x32>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085ea:	b109      	cbz	r1, 80085f0 <USBD_StdEPReq+0x116>
 80085ec:	2980      	cmp	r1, #128	; 0x80
 80085ee:	d113      	bne.n	8008618 <USBD_StdEPReq+0x13e>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085f0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80085f4:	d115      	bne.n	8008622 <USBD_StdEPReq+0x148>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80085f6:	f001 017f 	and.w	r1, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085fa:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80085fe:	0089      	lsls	r1, r1, #2
 8008600:	f501 71a8 	add.w	r1, r1, #336	; 0x150
 8008604:	4431      	add	r1, r6
 8008606:	3104      	adds	r1, #4
              pep->status = 0x0000U;
 8008608:	2300      	movs	r3, #0
 800860a:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800860c:	2202      	movs	r2, #2
 800860e:	4630      	mov	r0, r6
 8008610:	f000 f874 	bl	80086fc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008614:	463c      	mov	r4, r7
              break;
 8008616:	e779      	b.n	800850c <USBD_StdEPReq+0x32>
                USBD_CtlError(pdev, req);
 8008618:	4629      	mov	r1, r5
 800861a:	f7ff fd48 	bl	80080ae <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800861e:	463c      	mov	r4, r7
                break;
 8008620:	e774      	b.n	800850c <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008622:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 8008626:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800862a:	0089      	lsls	r1, r1, #2
 800862c:	3110      	adds	r1, #16
 800862e:	4431      	add	r1, r6
 8008630:	3104      	adds	r1, #4
 8008632:	e7e9      	b.n	8008608 <USBD_StdEPReq+0x12e>
              if ((ep_addr & 0x80U) == 0x80U)
 8008634:	b25b      	sxtb	r3, r3
 8008636:	2b00      	cmp	r3, #0
 8008638:	db1f      	blt.n	800867a <USBD_StdEPReq+0x1a0>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800863a:	f001 020f 	and.w	r2, r1, #15
 800863e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008642:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008646:	f8b2 2164 	ldrh.w	r2, [r2, #356]	; 0x164
 800864a:	b322      	cbz	r2, 8008696 <USBD_StdEPReq+0x1bc>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800864c:	2b00      	cmp	r3, #0
 800864e:	db27      	blt.n	80086a0 <USBD_StdEPReq+0x1c6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8008650:	f001 037f 	and.w	r3, r1, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008654:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8008658:	009c      	lsls	r4, r3, #2
 800865a:	f504 74a8 	add.w	r4, r4, #336	; 0x150
 800865e:	4434      	add	r4, r6
 8008660:	3404      	adds	r4, #4
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008662:	b109      	cbz	r1, 8008668 <USBD_StdEPReq+0x18e>
 8008664:	2980      	cmp	r1, #128	; 0x80
 8008666:	d124      	bne.n	80086b2 <USBD_StdEPReq+0x1d8>
                pep->status = 0x0000U;
 8008668:	2300      	movs	r3, #0
 800866a:	6023      	str	r3, [r4, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800866c:	2202      	movs	r2, #2
 800866e:	4621      	mov	r1, r4
 8008670:	4630      	mov	r0, r6
 8008672:	f000 f843 	bl	80086fc <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 8008676:	463c      	mov	r4, r7
              break;
 8008678:	e748      	b.n	800850c <USBD_StdEPReq+0x32>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800867a:	f001 020f 	and.w	r2, r1, #15
 800867e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008682:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8008686:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8008688:	2a00      	cmp	r2, #0
 800868a:	d1df      	bne.n	800864c <USBD_StdEPReq+0x172>
                  USBD_CtlError(pdev, req);
 800868c:	4629      	mov	r1, r5
 800868e:	f7ff fd0e 	bl	80080ae <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 8008692:	463c      	mov	r4, r7
                  break;
 8008694:	e73a      	b.n	800850c <USBD_StdEPReq+0x32>
                  USBD_CtlError(pdev, req);
 8008696:	4629      	mov	r1, r5
 8008698:	f7ff fd09 	bl	80080ae <USBD_CtlError>
  USBD_StatusTypeDef ret = USBD_OK;
 800869c:	463c      	mov	r4, r7
                  break;
 800869e:	e735      	b.n	800850c <USBD_StdEPReq+0x32>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086a0:	f001 037f 	and.w	r3, r1, #127	; 0x7f
 80086a4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80086a8:	009c      	lsls	r4, r3, #2
 80086aa:	3410      	adds	r4, #16
 80086ac:	4434      	add	r4, r6
 80086ae:	3404      	adds	r4, #4
 80086b0:	e7d7      	b.n	8008662 <USBD_StdEPReq+0x188>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80086b2:	4630      	mov	r0, r6
 80086b4:	f003 fc64 	bl	800bf80 <USBD_LL_IsStallEP>
 80086b8:	b110      	cbz	r0, 80086c0 <USBD_StdEPReq+0x1e6>
                pep->status = 0x0001U;
 80086ba:	2301      	movs	r3, #1
 80086bc:	6023      	str	r3, [r4, #0]
 80086be:	e7d5      	b.n	800866c <USBD_StdEPReq+0x192>
                pep->status = 0x0000U;
 80086c0:	2300      	movs	r3, #0
 80086c2:	6023      	str	r3, [r4, #0]
 80086c4:	e7d2      	b.n	800866c <USBD_StdEPReq+0x192>

080086c6 <USBD_GetString>:
  if (desc == NULL)
 80086c6:	b1c0      	cbz	r0, 80086fa <USBD_GetString+0x34>
{
 80086c8:	b570      	push	{r4, r5, r6, lr}
 80086ca:	460d      	mov	r5, r1
 80086cc:	4616      	mov	r6, r2
 80086ce:	4604      	mov	r4, r0
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80086d0:	f7ff fcc6 	bl	8008060 <USBD_GetLen>
 80086d4:	3001      	adds	r0, #1
 80086d6:	0040      	lsls	r0, r0, #1
 80086d8:	8030      	strh	r0, [r6, #0]
  unicode[idx] = *(uint8_t *)len;
 80086da:	7028      	strb	r0, [r5, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 80086dc:	2303      	movs	r3, #3
 80086de:	706b      	strb	r3, [r5, #1]
  idx++;
 80086e0:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 80086e2:	7822      	ldrb	r2, [r4, #0]
 80086e4:	b142      	cbz	r2, 80086f8 <USBD_GetString+0x32>
    unicode[idx] = *pdesc;
 80086e6:	54ea      	strb	r2, [r5, r3]
    pdesc++;
 80086e8:	3401      	adds	r4, #1
    idx++;
 80086ea:	1c5a      	adds	r2, r3, #1
 80086ec:	b2d2      	uxtb	r2, r2
    unicode[idx] = 0U;
 80086ee:	2100      	movs	r1, #0
 80086f0:	54a9      	strb	r1, [r5, r2]
    idx++;
 80086f2:	3302      	adds	r3, #2
 80086f4:	b2db      	uxtb	r3, r3
 80086f6:	e7f4      	b.n	80086e2 <USBD_GetString+0x1c>
}
 80086f8:	bd70      	pop	{r4, r5, r6, pc}
 80086fa:	4770      	bx	lr

080086fc <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80086fc:	b510      	push	{r4, lr}
 80086fe:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008700:	2202      	movs	r2, #2
 8008702:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008706:	6183      	str	r3, [r0, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008708:	61c3      	str	r3, [r0, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800870a:	460a      	mov	r2, r1
 800870c:	2100      	movs	r1, #0
 800870e:	f003 fc97 	bl	800c040 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008712:	2000      	movs	r0, #0
 8008714:	bd10      	pop	{r4, pc}

08008716 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008716:	b508      	push	{r3, lr}
 8008718:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800871a:	460a      	mov	r2, r1
 800871c:	2100      	movs	r1, #0
 800871e:	f003 fc8f 	bl	800c040 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008722:	2000      	movs	r0, #0
 8008724:	bd08      	pop	{r3, pc}

08008726 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008726:	b510      	push	{r4, lr}
 8008728:	4613      	mov	r3, r2
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800872a:	2203      	movs	r2, #3
 800872c:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8008730:	f8c0 3158 	str.w	r3, [r0, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008734:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008738:	460a      	mov	r2, r1
 800873a:	2100      	movs	r1, #0
 800873c:	f003 fc88 	bl	800c050 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008740:	2000      	movs	r0, #0
 8008742:	bd10      	pop	{r4, pc}

08008744 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008744:	b508      	push	{r3, lr}
 8008746:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008748:	460a      	mov	r2, r1
 800874a:	2100      	movs	r1, #0
 800874c:	f003 fc80 	bl	800c050 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 8008750:	2000      	movs	r0, #0
 8008752:	bd08      	pop	{r3, pc}

08008754 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008754:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008756:	2204      	movs	r2, #4
 8008758:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800875c:	2300      	movs	r3, #0
 800875e:	461a      	mov	r2, r3
 8008760:	4619      	mov	r1, r3
 8008762:	f003 fc6d 	bl	800c040 <USBD_LL_Transmit>

  return USBD_OK;
}
 8008766:	2000      	movs	r0, #0
 8008768:	bd08      	pop	{r3, pc}

0800876a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800876a:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800876c:	2205      	movs	r2, #5
 800876e:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008772:	2300      	movs	r3, #0
 8008774:	461a      	mov	r2, r3
 8008776:	4619      	mov	r1, r3
 8008778:	f003 fc6a 	bl	800c050 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800877c:	2000      	movs	r0, #0
 800877e:	bd08      	pop	{r3, pc}

08008780 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8008780:	b508      	push	{r3, lr}
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8008782:	4b04      	ldr	r3, [pc, #16]	; (8008794 <disk_status+0x14>)
 8008784:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 8008788:	6852      	ldr	r2, [r2, #4]
 800878a:	6852      	ldr	r2, [r2, #4]
 800878c:	4403      	add	r3, r0
 800878e:	7a18      	ldrb	r0, [r3, #8]
 8008790:	4790      	blx	r2
  return stat;
}
 8008792:	bd08      	pop	{r3, pc}
 8008794:	200003a8 	.word	0x200003a8

08008798 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8008798:	b508      	push	{r3, lr}
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 800879a:	4b08      	ldr	r3, [pc, #32]	; (80087bc <disk_initialize+0x24>)
 800879c:	5c1b      	ldrb	r3, [r3, r0]
 800879e:	b953      	cbnz	r3, 80087b6 <disk_initialize+0x1e>
  {
    disk.is_initialized[pdrv] = 1;
 80087a0:	4b06      	ldr	r3, [pc, #24]	; (80087bc <disk_initialize+0x24>)
 80087a2:	2201      	movs	r2, #1
 80087a4:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80087a6:	eb03 0280 	add.w	r2, r3, r0, lsl #2
 80087aa:	6852      	ldr	r2, [r2, #4]
 80087ac:	6812      	ldr	r2, [r2, #0]
 80087ae:	4418      	add	r0, r3
 80087b0:	7a00      	ldrb	r0, [r0, #8]
 80087b2:	4790      	blx	r2
  }
  return stat;
}
 80087b4:	bd08      	pop	{r3, pc}
  DSTATUS stat = RES_OK;
 80087b6:	2000      	movs	r0, #0
 80087b8:	e7fc      	b.n	80087b4 <disk_initialize+0x1c>
 80087ba:	bf00      	nop
 80087bc:	200003a8 	.word	0x200003a8

080087c0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 80087c0:	b538      	push	{r3, r4, r5, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 80087c2:	4c04      	ldr	r4, [pc, #16]	; (80087d4 <disk_read+0x14>)
 80087c4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80087c8:	686d      	ldr	r5, [r5, #4]
 80087ca:	68ad      	ldr	r5, [r5, #8]
 80087cc:	4404      	add	r4, r0
 80087ce:	7a20      	ldrb	r0, [r4, #8]
 80087d0:	47a8      	blx	r5
  return res;
}
 80087d2:	bd38      	pop	{r3, r4, r5, pc}
 80087d4:	200003a8 	.word	0x200003a8

080087d8 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 80087d8:	b538      	push	{r3, r4, r5, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 80087da:	4c04      	ldr	r4, [pc, #16]	; (80087ec <disk_write+0x14>)
 80087dc:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 80087e0:	686d      	ldr	r5, [r5, #4]
 80087e2:	68ed      	ldr	r5, [r5, #12]
 80087e4:	4404      	add	r4, r0
 80087e6:	7a20      	ldrb	r0, [r4, #8]
 80087e8:	47a8      	blx	r5
  return res;
}
 80087ea:	bd38      	pop	{r3, r4, r5, pc}
 80087ec:	200003a8 	.word	0x200003a8

080087f0 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 80087f0:	b510      	push	{r4, lr}
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80087f2:	4b04      	ldr	r3, [pc, #16]	; (8008804 <disk_ioctl+0x14>)
 80087f4:	eb03 0480 	add.w	r4, r3, r0, lsl #2
 80087f8:	6864      	ldr	r4, [r4, #4]
 80087fa:	6924      	ldr	r4, [r4, #16]
 80087fc:	4403      	add	r3, r0
 80087fe:	7a18      	ldrb	r0, [r3, #8]
 8008800:	47a0      	blx	r4
  return res;
}
 8008802:	bd10      	pop	{r4, pc}
 8008804:	200003a8 	.word	0x200003a8

08008808 <ld_word>:
static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
	WORD rv;

	rv = ptr[1];
 8008808:	7842      	ldrb	r2, [r0, #1]
	rv = rv << 8 | ptr[0];
 800880a:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 800880c:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
 8008810:	4770      	bx	lr

08008812 <ld_dword>:
static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
 8008812:	78c2      	ldrb	r2, [r0, #3]
	rv = rv << 8 | ptr[2];
 8008814:	7883      	ldrb	r3, [r0, #2]
 8008816:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
	rv = rv << 8 | ptr[1];
 800881a:	7843      	ldrb	r3, [r0, #1]
 800881c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 8008820:	7800      	ldrb	r0, [r0, #0]
	return rv;
}
 8008822:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8008826:	4770      	bx	lr

08008828 <st_word>:

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8008828:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val;
 800882a:	0a09      	lsrs	r1, r1, #8
 800882c:	7041      	strb	r1, [r0, #1]
}
 800882e:	4770      	bx	lr

08008830 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8008830:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8008832:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8008836:	7043      	strb	r3, [r0, #1]
	*ptr++ = (BYTE)val; val >>= 8;
 8008838:	f3c1 4307 	ubfx	r3, r1, #16, #8
 800883c:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 800883e:	0e09      	lsrs	r1, r1, #24
 8008840:	70c1      	strb	r1, [r0, #3]
}
 8008842:	4770      	bx	lr

08008844 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8008844:	b410      	push	{r4}
	BYTE *d = (BYTE*)dst;
	const BYTE *s = (const BYTE*)src;

	if (cnt) {
 8008846:	4614      	mov	r4, r2
 8008848:	b12a      	cbz	r2, 8008856 <mem_cpy+0x12>
		do {
			*d++ = *s++;
 800884a:	780a      	ldrb	r2, [r1, #0]
 800884c:	3101      	adds	r1, #1
 800884e:	7002      	strb	r2, [r0, #0]
 8008850:	3001      	adds	r0, #1
		} while (--cnt);
 8008852:	3c01      	subs	r4, #1
 8008854:	d1f9      	bne.n	800884a <mem_cpy+0x6>
	}
}
 8008856:	f85d 4b04 	ldr.w	r4, [sp], #4
 800885a:	4770      	bx	lr

0800885c <mem_set>:
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 800885c:	7001      	strb	r1, [r0, #0]
 800885e:	3001      	adds	r0, #1
	} while (--cnt);
 8008860:	3a01      	subs	r2, #1
 8008862:	d1fb      	bne.n	800885c <mem_set>
}
 8008864:	4770      	bx	lr

08008866 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 8008866:	b410      	push	{r4}
 8008868:	4604      	mov	r4, r0
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
	int r = 0;

	do {
		r = *d++ - *s++;
 800886a:	7820      	ldrb	r0, [r4, #0]
 800886c:	3401      	adds	r4, #1
 800886e:	780b      	ldrb	r3, [r1, #0]
 8008870:	3101      	adds	r1, #1
 8008872:	1ac0      	subs	r0, r0, r3
	} while (--cnt && r == 0);
 8008874:	3a01      	subs	r2, #1
 8008876:	d001      	beq.n	800887c <mem_cmp+0x16>
 8008878:	2800      	cmp	r0, #0
 800887a:	d0f6      	beq.n	800886a <mem_cmp+0x4>

	return r;
}
 800887c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008880:	4770      	bx	lr

08008882 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 8008882:	4603      	mov	r3, r0
	while (*str && *str != chr) str++;
 8008884:	7818      	ldrb	r0, [r3, #0]
 8008886:	b118      	cbz	r0, 8008890 <chk_chr+0xe>
 8008888:	4288      	cmp	r0, r1
 800888a:	d001      	beq.n	8008890 <chk_chr+0xe>
 800888c:	3301      	adds	r3, #1
 800888e:	e7f9      	b.n	8008884 <chk_chr+0x2>
	return *str;
}
 8008890:	4770      	bx	lr
	...

08008894 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008894:	b430      	push	{r4, r5}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8008896:	2500      	movs	r5, #0
 8008898:	462b      	mov	r3, r5
 800889a:	e001      	b.n	80088a0 <chk_lock+0xc>
		if (Files[i].fs) {	/* Existing entry */
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
				Files[i].clu == dp->obj.sclust &&
				Files[i].ofs == dp->dptr) break;
		} else {			/* Blank entry */
			be = 1;
 800889c:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 800889e:	3301      	adds	r3, #1
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d815      	bhi.n	80088d0 <chk_lock+0x3c>
		if (Files[i].fs) {	/* Existing entry */
 80088a4:	011a      	lsls	r2, r3, #4
 80088a6:	4c17      	ldr	r4, [pc, #92]	; (8008904 <chk_lock+0x70>)
 80088a8:	58a2      	ldr	r2, [r4, r2]
 80088aa:	2a00      	cmp	r2, #0
 80088ac:	d0f6      	beq.n	800889c <chk_lock+0x8>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80088ae:	6804      	ldr	r4, [r0, #0]
 80088b0:	42a2      	cmp	r2, r4
 80088b2:	d1f4      	bne.n	800889e <chk_lock+0xa>
				Files[i].clu == dp->obj.sclust &&
 80088b4:	4a13      	ldr	r2, [pc, #76]	; (8008904 <chk_lock+0x70>)
 80088b6:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 80088ba:	6854      	ldr	r4, [r2, #4]
 80088bc:	6882      	ldr	r2, [r0, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80088be:	4294      	cmp	r4, r2
 80088c0:	d1ed      	bne.n	800889e <chk_lock+0xa>
				Files[i].ofs == dp->dptr) break;
 80088c2:	4a10      	ldr	r2, [pc, #64]	; (8008904 <chk_lock+0x70>)
 80088c4:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 80088c8:	6894      	ldr	r4, [r2, #8]
 80088ca:	6942      	ldr	r2, [r0, #20]
				Files[i].clu == dp->obj.sclust &&
 80088cc:	4294      	cmp	r4, r2
 80088ce:	d1e6      	bne.n	800889e <chk_lock+0xa>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 80088d0:	2b02      	cmp	r3, #2
 80088d2:	d00a      	beq.n	80088ea <chk_lock+0x56>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80088d4:	b9a1      	cbnz	r1, 8008900 <chk_lock+0x6c>
 80088d6:	4a0b      	ldr	r2, [pc, #44]	; (8008904 <chk_lock+0x70>)
 80088d8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 80088dc:	899b      	ldrh	r3, [r3, #12]
 80088de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80088e2:	d00b      	beq.n	80088fc <chk_lock+0x68>
 80088e4:	2000      	movs	r0, #0
}
 80088e6:	bc30      	pop	{r4, r5}
 80088e8:	4770      	bx	lr
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 80088ea:	b92d      	cbnz	r5, 80088f8 <chk_lock+0x64>
 80088ec:	2902      	cmp	r1, #2
 80088ee:	d001      	beq.n	80088f4 <chk_lock+0x60>
 80088f0:	2012      	movs	r0, #18
 80088f2:	e7f8      	b.n	80088e6 <chk_lock+0x52>
 80088f4:	2000      	movs	r0, #0
 80088f6:	e7f6      	b.n	80088e6 <chk_lock+0x52>
 80088f8:	2000      	movs	r0, #0
 80088fa:	e7f4      	b.n	80088e6 <chk_lock+0x52>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 80088fc:	2010      	movs	r0, #16
 80088fe:	e7f2      	b.n	80088e6 <chk_lock+0x52>
 8008900:	2010      	movs	r0, #16
 8008902:	e7f0      	b.n	80088e6 <chk_lock+0x52>
 8008904:	20000384 	.word	0x20000384

08008908 <enq_lock>:
static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008908:	2000      	movs	r0, #0
 800890a:	e000      	b.n	800890e <enq_lock+0x6>
 800890c:	3001      	adds	r0, #1
 800890e:	2801      	cmp	r0, #1
 8008910:	d804      	bhi.n	800891c <enq_lock+0x14>
 8008912:	0103      	lsls	r3, r0, #4
 8008914:	4a03      	ldr	r2, [pc, #12]	; (8008924 <enq_lock+0x1c>)
 8008916:	58d3      	ldr	r3, [r2, r3]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d1f7      	bne.n	800890c <enq_lock+0x4>
	return (i == _FS_LOCK) ? 0 : 1;
}
 800891c:	3802      	subs	r0, #2
 800891e:	bf18      	it	ne
 8008920:	2001      	movne	r0, #1
 8008922:	4770      	bx	lr
 8008924:	20000384 	.word	0x20000384

08008928 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8008928:	b470      	push	{r4, r5, r6}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800892a:	2300      	movs	r3, #0
 800892c:	e000      	b.n	8008930 <inc_lock+0x8>
 800892e:	3301      	adds	r3, #1
 8008930:	2b01      	cmp	r3, #1
 8008932:	d813      	bhi.n	800895c <inc_lock+0x34>
		if (Files[i].fs == dp->obj.fs &&
 8008934:	011a      	lsls	r2, r3, #4
 8008936:	4c24      	ldr	r4, [pc, #144]	; (80089c8 <inc_lock+0xa0>)
 8008938:	58a4      	ldr	r4, [r4, r2]
 800893a:	6802      	ldr	r2, [r0, #0]
 800893c:	4294      	cmp	r4, r2
 800893e:	d1f6      	bne.n	800892e <inc_lock+0x6>
			Files[i].clu == dp->obj.sclust &&
 8008940:	4a21      	ldr	r2, [pc, #132]	; (80089c8 <inc_lock+0xa0>)
 8008942:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8008946:	6854      	ldr	r4, [r2, #4]
 8008948:	6882      	ldr	r2, [r0, #8]
		if (Files[i].fs == dp->obj.fs &&
 800894a:	4294      	cmp	r4, r2
 800894c:	d1ef      	bne.n	800892e <inc_lock+0x6>
			Files[i].ofs == dp->dptr) break;
 800894e:	4a1e      	ldr	r2, [pc, #120]	; (80089c8 <inc_lock+0xa0>)
 8008950:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8008954:	6894      	ldr	r4, [r2, #8]
 8008956:	6942      	ldr	r2, [r0, #20]
			Files[i].clu == dp->obj.sclust &&
 8008958:	4294      	cmp	r4, r2
 800895a:	d1e8      	bne.n	800892e <inc_lock+0x6>
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800895c:	2b02      	cmp	r3, #2
 800895e:	d013      	beq.n	8008988 <inc_lock+0x60>
		Files[i].clu = dp->obj.sclust;
		Files[i].ofs = dp->dptr;
		Files[i].ctr = 0;
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8008960:	b121      	cbz	r1, 800896c <inc_lock+0x44>
 8008962:	4a19      	ldr	r2, [pc, #100]	; (80089c8 <inc_lock+0xa0>)
 8008964:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8008968:	8992      	ldrh	r2, [r2, #12]
 800896a:	bb52      	cbnz	r2, 80089c2 <inc_lock+0x9a>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800896c:	bb21      	cbnz	r1, 80089b8 <inc_lock+0x90>
 800896e:	4a16      	ldr	r2, [pc, #88]	; (80089c8 <inc_lock+0xa0>)
 8008970:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8008974:	8991      	ldrh	r1, [r2, #12]
 8008976:	3101      	adds	r1, #1
 8008978:	b289      	uxth	r1, r1
 800897a:	4a13      	ldr	r2, [pc, #76]	; (80089c8 <inc_lock+0xa0>)
 800897c:	eb02 1203 	add.w	r2, r2, r3, lsl #4
 8008980:	8191      	strh	r1, [r2, #12]

	return i + 1;
 8008982:	1c58      	adds	r0, r3, #1
}
 8008984:	bc70      	pop	{r4, r5, r6}
 8008986:	4770      	bx	lr
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8008988:	2300      	movs	r3, #0
 800898a:	2b01      	cmp	r3, #1
 800898c:	d805      	bhi.n	800899a <inc_lock+0x72>
 800898e:	011a      	lsls	r2, r3, #4
 8008990:	4c0d      	ldr	r4, [pc, #52]	; (80089c8 <inc_lock+0xa0>)
 8008992:	58a2      	ldr	r2, [r4, r2]
 8008994:	b10a      	cbz	r2, 800899a <inc_lock+0x72>
 8008996:	3301      	adds	r3, #1
 8008998:	e7f7      	b.n	800898a <inc_lock+0x62>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800899a:	2b02      	cmp	r3, #2
 800899c:	d00f      	beq.n	80089be <inc_lock+0x96>
		Files[i].fs = dp->obj.fs;
 800899e:	6806      	ldr	r6, [r0, #0]
 80089a0:	4d09      	ldr	r5, [pc, #36]	; (80089c8 <inc_lock+0xa0>)
 80089a2:	011c      	lsls	r4, r3, #4
 80089a4:	eb05 1203 	add.w	r2, r5, r3, lsl #4
 80089a8:	512e      	str	r6, [r5, r4]
		Files[i].clu = dp->obj.sclust;
 80089aa:	6884      	ldr	r4, [r0, #8]
 80089ac:	6054      	str	r4, [r2, #4]
		Files[i].ofs = dp->dptr;
 80089ae:	6940      	ldr	r0, [r0, #20]
 80089b0:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 80089b2:	2000      	movs	r0, #0
 80089b4:	8190      	strh	r0, [r2, #12]
 80089b6:	e7d3      	b.n	8008960 <inc_lock+0x38>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80089b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80089bc:	e7dd      	b.n	800897a <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 80089be:	2000      	movs	r0, #0
 80089c0:	e7e0      	b.n	8008984 <inc_lock+0x5c>
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80089c2:	2000      	movs	r0, #0
 80089c4:	e7de      	b.n	8008984 <inc_lock+0x5c>
 80089c6:	bf00      	nop
 80089c8:	20000384 	.word	0x20000384

080089cc <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80089cc:	3801      	subs	r0, #1
 80089ce:	2801      	cmp	r0, #1
 80089d0:	d815      	bhi.n	80089fe <dec_lock+0x32>
		n = Files[i].ctr;
 80089d2:	4b0d      	ldr	r3, [pc, #52]	; (8008a08 <dec_lock+0x3c>)
 80089d4:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 80089d8:	899b      	ldrh	r3, [r3, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80089da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80089de:	d003      	beq.n	80089e8 <dec_lock+0x1c>
		if (n > 0) n--;				/* Decrement read mode open count */
 80089e0:	b11b      	cbz	r3, 80089ea <dec_lock+0x1e>
 80089e2:	3b01      	subs	r3, #1
 80089e4:	b29b      	uxth	r3, r3
 80089e6:	e000      	b.n	80089ea <dec_lock+0x1e>
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 80089e8:	2300      	movs	r3, #0
		Files[i].ctr = n;
 80089ea:	4a07      	ldr	r2, [pc, #28]	; (8008a08 <dec_lock+0x3c>)
 80089ec:	eb02 1200 	add.w	r2, r2, r0, lsl #4
 80089f0:	8193      	strh	r3, [r2, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 80089f2:	b933      	cbnz	r3, 8008a02 <dec_lock+0x36>
 80089f4:	0103      	lsls	r3, r0, #4
 80089f6:	2000      	movs	r0, #0
 80089f8:	4a03      	ldr	r2, [pc, #12]	; (8008a08 <dec_lock+0x3c>)
 80089fa:	50d0      	str	r0, [r2, r3]
 80089fc:	4770      	bx	lr
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 80089fe:	2002      	movs	r0, #2
 8008a00:	4770      	bx	lr
		res = FR_OK;
 8008a02:	2000      	movs	r0, #0
	}
	return res;
}
 8008a04:	4770      	bx	lr
 8008a06:	bf00      	nop
 8008a08:	20000384 	.word	0x20000384

08008a0c <clear_lock>:
	FATFS *fs
)
{
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	e003      	b.n	8008a18 <clear_lock+0xc>
		if (Files[i].fs == fs) Files[i].fs = 0;
	}
}
 8008a10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008a14:	4770      	bx	lr
	for (i = 0; i < _FS_LOCK; i++) {
 8008a16:	3301      	adds	r3, #1
 8008a18:	2b01      	cmp	r3, #1
 8008a1a:	d811      	bhi.n	8008a40 <clear_lock+0x34>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008a1c:	011a      	lsls	r2, r3, #4
 8008a1e:	4909      	ldr	r1, [pc, #36]	; (8008a44 <clear_lock+0x38>)
 8008a20:	588a      	ldr	r2, [r1, r2]
 8008a22:	4282      	cmp	r2, r0
 8008a24:	d1f7      	bne.n	8008a16 <clear_lock+0xa>
{
 8008a26:	b410      	push	{r4}
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008a28:	011a      	lsls	r2, r3, #4
 8008a2a:	2400      	movs	r4, #0
 8008a2c:	508c      	str	r4, [r1, r2]
	for (i = 0; i < _FS_LOCK; i++) {
 8008a2e:	3301      	adds	r3, #1
 8008a30:	2b01      	cmp	r3, #1
 8008a32:	d8ed      	bhi.n	8008a10 <clear_lock+0x4>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8008a34:	011a      	lsls	r2, r3, #4
 8008a36:	4903      	ldr	r1, [pc, #12]	; (8008a44 <clear_lock+0x38>)
 8008a38:	588a      	ldr	r2, [r1, r2]
 8008a3a:	4282      	cmp	r2, r0
 8008a3c:	d1f7      	bne.n	8008a2e <clear_lock+0x22>
 8008a3e:	e7f3      	b.n	8008a28 <clear_lock+0x1c>
 8008a40:	4770      	bx	lr
 8008a42:	bf00      	nop
 8008a44:	20000384 	.word	0x20000384

08008a48 <clust2sect>:
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
 8008a48:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008a4a:	6943      	ldr	r3, [r0, #20]
 8008a4c:	3b02      	subs	r3, #2
 8008a4e:	428b      	cmp	r3, r1
 8008a50:	d904      	bls.n	8008a5c <clust2sect+0x14>
	return clst * fs->csize + fs->database;
 8008a52:	8943      	ldrh	r3, [r0, #10]
 8008a54:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8008a56:	fb01 0003 	mla	r0, r1, r3, r0
 8008a5a:	4770      	bx	lr
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8008a5c:	2000      	movs	r0, #0
}
 8008a5e:	4770      	bx	lr

08008a60 <clmt_clust>:
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8008a60:	6802      	ldr	r2, [r0, #0]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8008a62:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8008a64:	3304      	adds	r3, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8008a66:	0a49      	lsrs	r1, r1, #9
 8008a68:	8952      	ldrh	r2, [r2, #10]
 8008a6a:	fbb1 f1f2 	udiv	r1, r1, r2
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008a6e:	6818      	ldr	r0, [r3, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8008a70:	b130      	cbz	r0, 8008a80 <clmt_clust+0x20>
		if (cl < ncl) break;	/* In this fragment? */
 8008a72:	4281      	cmp	r1, r0
 8008a74:	d302      	bcc.n	8008a7c <clmt_clust+0x1c>
		cl -= ncl; tbl++;		/* Next fragment */
 8008a76:	1a09      	subs	r1, r1, r0
 8008a78:	3308      	adds	r3, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8008a7a:	e7f8      	b.n	8008a6e <clmt_clust+0xe>
	}
	return cl + *tbl;	/* Return the cluster number */
 8008a7c:	6858      	ldr	r0, [r3, #4]
 8008a7e:	4408      	add	r0, r1
}
 8008a80:	4770      	bx	lr

08008a82 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 8008a82:	b570      	push	{r4, r5, r6, lr}
 8008a84:	4606      	mov	r6, r0
 8008a86:	460d      	mov	r5, r1
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008a88:	f101 001a 	add.w	r0, r1, #26
 8008a8c:	f7ff febc 	bl	8008808 <ld_word>
	if (fs->fs_type == FS_FAT32) {
 8008a90:	7833      	ldrb	r3, [r6, #0]
 8008a92:	2b03      	cmp	r3, #3
 8008a94:	d000      	beq.n	8008a98 <ld_clust+0x16>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
	}

	return cl;
}
 8008a96:	bd70      	pop	{r4, r5, r6, pc}
 8008a98:	4604      	mov	r4, r0
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 8008a9a:	f105 0014 	add.w	r0, r5, #20
 8008a9e:	f7ff feb3 	bl	8008808 <ld_word>
 8008aa2:	ea44 4000 	orr.w	r0, r4, r0, lsl #16
	return cl;
 8008aa6:	e7f6      	b.n	8008a96 <ld_clust+0x14>

08008aa8 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008aa8:	b570      	push	{r4, r5, r6, lr}
 8008aaa:	4606      	mov	r6, r0
 8008aac:	460c      	mov	r4, r1
 8008aae:	4615      	mov	r5, r2
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008ab0:	b291      	uxth	r1, r2
 8008ab2:	f104 001a 	add.w	r0, r4, #26
 8008ab6:	f7ff feb7 	bl	8008828 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008aba:	7833      	ldrb	r3, [r6, #0]
 8008abc:	2b03      	cmp	r3, #3
 8008abe:	d000      	beq.n	8008ac2 <st_clust+0x1a>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
	}
}
 8008ac0:	bd70      	pop	{r4, r5, r6, pc}
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8008ac2:	0c29      	lsrs	r1, r5, #16
 8008ac4:	f104 0014 	add.w	r0, r4, #20
 8008ac8:	f7ff feae 	bl	8008828 <st_word>
}
 8008acc:	e7f8      	b.n	8008ac0 <st_clust+0x18>
	...

08008ad0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8008ad0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ad4:	4681      	mov	r9, r0
 8008ad6:	468a      	mov	sl, r1
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 8008ad8:	680f      	ldr	r7, [r1, #0]
 8008ada:	f100 0b24 	add.w	fp, r0, #36	; 0x24
	mem_set(sfn, ' ', 11);
 8008ade:	220b      	movs	r2, #11
 8008ae0:	2120      	movs	r1, #32
 8008ae2:	4658      	mov	r0, fp
 8008ae4:	f7ff feba 	bl	800885c <mem_set>
	si = i = 0; ni = 8;
 8008ae8:	2600      	movs	r6, #0
 8008aea:	4633      	mov	r3, r6
 8008aec:	f04f 0808 	mov.w	r8, #8
 8008af0:	e02c      	b.n	8008b4c <create_name+0x7c>
#endif
	for (;;) {
		c = (BYTE)p[si++];
		if (c <= ' ') break; 			/* Break if end of the path name */
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008af2:	3501      	adds	r5, #1
 8008af4:	5d7b      	ldrb	r3, [r7, r5]
 8008af6:	2b2f      	cmp	r3, #47	; 0x2f
 8008af8:	d0fb      	beq.n	8008af2 <create_name+0x22>
 8008afa:	2b5c      	cmp	r3, #92	; 0x5c
 8008afc:	d0f9      	beq.n	8008af2 <create_name+0x22>
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
			if (IsLower(c)) c -= 0x20;	/* To upper */
			sfn[i++] = c;
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8008afe:	443d      	add	r5, r7
 8008b00:	f8ca 5000 	str.w	r5, [sl]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008b04:	2e00      	cmp	r6, #0
 8008b06:	d043      	beq.n	8008b90 <create_name+0xc0>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008b08:	f899 3024 	ldrb.w	r3, [r9, #36]	; 0x24
 8008b0c:	2be5      	cmp	r3, #229	; 0xe5
 8008b0e:	d035      	beq.n	8008b7c <create_name+0xac>
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008b10:	2c20      	cmp	r4, #32
 8008b12:	d837      	bhi.n	8008b84 <create_name+0xb4>
 8008b14:	2304      	movs	r3, #4
 8008b16:	f889 302f 	strb.w	r3, [r9, #47]	; 0x2f

	return FR_OK;
 8008b1a:	2000      	movs	r0, #0
 8008b1c:	e028      	b.n	8008b70 <create_name+0xa0>
			i = 8; ni = 11;				/* Goto extension */
 8008b1e:	2608      	movs	r6, #8
 8008b20:	f04f 080b 	mov.w	r8, #11
 8008b24:	e011      	b.n	8008b4a <create_name+0x7a>
		if (c >= 0x80) {				/* Extended character? */
 8008b26:	f014 0f80 	tst.w	r4, #128	; 0x80
 8008b2a:	d123      	bne.n	8008b74 <create_name+0xa4>
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008b2c:	4621      	mov	r1, r4
 8008b2e:	4819      	ldr	r0, [pc, #100]	; (8008b94 <create_name+0xc4>)
 8008b30:	f7ff fea7 	bl	8008882 <chk_chr>
 8008b34:	bb50      	cbnz	r0, 8008b8c <create_name+0xbc>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008b36:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8008b3a:	b2db      	uxtb	r3, r3
 8008b3c:	2b19      	cmp	r3, #25
 8008b3e:	d801      	bhi.n	8008b44 <create_name+0x74>
 8008b40:	3c20      	subs	r4, #32
 8008b42:	b2e4      	uxtb	r4, r4
			sfn[i++] = c;
 8008b44:	f80b 4006 	strb.w	r4, [fp, r6]
 8008b48:	3601      	adds	r6, #1
			i = 8; ni = 11;				/* Goto extension */
 8008b4a:	462b      	mov	r3, r5
		c = (BYTE)p[si++];
 8008b4c:	1c5d      	adds	r5, r3, #1
 8008b4e:	5cfc      	ldrb	r4, [r7, r3]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008b50:	2c20      	cmp	r4, #32
 8008b52:	d9d4      	bls.n	8008afe <create_name+0x2e>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008b54:	2c2f      	cmp	r4, #47	; 0x2f
 8008b56:	d0cd      	beq.n	8008af4 <create_name+0x24>
 8008b58:	2c5c      	cmp	r4, #92	; 0x5c
 8008b5a:	d0cb      	beq.n	8008af4 <create_name+0x24>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008b5c:	2c2e      	cmp	r4, #46	; 0x2e
 8008b5e:	d001      	beq.n	8008b64 <create_name+0x94>
 8008b60:	45b0      	cmp	r8, r6
 8008b62:	d8e0      	bhi.n	8008b26 <create_name+0x56>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008b64:	f1b8 0f0b 	cmp.w	r8, #11
 8008b68:	d00e      	beq.n	8008b88 <create_name+0xb8>
 8008b6a:	2c2e      	cmp	r4, #46	; 0x2e
 8008b6c:	d0d7      	beq.n	8008b1e <create_name+0x4e>
 8008b6e:	2006      	movs	r0, #6
#endif /* _USE_LFN != 0 */
}
 8008b70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008b74:	3c80      	subs	r4, #128	; 0x80
 8008b76:	4b08      	ldr	r3, [pc, #32]	; (8008b98 <create_name+0xc8>)
 8008b78:	5d1c      	ldrb	r4, [r3, r4]
 8008b7a:	e7d7      	b.n	8008b2c <create_name+0x5c>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8008b7c:	2305      	movs	r3, #5
 8008b7e:	f889 3024 	strb.w	r3, [r9, #36]	; 0x24
 8008b82:	e7c5      	b.n	8008b10 <create_name+0x40>
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8008b84:	2300      	movs	r3, #0
 8008b86:	e7c6      	b.n	8008b16 <create_name+0x46>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008b88:	2006      	movs	r0, #6
 8008b8a:	e7f1      	b.n	8008b70 <create_name+0xa0>
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008b8c:	2006      	movs	r0, #6
 8008b8e:	e7ef      	b.n	8008b70 <create_name+0xa0>
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8008b90:	2006      	movs	r0, #6
 8008b92:	e7ed      	b.n	8008b70 <create_name+0xa0>
 8008b94:	0800f038 	.word	0x0800f038
 8008b98:	0800f048 	.word	0x0800f048

08008b9c <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8008b9c:	4601      	mov	r1, r0
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8008b9e:	6800      	ldr	r0, [r0, #0]
 8008ba0:	b108      	cbz	r0, 8008ba6 <get_ldnumber+0xa>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008ba2:	4602      	mov	r2, r0
 8008ba4:	e003      	b.n	8008bae <get_ldnumber+0x12>
	int vol = -1;
 8008ba6:	f04f 30ff 	mov.w	r0, #4294967295
 8008baa:	4770      	bx	lr
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8008bac:	3201      	adds	r2, #1
 8008bae:	7813      	ldrb	r3, [r2, #0]
 8008bb0:	2b20      	cmp	r3, #32
 8008bb2:	d901      	bls.n	8008bb8 <get_ldnumber+0x1c>
 8008bb4:	2b3a      	cmp	r3, #58	; 0x3a
 8008bb6:	d1f9      	bne.n	8008bac <get_ldnumber+0x10>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008bb8:	2b3a      	cmp	r3, #58	; 0x3a
 8008bba:	d001      	beq.n	8008bc0 <get_ldnumber+0x24>
			return vol;
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008bbc:	2000      	movs	r0, #0
#endif
	}
	return vol;
}
 8008bbe:	4770      	bx	lr
{
 8008bc0:	b410      	push	{r4}
			i = *tp++ - '0';
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008bc8:	3830      	subs	r0, #48	; 0x30
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008bca:	2809      	cmp	r0, #9
 8008bcc:	d808      	bhi.n	8008be0 <get_ldnumber+0x44>
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d002      	beq.n	8008bd8 <get_ldnumber+0x3c>
	int vol = -1;
 8008bd2:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd6:	e005      	b.n	8008be4 <get_ldnumber+0x48>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8008bd8:	b938      	cbnz	r0, 8008bea <get_ldnumber+0x4e>
					*path = ++tt;
 8008bda:	3201      	adds	r2, #1
 8008bdc:	600a      	str	r2, [r1, #0]
 8008bde:	e001      	b.n	8008be4 <get_ldnumber+0x48>
	int vol = -1;
 8008be0:	f04f 30ff 	mov.w	r0, #4294967295
}
 8008be4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008be8:	4770      	bx	lr
	int vol = -1;
 8008bea:	f04f 30ff 	mov.w	r0, #4294967295
			return vol;
 8008bee:	e7f9      	b.n	8008be4 <get_ldnumber+0x48>

08008bf0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 8008bf0:	b538      	push	{r3, r4, r5, lr}
 8008bf2:	460d      	mov	r5, r1
	FRESULT res = FR_INVALID_OBJECT;


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 8008bf4:	4604      	mov	r4, r0
 8008bf6:	b198      	cbz	r0, 8008c20 <validate+0x30>
 8008bf8:	6803      	ldr	r3, [r0, #0]
 8008bfa:	b19b      	cbz	r3, 8008c24 <validate+0x34>
 8008bfc:	781a      	ldrb	r2, [r3, #0]
 8008bfe:	b1a2      	cbz	r2, 8008c2a <validate+0x3a>
 8008c00:	8881      	ldrh	r1, [r0, #4]
 8008c02:	88da      	ldrh	r2, [r3, #6]
 8008c04:	4291      	cmp	r1, r2
 8008c06:	d003      	beq.n	8008c10 <validate+0x20>
	FRESULT res = FR_INVALID_OBJECT;
 8008c08:	2009      	movs	r0, #9
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008c0a:	2400      	movs	r4, #0
 8008c0c:	602c      	str	r4, [r5, #0]
	return res;
}
 8008c0e:	bd38      	pop	{r3, r4, r5, pc}
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8008c10:	7858      	ldrb	r0, [r3, #1]
 8008c12:	f7ff fdb5 	bl	8008780 <disk_status>
 8008c16:	f010 0001 	ands.w	r0, r0, #1
 8008c1a:	d109      	bne.n	8008c30 <validate+0x40>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008c1c:	6824      	ldr	r4, [r4, #0]
 8008c1e:	e7f5      	b.n	8008c0c <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 8008c20:	2009      	movs	r0, #9
 8008c22:	e7f3      	b.n	8008c0c <validate+0x1c>
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008c24:	461c      	mov	r4, r3
	FRESULT res = FR_INVALID_OBJECT;
 8008c26:	2009      	movs	r0, #9
 8008c28:	e7f0      	b.n	8008c0c <validate+0x1c>
 8008c2a:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008c2c:	2400      	movs	r4, #0
 8008c2e:	e7ed      	b.n	8008c0c <validate+0x1c>
	FRESULT res = FR_INVALID_OBJECT;
 8008c30:	2009      	movs	r0, #9
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 8008c32:	2400      	movs	r4, #0
 8008c34:	e7ea      	b.n	8008c0c <validate+0x1c>

08008c36 <sync_window>:
{
 8008c36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8008c3a:	78c5      	ldrb	r5, [r0, #3]
 8008c3c:	b915      	cbnz	r5, 8008c44 <sync_window+0xe>
}
 8008c3e:	4628      	mov	r0, r5
 8008c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c44:	4604      	mov	r4, r0
		wsect = fs->winsect;	/* Current sector number */
 8008c46:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8008c48:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	463a      	mov	r2, r7
 8008c50:	4641      	mov	r1, r8
 8008c52:	7840      	ldrb	r0, [r0, #1]
 8008c54:	f7ff fdc0 	bl	80087d8 <disk_write>
 8008c58:	4605      	mov	r5, r0
 8008c5a:	b998      	cbnz	r0, 8008c84 <sync_window+0x4e>
			fs->wflag = 0;
 8008c5c:	2300      	movs	r3, #0
 8008c5e:	70e3      	strb	r3, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8008c60:	6a23      	ldr	r3, [r4, #32]
 8008c62:	1afb      	subs	r3, r7, r3
 8008c64:	69a2      	ldr	r2, [r4, #24]
 8008c66:	4293      	cmp	r3, r2
 8008c68:	d2e9      	bcs.n	8008c3e <sync_window+0x8>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008c6a:	78a6      	ldrb	r6, [r4, #2]
 8008c6c:	2e01      	cmp	r6, #1
 8008c6e:	d9e6      	bls.n	8008c3e <sync_window+0x8>
					wsect += fs->fsize;
 8008c70:	69a3      	ldr	r3, [r4, #24]
 8008c72:	441f      	add	r7, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8008c74:	2301      	movs	r3, #1
 8008c76:	463a      	mov	r2, r7
 8008c78:	4641      	mov	r1, r8
 8008c7a:	7860      	ldrb	r0, [r4, #1]
 8008c7c:	f7ff fdac 	bl	80087d8 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8008c80:	3e01      	subs	r6, #1
 8008c82:	e7f3      	b.n	8008c6c <sync_window+0x36>
			res = FR_DISK_ERR;
 8008c84:	2501      	movs	r5, #1
 8008c86:	e7da      	b.n	8008c3e <sync_window+0x8>

08008c88 <move_window>:
{
 8008c88:	b570      	push	{r4, r5, r6, lr}
	if (sector != fs->winsect) {	/* Window offset changed? */
 8008c8a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8008c8c:	428b      	cmp	r3, r1
 8008c8e:	d102      	bne.n	8008c96 <move_window+0xe>
	FRESULT res = FR_OK;
 8008c90:	2600      	movs	r6, #0
}
 8008c92:	4630      	mov	r0, r6
 8008c94:	bd70      	pop	{r4, r5, r6, pc}
 8008c96:	4604      	mov	r4, r0
 8008c98:	460d      	mov	r5, r1
		res = sync_window(fs);		/* Write-back changes */
 8008c9a:	f7ff ffcc 	bl	8008c36 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8008c9e:	4606      	mov	r6, r0
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	d1f6      	bne.n	8008c92 <move_window+0xa>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8008ca4:	2301      	movs	r3, #1
 8008ca6:	462a      	mov	r2, r5
 8008ca8:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8008cac:	7860      	ldrb	r0, [r4, #1]
 8008cae:	f7ff fd87 	bl	80087c0 <disk_read>
 8008cb2:	b110      	cbz	r0, 8008cba <move_window+0x32>
				res = FR_DISK_ERR;
 8008cb4:	2601      	movs	r6, #1
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8008cb6:	f04f 35ff 	mov.w	r5, #4294967295
			fs->winsect = sector;
 8008cba:	62e5      	str	r5, [r4, #44]	; 0x2c
 8008cbc:	e7e9      	b.n	8008c92 <move_window+0xa>
	...

08008cc0 <check_fs>:
{
 8008cc0:	b538      	push	{r3, r4, r5, lr}
 8008cc2:	4604      	mov	r4, r0
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	70c3      	strb	r3, [r0, #3]
 8008cc8:	f04f 33ff 	mov.w	r3, #4294967295
 8008ccc:	62c3      	str	r3, [r0, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008cce:	f7ff ffdb 	bl	8008c88 <move_window>
 8008cd2:	bb30      	cbnz	r0, 8008d22 <check_fs+0x62>
 8008cd4:	4605      	mov	r5, r0
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008cd6:	f204 202e 	addw	r0, r4, #558	; 0x22e
 8008cda:	f7ff fd95 	bl	8008808 <ld_word>
 8008cde:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008ce2:	4298      	cmp	r0, r3
 8008ce4:	d11f      	bne.n	8008d26 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8008ce6:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8008cea:	2be9      	cmp	r3, #233	; 0xe9
 8008cec:	d007      	beq.n	8008cfe <check_fs+0x3e>
 8008cee:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8008cf0:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8008cf4:	4a0d      	ldr	r2, [pc, #52]	; (8008d2c <check_fs+0x6c>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d001      	beq.n	8008cfe <check_fs+0x3e>
	return 2;
 8008cfa:	2502      	movs	r5, #2
 8008cfc:	e014      	b.n	8008d28 <check_fs+0x68>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8008cfe:	f104 0066 	add.w	r0, r4, #102	; 0x66
 8008d02:	f7ff fd86 	bl	8008812 <ld_dword>
 8008d06:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8008d0a:	4b09      	ldr	r3, [pc, #36]	; (8008d30 <check_fs+0x70>)
 8008d0c:	4298      	cmp	r0, r3
 8008d0e:	d00b      	beq.n	8008d28 <check_fs+0x68>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8008d10:	f104 0082 	add.w	r0, r4, #130	; 0x82
 8008d14:	f7ff fd7d 	bl	8008812 <ld_dword>
 8008d18:	4b06      	ldr	r3, [pc, #24]	; (8008d34 <check_fs+0x74>)
 8008d1a:	4298      	cmp	r0, r3
 8008d1c:	d004      	beq.n	8008d28 <check_fs+0x68>
	return 2;
 8008d1e:	2502      	movs	r5, #2
 8008d20:	e002      	b.n	8008d28 <check_fs+0x68>
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008d22:	2504      	movs	r5, #4
 8008d24:	e000      	b.n	8008d28 <check_fs+0x68>
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008d26:	2503      	movs	r5, #3
}
 8008d28:	4628      	mov	r0, r5
 8008d2a:	bd38      	pop	{r3, r4, r5, pc}
 8008d2c:	009000eb 	.word	0x009000eb
 8008d30:	00544146 	.word	0x00544146
 8008d34:	33544146 	.word	0x33544146

08008d38 <find_volume>:
{
 8008d38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d3c:	b085      	sub	sp, #20
 8008d3e:	460d      	mov	r5, r1
 8008d40:	4616      	mov	r6, r2
	*rfs = 0;
 8008d42:	2300      	movs	r3, #0
 8008d44:	600b      	str	r3, [r1, #0]
	vol = get_ldnumber(path);
 8008d46:	f7ff ff29 	bl	8008b9c <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8008d4a:	1e07      	subs	r7, r0, #0
 8008d4c:	f2c0 8144 	blt.w	8008fd8 <find_volume+0x2a0>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8008d50:	4bb5      	ldr	r3, [pc, #724]	; (8009028 <find_volume+0x2f0>)
 8008d52:	f853 4027 	ldr.w	r4, [r3, r7, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008d56:	2c00      	cmp	r4, #0
 8008d58:	f000 8143 	beq.w	8008fe2 <find_volume+0x2aa>
	*rfs = fs;							/* Return pointer to the file system object */
 8008d5c:	602c      	str	r4, [r5, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008d5e:	f006 06fe 	and.w	r6, r6, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008d62:	7823      	ldrb	r3, [r4, #0]
 8008d64:	b173      	cbz	r3, 8008d84 <find_volume+0x4c>
		stat = disk_status(fs->drv);
 8008d66:	7860      	ldrb	r0, [r4, #1]
 8008d68:	f7ff fd0a 	bl	8008780 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008d6c:	f010 0501 	ands.w	r5, r0, #1
 8008d70:	d108      	bne.n	8008d84 <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008d72:	2e00      	cmp	r6, #0
 8008d74:	f000 8131 	beq.w	8008fda <find_volume+0x2a2>
 8008d78:	f010 0f04 	tst.w	r0, #4
 8008d7c:	f000 812d 	beq.w	8008fda <find_volume+0x2a2>
				return FR_WRITE_PROTECTED;
 8008d80:	250a      	movs	r5, #10
 8008d82:	e12a      	b.n	8008fda <find_volume+0x2a2>
	fs->fs_type = 0;					/* Clear the file system object */
 8008d84:	2300      	movs	r3, #0
 8008d86:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008d88:	b2f8      	uxtb	r0, r7
 8008d8a:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8008d8c:	f7ff fd04 	bl	8008798 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8008d90:	f010 0501 	ands.w	r5, r0, #1
 8008d94:	f040 8127 	bne.w	8008fe6 <find_volume+0x2ae>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8008d98:	b11e      	cbz	r6, 8008da2 <find_volume+0x6a>
 8008d9a:	f010 0f04 	tst.w	r0, #4
 8008d9e:	f040 8124 	bne.w	8008fea <find_volume+0x2b2>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8008da2:	2100      	movs	r1, #0
 8008da4:	4620      	mov	r0, r4
 8008da6:	f7ff ff8b 	bl	8008cc0 <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8008daa:	2802      	cmp	r0, #2
 8008dac:	f000 80b6 	beq.w	8008f1c <find_volume+0x1e4>
	bsect = 0;
 8008db0:	2700      	movs	r7, #0
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008db2:	2804      	cmp	r0, #4
 8008db4:	f000 811b 	beq.w	8008fee <find_volume+0x2b6>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008db8:	2801      	cmp	r0, #1
 8008dba:	f200 811a 	bhi.w	8008ff2 <find_volume+0x2ba>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008dbe:	f104 003b 	add.w	r0, r4, #59	; 0x3b
 8008dc2:	f7ff fd21 	bl	8008808 <ld_word>
 8008dc6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8008dca:	f040 8114 	bne.w	8008ff6 <find_volume+0x2be>
		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8008dce:	f104 0046 	add.w	r0, r4, #70	; 0x46
 8008dd2:	f7ff fd19 	bl	8008808 <ld_word>
 8008dd6:	4606      	mov	r6, r0
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8008dd8:	b920      	cbnz	r0, 8008de4 <find_volume+0xac>
 8008dda:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8008dde:	f7ff fd18 	bl	8008812 <ld_dword>
 8008de2:	4606      	mov	r6, r0
		fs->fsize = fasize;
 8008de4:	61a6      	str	r6, [r4, #24]
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8008de6:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 8008dea:	70a2      	strb	r2, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008dec:	1e53      	subs	r3, r2, #1
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	f200 8102 	bhi.w	8008ffa <find_volume+0x2c2>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8008df6:	fb06 f802 	mul.w	r8, r6, r2
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008dfa:	f894 903d 	ldrb.w	r9, [r4, #61]	; 0x3d
 8008dfe:	f8a4 900a 	strh.w	r9, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008e02:	f1b9 0f00 	cmp.w	r9, #0
 8008e06:	f000 80fa 	beq.w	8008ffe <find_volume+0x2c6>
 8008e0a:	f109 33ff 	add.w	r3, r9, #4294967295
 8008e0e:	ea19 0f03 	tst.w	r9, r3
 8008e12:	f040 80f6 	bne.w	8009002 <find_volume+0x2ca>
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008e16:	f104 0041 	add.w	r0, r4, #65	; 0x41
 8008e1a:	f7ff fcf5 	bl	8008808 <ld_word>
 8008e1e:	4682      	mov	sl, r0
 8008e20:	8120      	strh	r0, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008e22:	f010 0f0f 	tst.w	r0, #15
 8008e26:	f040 80ee 	bne.w	8009006 <find_volume+0x2ce>
		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008e2a:	f104 0043 	add.w	r0, r4, #67	; 0x43
 8008e2e:	f7ff fceb 	bl	8008808 <ld_word>
 8008e32:	4683      	mov	fp, r0
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008e34:	b920      	cbnz	r0, 8008e40 <find_volume+0x108>
 8008e36:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008e3a:	f7ff fcea 	bl	8008812 <ld_dword>
 8008e3e:	4683      	mov	fp, r0
		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8008e40:	f104 003e 	add.w	r0, r4, #62	; 0x3e
 8008e44:	f7ff fce0 	bl	8008808 <ld_word>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8008e48:	4602      	mov	r2, r0
 8008e4a:	2800      	cmp	r0, #0
 8008e4c:	f000 80dd 	beq.w	800900a <find_volume+0x2d2>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008e50:	eb00 0308 	add.w	r3, r0, r8
 8008e54:	eb03 131a 	add.w	r3, r3, sl, lsr #4
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8008e58:	459b      	cmp	fp, r3
 8008e5a:	f0c0 80d8 	bcc.w	800900e <find_volume+0x2d6>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8008e5e:	ebab 0b03 	sub.w	fp, fp, r3
 8008e62:	fbbb f1f9 	udiv	r1, fp, r9
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8008e66:	45cb      	cmp	fp, r9
 8008e68:	f0c0 80d3 	bcc.w	8009012 <find_volume+0x2da>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008e6c:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 8008e70:	4281      	cmp	r1, r0
 8008e72:	d96b      	bls.n	8008f4c <find_volume+0x214>
		fmt = FS_FAT32;
 8008e74:	f04f 0b03 	mov.w	fp, #3
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8008e78:	f640 70f5 	movw	r0, #4085	; 0xff5
 8008e7c:	4281      	cmp	r1, r0
 8008e7e:	d801      	bhi.n	8008e84 <find_volume+0x14c>
 8008e80:	f04f 0b01 	mov.w	fp, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8008e84:	f101 0902 	add.w	r9, r1, #2
 8008e88:	f8c4 9014 	str.w	r9, [r4, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008e8c:	61e7      	str	r7, [r4, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008e8e:	443a      	add	r2, r7
 8008e90:	6222      	str	r2, [r4, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008e92:	443b      	add	r3, r7
 8008e94:	62a3      	str	r3, [r4, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8008e96:	f1bb 0f03 	cmp.w	fp, #3
 8008e9a:	d05a      	beq.n	8008f52 <find_volume+0x21a>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008e9c:	f1ba 0f00 	cmp.w	sl, #0
 8008ea0:	f000 80bd 	beq.w	800901e <find_volume+0x2e6>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8008ea4:	4442      	add	r2, r8
 8008ea6:	6262      	str	r2, [r4, #36]	; 0x24
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008ea8:	f1bb 0f02 	cmp.w	fp, #2
 8008eac:	d062      	beq.n	8008f74 <find_volume+0x23c>
 8008eae:	eb09 0349 	add.w	r3, r9, r9, lsl #1
 8008eb2:	f009 0901 	and.w	r9, r9, #1
 8008eb6:	eb09 0953 	add.w	r9, r9, r3, lsr #1
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8008eba:	f209 19ff 	addw	r9, r9, #511	; 0x1ff
 8008ebe:	ebb6 2f59 	cmp.w	r6, r9, lsr #9
 8008ec2:	f0c0 80ae 	bcc.w	8009022 <find_volume+0x2ea>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8008ec6:	f04f 33ff 	mov.w	r3, #4294967295
 8008eca:	6123      	str	r3, [r4, #16]
 8008ecc:	60e3      	str	r3, [r4, #12]
		fs->fsi_flag = 0x80;
 8008ece:	2380      	movs	r3, #128	; 0x80
 8008ed0:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8008ed2:	f1bb 0f03 	cmp.w	fp, #3
 8008ed6:	d050      	beq.n	8008f7a <find_volume+0x242>
	fs->fs_type = fmt;		/* FAT sub-type */
 8008ed8:	f884 b000 	strb.w	fp, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 8008edc:	4a53      	ldr	r2, [pc, #332]	; (800902c <find_volume+0x2f4>)
 8008ede:	8813      	ldrh	r3, [r2, #0]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	b29b      	uxth	r3, r3
 8008ee4:	8013      	strh	r3, [r2, #0]
 8008ee6:	80e3      	strh	r3, [r4, #6]
	clear_lock(fs);
 8008ee8:	4620      	mov	r0, r4
 8008eea:	f7ff fd8f 	bl	8008a0c <clear_lock>
	return FR_OK;
 8008eee:	e074      	b.n	8008fda <find_volume+0x2a2>
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008ef0:	2000      	movs	r0, #0
 8008ef2:	ab04      	add	r3, sp, #16
 8008ef4:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008ef8:	f843 0c10 	str.w	r0, [r3, #-16]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008efc:	3601      	adds	r6, #1
 8008efe:	2e03      	cmp	r6, #3
 8008f00:	d80e      	bhi.n	8008f20 <find_volume+0x1e8>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8008f02:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8008f06:	0133      	lsls	r3, r6, #4
 8008f08:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008f0c:	4418      	add	r0, r3
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008f0e:	7903      	ldrb	r3, [r0, #4]
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d0ed      	beq.n	8008ef0 <find_volume+0x1b8>
 8008f14:	3008      	adds	r0, #8
 8008f16:	f7ff fc7c 	bl	8008812 <ld_dword>
 8008f1a:	e7ea      	b.n	8008ef2 <find_volume+0x1ba>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8008f1c:	2600      	movs	r6, #0
 8008f1e:	e7ee      	b.n	8008efe <find_volume+0x1c6>
 8008f20:	2600      	movs	r6, #0
 8008f22:	e00a      	b.n	8008f3a <find_volume+0x202>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008f24:	4639      	mov	r1, r7
 8008f26:	4620      	mov	r0, r4
 8008f28:	f7ff feca 	bl	8008cc0 <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8008f2c:	2801      	cmp	r0, #1
 8008f2e:	f67f af40 	bls.w	8008db2 <find_volume+0x7a>
 8008f32:	3601      	adds	r6, #1
 8008f34:	2e03      	cmp	r6, #3
 8008f36:	f63f af3c 	bhi.w	8008db2 <find_volume+0x7a>
			bsect = br[i];
 8008f3a:	ab04      	add	r3, sp, #16
 8008f3c:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8008f40:	f853 7c10 	ldr.w	r7, [r3, #-16]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008f44:	2f00      	cmp	r7, #0
 8008f46:	d1ed      	bne.n	8008f24 <find_volume+0x1ec>
 8008f48:	2003      	movs	r0, #3
 8008f4a:	e7f2      	b.n	8008f32 <find_volume+0x1fa>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8008f4c:	f04f 0b02 	mov.w	fp, #2
 8008f50:	e792      	b.n	8008e78 <find_volume+0x140>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008f52:	f104 005a 	add.w	r0, r4, #90	; 0x5a
 8008f56:	f7ff fc57 	bl	8008808 <ld_word>
 8008f5a:	2800      	cmp	r0, #0
 8008f5c:	d15b      	bne.n	8009016 <find_volume+0x2de>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008f5e:	f1ba 0f00 	cmp.w	sl, #0
 8008f62:	d15a      	bne.n	800901a <find_volume+0x2e2>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008f64:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008f68:	f7ff fc53 	bl	8008812 <ld_dword>
 8008f6c:	6260      	str	r0, [r4, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008f6e:	ea4f 0989 	mov.w	r9, r9, lsl #2
 8008f72:	e7a2      	b.n	8008eba <find_volume+0x182>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008f74:	ea4f 0949 	mov.w	r9, r9, lsl #1
 8008f78:	e79f      	b.n	8008eba <find_volume+0x182>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8008f7a:	f104 0060 	add.w	r0, r4, #96	; 0x60
 8008f7e:	f7ff fc43 	bl	8008808 <ld_word>
 8008f82:	2801      	cmp	r0, #1
 8008f84:	d1a8      	bne.n	8008ed8 <find_volume+0x1a0>
			&& move_window(fs, bsect + 1) == FR_OK)
 8008f86:	1c79      	adds	r1, r7, #1
 8008f88:	4620      	mov	r0, r4
 8008f8a:	f7ff fe7d 	bl	8008c88 <move_window>
 8008f8e:	2800      	cmp	r0, #0
 8008f90:	d1a2      	bne.n	8008ed8 <find_volume+0x1a0>
			fs->fsi_flag = 0;
 8008f92:	2300      	movs	r3, #0
 8008f94:	7123      	strb	r3, [r4, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8008f96:	f204 202e 	addw	r0, r4, #558	; 0x22e
 8008f9a:	f7ff fc35 	bl	8008808 <ld_word>
 8008f9e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008fa2:	4298      	cmp	r0, r3
 8008fa4:	d198      	bne.n	8008ed8 <find_volume+0x1a0>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008fa6:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8008faa:	f7ff fc32 	bl	8008812 <ld_dword>
 8008fae:	4b20      	ldr	r3, [pc, #128]	; (8009030 <find_volume+0x2f8>)
 8008fb0:	4298      	cmp	r0, r3
 8008fb2:	d191      	bne.n	8008ed8 <find_volume+0x1a0>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008fb4:	f504 7005 	add.w	r0, r4, #532	; 0x214
 8008fb8:	f7ff fc2b 	bl	8008812 <ld_dword>
 8008fbc:	4b1d      	ldr	r3, [pc, #116]	; (8009034 <find_volume+0x2fc>)
 8008fbe:	4298      	cmp	r0, r3
 8008fc0:	d18a      	bne.n	8008ed8 <find_volume+0x1a0>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8008fc2:	f504 7006 	add.w	r0, r4, #536	; 0x218
 8008fc6:	f7ff fc24 	bl	8008812 <ld_dword>
 8008fca:	6120      	str	r0, [r4, #16]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008fcc:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8008fd0:	f7ff fc1f 	bl	8008812 <ld_dword>
 8008fd4:	60e0      	str	r0, [r4, #12]
 8008fd6:	e77f      	b.n	8008ed8 <find_volume+0x1a0>
	if (vol < 0) return FR_INVALID_DRIVE;
 8008fd8:	250b      	movs	r5, #11
}
 8008fda:	4628      	mov	r0, r5
 8008fdc:	b005      	add	sp, #20
 8008fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008fe2:	250c      	movs	r5, #12
 8008fe4:	e7f9      	b.n	8008fda <find_volume+0x2a2>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8008fe6:	2503      	movs	r5, #3
 8008fe8:	e7f7      	b.n	8008fda <find_volume+0x2a2>
		return FR_WRITE_PROTECTED;
 8008fea:	250a      	movs	r5, #10
 8008fec:	e7f5      	b.n	8008fda <find_volume+0x2a2>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008fee:	2501      	movs	r5, #1
 8008ff0:	e7f3      	b.n	8008fda <find_volume+0x2a2>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8008ff2:	250d      	movs	r5, #13
 8008ff4:	e7f1      	b.n	8008fda <find_volume+0x2a2>
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008ff6:	250d      	movs	r5, #13
 8008ff8:	e7ef      	b.n	8008fda <find_volume+0x2a2>
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8008ffa:	250d      	movs	r5, #13
 8008ffc:	e7ed      	b.n	8008fda <find_volume+0x2a2>
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008ffe:	250d      	movs	r5, #13
 8009000:	e7eb      	b.n	8008fda <find_volume+0x2a2>
 8009002:	250d      	movs	r5, #13
 8009004:	e7e9      	b.n	8008fda <find_volume+0x2a2>
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8009006:	250d      	movs	r5, #13
 8009008:	e7e7      	b.n	8008fda <find_volume+0x2a2>
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800900a:	250d      	movs	r5, #13
 800900c:	e7e5      	b.n	8008fda <find_volume+0x2a2>
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800900e:	250d      	movs	r5, #13
 8009010:	e7e3      	b.n	8008fda <find_volume+0x2a2>
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8009012:	250d      	movs	r5, #13
 8009014:	e7e1      	b.n	8008fda <find_volume+0x2a2>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8009016:	250d      	movs	r5, #13
 8009018:	e7df      	b.n	8008fda <find_volume+0x2a2>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800901a:	250d      	movs	r5, #13
 800901c:	e7dd      	b.n	8008fda <find_volume+0x2a2>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800901e:	250d      	movs	r5, #13
 8009020:	e7db      	b.n	8008fda <find_volume+0x2a2>
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8009022:	250d      	movs	r5, #13
 8009024:	e7d9      	b.n	8008fda <find_volume+0x2a2>
 8009026:	bf00      	nop
 8009028:	20000380 	.word	0x20000380
 800902c:	200003a4 	.word	0x200003a4
 8009030:	41615252 	.word	0x41615252
 8009034:	61417272 	.word	0x61417272

08009038 <put_fat>:
{
 8009038:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800903c:	2901      	cmp	r1, #1
 800903e:	d97e      	bls.n	800913e <put_fat+0x106>
 8009040:	4607      	mov	r7, r0
 8009042:	460c      	mov	r4, r1
 8009044:	4616      	mov	r6, r2
 8009046:	6943      	ldr	r3, [r0, #20]
 8009048:	428b      	cmp	r3, r1
 800904a:	d97a      	bls.n	8009142 <put_fat+0x10a>
		switch (fs->fs_type) {
 800904c:	7803      	ldrb	r3, [r0, #0]
 800904e:	2b02      	cmp	r3, #2
 8009050:	d045      	beq.n	80090de <put_fat+0xa6>
 8009052:	2b03      	cmp	r3, #3
 8009054:	d057      	beq.n	8009106 <put_fat+0xce>
 8009056:	2b01      	cmp	r3, #1
 8009058:	d003      	beq.n	8009062 <put_fat+0x2a>
 800905a:	2502      	movs	r5, #2
}
 800905c:	4628      	mov	r0, r5
 800905e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			bc = (UINT)clst; bc += bc / 2;
 8009062:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009066:	6a01      	ldr	r1, [r0, #32]
 8009068:	eb01 2158 	add.w	r1, r1, r8, lsr #9
 800906c:	f7ff fe0c 	bl	8008c88 <move_window>
			if (res != FR_OK) break;
 8009070:	4605      	mov	r5, r0
 8009072:	2800      	cmp	r0, #0
 8009074:	d1f2      	bne.n	800905c <put_fat+0x24>
			p = fs->win + bc++ % SS(fs);
 8009076:	f107 0a30 	add.w	sl, r7, #48	; 0x30
 800907a:	f108 0901 	add.w	r9, r8, #1
 800907e:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8009082:	f014 0401 	ands.w	r4, r4, #1
 8009086:	d01f      	beq.n	80090c8 <put_fat+0x90>
 8009088:	f91a 3008 	ldrsb.w	r3, [sl, r8]
 800908c:	f003 030f 	and.w	r3, r3, #15
 8009090:	0132      	lsls	r2, r6, #4
 8009092:	f402 627f 	and.w	r2, r2, #4080	; 0xff0
 8009096:	4313      	orrs	r3, r2
 8009098:	b2db      	uxtb	r3, r3
 800909a:	f80a 3008 	strb.w	r3, [sl, r8]
			fs->wflag = 1;
 800909e:	2301      	movs	r3, #1
 80090a0:	70fb      	strb	r3, [r7, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80090a2:	6a39      	ldr	r1, [r7, #32]
 80090a4:	eb01 2159 	add.w	r1, r1, r9, lsr #9
 80090a8:	4638      	mov	r0, r7
 80090aa:	f7ff fded 	bl	8008c88 <move_window>
			if (res != FR_OK) break;
 80090ae:	4605      	mov	r5, r0
 80090b0:	2800      	cmp	r0, #0
 80090b2:	d1d3      	bne.n	800905c <put_fat+0x24>
			p = fs->win + bc % SS(fs);
 80090b4:	f3c9 0908 	ubfx	r9, r9, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80090b8:	b144      	cbz	r4, 80090cc <put_fat+0x94>
 80090ba:	f3c6 1207 	ubfx	r2, r6, #4, #8
 80090be:	f80a 2009 	strb.w	r2, [sl, r9]
			fs->wflag = 1;
 80090c2:	2301      	movs	r3, #1
 80090c4:	70fb      	strb	r3, [r7, #3]
			break;
 80090c6:	e7c9      	b.n	800905c <put_fat+0x24>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80090c8:	b2f3      	uxtb	r3, r6
 80090ca:	e7e6      	b.n	800909a <put_fat+0x62>
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80090cc:	f91a 2009 	ldrsb.w	r2, [sl, r9]
 80090d0:	f022 020f 	bic.w	r2, r2, #15
 80090d4:	f3c6 2603 	ubfx	r6, r6, #8, #4
 80090d8:	4332      	orrs	r2, r6
 80090da:	b2d2      	uxtb	r2, r2
 80090dc:	e7ef      	b.n	80090be <put_fat+0x86>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80090de:	6a01      	ldr	r1, [r0, #32]
 80090e0:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 80090e4:	f7ff fdd0 	bl	8008c88 <move_window>
			if (res != FR_OK) break;
 80090e8:	4605      	mov	r5, r0
 80090ea:	2800      	cmp	r0, #0
 80090ec:	d1b6      	bne.n	800905c <put_fat+0x24>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 80090ee:	f107 0030 	add.w	r0, r7, #48	; 0x30
 80090f2:	0064      	lsls	r4, r4, #1
 80090f4:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 80090f8:	b2b1      	uxth	r1, r6
 80090fa:	4420      	add	r0, r4
 80090fc:	f7ff fb94 	bl	8008828 <st_word>
			fs->wflag = 1;
 8009100:	2301      	movs	r3, #1
 8009102:	70fb      	strb	r3, [r7, #3]
			break;
 8009104:	e7aa      	b.n	800905c <put_fat+0x24>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009106:	6a01      	ldr	r1, [r0, #32]
 8009108:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 800910c:	f7ff fdbc 	bl	8008c88 <move_window>
			if (res != FR_OK) break;
 8009110:	4605      	mov	r5, r0
 8009112:	2800      	cmp	r0, #0
 8009114:	d1a2      	bne.n	800905c <put_fat+0x24>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009116:	f026 4670 	bic.w	r6, r6, #4026531840	; 0xf0000000
 800911a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800911e:	00a4      	lsls	r4, r4, #2
 8009120:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 8009124:	441c      	add	r4, r3
 8009126:	4620      	mov	r0, r4
 8009128:	f7ff fb73 	bl	8008812 <ld_dword>
 800912c:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8009130:	4331      	orrs	r1, r6
 8009132:	4620      	mov	r0, r4
 8009134:	f7ff fb7c 	bl	8008830 <st_dword>
			fs->wflag = 1;
 8009138:	2301      	movs	r3, #1
 800913a:	70fb      	strb	r3, [r7, #3]
			break;
 800913c:	e78e      	b.n	800905c <put_fat+0x24>
	FRESULT res = FR_INT_ERR;
 800913e:	2502      	movs	r5, #2
 8009140:	e78c      	b.n	800905c <put_fat+0x24>
 8009142:	2502      	movs	r5, #2
 8009144:	e78a      	b.n	800905c <put_fat+0x24>

08009146 <get_fat>:
{
 8009146:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	FATFS *fs = obj->fs;
 8009148:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800914a:	2901      	cmp	r1, #1
 800914c:	d956      	bls.n	80091fc <get_fat+0xb6>
 800914e:	460c      	mov	r4, r1
 8009150:	696b      	ldr	r3, [r5, #20]
 8009152:	428b      	cmp	r3, r1
 8009154:	d954      	bls.n	8009200 <get_fat+0xba>
		switch (fs->fs_type) {
 8009156:	782b      	ldrb	r3, [r5, #0]
 8009158:	2b02      	cmp	r3, #2
 800915a:	d02d      	beq.n	80091b8 <get_fat+0x72>
 800915c:	2b03      	cmp	r3, #3
 800915e:	d03b      	beq.n	80091d8 <get_fat+0x92>
 8009160:	2b01      	cmp	r3, #1
 8009162:	d001      	beq.n	8009168 <get_fat+0x22>
 8009164:	2001      	movs	r0, #1
 8009166:	e04a      	b.n	80091fe <get_fat+0xb8>
			bc = (UINT)clst; bc += bc / 2;
 8009168:	eb01 0651 	add.w	r6, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800916c:	6a29      	ldr	r1, [r5, #32]
 800916e:	eb01 2156 	add.w	r1, r1, r6, lsr #9
 8009172:	4628      	mov	r0, r5
 8009174:	f7ff fd88 	bl	8008c88 <move_window>
 8009178:	b110      	cbz	r0, 8009180 <get_fat+0x3a>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800917a:	f04f 30ff 	mov.w	r0, #4294967295
 800917e:	e03e      	b.n	80091fe <get_fat+0xb8>
			wc = fs->win[bc++ % SS(fs)];
 8009180:	1c77      	adds	r7, r6, #1
 8009182:	f3c6 0608 	ubfx	r6, r6, #0, #9
 8009186:	442e      	add	r6, r5
 8009188:	f896 6030 	ldrb.w	r6, [r6, #48]	; 0x30
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800918c:	6a29      	ldr	r1, [r5, #32]
 800918e:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8009192:	4628      	mov	r0, r5
 8009194:	f7ff fd78 	bl	8008c88 <move_window>
 8009198:	bba0      	cbnz	r0, 8009204 <get_fat+0xbe>
			wc |= fs->win[bc % SS(fs)] << 8;
 800919a:	f3c7 0708 	ubfx	r7, r7, #0, #9
 800919e:	443d      	add	r5, r7
 80091a0:	f895 0030 	ldrb.w	r0, [r5, #48]	; 0x30
 80091a4:	ea46 2000 	orr.w	r0, r6, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 80091a8:	f014 0f01 	tst.w	r4, #1
 80091ac:	d001      	beq.n	80091b2 <get_fat+0x6c>
 80091ae:	0900      	lsrs	r0, r0, #4
 80091b0:	e025      	b.n	80091fe <get_fat+0xb8>
 80091b2:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80091b6:	e022      	b.n	80091fe <get_fat+0xb8>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80091b8:	6a29      	ldr	r1, [r5, #32]
 80091ba:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 80091be:	4628      	mov	r0, r5
 80091c0:	f7ff fd62 	bl	8008c88 <move_window>
 80091c4:	bb08      	cbnz	r0, 800920a <get_fat+0xc4>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 80091c6:	f105 0030 	add.w	r0, r5, #48	; 0x30
 80091ca:	0064      	lsls	r4, r4, #1
 80091cc:	f404 74ff 	and.w	r4, r4, #510	; 0x1fe
 80091d0:	4420      	add	r0, r4
 80091d2:	f7ff fb19 	bl	8008808 <ld_word>
			break;
 80091d6:	e012      	b.n	80091fe <get_fat+0xb8>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80091d8:	6a29      	ldr	r1, [r5, #32]
 80091da:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 80091de:	4628      	mov	r0, r5
 80091e0:	f7ff fd52 	bl	8008c88 <move_window>
 80091e4:	b9a0      	cbnz	r0, 8009210 <get_fat+0xca>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80091e6:	f105 0030 	add.w	r0, r5, #48	; 0x30
 80091ea:	00a4      	lsls	r4, r4, #2
 80091ec:	f404 74fe 	and.w	r4, r4, #508	; 0x1fc
 80091f0:	4420      	add	r0, r4
 80091f2:	f7ff fb0e 	bl	8008812 <ld_dword>
 80091f6:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
			break;
 80091fa:	e000      	b.n	80091fe <get_fat+0xb8>
		val = 1;	/* Internal error */
 80091fc:	2001      	movs	r0, #1
}
 80091fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		val = 1;	/* Internal error */
 8009200:	2001      	movs	r0, #1
 8009202:	e7fc      	b.n	80091fe <get_fat+0xb8>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8009204:	f04f 30ff 	mov.w	r0, #4294967295
 8009208:	e7f9      	b.n	80091fe <get_fat+0xb8>
 800920a:	f04f 30ff 	mov.w	r0, #4294967295
 800920e:	e7f6      	b.n	80091fe <get_fat+0xb8>
 8009210:	f04f 30ff 	mov.w	r0, #4294967295
	return val;
 8009214:	e7f3      	b.n	80091fe <get_fat+0xb8>

08009216 <dir_sdi>:
{
 8009216:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	FATFS *fs = dp->obj.fs;
 800921a:	f8d0 8000 	ldr.w	r8, [r0]
	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800921e:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8009222:	d242      	bcs.n	80092aa <dir_sdi+0x94>
 8009224:	4606      	mov	r6, r0
 8009226:	460f      	mov	r7, r1
 8009228:	f011 0f1f 	tst.w	r1, #31
 800922c:	d13f      	bne.n	80092ae <dir_sdi+0x98>
	dp->dptr = ofs;				/* Set current offset */
 800922e:	6141      	str	r1, [r0, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009230:	6884      	ldr	r4, [r0, #8]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009232:	b92c      	cbnz	r4, 8009240 <dir_sdi+0x2a>
 8009234:	f898 3000 	ldrb.w	r3, [r8]
 8009238:	2b02      	cmp	r3, #2
 800923a:	d901      	bls.n	8009240 <dir_sdi+0x2a>
		clst = fs->dirbase;
 800923c:	f8d8 4024 	ldr.w	r4, [r8, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8009240:	b9b4      	cbnz	r4, 8009270 <dir_sdi+0x5a>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8009242:	f8b8 3008 	ldrh.w	r3, [r8, #8]
 8009246:	ebb3 1f57 	cmp.w	r3, r7, lsr #5
 800924a:	d932      	bls.n	80092b2 <dir_sdi+0x9c>
		dp->sect = fs->dirbase;
 800924c:	f8d8 3024 	ldr.w	r3, [r8, #36]	; 0x24
 8009250:	61f3      	str	r3, [r6, #28]
	dp->clust = clst;					/* Current cluster# */
 8009252:	61b4      	str	r4, [r6, #24]
	if (!dp->sect) return FR_INT_ERR;
 8009254:	69f3      	ldr	r3, [r6, #28]
 8009256:	b393      	cbz	r3, 80092be <dir_sdi+0xa8>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009258:	eb03 2357 	add.w	r3, r3, r7, lsr #9
 800925c:	61f3      	str	r3, [r6, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800925e:	f108 0330 	add.w	r3, r8, #48	; 0x30
 8009262:	f3c7 0108 	ubfx	r1, r7, #0, #9
 8009266:	4419      	add	r1, r3
 8009268:	6231      	str	r1, [r6, #32]
	return FR_OK;
 800926a:	2000      	movs	r0, #0
}
 800926c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009270:	f8b8 500a 	ldrh.w	r5, [r8, #10]
 8009274:	026d      	lsls	r5, r5, #9
		while (ofs >= csz) {				/* Follow cluster chain */
 8009276:	e000      	b.n	800927a <dir_sdi+0x64>
			ofs -= csz;
 8009278:	1b7f      	subs	r7, r7, r5
		while (ofs >= csz) {				/* Follow cluster chain */
 800927a:	42af      	cmp	r7, r5
 800927c:	d30f      	bcc.n	800929e <dir_sdi+0x88>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800927e:	4621      	mov	r1, r4
 8009280:	4630      	mov	r0, r6
 8009282:	f7ff ff60 	bl	8009146 <get_fat>
 8009286:	4604      	mov	r4, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009288:	f1b0 3fff 	cmp.w	r0, #4294967295
 800928c:	d013      	beq.n	80092b6 <dir_sdi+0xa0>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800928e:	2801      	cmp	r0, #1
 8009290:	d913      	bls.n	80092ba <dir_sdi+0xa4>
 8009292:	f8d8 3014 	ldr.w	r3, [r8, #20]
 8009296:	4283      	cmp	r3, r0
 8009298:	d8ee      	bhi.n	8009278 <dir_sdi+0x62>
 800929a:	2002      	movs	r0, #2
 800929c:	e7e6      	b.n	800926c <dir_sdi+0x56>
		dp->sect = clust2sect(fs, clst);
 800929e:	4621      	mov	r1, r4
 80092a0:	4640      	mov	r0, r8
 80092a2:	f7ff fbd1 	bl	8008a48 <clust2sect>
 80092a6:	61f0      	str	r0, [r6, #28]
 80092a8:	e7d3      	b.n	8009252 <dir_sdi+0x3c>
		return FR_INT_ERR;
 80092aa:	2002      	movs	r0, #2
 80092ac:	e7de      	b.n	800926c <dir_sdi+0x56>
 80092ae:	2002      	movs	r0, #2
 80092b0:	e7dc      	b.n	800926c <dir_sdi+0x56>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80092b2:	2002      	movs	r0, #2
 80092b4:	e7da      	b.n	800926c <dir_sdi+0x56>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80092b6:	2001      	movs	r0, #1
 80092b8:	e7d8      	b.n	800926c <dir_sdi+0x56>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80092ba:	2002      	movs	r0, #2
 80092bc:	e7d6      	b.n	800926c <dir_sdi+0x56>
	if (!dp->sect) return FR_INT_ERR;
 80092be:	2002      	movs	r0, #2
 80092c0:	e7d4      	b.n	800926c <dir_sdi+0x56>

080092c2 <create_chain>:
{
 80092c2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80092c6:	4605      	mov	r5, r0
	FATFS *fs = obj->fs;
 80092c8:	6806      	ldr	r6, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 80092ca:	460f      	mov	r7, r1
 80092cc:	b951      	cbnz	r1, 80092e4 <create_chain+0x22>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80092ce:	f8d6 800c 	ldr.w	r8, [r6, #12]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80092d2:	f1b8 0f00 	cmp.w	r8, #0
 80092d6:	d012      	beq.n	80092fe <create_chain+0x3c>
 80092d8:	6973      	ldr	r3, [r6, #20]
 80092da:	4543      	cmp	r3, r8
 80092dc:	d811      	bhi.n	8009302 <create_chain+0x40>
 80092de:	f04f 0801 	mov.w	r8, #1
 80092e2:	e00e      	b.n	8009302 <create_chain+0x40>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80092e4:	f7ff ff2f 	bl	8009146 <get_fat>
 80092e8:	4603      	mov	r3, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 80092ea:	2801      	cmp	r0, #1
 80092ec:	d947      	bls.n	800937e <create_chain+0xbc>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80092ee:	f1b0 3fff 	cmp.w	r0, #4294967295
 80092f2:	d049      	beq.n	8009388 <create_chain+0xc6>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80092f4:	6972      	ldr	r2, [r6, #20]
 80092f6:	4282      	cmp	r2, r0
 80092f8:	d846      	bhi.n	8009388 <create_chain+0xc6>
		scl = clst;
 80092fa:	46b8      	mov	r8, r7
 80092fc:	e001      	b.n	8009302 <create_chain+0x40>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80092fe:	f04f 0801 	mov.w	r8, #1
		ncl = scl;	/* Start cluster */
 8009302:	4644      	mov	r4, r8
 8009304:	e00c      	b.n	8009320 <create_chain+0x5e>
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009306:	4621      	mov	r1, r4
 8009308:	4628      	mov	r0, r5
 800930a:	f7ff ff1c 	bl	8009146 <get_fat>
			if (cs == 0) break;				/* Found a free cluster */
 800930e:	4603      	mov	r3, r0
 8009310:	b178      	cbz	r0, 8009332 <create_chain+0x70>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8009312:	2801      	cmp	r0, #1
 8009314:	d038      	beq.n	8009388 <create_chain+0xc6>
 8009316:	f1b0 3fff 	cmp.w	r0, #4294967295
 800931a:	d035      	beq.n	8009388 <create_chain+0xc6>
			if (ncl == scl) return 0;		/* No free cluster */
 800931c:	4544      	cmp	r4, r8
 800931e:	d032      	beq.n	8009386 <create_chain+0xc4>
			ncl++;							/* Next cluster */
 8009320:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8009322:	6973      	ldr	r3, [r6, #20]
 8009324:	42a3      	cmp	r3, r4
 8009326:	d8ee      	bhi.n	8009306 <create_chain+0x44>
				if (ncl > scl) return 0;	/* No free cluster */
 8009328:	f1b8 0f01 	cmp.w	r8, #1
 800932c:	d929      	bls.n	8009382 <create_chain+0xc0>
				ncl = 2;
 800932e:	2402      	movs	r4, #2
 8009330:	e7e9      	b.n	8009306 <create_chain+0x44>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8009332:	f04f 32ff 	mov.w	r2, #4294967295
 8009336:	4621      	mov	r1, r4
 8009338:	4630      	mov	r0, r6
 800933a:	f7ff fe7d 	bl	8009038 <put_fat>
		if (res == FR_OK && clst != 0) {
 800933e:	4603      	mov	r3, r0
 8009340:	b900      	cbnz	r0, 8009344 <create_chain+0x82>
 8009342:	b977      	cbnz	r7, 8009362 <create_chain+0xa0>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8009344:	b9a3      	cbnz	r3, 8009370 <create_chain+0xae>
		fs->last_clst = ncl;
 8009346:	60f4      	str	r4, [r6, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8009348:	6932      	ldr	r2, [r6, #16]
 800934a:	6973      	ldr	r3, [r6, #20]
 800934c:	3b02      	subs	r3, #2
 800934e:	429a      	cmp	r2, r3
 8009350:	d801      	bhi.n	8009356 <create_chain+0x94>
 8009352:	3a01      	subs	r2, #1
 8009354:	6132      	str	r2, [r6, #16]
		fs->fsi_flag |= 1;
 8009356:	7933      	ldrb	r3, [r6, #4]
 8009358:	f043 0301 	orr.w	r3, r3, #1
 800935c:	7133      	strb	r3, [r6, #4]
 800935e:	4623      	mov	r3, r4
 8009360:	e012      	b.n	8009388 <create_chain+0xc6>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8009362:	4622      	mov	r2, r4
 8009364:	4639      	mov	r1, r7
 8009366:	4630      	mov	r0, r6
 8009368:	f7ff fe66 	bl	8009038 <put_fat>
 800936c:	4603      	mov	r3, r0
 800936e:	e7e9      	b.n	8009344 <create_chain+0x82>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009370:	2b01      	cmp	r3, #1
 8009372:	d001      	beq.n	8009378 <create_chain+0xb6>
 8009374:	2301      	movs	r3, #1
 8009376:	e007      	b.n	8009388 <create_chain+0xc6>
 8009378:	f04f 33ff 	mov.w	r3, #4294967295
 800937c:	e004      	b.n	8009388 <create_chain+0xc6>
		if (cs < 2) return 1;				/* Invalid FAT value */
 800937e:	2301      	movs	r3, #1
 8009380:	e002      	b.n	8009388 <create_chain+0xc6>
				if (ncl > scl) return 0;	/* No free cluster */
 8009382:	2300      	movs	r3, #0
 8009384:	e000      	b.n	8009388 <create_chain+0xc6>
			if (ncl == scl) return 0;		/* No free cluster */
 8009386:	2300      	movs	r3, #0
}
 8009388:	4618      	mov	r0, r3
 800938a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800938e <remove_chain>:
{
 800938e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009390:	460c      	mov	r4, r1
	FATFS *fs = obj->fs;
 8009392:	6805      	ldr	r5, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8009394:	2901      	cmp	r1, #1
 8009396:	d92e      	bls.n	80093f6 <remove_chain+0x68>
 8009398:	4606      	mov	r6, r0
 800939a:	4611      	mov	r1, r2
 800939c:	696b      	ldr	r3, [r5, #20]
 800939e:	42a3      	cmp	r3, r4
 80093a0:	d92b      	bls.n	80093fa <remove_chain+0x6c>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80093a2:	b14a      	cbz	r2, 80093b8 <remove_chain+0x2a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80093a4:	f04f 32ff 	mov.w	r2, #4294967295
 80093a8:	4628      	mov	r0, r5
 80093aa:	f7ff fe45 	bl	8009038 <put_fat>
		if (res != FR_OK) return res;
 80093ae:	4607      	mov	r7, r0
 80093b0:	b110      	cbz	r0, 80093b8 <remove_chain+0x2a>
 80093b2:	e023      	b.n	80093fc <remove_chain+0x6e>
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80093b4:	42a2      	cmp	r2, r4
 80093b6:	d921      	bls.n	80093fc <remove_chain+0x6e>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 80093b8:	4627      	mov	r7, r4
 80093ba:	4621      	mov	r1, r4
 80093bc:	4630      	mov	r0, r6
 80093be:	f7ff fec2 	bl	8009146 <get_fat>
		if (nxt == 0) break;				/* Empty cluster? */
 80093c2:	4604      	mov	r4, r0
 80093c4:	b1e0      	cbz	r0, 8009400 <remove_chain+0x72>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80093c6:	2801      	cmp	r0, #1
 80093c8:	d01c      	beq.n	8009404 <remove_chain+0x76>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80093ca:	f1b0 3fff 	cmp.w	r0, #4294967295
 80093ce:	d01b      	beq.n	8009408 <remove_chain+0x7a>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80093d0:	2200      	movs	r2, #0
 80093d2:	4639      	mov	r1, r7
 80093d4:	4628      	mov	r0, r5
 80093d6:	f7ff fe2f 	bl	8009038 <put_fat>
			if (res != FR_OK) return res;
 80093da:	4607      	mov	r7, r0
 80093dc:	b970      	cbnz	r0, 80093fc <remove_chain+0x6e>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80093de:	692b      	ldr	r3, [r5, #16]
 80093e0:	696a      	ldr	r2, [r5, #20]
 80093e2:	1e91      	subs	r1, r2, #2
 80093e4:	428b      	cmp	r3, r1
 80093e6:	d2e5      	bcs.n	80093b4 <remove_chain+0x26>
			fs->free_clst++;
 80093e8:	3301      	adds	r3, #1
 80093ea:	612b      	str	r3, [r5, #16]
			fs->fsi_flag |= 1;
 80093ec:	792b      	ldrb	r3, [r5, #4]
 80093ee:	f043 0301 	orr.w	r3, r3, #1
 80093f2:	712b      	strb	r3, [r5, #4]
 80093f4:	e7de      	b.n	80093b4 <remove_chain+0x26>
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80093f6:	2702      	movs	r7, #2
 80093f8:	e000      	b.n	80093fc <remove_chain+0x6e>
 80093fa:	2702      	movs	r7, #2
}
 80093fc:	4638      	mov	r0, r7
 80093fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return FR_OK;
 8009400:	2700      	movs	r7, #0
 8009402:	e7fb      	b.n	80093fc <remove_chain+0x6e>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8009404:	2702      	movs	r7, #2
 8009406:	e7f9      	b.n	80093fc <remove_chain+0x6e>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009408:	2701      	movs	r7, #1
 800940a:	e7f7      	b.n	80093fc <remove_chain+0x6e>

0800940c <dir_next>:
{
 800940c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	FATFS *fs = dp->obj.fs;
 8009410:	6806      	ldr	r6, [r0, #0]
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009412:	6945      	ldr	r5, [r0, #20]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8009414:	69c3      	ldr	r3, [r0, #28]
 8009416:	2b00      	cmp	r3, #0
 8009418:	d06c      	beq.n	80094f4 <dir_next+0xe8>
 800941a:	4604      	mov	r4, r0
 800941c:	4688      	mov	r8, r1
 800941e:	3520      	adds	r5, #32
 8009420:	f5b5 1f00 	cmp.w	r5, #2097152	; 0x200000
 8009424:	d268      	bcs.n	80094f8 <dir_next+0xec>
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009426:	f3c5 0708 	ubfx	r7, r5, #0, #9
 800942a:	b93f      	cbnz	r7, 800943c <dir_next+0x30>
		dp->sect++;				/* Next sector */
 800942c:	3301      	adds	r3, #1
 800942e:	61c3      	str	r3, [r0, #28]
		if (!dp->clust) {		/* Static table */
 8009430:	6981      	ldr	r1, [r0, #24]
 8009432:	b979      	cbnz	r1, 8009454 <dir_next+0x48>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009434:	8933      	ldrh	r3, [r6, #8]
 8009436:	ebb3 1f55 	cmp.w	r3, r5, lsr #5
 800943a:	d907      	bls.n	800944c <dir_next+0x40>
	dp->dptr = ofs;						/* Current entry */
 800943c:	6165      	str	r5, [r4, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800943e:	f106 0330 	add.w	r3, r6, #48	; 0x30
 8009442:	443b      	add	r3, r7
 8009444:	6223      	str	r3, [r4, #32]
	return FR_OK;
 8009446:	2000      	movs	r0, #0
}
 8009448:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				dp->sect = 0; return FR_NO_FILE;
 800944c:	2300      	movs	r3, #0
 800944e:	61c3      	str	r3, [r0, #28]
 8009450:	2004      	movs	r0, #4
 8009452:	e7f9      	b.n	8009448 <dir_next+0x3c>
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8009454:	8973      	ldrh	r3, [r6, #10]
 8009456:	3b01      	subs	r3, #1
 8009458:	ea13 2955 	ands.w	r9, r3, r5, lsr #9
 800945c:	d1ee      	bne.n	800943c <dir_next+0x30>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800945e:	f7ff fe72 	bl	8009146 <get_fat>
 8009462:	4682      	mov	sl, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8009464:	2801      	cmp	r0, #1
 8009466:	d949      	bls.n	80094fc <dir_next+0xf0>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009468:	f1b0 3fff 	cmp.w	r0, #4294967295
 800946c:	d048      	beq.n	8009500 <dir_next+0xf4>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800946e:	6973      	ldr	r3, [r6, #20]
 8009470:	4283      	cmp	r3, r0
 8009472:	d837      	bhi.n	80094e4 <dir_next+0xd8>
					if (!stretch) {								/* If no stretch, report EOT */
 8009474:	f1b8 0f00 	cmp.w	r8, #0
 8009478:	d011      	beq.n	800949e <dir_next+0x92>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800947a:	69a1      	ldr	r1, [r4, #24]
 800947c:	4620      	mov	r0, r4
 800947e:	f7ff ff20 	bl	80092c2 <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009482:	4682      	mov	sl, r0
 8009484:	2800      	cmp	r0, #0
 8009486:	d03d      	beq.n	8009504 <dir_next+0xf8>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009488:	2801      	cmp	r0, #1
 800948a:	d03d      	beq.n	8009508 <dir_next+0xfc>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800948c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009490:	d03c      	beq.n	800950c <dir_next+0x100>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009492:	4630      	mov	r0, r6
 8009494:	f7ff fbcf 	bl	8008c36 <sync_window>
 8009498:	b128      	cbz	r0, 80094a6 <dir_next+0x9a>
 800949a:	2001      	movs	r0, #1
 800949c:	e7d4      	b.n	8009448 <dir_next+0x3c>
						dp->sect = 0; return FR_NO_FILE;
 800949e:	2300      	movs	r3, #0
 80094a0:	61e3      	str	r3, [r4, #28]
 80094a2:	2004      	movs	r0, #4
 80094a4:	e7d0      	b.n	8009448 <dir_next+0x3c>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80094a6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80094aa:	2100      	movs	r1, #0
 80094ac:	f106 0030 	add.w	r0, r6, #48	; 0x30
 80094b0:	f7ff f9d4 	bl	800885c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80094b4:	4651      	mov	r1, sl
 80094b6:	4630      	mov	r0, r6
 80094b8:	f7ff fac6 	bl	8008a48 <clust2sect>
 80094bc:	62f0      	str	r0, [r6, #44]	; 0x2c
 80094be:	8973      	ldrh	r3, [r6, #10]
 80094c0:	4599      	cmp	r9, r3
 80094c2:	d20b      	bcs.n	80094dc <dir_next+0xd0>
						fs->wflag = 1;
 80094c4:	2301      	movs	r3, #1
 80094c6:	70f3      	strb	r3, [r6, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 80094c8:	4630      	mov	r0, r6
 80094ca:	f7ff fbb4 	bl	8008c36 <sync_window>
 80094ce:	b9f8      	cbnz	r0, 8009510 <dir_next+0x104>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80094d0:	f109 0901 	add.w	r9, r9, #1
 80094d4:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80094d6:	3301      	adds	r3, #1
 80094d8:	62f3      	str	r3, [r6, #44]	; 0x2c
 80094da:	e7f0      	b.n	80094be <dir_next+0xb2>
					fs->winsect -= n;							/* Restore window offset */
 80094dc:	6af3      	ldr	r3, [r6, #44]	; 0x2c
 80094de:	eba3 0309 	sub.w	r3, r3, r9
 80094e2:	62f3      	str	r3, [r6, #44]	; 0x2c
				dp->clust = clst;		/* Initialize data for new cluster */
 80094e4:	f8c4 a018 	str.w	sl, [r4, #24]
				dp->sect = clust2sect(fs, clst);
 80094e8:	4651      	mov	r1, sl
 80094ea:	4630      	mov	r0, r6
 80094ec:	f7ff faac 	bl	8008a48 <clust2sect>
 80094f0:	61e0      	str	r0, [r4, #28]
 80094f2:	e7a3      	b.n	800943c <dir_next+0x30>
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 80094f4:	2004      	movs	r0, #4
 80094f6:	e7a7      	b.n	8009448 <dir_next+0x3c>
 80094f8:	2004      	movs	r0, #4
 80094fa:	e7a5      	b.n	8009448 <dir_next+0x3c>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80094fc:	2002      	movs	r0, #2
 80094fe:	e7a3      	b.n	8009448 <dir_next+0x3c>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8009500:	2001      	movs	r0, #1
 8009502:	e7a1      	b.n	8009448 <dir_next+0x3c>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009504:	2007      	movs	r0, #7
 8009506:	e79f      	b.n	8009448 <dir_next+0x3c>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009508:	2002      	movs	r0, #2
 800950a:	e79d      	b.n	8009448 <dir_next+0x3c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800950c:	2001      	movs	r0, #1
 800950e:	e79b      	b.n	8009448 <dir_next+0x3c>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8009510:	2001      	movs	r0, #1
 8009512:	e799      	b.n	8009448 <dir_next+0x3c>

08009514 <dir_find>:
{
 8009514:	b570      	push	{r4, r5, r6, lr}
 8009516:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 8009518:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800951a:	2100      	movs	r1, #0
 800951c:	f7ff fe7b 	bl	8009216 <dir_sdi>
	if (res != FR_OK) return res;
 8009520:	4605      	mov	r5, r0
 8009522:	b140      	cbz	r0, 8009536 <dir_find+0x22>
}
 8009524:	4628      	mov	r0, r5
 8009526:	bd70      	pop	{r4, r5, r6, pc}
		res = dir_next(dp, 0);	/* Next entry */
 8009528:	2100      	movs	r1, #0
 800952a:	4620      	mov	r0, r4
 800952c:	f7ff ff6e 	bl	800940c <dir_next>
	} while (res == FR_OK);
 8009530:	4605      	mov	r5, r0
 8009532:	2800      	cmp	r0, #0
 8009534:	d1f6      	bne.n	8009524 <dir_find+0x10>
		res = move_window(fs, dp->sect);
 8009536:	69e1      	ldr	r1, [r4, #28]
 8009538:	4630      	mov	r0, r6
 800953a:	f7ff fba5 	bl	8008c88 <move_window>
		if (res != FR_OK) break;
 800953e:	4605      	mov	r5, r0
 8009540:	2800      	cmp	r0, #0
 8009542:	d1ef      	bne.n	8009524 <dir_find+0x10>
		c = dp->dir[DIR_Name];
 8009544:	6a20      	ldr	r0, [r4, #32]
 8009546:	7803      	ldrb	r3, [r0, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8009548:	b17b      	cbz	r3, 800956a <dir_find+0x56>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800954a:	7ac3      	ldrb	r3, [r0, #11]
 800954c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009550:	71a3      	strb	r3, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8009552:	7ac3      	ldrb	r3, [r0, #11]
 8009554:	f013 0f08 	tst.w	r3, #8
 8009558:	d1e6      	bne.n	8009528 <dir_find+0x14>
 800955a:	220b      	movs	r2, #11
 800955c:	f104 0124 	add.w	r1, r4, #36	; 0x24
 8009560:	f7ff f981 	bl	8008866 <mem_cmp>
 8009564:	2800      	cmp	r0, #0
 8009566:	d1df      	bne.n	8009528 <dir_find+0x14>
 8009568:	e7dc      	b.n	8009524 <dir_find+0x10>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800956a:	2504      	movs	r5, #4
 800956c:	e7da      	b.n	8009524 <dir_find+0x10>

0800956e <follow_path>:
{
 800956e:	b530      	push	{r4, r5, lr}
 8009570:	b083      	sub	sp, #12
 8009572:	4604      	mov	r4, r0
 8009574:	9101      	str	r1, [sp, #4]
	FATFS *fs = obj->fs;
 8009576:	6805      	ldr	r5, [r0, #0]
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8009578:	e001      	b.n	800957e <follow_path+0x10>
 800957a:	3301      	adds	r3, #1
 800957c:	9301      	str	r3, [sp, #4]
 800957e:	9b01      	ldr	r3, [sp, #4]
 8009580:	781a      	ldrb	r2, [r3, #0]
 8009582:	2a2f      	cmp	r2, #47	; 0x2f
 8009584:	d0f9      	beq.n	800957a <follow_path+0xc>
 8009586:	2a5c      	cmp	r2, #92	; 0x5c
 8009588:	d0f7      	beq.n	800957a <follow_path+0xc>
		obj->sclust = 0;					/* Start from root directory */
 800958a:	2200      	movs	r2, #0
 800958c:	60a2      	str	r2, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800958e:	781b      	ldrb	r3, [r3, #0]
 8009590:	2b1f      	cmp	r3, #31
 8009592:	d81b      	bhi.n	80095cc <follow_path+0x5e>
		dp->fn[NSFLAG] = NS_NONAME;
 8009594:	2380      	movs	r3, #128	; 0x80
 8009596:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800959a:	4611      	mov	r1, r2
 800959c:	4620      	mov	r0, r4
 800959e:	f7ff fe3a 	bl	8009216 <dir_sdi>
 80095a2:	4603      	mov	r3, r0
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	b003      	add	sp, #12
 80095a8:	bd30      	pop	{r4, r5, pc}
				if (res == FR_NO_FILE) {	/* Object is not found */
 80095aa:	2804      	cmp	r0, #4
 80095ac:	d1fa      	bne.n	80095a4 <follow_path+0x36>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 80095ae:	f012 0f04 	tst.w	r2, #4
 80095b2:	d1f7      	bne.n	80095a4 <follow_path+0x36>
 80095b4:	2305      	movs	r3, #5
 80095b6:	e7f5      	b.n	80095a4 <follow_path+0x36>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 80095b8:	f105 0130 	add.w	r1, r5, #48	; 0x30
 80095bc:	6963      	ldr	r3, [r4, #20]
 80095be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095c2:	4419      	add	r1, r3
 80095c4:	4628      	mov	r0, r5
 80095c6:	f7ff fa5c 	bl	8008a82 <ld_clust>
 80095ca:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80095cc:	a901      	add	r1, sp, #4
 80095ce:	4620      	mov	r0, r4
 80095d0:	f7ff fa7e 	bl	8008ad0 <create_name>
			if (res != FR_OK) break;
 80095d4:	4603      	mov	r3, r0
 80095d6:	2800      	cmp	r0, #0
 80095d8:	d1e4      	bne.n	80095a4 <follow_path+0x36>
			res = dir_find(dp);				/* Find an object with the segment name */
 80095da:	4620      	mov	r0, r4
 80095dc:	f7ff ff9a 	bl	8009514 <dir_find>
			ns = dp->fn[NSFLAG];
 80095e0:	f894 202f 	ldrb.w	r2, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 80095e4:	4603      	mov	r3, r0
 80095e6:	2800      	cmp	r0, #0
 80095e8:	d1df      	bne.n	80095aa <follow_path+0x3c>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80095ea:	f012 0f04 	tst.w	r2, #4
 80095ee:	d1d9      	bne.n	80095a4 <follow_path+0x36>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 80095f0:	79a3      	ldrb	r3, [r4, #6]
 80095f2:	f013 0f10 	tst.w	r3, #16
 80095f6:	d1df      	bne.n	80095b8 <follow_path+0x4a>
				res = FR_NO_PATH; break;
 80095f8:	2305      	movs	r3, #5
 80095fa:	e7d3      	b.n	80095a4 <follow_path+0x36>

080095fc <dir_alloc>:
{
 80095fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80095fe:	4604      	mov	r4, r0
 8009600:	460e      	mov	r6, r1
	FATFS *fs = dp->obj.fs;
 8009602:	6807      	ldr	r7, [r0, #0]
	res = dir_sdi(dp, 0);
 8009604:	2100      	movs	r1, #0
 8009606:	f7ff fe06 	bl	8009216 <dir_sdi>
	if (res == FR_OK) {
 800960a:	4602      	mov	r2, r0
 800960c:	b9c0      	cbnz	r0, 8009640 <dir_alloc+0x44>
		n = 0;
 800960e:	2500      	movs	r5, #0
 8009610:	e008      	b.n	8009624 <dir_alloc+0x28>
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8009612:	3501      	adds	r5, #1
 8009614:	42b5      	cmp	r5, r6
 8009616:	d013      	beq.n	8009640 <dir_alloc+0x44>
			res = dir_next(dp, 1);
 8009618:	2101      	movs	r1, #1
 800961a:	4620      	mov	r0, r4
 800961c:	f7ff fef6 	bl	800940c <dir_next>
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8009620:	4602      	mov	r2, r0
 8009622:	b968      	cbnz	r0, 8009640 <dir_alloc+0x44>
			res = move_window(fs, dp->sect);
 8009624:	69e1      	ldr	r1, [r4, #28]
 8009626:	4638      	mov	r0, r7
 8009628:	f7ff fb2e 	bl	8008c88 <move_window>
			if (res != FR_OK) break;
 800962c:	4602      	mov	r2, r0
 800962e:	b938      	cbnz	r0, 8009640 <dir_alloc+0x44>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8009630:	6a23      	ldr	r3, [r4, #32]
 8009632:	781b      	ldrb	r3, [r3, #0]
 8009634:	2be5      	cmp	r3, #229	; 0xe5
 8009636:	d0ec      	beq.n	8009612 <dir_alloc+0x16>
 8009638:	2b00      	cmp	r3, #0
 800963a:	d0ea      	beq.n	8009612 <dir_alloc+0x16>
				n = 0;					/* Not a blank entry. Restart to search */
 800963c:	2500      	movs	r5, #0
 800963e:	e7eb      	b.n	8009618 <dir_alloc+0x1c>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009640:	2a04      	cmp	r2, #4
 8009642:	d001      	beq.n	8009648 <dir_alloc+0x4c>
}
 8009644:	4610      	mov	r0, r2
 8009646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009648:	2207      	movs	r2, #7
 800964a:	e7fb      	b.n	8009644 <dir_alloc+0x48>

0800964c <dir_register>:
{
 800964c:	b570      	push	{r4, r5, r6, lr}
 800964e:	4604      	mov	r4, r0
	FATFS *fs = dp->obj.fs;
 8009650:	6806      	ldr	r6, [r0, #0]
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8009652:	2101      	movs	r1, #1
 8009654:	f7ff ffd2 	bl	80095fc <dir_alloc>
	if (res == FR_OK) {
 8009658:	4605      	mov	r5, r0
 800965a:	b108      	cbz	r0, 8009660 <dir_register+0x14>
}
 800965c:	4628      	mov	r0, r5
 800965e:	bd70      	pop	{r4, r5, r6, pc}
		res = move_window(fs, dp->sect);
 8009660:	69e1      	ldr	r1, [r4, #28]
 8009662:	4630      	mov	r0, r6
 8009664:	f7ff fb10 	bl	8008c88 <move_window>
		if (res == FR_OK) {
 8009668:	4605      	mov	r5, r0
 800966a:	2800      	cmp	r0, #0
 800966c:	d1f6      	bne.n	800965c <dir_register+0x10>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800966e:	2220      	movs	r2, #32
 8009670:	2100      	movs	r1, #0
 8009672:	6a20      	ldr	r0, [r4, #32]
 8009674:	f7ff f8f2 	bl	800885c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8009678:	220b      	movs	r2, #11
 800967a:	f104 0124 	add.w	r1, r4, #36	; 0x24
 800967e:	6a20      	ldr	r0, [r4, #32]
 8009680:	f7ff f8e0 	bl	8008844 <mem_cpy>
			fs->wflag = 1;
 8009684:	2301      	movs	r3, #1
 8009686:	70f3      	strb	r3, [r6, #3]
 8009688:	e7e8      	b.n	800965c <dir_register+0x10>
	...

0800968c <sync_fs>:
{
 800968c:	b570      	push	{r4, r5, r6, lr}
 800968e:	4604      	mov	r4, r0
	res = sync_window(fs);
 8009690:	f7ff fad1 	bl	8008c36 <sync_window>
	if (res == FR_OK) {
 8009694:	4605      	mov	r5, r0
 8009696:	b948      	cbnz	r0, 80096ac <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8009698:	7823      	ldrb	r3, [r4, #0]
 800969a:	2b03      	cmp	r3, #3
 800969c:	d008      	beq.n	80096b0 <sync_fs+0x24>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800969e:	2200      	movs	r2, #0
 80096a0:	4611      	mov	r1, r2
 80096a2:	7860      	ldrb	r0, [r4, #1]
 80096a4:	f7ff f8a4 	bl	80087f0 <disk_ioctl>
 80096a8:	b100      	cbz	r0, 80096ac <sync_fs+0x20>
 80096aa:	2501      	movs	r5, #1
}
 80096ac:	4628      	mov	r0, r5
 80096ae:	bd70      	pop	{r4, r5, r6, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80096b0:	7923      	ldrb	r3, [r4, #4]
 80096b2:	2b01      	cmp	r3, #1
 80096b4:	d1f3      	bne.n	800969e <sync_fs+0x12>
			mem_set(fs->win, 0, SS(fs));
 80096b6:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80096ba:	f44f 7200 	mov.w	r2, #512	; 0x200
 80096be:	2100      	movs	r1, #0
 80096c0:	4630      	mov	r0, r6
 80096c2:	f7ff f8cb 	bl	800885c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80096c6:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80096ca:	f204 202e 	addw	r0, r4, #558	; 0x22e
 80096ce:	f7ff f8ab 	bl	8008828 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80096d2:	490f      	ldr	r1, [pc, #60]	; (8009710 <sync_fs+0x84>)
 80096d4:	4630      	mov	r0, r6
 80096d6:	f7ff f8ab 	bl	8008830 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80096da:	490e      	ldr	r1, [pc, #56]	; (8009714 <sync_fs+0x88>)
 80096dc:	f504 7005 	add.w	r0, r4, #532	; 0x214
 80096e0:	f7ff f8a6 	bl	8008830 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80096e4:	6921      	ldr	r1, [r4, #16]
 80096e6:	f504 7006 	add.w	r0, r4, #536	; 0x218
 80096ea:	f7ff f8a1 	bl	8008830 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80096ee:	68e1      	ldr	r1, [r4, #12]
 80096f0:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 80096f4:	f7ff f89c 	bl	8008830 <st_dword>
			fs->winsect = fs->volbase + 1;
 80096f8:	69e2      	ldr	r2, [r4, #28]
 80096fa:	3201      	adds	r2, #1
 80096fc:	62e2      	str	r2, [r4, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80096fe:	2301      	movs	r3, #1
 8009700:	4631      	mov	r1, r6
 8009702:	7860      	ldrb	r0, [r4, #1]
 8009704:	f7ff f868 	bl	80087d8 <disk_write>
			fs->fsi_flag = 0;
 8009708:	2300      	movs	r3, #0
 800970a:	7123      	strb	r3, [r4, #4]
 800970c:	e7c7      	b.n	800969e <sync_fs+0x12>
 800970e:	bf00      	nop
 8009710:	41615252 	.word	0x41615252
 8009714:	61417272 	.word	0x61417272

08009718 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8009718:	b570      	push	{r4, r5, r6, lr}
 800971a:	b084      	sub	sp, #16
 800971c:	9001      	str	r0, [sp, #4]
 800971e:	9100      	str	r1, [sp, #0]
 8009720:	4616      	mov	r6, r2
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8009722:	9103      	str	r1, [sp, #12]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8009724:	a803      	add	r0, sp, #12
 8009726:	f7ff fa39 	bl	8008b9c <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 800972a:	1e04      	subs	r4, r0, #0
 800972c:	db1c      	blt.n	8009768 <f_mount+0x50>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800972e:	4b10      	ldr	r3, [pc, #64]	; (8009770 <f_mount+0x58>)
 8009730:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]

	if (cfs) {
 8009734:	b125      	cbz	r5, 8009740 <f_mount+0x28>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8009736:	4628      	mov	r0, r5
 8009738:	f7ff f968 	bl	8008a0c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800973c:	2300      	movs	r3, #0
 800973e:	702b      	strb	r3, [r5, #0]
	}

	if (fs) {
 8009740:	9b01      	ldr	r3, [sp, #4]
 8009742:	b10b      	cbz	r3, 8009748 <f_mount+0x30>
		fs->fs_type = 0;				/* Clear new fs object */
 8009744:	2200      	movs	r2, #0
 8009746:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8009748:	9b01      	ldr	r3, [sp, #4]
 800974a:	4a09      	ldr	r2, [pc, #36]	; (8009770 <f_mount+0x58>)
 800974c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8009750:	b163      	cbz	r3, 800976c <f_mount+0x54>
 8009752:	2e01      	cmp	r6, #1
 8009754:	d002      	beq.n	800975c <f_mount+0x44>
 8009756:	2000      	movs	r0, #0

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
	LEAVE_FF(fs, res);
}
 8009758:	b004      	add	sp, #16
 800975a:	bd70      	pop	{r4, r5, r6, pc}
	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800975c:	2200      	movs	r2, #0
 800975e:	a901      	add	r1, sp, #4
 8009760:	4668      	mov	r0, sp
 8009762:	f7ff fae9 	bl	8008d38 <find_volume>
	LEAVE_FF(fs, res);
 8009766:	e7f7      	b.n	8009758 <f_mount+0x40>
	if (vol < 0) return FR_INVALID_DRIVE;
 8009768:	200b      	movs	r0, #11
 800976a:	e7f5      	b.n	8009758 <f_mount+0x40>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800976c:	2000      	movs	r0, #0
 800976e:	e7f3      	b.n	8009758 <f_mount+0x40>
 8009770:	20000380 	.word	0x20000380

08009774 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8009774:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009778:	b091      	sub	sp, #68	; 0x44
 800977a:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800977c:	2800      	cmp	r0, #0
 800977e:	f000 810a 	beq.w	8009996 <f_open+0x222>
 8009782:	4615      	mov	r5, r2
 8009784:	4606      	mov	r6, r0

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8009786:	f002 073f 	and.w	r7, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 800978a:	463a      	mov	r2, r7
 800978c:	a903      	add	r1, sp, #12
 800978e:	a801      	add	r0, sp, #4
 8009790:	f7ff fad2 	bl	8008d38 <find_volume>
	if (res == FR_OK) {
 8009794:	4604      	mov	r4, r0
 8009796:	b130      	cbz	r0, 80097a6 <f_open+0x32>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8009798:	b10c      	cbz	r4, 800979e <f_open+0x2a>
 800979a:	2300      	movs	r3, #0
 800979c:	6033      	str	r3, [r6, #0]

	LEAVE_FF(fs, res);
}
 800979e:	4620      	mov	r0, r4
 80097a0:	b011      	add	sp, #68	; 0x44
 80097a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		dj.obj.fs = fs;
 80097a6:	9b03      	ldr	r3, [sp, #12]
 80097a8:	9304      	str	r3, [sp, #16]
		res = follow_path(&dj, path);	/* Follow the file path */
 80097aa:	9901      	ldr	r1, [sp, #4]
 80097ac:	a804      	add	r0, sp, #16
 80097ae:	f7ff fede 	bl	800956e <follow_path>
		if (res == FR_OK) {
 80097b2:	4604      	mov	r4, r0
 80097b4:	b960      	cbnz	r0, 80097d0 <f_open+0x5c>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80097b6:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 80097ba:	2b00      	cmp	r3, #0
 80097bc:	db50      	blt.n	8009860 <f_open+0xec>
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80097be:	f037 0301 	bics.w	r3, r7, #1
 80097c2:	bf14      	ite	ne
 80097c4:	2101      	movne	r1, #1
 80097c6:	2100      	moveq	r1, #0
 80097c8:	a804      	add	r0, sp, #16
 80097ca:	f7ff f863 	bl	8008894 <chk_lock>
 80097ce:	4604      	mov	r4, r0
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80097d0:	f015 0f1c 	tst.w	r5, #28
 80097d4:	d05a      	beq.n	800988c <f_open+0x118>
			if (res != FR_OK) {					/* No file, create new */
 80097d6:	2c00      	cmp	r4, #0
 80097d8:	d04e      	beq.n	8009878 <f_open+0x104>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80097da:	2c04      	cmp	r4, #4
 80097dc:	d042      	beq.n	8009864 <f_open+0xf0>
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 80097de:	f047 0708 	orr.w	r7, r7, #8
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 80097e2:	2c00      	cmp	r4, #0
 80097e4:	d161      	bne.n	80098aa <f_open+0x136>
 80097e6:	f017 0f08 	tst.w	r7, #8
 80097ea:	d05e      	beq.n	80098aa <f_open+0x136>
				dw = GET_FATTIME();
 80097ec:	f001 fb40 	bl	800ae70 <get_fattime>
 80097f0:	4605      	mov	r5, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 80097f2:	4601      	mov	r1, r0
 80097f4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80097f6:	300e      	adds	r0, #14
 80097f8:	f7ff f81a 	bl	8008830 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 80097fc:	4629      	mov	r1, r5
 80097fe:	980c      	ldr	r0, [sp, #48]	; 0x30
 8009800:	3016      	adds	r0, #22
 8009802:	f7ff f815 	bl	8008830 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8009806:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009808:	2220      	movs	r2, #32
 800980a:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800980c:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009810:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
 8009814:	4649      	mov	r1, r9
 8009816:	4640      	mov	r0, r8
 8009818:	f7ff f933 	bl	8008a82 <ld_clust>
 800981c:	4605      	mov	r5, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800981e:	2200      	movs	r2, #0
 8009820:	4649      	mov	r1, r9
 8009822:	4640      	mov	r0, r8
 8009824:	f7ff f940 	bl	8008aa8 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8009828:	2100      	movs	r1, #0
 800982a:	980c      	ldr	r0, [sp, #48]	; 0x30
 800982c:	301c      	adds	r0, #28
 800982e:	f7fe ffff 	bl	8008830 <st_dword>
					fs->wflag = 1;
 8009832:	9b03      	ldr	r3, [sp, #12]
 8009834:	2201      	movs	r2, #1
 8009836:	70da      	strb	r2, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8009838:	b3bd      	cbz	r5, 80098aa <f_open+0x136>
						dw = fs->winsect;
 800983a:	9b03      	ldr	r3, [sp, #12]
 800983c:	f8d3 802c 	ldr.w	r8, [r3, #44]	; 0x2c
						res = remove_chain(&dj.obj, cl, 0);
 8009840:	2200      	movs	r2, #0
 8009842:	4629      	mov	r1, r5
 8009844:	a804      	add	r0, sp, #16
 8009846:	f7ff fda2 	bl	800938e <remove_chain>
						if (res == FR_OK) {
 800984a:	4604      	mov	r4, r0
 800984c:	bb68      	cbnz	r0, 80098aa <f_open+0x136>
							res = move_window(fs, dw);
 800984e:	4641      	mov	r1, r8
 8009850:	9803      	ldr	r0, [sp, #12]
 8009852:	f7ff fa19 	bl	8008c88 <move_window>
 8009856:	4604      	mov	r4, r0
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8009858:	3d01      	subs	r5, #1
 800985a:	9b03      	ldr	r3, [sp, #12]
 800985c:	60dd      	str	r5, [r3, #12]
 800985e:	e024      	b.n	80098aa <f_open+0x136>
				res = FR_INVALID_NAME;
 8009860:	2406      	movs	r4, #6
 8009862:	e7b5      	b.n	80097d0 <f_open+0x5c>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8009864:	f7ff f850 	bl	8008908 <enq_lock>
 8009868:	b908      	cbnz	r0, 800986e <f_open+0xfa>
 800986a:	2412      	movs	r4, #18
 800986c:	e7b7      	b.n	80097de <f_open+0x6a>
 800986e:	a804      	add	r0, sp, #16
 8009870:	f7ff feec 	bl	800964c <dir_register>
 8009874:	4604      	mov	r4, r0
 8009876:	e7b2      	b.n	80097de <f_open+0x6a>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8009878:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800987c:	f013 0f11 	tst.w	r3, #17
 8009880:	d112      	bne.n	80098a8 <f_open+0x134>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8009882:	f015 0f04 	tst.w	r5, #4
 8009886:	d0ac      	beq.n	80097e2 <f_open+0x6e>
 8009888:	2408      	movs	r4, #8
 800988a:	e00e      	b.n	80098aa <f_open+0x136>
			if (res == FR_OK) {					/* Following succeeded */
 800988c:	b96c      	cbnz	r4, 80098aa <f_open+0x136>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800988e:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8009892:	f013 0f10 	tst.w	r3, #16
 8009896:	d14c      	bne.n	8009932 <f_open+0x1be>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8009898:	f015 0f02 	tst.w	r5, #2
 800989c:	d005      	beq.n	80098aa <f_open+0x136>
 800989e:	f013 0f01 	tst.w	r3, #1
 80098a2:	d002      	beq.n	80098aa <f_open+0x136>
						res = FR_DENIED;
 80098a4:	2407      	movs	r4, #7
 80098a6:	e016      	b.n	80098d6 <f_open+0x162>
					res = FR_DENIED;
 80098a8:	2407      	movs	r4, #7
		if (res == FR_OK) {
 80098aa:	b9a4      	cbnz	r4, 80098d6 <f_open+0x162>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 80098ac:	f017 0f08 	tst.w	r7, #8
 80098b0:	d001      	beq.n	80098b6 <f_open+0x142>
				mode |= FA_MODIFIED;
 80098b2:	f047 0740 	orr.w	r7, r7, #64	; 0x40
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 80098b6:	9b03      	ldr	r3, [sp, #12]
 80098b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80098ba:	6273      	str	r3, [r6, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 80098bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80098be:	62b3      	str	r3, [r6, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80098c0:	f037 0301 	bics.w	r3, r7, #1
 80098c4:	bf14      	ite	ne
 80098c6:	2101      	movne	r1, #1
 80098c8:	2100      	moveq	r1, #0
 80098ca:	a804      	add	r0, sp, #16
 80098cc:	f7ff f82c 	bl	8008928 <inc_lock>
 80098d0:	6130      	str	r0, [r6, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 80098d2:	2800      	cmp	r0, #0
 80098d4:	d05d      	beq.n	8009992 <f_open+0x21e>
		if (res == FR_OK) {
 80098d6:	2c00      	cmp	r4, #0
 80098d8:	f47f af5e 	bne.w	8009798 <f_open+0x24>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 80098dc:	9d03      	ldr	r5, [sp, #12]
 80098de:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80098e2:	4641      	mov	r1, r8
 80098e4:	4628      	mov	r0, r5
 80098e6:	f7ff f8cc 	bl	8008a82 <ld_clust>
 80098ea:	60b0      	str	r0, [r6, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 80098ec:	f108 001c 	add.w	r0, r8, #28
 80098f0:	f7fe ff8f 	bl	8008812 <ld_dword>
 80098f4:	60f0      	str	r0, [r6, #12]
			fp->cltbl = 0;			/* Disable fast seek mode */
 80098f6:	2100      	movs	r1, #0
 80098f8:	62f1      	str	r1, [r6, #44]	; 0x2c
			fp->obj.fs = fs;	 	/* Validate the file object */
 80098fa:	6035      	str	r5, [r6, #0]
			fp->obj.id = fs->id;
 80098fc:	88eb      	ldrh	r3, [r5, #6]
 80098fe:	80b3      	strh	r3, [r6, #4]
			fp->flag = mode;		/* Set file access mode */
 8009900:	7537      	strb	r7, [r6, #20]
			fp->err = 0;			/* Clear error flag */
 8009902:	7571      	strb	r1, [r6, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8009904:	6231      	str	r1, [r6, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8009906:	61b1      	str	r1, [r6, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8009908:	f106 0830 	add.w	r8, r6, #48	; 0x30
 800990c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009910:	4640      	mov	r0, r8
 8009912:	f7fe ffa3 	bl	800885c <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8009916:	f017 0f20 	tst.w	r7, #32
 800991a:	f43f af3d 	beq.w	8009798 <f_open+0x24>
 800991e:	68f5      	ldr	r5, [r6, #12]
 8009920:	2d00      	cmp	r5, #0
 8009922:	f43f af39 	beq.w	8009798 <f_open+0x24>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8009926:	61b5      	str	r5, [r6, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8009928:	9b03      	ldr	r3, [sp, #12]
 800992a:	895f      	ldrh	r7, [r3, #10]
 800992c:	027f      	lsls	r7, r7, #9
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800992e:	68b1      	ldr	r1, [r6, #8]
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8009930:	e005      	b.n	800993e <f_open+0x1ca>
					res = FR_NO_FILE;
 8009932:	2404      	movs	r4, #4
 8009934:	e7cf      	b.n	80098d6 <f_open+0x162>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009936:	f1b1 3fff 	cmp.w	r1, #4294967295
 800993a:	d00b      	beq.n	8009954 <f_open+0x1e0>
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800993c:	1bed      	subs	r5, r5, r7
 800993e:	b95c      	cbnz	r4, 8009958 <f_open+0x1e4>
 8009940:	42bd      	cmp	r5, r7
 8009942:	d909      	bls.n	8009958 <f_open+0x1e4>
					clst = get_fat(&fp->obj, clst);
 8009944:	4630      	mov	r0, r6
 8009946:	f7ff fbfe 	bl	8009146 <get_fat>
 800994a:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 800994c:	2801      	cmp	r0, #1
 800994e:	d8f2      	bhi.n	8009936 <f_open+0x1c2>
 8009950:	2402      	movs	r4, #2
 8009952:	e7f0      	b.n	8009936 <f_open+0x1c2>
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8009954:	2401      	movs	r4, #1
 8009956:	e7f1      	b.n	800993c <f_open+0x1c8>
				fp->clust = clst;
 8009958:	61f1      	str	r1, [r6, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800995a:	2c00      	cmp	r4, #0
 800995c:	f47f af1c 	bne.w	8009798 <f_open+0x24>
 8009960:	f3c5 0308 	ubfx	r3, r5, #0, #9
 8009964:	2b00      	cmp	r3, #0
 8009966:	f43f af17 	beq.w	8009798 <f_open+0x24>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800996a:	9f03      	ldr	r7, [sp, #12]
 800996c:	4638      	mov	r0, r7
 800996e:	f7ff f86b 	bl	8008a48 <clust2sect>
 8009972:	b908      	cbnz	r0, 8009978 <f_open+0x204>
						res = FR_INT_ERR;
 8009974:	2402      	movs	r4, #2
 8009976:	e710      	b.n	800979a <f_open+0x26>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8009978:	eb00 2255 	add.w	r2, r0, r5, lsr #9
 800997c:	6232      	str	r2, [r6, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800997e:	2301      	movs	r3, #1
 8009980:	4641      	mov	r1, r8
 8009982:	7878      	ldrb	r0, [r7, #1]
 8009984:	f7fe ff1c 	bl	80087c0 <disk_read>
 8009988:	2800      	cmp	r0, #0
 800998a:	f43f af05 	beq.w	8009798 <f_open+0x24>
 800998e:	2401      	movs	r4, #1
 8009990:	e703      	b.n	800979a <f_open+0x26>
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8009992:	2402      	movs	r4, #2
 8009994:	e700      	b.n	8009798 <f_open+0x24>
	if (!fp) return FR_INVALID_OBJECT;
 8009996:	2409      	movs	r4, #9
 8009998:	e701      	b.n	800979e <f_open+0x2a>

0800999a <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 800999a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800999e:	b085      	sub	sp, #20
 80099a0:	4604      	mov	r4, r0
 80099a2:	460e      	mov	r6, r1
 80099a4:	4615      	mov	r5, r2
 80099a6:	4698      	mov	r8, r3
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 80099a8:	2300      	movs	r3, #0
 80099aa:	f8c8 3000 	str.w	r3, [r8]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80099ae:	9001      	str	r0, [sp, #4]
 80099b0:	a903      	add	r1, sp, #12
 80099b2:	f7ff f91d 	bl	8008bf0 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80099b6:	9000      	str	r0, [sp, #0]
 80099b8:	2800      	cmp	r0, #0
 80099ba:	d14a      	bne.n	8009a52 <f_write+0xb8>
 80099bc:	7d63      	ldrb	r3, [r4, #21]
 80099be:	9300      	str	r3, [sp, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d146      	bne.n	8009a52 <f_write+0xb8>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80099c4:	7d23      	ldrb	r3, [r4, #20]
 80099c6:	f013 0f02 	tst.w	r3, #2
 80099ca:	f000 80e3 	beq.w	8009b94 <f_write+0x1fa>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 80099ce:	69a3      	ldr	r3, [r4, #24]
 80099d0:	42eb      	cmn	r3, r5
 80099d2:	f0c0 80b1 	bcc.w	8009b38 <f_write+0x19e>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 80099d6:	43dd      	mvns	r5, r3
 80099d8:	e0ae      	b.n	8009b38 <f_write+0x19e>
					if (clst == 0) {		/* If no cluster is allocated, */
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 80099da:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d03c      	beq.n	8009a5a <f_write+0xc0>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 80099e0:	4620      	mov	r0, r4
 80099e2:	f7ff f83d 	bl	8008a60 <clmt_clust>
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80099e6:	2800      	cmp	r0, #0
 80099e8:	f000 80cf 	beq.w	8009b8a <f_write+0x1f0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80099ec:	2801      	cmp	r0, #1
 80099ee:	d039      	beq.n	8009a64 <f_write+0xca>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80099f0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80099f4:	d03d      	beq.n	8009a72 <f_write+0xd8>
				fp->clust = clst;			/* Update current cluster */
 80099f6:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80099f8:	68a3      	ldr	r3, [r4, #8]
 80099fa:	b903      	cbnz	r3, 80099fe <f_write+0x64>
 80099fc:	60a0      	str	r0, [r4, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80099fe:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	db3c      	blt.n	8009a80 <f_write+0xe6>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8009a06:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8009a0a:	69e1      	ldr	r1, [r4, #28]
 8009a0c:	4658      	mov	r0, fp
 8009a0e:	f7ff f81b 	bl	8008a48 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009a12:	4681      	mov	r9, r0
 8009a14:	2800      	cmp	r0, #0
 8009a16:	d048      	beq.n	8009aaa <f_write+0x110>
			sect += csect;
 8009a18:	44b9      	add	r9, r7
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8009a1a:	ea4f 2a55 	mov.w	sl, r5, lsr #9
			if (cc) {						/* Write maximum contiguous sectors directly */
 8009a1e:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 8009a22:	d35e      	bcc.n	8009ae2 <f_write+0x148>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8009a24:	eb07 030a 	add.w	r3, r7, sl
 8009a28:	f8bb 200a 	ldrh.w	r2, [fp, #10]
 8009a2c:	4293      	cmp	r3, r2
 8009a2e:	d901      	bls.n	8009a34 <f_write+0x9a>
					cc = fs->csize - csect;
 8009a30:	eba2 0a07 	sub.w	sl, r2, r7
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009a34:	4653      	mov	r3, sl
 8009a36:	464a      	mov	r2, r9
 8009a38:	4631      	mov	r1, r6
 8009a3a:	f89b 0001 	ldrb.w	r0, [fp, #1]
 8009a3e:	f7fe fecb 	bl	80087d8 <disk_write>
 8009a42:	2800      	cmp	r0, #0
 8009a44:	d038      	beq.n	8009ab8 <f_write+0x11e>
 8009a46:	f04f 0a01 	mov.w	sl, #1
 8009a4a:	f884 a015 	strb.w	sl, [r4, #21]
 8009a4e:	f8cd a000 	str.w	sl, [sp]
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */

	LEAVE_FF(fs, FR_OK);
}
 8009a52:	9800      	ldr	r0, [sp, #0]
 8009a54:	b005      	add	sp, #20
 8009a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8009a5a:	69e1      	ldr	r1, [r4, #28]
 8009a5c:	9801      	ldr	r0, [sp, #4]
 8009a5e:	f7ff fc30 	bl	80092c2 <create_chain>
 8009a62:	e7c0      	b.n	80099e6 <f_write+0x4c>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8009a64:	f04f 0a02 	mov.w	sl, #2
 8009a68:	f884 a015 	strb.w	sl, [r4, #21]
 8009a6c:	f8cd a000 	str.w	sl, [sp]
 8009a70:	e7ef      	b.n	8009a52 <f_write+0xb8>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009a72:	f04f 0a01 	mov.w	sl, #1
 8009a76:	f884 a015 	strb.w	sl, [r4, #21]
 8009a7a:	f8cd a000 	str.w	sl, [sp]
 8009a7e:	e7e8      	b.n	8009a52 <f_write+0xb8>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009a80:	2301      	movs	r3, #1
 8009a82:	6a22      	ldr	r2, [r4, #32]
 8009a84:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8009a88:	9803      	ldr	r0, [sp, #12]
 8009a8a:	7840      	ldrb	r0, [r0, #1]
 8009a8c:	f7fe fea4 	bl	80087d8 <disk_write>
 8009a90:	b920      	cbnz	r0, 8009a9c <f_write+0x102>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009a92:	7d23      	ldrb	r3, [r4, #20]
 8009a94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009a98:	7523      	strb	r3, [r4, #20]
 8009a9a:	e7b4      	b.n	8009a06 <f_write+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8009a9c:	f04f 0a01 	mov.w	sl, #1
 8009aa0:	f884 a015 	strb.w	sl, [r4, #21]
 8009aa4:	f8cd a000 	str.w	sl, [sp]
 8009aa8:	e7d3      	b.n	8009a52 <f_write+0xb8>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8009aaa:	f04f 0a02 	mov.w	sl, #2
 8009aae:	f884 a015 	strb.w	sl, [r4, #21]
 8009ab2:	f8cd a000 	str.w	sl, [sp]
 8009ab6:	e7cc      	b.n	8009a52 <f_write+0xb8>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8009ab8:	6a21      	ldr	r1, [r4, #32]
 8009aba:	eba1 0109 	sub.w	r1, r1, r9
 8009abe:	4551      	cmp	r1, sl
 8009ac0:	d302      	bcc.n	8009ac8 <f_write+0x12e>
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009ac2:	ea4f 274a 	mov.w	r7, sl, lsl #9
				continue;
 8009ac6:	e028      	b.n	8009b1a <f_write+0x180>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8009ac8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009acc:	eb06 2141 	add.w	r1, r6, r1, lsl #9
 8009ad0:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009ad4:	f7fe feb6 	bl	8008844 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 8009ad8:	7d23      	ldrb	r3, [r4, #20]
 8009ada:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009ade:	7523      	strb	r3, [r4, #20]
 8009ae0:	e7ef      	b.n	8009ac2 <f_write+0x128>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009ae2:	6a23      	ldr	r3, [r4, #32]
 8009ae4:	454b      	cmp	r3, r9
 8009ae6:	d003      	beq.n	8009af0 <f_write+0x156>
				fp->fptr < fp->obj.objsize &&
 8009ae8:	69a2      	ldr	r2, [r4, #24]
 8009aea:	68e3      	ldr	r3, [r4, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d33b      	bcc.n	8009b68 <f_write+0x1ce>
			fp->sect = sect;
 8009af0:	f8c4 9020 	str.w	r9, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8009af4:	69a3      	ldr	r3, [r4, #24]
 8009af6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009afa:	f5c3 7700 	rsb	r7, r3, #512	; 0x200
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8009afe:	42bd      	cmp	r5, r7
 8009b00:	d200      	bcs.n	8009b04 <f_write+0x16a>
 8009b02:	462f      	mov	r7, r5
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009b04:	f104 0030 	add.w	r0, r4, #48	; 0x30
 8009b08:	463a      	mov	r2, r7
 8009b0a:	4631      	mov	r1, r6
 8009b0c:	4418      	add	r0, r3
 8009b0e:	f7fe fe99 	bl	8008844 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009b12:	7d23      	ldrb	r3, [r4, #20]
 8009b14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8009b18:	7523      	strb	r3, [r4, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8009b1a:	443e      	add	r6, r7
 8009b1c:	69a3      	ldr	r3, [r4, #24]
 8009b1e:	443b      	add	r3, r7
 8009b20:	61a3      	str	r3, [r4, #24]
 8009b22:	68e2      	ldr	r2, [r4, #12]
 8009b24:	4293      	cmp	r3, r2
 8009b26:	bf38      	it	cc
 8009b28:	4613      	movcc	r3, r2
 8009b2a:	60e3      	str	r3, [r4, #12]
 8009b2c:	f8d8 3000 	ldr.w	r3, [r8]
 8009b30:	443b      	add	r3, r7
 8009b32:	f8c8 3000 	str.w	r3, [r8]
 8009b36:	1bed      	subs	r5, r5, r7
	for ( ;  btw;							/* Repeat until all data written */
 8009b38:	b33d      	cbz	r5, 8009b8a <f_write+0x1f0>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8009b3a:	69a1      	ldr	r1, [r4, #24]
 8009b3c:	f3c1 0308 	ubfx	r3, r1, #0, #9
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d1d7      	bne.n	8009af4 <f_write+0x15a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8009b44:	9b03      	ldr	r3, [sp, #12]
 8009b46:	895f      	ldrh	r7, [r3, #10]
 8009b48:	3f01      	subs	r7, #1
			if (csect == 0) {				/* On the cluster boundary? */
 8009b4a:	ea17 2751 	ands.w	r7, r7, r1, lsr #9
 8009b4e:	f47f af56 	bne.w	80099fe <f_write+0x64>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8009b52:	2900      	cmp	r1, #0
 8009b54:	f47f af41 	bne.w	80099da <f_write+0x40>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8009b58:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 8009b5a:	2800      	cmp	r0, #0
 8009b5c:	f47f af43 	bne.w	80099e6 <f_write+0x4c>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8009b60:	9801      	ldr	r0, [sp, #4]
 8009b62:	f7ff fbae 	bl	80092c2 <create_chain>
 8009b66:	e73e      	b.n	80099e6 <f_write+0x4c>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009b68:	2301      	movs	r3, #1
 8009b6a:	464a      	mov	r2, r9
 8009b6c:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8009b70:	f89b 0001 	ldrb.w	r0, [fp, #1]
 8009b74:	f7fe fe24 	bl	80087c0 <disk_read>
				fp->fptr < fp->obj.objsize &&
 8009b78:	2800      	cmp	r0, #0
 8009b7a:	d0b9      	beq.n	8009af0 <f_write+0x156>
					ABORT(fs, FR_DISK_ERR);
 8009b7c:	f04f 0a01 	mov.w	sl, #1
 8009b80:	f884 a015 	strb.w	sl, [r4, #21]
 8009b84:	f8cd a000 	str.w	sl, [sp]
 8009b88:	e763      	b.n	8009a52 <f_write+0xb8>
	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8009b8a:	7d23      	ldrb	r3, [r4, #20]
 8009b8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b90:	7523      	strb	r3, [r4, #20]
	LEAVE_FF(fs, FR_OK);
 8009b92:	e75e      	b.n	8009a52 <f_write+0xb8>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8009b94:	2307      	movs	r3, #7
 8009b96:	9300      	str	r3, [sp, #0]
 8009b98:	e75b      	b.n	8009a52 <f_write+0xb8>

08009b9a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8009b9a:	b570      	push	{r4, r5, r6, lr}
 8009b9c:	b082      	sub	sp, #8
 8009b9e:	4604      	mov	r4, r0
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009ba0:	a901      	add	r1, sp, #4
 8009ba2:	f7ff f825 	bl	8008bf0 <validate>
	if (res == FR_OK) {
 8009ba6:	b970      	cbnz	r0, 8009bc6 <f_sync+0x2c>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8009ba8:	7d23      	ldrb	r3, [r4, #20]
 8009baa:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009bae:	d00a      	beq.n	8009bc6 <f_sync+0x2c>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8009bb0:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009bb4:	d109      	bne.n	8009bca <f_sync+0x30>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
				fp->flag &= (BYTE)~FA_DIRTY;
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009bb6:	f001 f95b 	bl	800ae70 <get_fattime>
 8009bba:	4605      	mov	r5, r0
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009bbc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009bbe:	9801      	ldr	r0, [sp, #4]
 8009bc0:	f7ff f862 	bl	8008c88 <move_window>
				if (res == FR_OK) {
 8009bc4:	b178      	cbz	r0, 8009be6 <f_sync+0x4c>
			}
		}
	}

	LEAVE_FF(fs, res);
}
 8009bc6:	b002      	add	sp, #8
 8009bc8:	bd70      	pop	{r4, r5, r6, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009bca:	2301      	movs	r3, #1
 8009bcc:	6a22      	ldr	r2, [r4, #32]
 8009bce:	f104 0130 	add.w	r1, r4, #48	; 0x30
 8009bd2:	9801      	ldr	r0, [sp, #4]
 8009bd4:	7840      	ldrb	r0, [r0, #1]
 8009bd6:	f7fe fdff 	bl	80087d8 <disk_write>
 8009bda:	bb40      	cbnz	r0, 8009c2e <f_sync+0x94>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009bdc:	7d23      	ldrb	r3, [r4, #20]
 8009bde:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009be2:	7523      	strb	r3, [r4, #20]
 8009be4:	e7e7      	b.n	8009bb6 <f_sync+0x1c>
					dir = fp->dir_ptr;
 8009be6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009be8:	7af3      	ldrb	r3, [r6, #11]
 8009bea:	f043 0320 	orr.w	r3, r3, #32
 8009bee:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009bf0:	68a2      	ldr	r2, [r4, #8]
 8009bf2:	4631      	mov	r1, r6
 8009bf4:	6820      	ldr	r0, [r4, #0]
 8009bf6:	f7fe ff57 	bl	8008aa8 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 8009bfa:	68e1      	ldr	r1, [r4, #12]
 8009bfc:	f106 001c 	add.w	r0, r6, #28
 8009c00:	f7fe fe16 	bl	8008830 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 8009c04:	4629      	mov	r1, r5
 8009c06:	f106 0016 	add.w	r0, r6, #22
 8009c0a:	f7fe fe11 	bl	8008830 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8009c0e:	2100      	movs	r1, #0
 8009c10:	f106 0012 	add.w	r0, r6, #18
 8009c14:	f7fe fe08 	bl	8008828 <st_word>
					fs->wflag = 1;
 8009c18:	9b01      	ldr	r3, [sp, #4]
 8009c1a:	2201      	movs	r2, #1
 8009c1c:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 8009c1e:	9801      	ldr	r0, [sp, #4]
 8009c20:	f7ff fd34 	bl	800968c <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 8009c24:	7d23      	ldrb	r3, [r4, #20]
 8009c26:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009c2a:	7523      	strb	r3, [r4, #20]
 8009c2c:	e7cb      	b.n	8009bc6 <f_sync+0x2c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009c2e:	2001      	movs	r0, #1
 8009c30:	e7c9      	b.n	8009bc6 <f_sync+0x2c>

08009c32 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8009c32:	b510      	push	{r4, lr}
 8009c34:	b082      	sub	sp, #8
 8009c36:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009c38:	f7ff ffaf 	bl	8009b9a <f_sync>
	if (res == FR_OK)
 8009c3c:	b108      	cbz	r0, 8009c42 <f_close+0x10>
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8009c3e:	b002      	add	sp, #8
 8009c40:	bd10      	pop	{r4, pc}
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009c42:	a901      	add	r1, sp, #4
 8009c44:	4620      	mov	r0, r4
 8009c46:	f7fe ffd3 	bl	8008bf0 <validate>
		if (res == FR_OK) {
 8009c4a:	2800      	cmp	r0, #0
 8009c4c:	d1f7      	bne.n	8009c3e <f_close+0xc>
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8009c4e:	6920      	ldr	r0, [r4, #16]
 8009c50:	f7fe febc 	bl	80089cc <dec_lock>
			if (res == FR_OK)
 8009c54:	2800      	cmp	r0, #0
 8009c56:	d1f2      	bne.n	8009c3e <f_close+0xc>
				fp->obj.fs = 0;			/* Invalidate file object */
 8009c58:	6020      	str	r0, [r4, #0]
 8009c5a:	e7f0      	b.n	8009c3e <f_close+0xc>

08009c5c <FATFS_LinkDriverEx>:
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 8009c5c:	4b10      	ldr	r3, [pc, #64]	; (8009ca0 <FATFS_LinkDriverEx+0x44>)
 8009c5e:	7a5b      	ldrb	r3, [r3, #9]
 8009c60:	b9e3      	cbnz	r3, 8009c9c <FATFS_LinkDriverEx+0x40>
{
 8009c62:	b470      	push	{r4, r5, r6}
 8009c64:	4604      	mov	r4, r0
 8009c66:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  {
    disk.is_initialized[disk.nbr] = 0;
 8009c6a:	4b0d      	ldr	r3, [pc, #52]	; (8009ca0 <FATFS_LinkDriverEx+0x44>)
 8009c6c:	7a5d      	ldrb	r5, [r3, #9]
 8009c6e:	b2ed      	uxtb	r5, r5
 8009c70:	2600      	movs	r6, #0
 8009c72:	555e      	strb	r6, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8009c74:	7a5d      	ldrb	r5, [r3, #9]
 8009c76:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8009c7a:	606c      	str	r4, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8009c7c:	7a5c      	ldrb	r4, [r3, #9]
 8009c7e:	441c      	add	r4, r3
 8009c80:	7222      	strb	r2, [r4, #8]
    DiskNum = disk.nbr++;
 8009c82:	7a5a      	ldrb	r2, [r3, #9]
 8009c84:	1c54      	adds	r4, r2, #1
 8009c86:	b2e4      	uxtb	r4, r4
 8009c88:	725c      	strb	r4, [r3, #9]
    path[0] = DiskNum + '0';
 8009c8a:	3230      	adds	r2, #48	; 0x30
 8009c8c:	700a      	strb	r2, [r1, #0]
    path[1] = ':';
 8009c8e:	233a      	movs	r3, #58	; 0x3a
 8009c90:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8009c92:	232f      	movs	r3, #47	; 0x2f
 8009c94:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 8009c96:	70ce      	strb	r6, [r1, #3]
    ret = 0;
  }

  return ret;
}
 8009c98:	bc70      	pop	{r4, r5, r6}
 8009c9a:	4770      	bx	lr
  uint8_t ret = 1;
 8009c9c:	2001      	movs	r0, #1
}
 8009c9e:	4770      	bx	lr
 8009ca0:	200003a8 	.word	0x200003a8

08009ca4 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8009ca4:	b508      	push	{r3, lr}
  return FATFS_LinkDriverEx(drv, path, 0);
 8009ca6:	2200      	movs	r2, #0
 8009ca8:	f7ff ffd8 	bl	8009c5c <FATFS_LinkDriverEx>
}
 8009cac:	bd08      	pop	{r3, pc}
	...

08009cb0 <AsynchronousTaskTimerUpdate>:
	}
}

void AsynchronousTaskTimerUpdate()
{
	if(kApplicationBase.sAsyncTimers.s1000ms.bEnabledFlag)
 8009cb0:	4b16      	ldr	r3, [pc, #88]	; (8009d0c <AsynchronousTaskTimerUpdate+0x5c>)
 8009cb2:	781b      	ldrb	r3, [r3, #0]
 8009cb4:	b12b      	cbz	r3, 8009cc2 <AsynchronousTaskTimerUpdate+0x12>
	{
		kApplicationBase.sAsyncTimers.s1000ms.u16Counter++;
 8009cb6:	4a15      	ldr	r2, [pc, #84]	; (8009d0c <AsynchronousTaskTimerUpdate+0x5c>)
 8009cb8:	8853      	ldrh	r3, [r2, #2]
 8009cba:	b29b      	uxth	r3, r3
 8009cbc:	3301      	adds	r3, #1
 8009cbe:	b29b      	uxth	r3, r3
 8009cc0:	8053      	strh	r3, [r2, #2]
	}
	if(kApplicationBase.sAsyncTimers.s100ms.bEnabledFlag)
 8009cc2:	4b12      	ldr	r3, [pc, #72]	; (8009d0c <AsynchronousTaskTimerUpdate+0x5c>)
 8009cc4:	791b      	ldrb	r3, [r3, #4]
 8009cc6:	b12b      	cbz	r3, 8009cd4 <AsynchronousTaskTimerUpdate+0x24>
	{
		kApplicationBase.sAsyncTimers.s100ms.u16Counter++;
 8009cc8:	4a10      	ldr	r2, [pc, #64]	; (8009d0c <AsynchronousTaskTimerUpdate+0x5c>)
 8009cca:	88d3      	ldrh	r3, [r2, #6]
 8009ccc:	b29b      	uxth	r3, r3
 8009cce:	3301      	adds	r3, #1
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	80d3      	strh	r3, [r2, #6]
	}
	if(kApplicationBase.sAsyncTimers.s10ms.bEnabledFlag)
 8009cd4:	4b0d      	ldr	r3, [pc, #52]	; (8009d0c <AsynchronousTaskTimerUpdate+0x5c>)
 8009cd6:	7a1b      	ldrb	r3, [r3, #8]
 8009cd8:	b12b      	cbz	r3, 8009ce6 <AsynchronousTaskTimerUpdate+0x36>
	{
		kApplicationBase.sAsyncTimers.s10ms.u16Counter++;
 8009cda:	4a0c      	ldr	r2, [pc, #48]	; (8009d0c <AsynchronousTaskTimerUpdate+0x5c>)
 8009cdc:	8953      	ldrh	r3, [r2, #10]
 8009cde:	b29b      	uxth	r3, r3
 8009ce0:	3301      	adds	r3, #1
 8009ce2:	b29b      	uxth	r3, r3
 8009ce4:	8153      	strh	r3, [r2, #10]
	}
	if(kApplicationBase.sAsyncTimers.s1ms.bEnabledFlag)
 8009ce6:	4b09      	ldr	r3, [pc, #36]	; (8009d0c <AsynchronousTaskTimerUpdate+0x5c>)
 8009ce8:	7b1b      	ldrb	r3, [r3, #12]
 8009cea:	b12b      	cbz	r3, 8009cf8 <AsynchronousTaskTimerUpdate+0x48>
	{
		kApplicationBase.sAsyncTimers.s1ms.u16Counter++;
 8009cec:	4a07      	ldr	r2, [pc, #28]	; (8009d0c <AsynchronousTaskTimerUpdate+0x5c>)
 8009cee:	89d3      	ldrh	r3, [r2, #14]
 8009cf0:	b29b      	uxth	r3, r3
 8009cf2:	3301      	adds	r3, #1
 8009cf4:	b29b      	uxth	r3, r3
 8009cf6:	81d3      	strh	r3, [r2, #14]
	}
	if(kApplicationBase.sAsyncTimers.s500us.bEnabledFlag)
 8009cf8:	4b04      	ldr	r3, [pc, #16]	; (8009d0c <AsynchronousTaskTimerUpdate+0x5c>)
 8009cfa:	7c1b      	ldrb	r3, [r3, #16]
 8009cfc:	b12b      	cbz	r3, 8009d0a <AsynchronousTaskTimerUpdate+0x5a>
	{
		kApplicationBase.sAsyncTimers.s500us.u16Counter++;
 8009cfe:	4a03      	ldr	r2, [pc, #12]	; (8009d0c <AsynchronousTaskTimerUpdate+0x5c>)
 8009d00:	8a53      	ldrh	r3, [r2, #18]
 8009d02:	b29b      	uxth	r3, r3
 8009d04:	3301      	adds	r3, #1
 8009d06:	b29b      	uxth	r3, r3
 8009d08:	8253      	strh	r3, [r2, #18]
	}

}
 8009d0a:	4770      	bx	lr
 8009d0c:	200003b4 	.word	0x200003b4

08009d10 <AsynchronousTask_1ms>:

/* Internal functions */

void AsynchronousTask_1ms()
{
 8009d10:	b508      	push	{r3, lr}
	 * 10 us with no frame assembly,
	 * 70 us with frame assembly
	 *
	 * two functions (22.12.2201): EventSystem and CommManager
	 */
	EventSystem_HandleEvent();
 8009d12:	f000 fb41 	bl	800a398 <EventSystem_HandleEvent>
	CommManager_Operate();
 8009d16:	f000 fe4f 	bl	800a9b8 <CommManager_Operate>
	DataSaver_Operate();
 8009d1a:	f000 fa07 	bl	800a12c <DataSaver_Operate>
	ErrorHandler_Handle();
 8009d1e:	f000 ff9b 	bl	800ac58 <ErrorHandler_Handle>
}
 8009d22:	bd08      	pop	{r3, pc}

08009d24 <AsynchronousTask_10ms>:

void AsynchronousTask_10ms()
{
 8009d24:	b508      	push	{r3, lr}
	 * 5-10 us with no communication
	 * 1-9 us with communication
	 *
	 * one function (22.12.2201): TempCollect
	 */
	TempCollect_Operate();
 8009d26:	f000 fc49 	bl	800a5bc <TempCollect_Operate>
	ErrorHandler_Tick();
 8009d2a:	f000 ff8b 	bl	800ac44 <ErrorHandler_Tick>
}
 8009d2e:	bd08      	pop	{r3, pc}

08009d30 <AsynchronousTask_100ms>:

void AsynchronousTask_100ms()
{
 8009d30:	b508      	push	{r3, lr}
	 * 8-11 us with no communication
	 * same with communication
	 *
	 * two functions (22.12.2201): USB_Check and DataHandler
	 */
	USB_CheckForUSBConnection();
 8009d32:	f000 ff43 	bl	800abbc <USB_CheckForUSBConnection>
	DataHandler_Operate();
 8009d36:	f000 f995 	bl	800a064 <DataHandler_Operate>
}
 8009d3a:	bd08      	pop	{r3, pc}

08009d3c <AsynchronousTask_1000ms>:

void AsynchronousTask_1000ms()
{
 8009d3c:	b508      	push	{r3, lr}
	 * 999 ms without communication
	 * same with communication
	 *
	 * Measured 22.12.2021
	 */
	ToggleLED_B();
 8009d3e:	f7f7 f933 	bl	8000fa8 <ToggleLED_B>
}
 8009d42:	bd08      	pop	{r3, pc}

08009d44 <AsynchronousTaskScheduler>:

void AsynchronousTaskScheduler()
{
 8009d44:	b508      	push	{r3, lr}
	if(kApplicationBase.sAsyncTimers.s1000ms.u16Counter >= dAsynchronousTaskPeriod1000ms)
 8009d46:	4b16      	ldr	r3, [pc, #88]	; (8009da0 <AsynchronousTaskScheduler+0x5c>)
 8009d48:	885b      	ldrh	r3, [r3, #2]
 8009d4a:	b29b      	uxth	r3, r3
 8009d4c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009d50:	d20e      	bcs.n	8009d70 <AsynchronousTaskScheduler+0x2c>
	{
		AsynchronousTask_1000ms();
		kApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
	}

	if(kApplicationBase.sAsyncTimers.s100ms.u16Counter >= dAsynchronousTaskPeriod100ms)
 8009d52:	4b13      	ldr	r3, [pc, #76]	; (8009da0 <AsynchronousTaskScheduler+0x5c>)
 8009d54:	88db      	ldrh	r3, [r3, #6]
 8009d56:	b29b      	uxth	r3, r3
 8009d58:	2b63      	cmp	r3, #99	; 0x63
 8009d5a:	d80f      	bhi.n	8009d7c <AsynchronousTaskScheduler+0x38>
	{
		AsynchronousTask_100ms();
		kApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
	}

	if(kApplicationBase.sAsyncTimers.s10ms.u16Counter >= dAsynchronousTaskPeriod10ms)
 8009d5c:	4b10      	ldr	r3, [pc, #64]	; (8009da0 <AsynchronousTaskScheduler+0x5c>)
 8009d5e:	895b      	ldrh	r3, [r3, #10]
 8009d60:	b29b      	uxth	r3, r3
 8009d62:	2b09      	cmp	r3, #9
 8009d64:	d810      	bhi.n	8009d88 <AsynchronousTaskScheduler+0x44>
	{
		AsynchronousTask_10ms();
		kApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
	}

 	if(kApplicationBase.sAsyncTimers.s1ms.u16Counter >= dAsynchronousTaskPeriod1ms)
 8009d66:	4b0e      	ldr	r3, [pc, #56]	; (8009da0 <AsynchronousTaskScheduler+0x5c>)
 8009d68:	89db      	ldrh	r3, [r3, #14]
 8009d6a:	b29b      	uxth	r3, r3
 8009d6c:	b993      	cbnz	r3, 8009d94 <AsynchronousTaskScheduler+0x50>
	{
		AsynchronousTask_1ms();
		kApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
	}

}
 8009d6e:	bd08      	pop	{r3, pc}
		AsynchronousTask_1000ms();
 8009d70:	f7ff ffe4 	bl	8009d3c <AsynchronousTask_1000ms>
		kApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
 8009d74:	4b0a      	ldr	r3, [pc, #40]	; (8009da0 <AsynchronousTaskScheduler+0x5c>)
 8009d76:	2200      	movs	r2, #0
 8009d78:	805a      	strh	r2, [r3, #2]
 8009d7a:	e7ea      	b.n	8009d52 <AsynchronousTaskScheduler+0xe>
		AsynchronousTask_100ms();
 8009d7c:	f7ff ffd8 	bl	8009d30 <AsynchronousTask_100ms>
		kApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
 8009d80:	4b07      	ldr	r3, [pc, #28]	; (8009da0 <AsynchronousTaskScheduler+0x5c>)
 8009d82:	2200      	movs	r2, #0
 8009d84:	80da      	strh	r2, [r3, #6]
 8009d86:	e7e9      	b.n	8009d5c <AsynchronousTaskScheduler+0x18>
		AsynchronousTask_10ms();
 8009d88:	f7ff ffcc 	bl	8009d24 <AsynchronousTask_10ms>
		kApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
 8009d8c:	4b04      	ldr	r3, [pc, #16]	; (8009da0 <AsynchronousTaskScheduler+0x5c>)
 8009d8e:	2200      	movs	r2, #0
 8009d90:	815a      	strh	r2, [r3, #10]
 8009d92:	e7e8      	b.n	8009d66 <AsynchronousTaskScheduler+0x22>
		AsynchronousTask_1ms();
 8009d94:	f7ff ffbc 	bl	8009d10 <AsynchronousTask_1ms>
		kApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
 8009d98:	4b01      	ldr	r3, [pc, #4]	; (8009da0 <AsynchronousTaskScheduler+0x5c>)
 8009d9a:	2200      	movs	r2, #0
 8009d9c:	81da      	strh	r2, [r3, #14]
}
 8009d9e:	e7e6      	b.n	8009d6e <AsynchronousTaskScheduler+0x2a>
 8009da0:	200003b4 	.word	0x200003b4

08009da4 <AppStateChangeRequest>:

void AppStateChangeRequest( ApplicationState_t eNewState)
{
 8009da4:	b508      	push	{r3, lr}
	switch(kApplicationBase.eApplicationState)
 8009da6:	4b1a      	ldr	r3, [pc, #104]	; (8009e10 <AppStateChangeRequest+0x6c>)
 8009da8:	7d5b      	ldrb	r3, [r3, #21]
 8009daa:	b2db      	uxtb	r3, r3
 8009dac:	2b03      	cmp	r3, #3
 8009dae:	d82b      	bhi.n	8009e08 <AppStateChangeRequest+0x64>
 8009db0:	e8df f003 	tbb	[pc, r3]
 8009db4:	26160c02 	.word	0x26160c02
	{
	case eApp_EntryState:
		if(eNewState == eApp_Initialization)
 8009db8:	2801      	cmp	r0, #1
 8009dba:	d103      	bne.n	8009dc4 <AppStateChangeRequest+0x20>
		{
			kApplicationBase.eApplicationState = eApp_Initialization;
 8009dbc:	4b14      	ldr	r3, [pc, #80]	; (8009e10 <AppStateChangeRequest+0x6c>)
 8009dbe:	2201      	movs	r2, #1
 8009dc0:	755a      	strb	r2, [r3, #21]
 8009dc2:	e020      	b.n	8009e06 <AppStateChangeRequest+0x62>
		}
		else
		{
			AssertError(eAppError_WrongStateTransition);
 8009dc4:	2020      	movs	r0, #32
 8009dc6:	f000 ff5b 	bl	800ac80 <AssertError>
 8009dca:	e01c      	b.n	8009e06 <AppStateChangeRequest+0x62>
		}
		break;

	case eApp_Initialization:
		if(eNewState == eApp_Perform)
 8009dcc:	2802      	cmp	r0, #2
 8009dce:	d103      	bne.n	8009dd8 <AppStateChangeRequest+0x34>
		{
			kApplicationBase.eApplicationState = eApp_Perform;
 8009dd0:	4b0f      	ldr	r3, [pc, #60]	; (8009e10 <AppStateChangeRequest+0x6c>)
 8009dd2:	2202      	movs	r2, #2
 8009dd4:	755a      	strb	r2, [r3, #21]
 8009dd6:	e016      	b.n	8009e06 <AppStateChangeRequest+0x62>
		}
		else
		{
			AssertError(eAppError_WrongStateTransition);
 8009dd8:	2020      	movs	r0, #32
 8009dda:	f000 ff51 	bl	800ac80 <AssertError>
 8009dde:	e012      	b.n	8009e06 <AppStateChangeRequest+0x62>
		}
		break;

	case eApp_Perform:
		if(eNewState == eApp_Initialization)
 8009de0:	2801      	cmp	r0, #1
 8009de2:	d005      	beq.n	8009df0 <AppStateChangeRequest+0x4c>
		{
			kApplicationBase.eApplicationState = eApp_Initialization;
		}
		else if(eNewState == eApp_Shutdown)
 8009de4:	2803      	cmp	r0, #3
 8009de6:	d107      	bne.n	8009df8 <AppStateChangeRequest+0x54>
		{
			kApplicationBase.eApplicationState = eApp_Shutdown;
 8009de8:	4b09      	ldr	r3, [pc, #36]	; (8009e10 <AppStateChangeRequest+0x6c>)
 8009dea:	2203      	movs	r2, #3
 8009dec:	755a      	strb	r2, [r3, #21]
 8009dee:	e00a      	b.n	8009e06 <AppStateChangeRequest+0x62>
			kApplicationBase.eApplicationState = eApp_Initialization;
 8009df0:	4b07      	ldr	r3, [pc, #28]	; (8009e10 <AppStateChangeRequest+0x6c>)
 8009df2:	2201      	movs	r2, #1
 8009df4:	755a      	strb	r2, [r3, #21]
 8009df6:	e006      	b.n	8009e06 <AppStateChangeRequest+0x62>
		}
		else
		{
			AssertError(eAppError_WrongStateTransition);
 8009df8:	2020      	movs	r0, #32
 8009dfa:	f000 ff41 	bl	800ac80 <AssertError>
 8009dfe:	e002      	b.n	8009e06 <AppStateChangeRequest+0x62>
		}
		break;

	case eApp_Shutdown:
		AssertError(eAppError_WrongStateTransition);
 8009e00:	2020      	movs	r0, #32
 8009e02:	f000 ff3d 	bl	800ac80 <AssertError>

	default:
		AssertError(eAppError_WrongStateTransition);
		break;
	}
}
 8009e06:	bd08      	pop	{r3, pc}
		AssertError(eAppError_WrongStateTransition);
 8009e08:	2020      	movs	r0, #32
 8009e0a:	f000 ff39 	bl	800ac80 <AssertError>
}
 8009e0e:	e7fa      	b.n	8009e06 <AppStateChangeRequest+0x62>
 8009e10:	200003b4 	.word	0x200003b4

08009e14 <AppEnableResetTaskTimers>:

void AppEnableResetTaskTimers()
{
	kApplicationBase.sAsyncTimers.s1000ms.bEnabledFlag = true;
 8009e14:	4b06      	ldr	r3, [pc, #24]	; (8009e30 <AppEnableResetTaskTimers+0x1c>)
 8009e16:	2201      	movs	r2, #1
 8009e18:	701a      	strb	r2, [r3, #0]
	kApplicationBase.sAsyncTimers.s100ms.bEnabledFlag = true;
 8009e1a:	711a      	strb	r2, [r3, #4]
	kApplicationBase.sAsyncTimers.s10ms.bEnabledFlag = true;
 8009e1c:	721a      	strb	r2, [r3, #8]
	kApplicationBase.sAsyncTimers.s1ms.bEnabledFlag = true;
 8009e1e:	731a      	strb	r2, [r3, #12]
	kApplicationBase.sAsyncTimers.s500us.bEnabledFlag = true;
 8009e20:	741a      	strb	r2, [r3, #16]

	kApplicationBase.sAsyncTimers.s1000ms.u16Counter = 0;
 8009e22:	2200      	movs	r2, #0
 8009e24:	805a      	strh	r2, [r3, #2]
	kApplicationBase.sAsyncTimers.s100ms.u16Counter = 0;
 8009e26:	80da      	strh	r2, [r3, #6]
	kApplicationBase.sAsyncTimers.s10ms.u16Counter = 0;
 8009e28:	815a      	strh	r2, [r3, #10]
	kApplicationBase.sAsyncTimers.s1ms.u16Counter = 0;
 8009e2a:	81da      	strh	r2, [r3, #14]
	kApplicationBase.sAsyncTimers.s500us.u16Counter = 0;
 8009e2c:	825a      	strh	r2, [r3, #18]
}
 8009e2e:	4770      	bx	lr
 8009e30:	200003b4 	.word	0x200003b4

08009e34 <TurnOnSynchronousEvent>:

void TurnOnSynchronousEvent()
{
 8009e34:	b508      	push	{r3, lr}
	 HAL_TIM_Base_Start_IT(kApplicationBase.phSynchronousEventTimer);
 8009e36:	4b02      	ldr	r3, [pc, #8]	; (8009e40 <TurnOnSynchronousEvent+0xc>)
 8009e38:	6998      	ldr	r0, [r3, #24]
 8009e3a:	f7fb fe39 	bl	8005ab0 <HAL_TIM_Base_Start_IT>
}
 8009e3e:	bd08      	pop	{r3, pc}
 8009e40:	200003b4 	.word	0x200003b4

08009e44 <ApplicationPerform>:
{
 8009e44:	b508      	push	{r3, lr}
	switch(kApplicationBase.eApplicationState)
 8009e46:	4b1d      	ldr	r3, [pc, #116]	; (8009ebc <ApplicationPerform+0x78>)
 8009e48:	7d5b      	ldrb	r3, [r3, #21]
 8009e4a:	b2db      	uxtb	r3, r3
 8009e4c:	2b03      	cmp	r3, #3
 8009e4e:	d831      	bhi.n	8009eb4 <ApplicationPerform+0x70>
 8009e50:	e8df f003 	tbb	[pc, r3]
 8009e54:	0d2d0e02 	.word	0x0d2d0e02
		OperateLED_A(eLED_On);
 8009e58:	2000      	movs	r0, #0
 8009e5a:	f7f7 f879 	bl	8000f50 <OperateLED_A>
		kApplicationBase.phSynchronousEventTimer = HandlesAssigner_GetHandle(eHandle_TIM2);
 8009e5e:	2000      	movs	r0, #0
 8009e60:	f000 fb1e 	bl	800a4a0 <HandlesAssigner_GetHandle>
 8009e64:	4b15      	ldr	r3, [pc, #84]	; (8009ebc <ApplicationPerform+0x78>)
 8009e66:	6198      	str	r0, [r3, #24]
		AppStateChangeRequest(eApp_Initialization);
 8009e68:	2001      	movs	r0, #1
 8009e6a:	f7ff ff9b 	bl	8009da4 <AppStateChangeRequest>
}
 8009e6e:	bd08      	pop	{r3, pc}
		ErrorHandler_Initalize();
 8009e70:	f000 fee2 	bl	800ac38 <ErrorHandler_Initalize>
		SensorArray_Init();
 8009e74:	f7fd fc30 	bl	80076d8 <SensorArray_Init>
		USB_InitalizeTransmitterLogic();
 8009e78:	f000 fe86 	bl	800ab88 <USB_InitalizeTransmitterLogic>
		AppEnableResetTaskTimers();
 8009e7c:	f7ff ffca 	bl	8009e14 <AppEnableResetTaskTimers>
		TempCollect_Initialize();
 8009e80:	f000 fcd2 	bl	800a828 <TempCollect_Initialize>
		DataHandler_Initialize();
 8009e84:	f000 f854 	bl	8009f30 <DataHandler_Initialize>
		CommManager_Initialize();
 8009e88:	f000 fd8c 	bl	800a9a4 <CommManager_Initialize>
		EventSystem_Initialize();
 8009e8c:	f000 fa7e 	bl	800a38c <EventSystem_Initialize>
		SignalProcessing_Initialize((uint8_t)dMemoryWidth);
 8009e90:	2010      	movs	r0, #16
 8009e92:	f000 ff1d 	bl	800acd0 <SignalProcessing_Initialize>
		DataSaver_Initialize();
 8009e96:	f000 f923 	bl	800a0e0 <DataSaver_Initialize>
		PWMGenerator_Initialize();
 8009e9a:	f7f7 f8d5 	bl	8001048 <PWMGenerator_Initialize>
		PWMGenerator_TurnPWMTimerOn();
 8009e9e:	f7f7 f923 	bl	80010e8 <PWMGenerator_TurnPWMTimerOn>
		TurnOnSynchronousEvent();
 8009ea2:	f7ff ffc7 	bl	8009e34 <TurnOnSynchronousEvent>
		AppStateChangeRequest(eApp_Perform);
 8009ea6:	2002      	movs	r0, #2
 8009ea8:	f7ff ff7c 	bl	8009da4 <AppStateChangeRequest>
		break;
 8009eac:	e7df      	b.n	8009e6e <ApplicationPerform+0x2a>
		AsynchronousTaskScheduler();
 8009eae:	f7ff ff49 	bl	8009d44 <AsynchronousTaskScheduler>
		break;
 8009eb2:	e7dc      	b.n	8009e6e <ApplicationPerform+0x2a>
		AssertError(eAppError_AppDefaultStateEntryError);
 8009eb4:	2010      	movs	r0, #16
 8009eb6:	f000 fee3 	bl	800ac80 <AssertError>
}
 8009eba:	e7d8      	b.n	8009e6e <ApplicationPerform+0x2a>
 8009ebc:	200003b4 	.word	0x200003b4

08009ec0 <DataHandler_Reset>:
	kDataHandler.bEnabled = true;
	kTransmissionMemoryInterchange.eMemoryState = eMemoryState_DataSkipped;

}
void DataHandler_Reset()
{
 8009ec0:	b430      	push	{r4, r5}
	kDataHandler.u8ActiveMemoryPage = 0;
 8009ec2:	4b1a      	ldr	r3, [pc, #104]	; (8009f2c <DataHandler_Reset+0x6c>)
 8009ec4:	2500      	movs	r5, #0
 8009ec6:	f883 5414 	strb.w	r5, [r3, #1044]	; 0x414
	kDataHandler.u8LastMemoryPage = 0;
 8009eca:	f883 5415 	strb.w	r5, [r3, #1045]	; 0x415
	kDataHandler.u8WidthPointer = 0;
 8009ece:	f883 5416 	strb.w	r5, [r3, #1046]	; 0x416
	kDataHandler.u8LengthPointer = 0;
 8009ed2:	f883 5417 	strb.w	r5, [r3, #1047]	; 0x417
	kDataHandler.bPageFilled = false;
 8009ed6:	f883 5419 	strb.w	r5, [r3, #1049]	; 0x419
	kDataHandler.bReadyToSend = false;
 8009eda:	f883 5418 	strb.w	r5, [r3, #1048]	; 0x418

	for(uint8_t u8PageIdx = 0; u8PageIdx < dMemoryPagesCount; u8PageIdx++)
 8009ede:	e01e      	b.n	8009f1e <DataHandler_Reset+0x5e>
	{
		for(uint8_t u8LengthIdx = 0; u8LengthIdx < dMemoryLength; u8LengthIdx++)
 8009ee0:	3401      	adds	r4, #1
 8009ee2:	b2e4      	uxtb	r4, r4
 8009ee4:	2c07      	cmp	r4, #7
 8009ee6:	d818      	bhi.n	8009f1a <DataHandler_Reset+0x5a>
		{
			kDataHandler.kMeasurementMemory[u8PageIdx].bAlreadySent = false;
 8009ee8:	4628      	mov	r0, r5
 8009eea:	eb05 1385 	add.w	r3, r5, r5, lsl #6
 8009eee:	00da      	lsls	r2, r3, #3
 8009ef0:	4b0e      	ldr	r3, [pc, #56]	; (8009f2c <DataHandler_Reset+0x6c>)
 8009ef2:	4413      	add	r3, r2
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	f883 2208 	strb.w	r2, [r3, #520]	; 0x208

			for(uint8_t u8WidthIdx = 0; u8WidthIdx < dMemoryWidth; u8WidthIdx++)
 8009efa:	2a0f      	cmp	r2, #15
 8009efc:	d8f0      	bhi.n	8009ee0 <DataHandler_Reset+0x20>
			{
				kDataHandler.kMeasurementMemory[u8PageIdx].fMeasurementArray[u8LengthIdx][u8WidthIdx] = 0;
 8009efe:	eb00 1180 	add.w	r1, r0, r0, lsl #6
 8009f02:	004b      	lsls	r3, r1, #1
 8009f04:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 8009f08:	4413      	add	r3, r2
 8009f0a:	4908      	ldr	r1, [pc, #32]	; (8009f2c <DataHandler_Reset+0x6c>)
 8009f0c:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8009f10:	2100      	movs	r1, #0
 8009f12:	6099      	str	r1, [r3, #8]
			for(uint8_t u8WidthIdx = 0; u8WidthIdx < dMemoryWidth; u8WidthIdx++)
 8009f14:	3201      	adds	r2, #1
 8009f16:	b2d2      	uxtb	r2, r2
 8009f18:	e7ef      	b.n	8009efa <DataHandler_Reset+0x3a>
	for(uint8_t u8PageIdx = 0; u8PageIdx < dMemoryPagesCount; u8PageIdx++)
 8009f1a:	3501      	adds	r5, #1
 8009f1c:	b2ed      	uxtb	r5, r5
 8009f1e:	2d01      	cmp	r5, #1
 8009f20:	d801      	bhi.n	8009f26 <DataHandler_Reset+0x66>
		for(uint8_t u8LengthIdx = 0; u8LengthIdx < dMemoryLength; u8LengthIdx++)
 8009f22:	2400      	movs	r4, #0
 8009f24:	e7de      	b.n	8009ee4 <DataHandler_Reset+0x24>
			}
		}
	}

}
 8009f26:	bc30      	pop	{r4, r5}
 8009f28:	4770      	bx	lr
 8009f2a:	bf00      	nop
 8009f2c:	200003d0 	.word	0x200003d0

08009f30 <DataHandler_Initialize>:
{
 8009f30:	b508      	push	{r3, lr}
	DataHandler_Reset();
 8009f32:	f7ff ffc5 	bl	8009ec0 <DataHandler_Reset>
	kDataHandler.bEnabled = true;
 8009f36:	4b03      	ldr	r3, [pc, #12]	; (8009f44 <DataHandler_Initialize+0x14>)
 8009f38:	2201      	movs	r2, #1
 8009f3a:	701a      	strb	r2, [r3, #0]
	kTransmissionMemoryInterchange.eMemoryState = eMemoryState_DataSkipped;
 8009f3c:	4b02      	ldr	r3, [pc, #8]	; (8009f48 <DataHandler_Initialize+0x18>)
 8009f3e:	2203      	movs	r2, #3
 8009f40:	715a      	strb	r2, [r3, #5]
}
 8009f42:	bd08      	pop	{r3, pc}
 8009f44:	200003d0 	.word	0x200003d0
 8009f48:	200007f4 	.word	0x200007f4

08009f4c <DataHandler_OpenNewMeasurement>:
void DataHandler_OpenNewMeasurement( uint32_t u32TimeStamp )
{
 8009f4c:	b510      	push	{r4, lr}

	if( kDataHandler.bEnabled )
 8009f4e:	4b1b      	ldr	r3, [pc, #108]	; (8009fbc <DataHandler_OpenNewMeasurement+0x70>)
 8009f50:	781b      	ldrb	r3, [r3, #0]
 8009f52:	b36b      	cbz	r3, 8009fb0 <DataHandler_OpenNewMeasurement+0x64>
	{
		kDataHandler.u8LengthPointer++;
 8009f54:	4a19      	ldr	r2, [pc, #100]	; (8009fbc <DataHandler_OpenNewMeasurement+0x70>)
 8009f56:	f892 3417 	ldrb.w	r3, [r2, #1047]	; 0x417
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	b2db      	uxtb	r3, r3
 8009f5e:	f882 3417 	strb.w	r3, [r2, #1047]	; 0x417
		kDataHandler.u8WidthPointer = 0;
 8009f62:	2100      	movs	r1, #0
 8009f64:	f882 1416 	strb.w	r1, [r2, #1046]	; 0x416

		/*
		 * Every time new measurement is opened the previous one is assumed to be ready for transmission
		 */
		kDataHandler.bReadyToSend = true;
 8009f68:	2101      	movs	r1, #1
 8009f6a:	f882 1418 	strb.w	r1, [r2, #1048]	; 0x418

		if(kDataHandler.u8LengthPointer >= dMemoryLength)
 8009f6e:	2b07      	cmp	r3, #7
 8009f70:	d91d      	bls.n	8009fae <DataHandler_OpenNewMeasurement+0x62>
		{
			kDataHandler.u8LengthPointer = 0;
 8009f72:	2400      	movs	r4, #0
 8009f74:	f882 4417 	strb.w	r4, [r2, #1047]	; 0x417
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].bAlreadySent = false;
 8009f78:	f892 3414 	ldrb.w	r3, [r2, #1044]	; 0x414
 8009f7c:	eb03 1183 	add.w	r1, r3, r3, lsl #6
 8009f80:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8009f84:	f881 4208 	strb.w	r4, [r1, #520]	; 0x208
			kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].u16Timestamp = u32TimeStamp;
 8009f88:	eb03 1183 	add.w	r1, r3, r3, lsl #6
 8009f8c:	eb02 01c1 	add.w	r1, r2, r1, lsl #3
 8009f90:	6048      	str	r0, [r1, #4]

			kDataHandler.u8LastMemoryPage = kDataHandler.u8ActiveMemoryPage;
 8009f92:	f882 3415 	strb.w	r3, [r2, #1045]	; 0x415
			kDataHandler.u8ActiveMemoryPage++;
 8009f96:	3301      	adds	r3, #1
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	f882 3414 	strb.w	r3, [r2, #1044]	; 0x414
			if(kDataHandler.u8ActiveMemoryPage >= dMemoryPagesCount)
 8009f9e:	2b01      	cmp	r3, #1
 8009fa0:	d901      	bls.n	8009fa6 <DataHandler_OpenNewMeasurement+0x5a>
			{
				kDataHandler.u8ActiveMemoryPage = 0;
 8009fa2:	f882 4414 	strb.w	r4, [r2, #1044]	; 0x414
			}
			kDataHandler.bPageFilled = true;
 8009fa6:	4b05      	ldr	r3, [pc, #20]	; (8009fbc <DataHandler_OpenNewMeasurement+0x70>)
 8009fa8:	2201      	movs	r2, #1
 8009faa:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
	else
	{
		AssertError(eAppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}

}
 8009fae:	bd10      	pop	{r4, pc}
		AssertError(eAppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 8009fb0:	f44f 7080 	mov.w	r0, #256	; 0x100
 8009fb4:	f000 fe64 	bl	800ac80 <AssertError>
}
 8009fb8:	e7f9      	b.n	8009fae <DataHandler_OpenNewMeasurement+0x62>
 8009fba:	bf00      	nop
 8009fbc:	200003d0 	.word	0x200003d0

08009fc0 <DataHandler_StoreMeasurement>:

void DataHandler_StoreMeasurement( float fNewMeasurement )
{
 8009fc0:	b508      	push	{r3, lr}
	uint8_t u8MemPage = kDataHandler.u8ActiveMemoryPage;
 8009fc2:	4a13      	ldr	r2, [pc, #76]	; (800a010 <DataHandler_StoreMeasurement+0x50>)
 8009fc4:	f892 3414 	ldrb.w	r3, [r2, #1044]	; 0x414
	uint8_t u8LenPtr = kDataHandler.u8LengthPointer;
 8009fc8:	f892 0417 	ldrb.w	r0, [r2, #1047]	; 0x417
	uint8_t u8WidPtr = kDataHandler.u8WidthPointer;
 8009fcc:	f892 1416 	ldrb.w	r1, [r2, #1046]	; 0x416

	if( kDataHandler.bEnabled )
 8009fd0:	7812      	ldrb	r2, [r2, #0]
 8009fd2:	b1ba      	cbz	r2, 800a004 <DataHandler_StoreMeasurement+0x44>
	{
		kDataHandler.kMeasurementMemory[u8MemPage].fMeasurementArray[u8LenPtr][u8WidPtr] = fNewMeasurement;
 8009fd4:	4a0e      	ldr	r2, [pc, #56]	; (800a010 <DataHandler_StoreMeasurement+0x50>)
 8009fd6:	eb03 1383 	add.w	r3, r3, r3, lsl #6
 8009fda:	005b      	lsls	r3, r3, #1
 8009fdc:	eb03 1300 	add.w	r3, r3, r0, lsl #4
 8009fe0:	440b      	add	r3, r1
 8009fe2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009fe6:	ed83 0a02 	vstr	s0, [r3, #8]
		kDataHandler.u8WidthPointer++;
 8009fea:	1c4b      	adds	r3, r1, #1
 8009fec:	b2db      	uxtb	r3, r3
 8009fee:	f882 3416 	strb.w	r3, [r2, #1046]	; 0x416

		if(kDataHandler.u8WidthPointer > dMemoryWidth)
 8009ff2:	2b10      	cmp	r3, #16
 8009ff4:	d800      	bhi.n	8009ff8 <DataHandler_StoreMeasurement+0x38>
	}
	else
	{
		AssertError(eAppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
	}
}
 8009ff6:	bd08      	pop	{r3, pc}
			kDataHandler.u8WidthPointer--;
 8009ff8:	f882 1416 	strb.w	r1, [r2, #1046]	; 0x416
			AssertError(eAppError_WidthOverstretched); // Width overstretched - no new measurement was called;
 8009ffc:	2080      	movs	r0, #128	; 0x80
 8009ffe:	f000 fe3f 	bl	800ac80 <AssertError>
 800a002:	e7f8      	b.n	8009ff6 <DataHandler_StoreMeasurement+0x36>
		AssertError(eAppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800a004:	f44f 7080 	mov.w	r0, #256	; 0x100
 800a008:	f000 fe3a 	bl	800ac80 <AssertError>
}
 800a00c:	e7f3      	b.n	8009ff6 <DataHandler_StoreMeasurement+0x36>
 800a00e:	bf00      	nop
 800a010:	200003d0 	.word	0x200003d0

0800a014 <DataHandler_AccessTransmissionMemoryInterchange>:

void DataHandler_AccessTransmissionMemoryInterchange( MemoryInterchange_t ** pkMemoryInterchangeAddress)
{
	MemoryInterchange_t *pkPointer;
	pkPointer = &kTransmissionMemoryInterchange;
	*pkMemoryInterchangeAddress = pkPointer;
 800a014:	4b01      	ldr	r3, [pc, #4]	; (800a01c <DataHandler_AccessTransmissionMemoryInterchange+0x8>)
 800a016:	6003      	str	r3, [r0, #0]
}
 800a018:	4770      	bx	lr
 800a01a:	bf00      	nop
 800a01c:	200007f4 	.word	0x200007f4

0800a020 <DataHandler_AccessStorageMemoryInterchange>:
void DataHandler_AccessStorageMemoryInterchange( MemoryInterchange_t ** pkMemoryInterchangeAddress)
{
	MemoryInterchange_t *pkPointer;
	pkPointer = &kStorageMemoryInterchange;
	*pkMemoryInterchangeAddress = pkPointer;
 800a020:	4b01      	ldr	r3, [pc, #4]	; (800a028 <DataHandler_AccessStorageMemoryInterchange+0x8>)
 800a022:	6003      	str	r3, [r0, #0]
}
 800a024:	4770      	bx	lr
 800a026:	bf00      	nop
 800a028:	200007ec 	.word	0x200007ec

0800a02c <DataHandler_CopyMemoryToInterchangeBuffer>:

void DataHandler_CopyMemoryToInterchangeBuffer( float *pfMemoryArray )
{
 800a02c:	b510      	push	{r4, lr}
 800a02e:	4604      	mov	r4, r0
	if( (kTransmissionMemoryInterchange.eMemoryState != eMemoryState_DataSent) && ( kTransmissionMemoryInterchange.eMemoryState != eMemoryState_DataSkipped ) )
 800a030:	4b0a      	ldr	r3, [pc, #40]	; (800a05c <DataHandler_CopyMemoryToInterchangeBuffer+0x30>)
 800a032:	795b      	ldrb	r3, [r3, #5]
 800a034:	3b02      	subs	r3, #2
 800a036:	b2db      	uxtb	r3, r3
 800a038:	2b01      	cmp	r3, #1
 800a03a:	d80b      	bhi.n	800a054 <DataHandler_CopyMemoryToInterchangeBuffer+0x28>
	{
		AssertError(eAppError_DataLost); // Memory would be overwritten otherwise;
	}
	else
	{
		kTransmissionMemoryInterchange.fDataPointer = pfMemoryArray;
 800a03c:	4b07      	ldr	r3, [pc, #28]	; (800a05c <DataHandler_CopyMemoryToInterchangeBuffer+0x30>)
 800a03e:	6018      	str	r0, [r3, #0]
		kTransmissionMemoryInterchange.eMemoryState = eMemoryState_NewData;
 800a040:	2200      	movs	r2, #0
 800a042:	715a      	strb	r2, [r3, #5]
	}

	if( !kStorageMemoryInterchange.bAddedToAverage )
 800a044:	4b06      	ldr	r3, [pc, #24]	; (800a060 <DataHandler_CopyMemoryToInterchangeBuffer+0x34>)
 800a046:	791b      	ldrb	r3, [r3, #4]
 800a048:	b11b      	cbz	r3, 800a052 <DataHandler_CopyMemoryToInterchangeBuffer+0x26>
	{
		//todo: add average missing error;
	}
	else
	{
		kStorageMemoryInterchange.fDataPointer = pfMemoryArray;
 800a04a:	4b05      	ldr	r3, [pc, #20]	; (800a060 <DataHandler_CopyMemoryToInterchangeBuffer+0x34>)
 800a04c:	601c      	str	r4, [r3, #0]
		kStorageMemoryInterchange.bAddedToAverage = false;
 800a04e:	2200      	movs	r2, #0
 800a050:	711a      	strb	r2, [r3, #4]
	}

}
 800a052:	bd10      	pop	{r4, pc}
		AssertError(eAppError_DataLost); // Memory would be overwritten otherwise;
 800a054:	2040      	movs	r0, #64	; 0x40
 800a056:	f000 fe13 	bl	800ac80 <AssertError>
 800a05a:	e7f3      	b.n	800a044 <DataHandler_CopyMemoryToInterchangeBuffer+0x18>
 800a05c:	200007f4 	.word	0x200007f4
 800a060:	200007ec 	.word	0x200007ec

0800a064 <DataHandler_Operate>:
{
 800a064:	b508      	push	{r3, lr}
	if( kDataHandler.bEnabled )
 800a066:	4b1d      	ldr	r3, [pc, #116]	; (800a0dc <DataHandler_Operate+0x78>)
 800a068:	781b      	ldrb	r3, [r3, #0]
 800a06a:	b393      	cbz	r3, 800a0d2 <DataHandler_Operate+0x6e>
		if( kDataHandler.bPageFilled )
 800a06c:	4b1b      	ldr	r3, [pc, #108]	; (800a0dc <DataHandler_Operate+0x78>)
 800a06e:	f893 3419 	ldrb.w	r3, [r3, #1049]	; 0x419
 800a072:	b11b      	cbz	r3, 800a07c <DataHandler_Operate+0x18>
			kDataHandler.bPageFilled = false;
 800a074:	4b19      	ldr	r3, [pc, #100]	; (800a0dc <DataHandler_Operate+0x78>)
 800a076:	2200      	movs	r2, #0
 800a078:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
		if( kDataHandler.bReadyToSend )
 800a07c:	4b17      	ldr	r3, [pc, #92]	; (800a0dc <DataHandler_Operate+0x78>)
 800a07e:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 800a082:	b1bb      	cbz	r3, 800a0b4 <DataHandler_Operate+0x50>
			if(kDataHandler.u8LengthPointer == 0)
 800a084:	4b15      	ldr	r3, [pc, #84]	; (800a0dc <DataHandler_Operate+0x78>)
 800a086:	f893 3417 	ldrb.w	r3, [r3, #1047]	; 0x417
 800a08a:	b9a3      	cbnz	r3, 800a0b6 <DataHandler_Operate+0x52>
				DataHandler_CopyMemoryToInterchangeBuffer(kDataHandler.kMeasurementMemory[kDataHandler.u8LastMemoryPage].fMeasurementArray[dMemoryLength-1]);
 800a08c:	4813      	ldr	r0, [pc, #76]	; (800a0dc <DataHandler_Operate+0x78>)
 800a08e:	f890 3415 	ldrb.w	r3, [r0, #1045]	; 0x415
 800a092:	eb03 1383 	add.w	r3, r3, r3, lsl #6
 800a096:	00da      	lsls	r2, r3, #3
 800a098:	f502 72e0 	add.w	r2, r2, #448	; 0x1c0
 800a09c:	4410      	add	r0, r2
 800a09e:	3008      	adds	r0, #8
 800a0a0:	f7ff ffc4 	bl	800a02c <DataHandler_CopyMemoryToInterchangeBuffer>
			CallForTransmissionEvent(); // Inform main event system that there is a pending transmission and data is preloaded to Memory Interchange
 800a0a4:	f000 fa26 	bl	800a4f4 <CallForTransmissionEvent>
			CallForAverageAddition(); // Inform event system that data is also ready for averaging
 800a0a8:	f000 fa33 	bl	800a512 <CallForAverageAddition>
			kDataHandler.bReadyToSend = false;
 800a0ac:	4b0b      	ldr	r3, [pc, #44]	; (800a0dc <DataHandler_Operate+0x78>)
 800a0ae:	2200      	movs	r2, #0
 800a0b0:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
}
 800a0b4:	bd08      	pop	{r3, pc}
				DataHandler_CopyMemoryToInterchangeBuffer(kDataHandler.kMeasurementMemory[kDataHandler.u8ActiveMemoryPage].fMeasurementArray[kDataHandler.u8LengthPointer-1]);
 800a0b6:	4809      	ldr	r0, [pc, #36]	; (800a0dc <DataHandler_Operate+0x78>)
 800a0b8:	f890 2414 	ldrb.w	r2, [r0, #1044]	; 0x414
 800a0bc:	3b01      	subs	r3, #1
 800a0be:	eb02 1282 	add.w	r2, r2, r2, lsl #6
 800a0c2:	00d1      	lsls	r1, r2, #3
 800a0c4:	eb01 1383 	add.w	r3, r1, r3, lsl #6
 800a0c8:	4418      	add	r0, r3
 800a0ca:	3008      	adds	r0, #8
 800a0cc:	f7ff ffae 	bl	800a02c <DataHandler_CopyMemoryToInterchangeBuffer>
 800a0d0:	e7e8      	b.n	800a0a4 <DataHandler_Operate+0x40>
		AssertError(eAppError_DataHandlerUninitialized); // Call to DataHandler procedure before initialization
 800a0d2:	f44f 7080 	mov.w	r0, #256	; 0x100
 800a0d6:	f000 fdd3 	bl	800ac80 <AssertError>
}
 800a0da:	e7eb      	b.n	800a0b4 <DataHandler_Operate+0x50>
 800a0dc:	200003d0 	.word	0x200003d0

0800a0e0 <DataSaver_Initialize>:

static DataSaver_t kDataSaver;
static WORD kWordCount;

void DataSaver_Initialize()
{
 800a0e0:	b508      	push	{r3, lr}
	kDataSaver.bEnabled = true;
 800a0e2:	4b0f      	ldr	r3, [pc, #60]	; (800a120 <DataSaver_Initialize+0x40>)
 800a0e4:	2201      	movs	r2, #1
 800a0e6:	701a      	strb	r2, [r3, #0]
	kDataSaver.u8CurrentSavingPage = 0;
 800a0e8:	2100      	movs	r1, #0
 800a0ea:	7119      	strb	r1, [r3, #4]
	kDataSaver.u8PreviousSavingPage = 0;
 800a0ec:	7159      	strb	r1, [r3, #5]
	kDataSaver.u16SaveIndex = 0;
 800a0ee:	80d9      	strh	r1, [r3, #6]
	kDataSaver.u16TickCounter = 0;
 800a0f0:	f8a3 1e4c 	strh.w	r1, [r3, #3660]	; 0xe4c
	kDataSaver.u8DataProcessingIndex = 0;
 800a0f4:	f883 1e40 	strb.w	r1, [r3, #3648]	; 0xe40
	kDataSaver.eState = DataSaverState_Wait;
 800a0f8:	f883 1e4e 	strb.w	r1, [r3, #3662]	; 0xe4e

	if( f_mount(&SDFatFS, (TCHAR const*)SDPath, 1) != FR_OK )
 800a0fc:	4909      	ldr	r1, [pc, #36]	; (800a124 <DataSaver_Initialize+0x44>)
 800a0fe:	480a      	ldr	r0, [pc, #40]	; (800a128 <DataSaver_Initialize+0x48>)
 800a100:	f7ff fb0a 	bl	8009718 <f_mount>
 800a104:	b930      	cbnz	r0, 800a114 <DataSaver_Initialize+0x34>
	{
		AssertError(eAppError_SDCardNotMounted);
	}

	kDataSaver.phRTCHandle = HandlesAssigner_GetHandle(eHandle_RTC);
 800a106:	2004      	movs	r0, #4
 800a108:	f000 f9ca 	bl	800a4a0 <HandlesAssigner_GetHandle>
 800a10c:	4b04      	ldr	r3, [pc, #16]	; (800a120 <DataSaver_Initialize+0x40>)
 800a10e:	f8c3 0e50 	str.w	r0, [r3, #3664]	; 0xe50
}
 800a112:	bd08      	pop	{r3, pc}
		AssertError(eAppError_SDCardNotMounted);
 800a114:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 800a118:	f000 fdb2 	bl	800ac80 <AssertError>
 800a11c:	e7f3      	b.n	800a106 <DataSaver_Initialize+0x26>
 800a11e:	bf00      	nop
 800a120:	200007fc 	.word	0x200007fc
 800a124:	20001b84 	.word	0x20001b84
 800a128:	20001db8 	.word	0x20001db8

0800a12c <DataSaver_Operate>:

void DataSaver_Operate()
{
	if(kDataSaver.bEnabled)
 800a12c:	4b7b      	ldr	r3, [pc, #492]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a12e:	781b      	ldrb	r3, [r3, #0]
 800a130:	2b00      	cmp	r3, #0
 800a132:	f000 80f1 	beq.w	800a318 <DataSaver_Operate+0x1ec>
{
 800a136:	b570      	push	{r4, r5, r6, lr}
	{
		switch(kDataSaver.eState)
 800a138:	4b78      	ldr	r3, [pc, #480]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a13a:	f893 3e4e 	ldrb.w	r3, [r3, #3662]	; 0xe4e
 800a13e:	2b08      	cmp	r3, #8
 800a140:	d847      	bhi.n	800a1d2 <DataSaver_Operate+0xa6>
 800a142:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a146:	0009      	.short	0x0009
 800a148:	003a0019 	.word	0x003a0019
 800a14c:	00b70047 	.word	0x00b70047
 800a150:	00c2006b 	.word	0x00c2006b
 800a154:	00e100cf 	.word	0x00e100cf
		{
		case DataSaverState_Wait:
			if ( kDataSaver.bAveragingPeriodElapsed )
 800a158:	4b70      	ldr	r3, [pc, #448]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a15a:	785b      	ldrb	r3, [r3, #1]
 800a15c:	b123      	cbz	r3, 800a168 <DataSaver_Operate+0x3c>
			{
				kDataSaver.eState = DataSaverState_CalculateAverage;
 800a15e:	4b6f      	ldr	r3, [pc, #444]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a160:	2202      	movs	r2, #2
 800a162:	f883 2e4e 	strb.w	r2, [r3, #3662]	; 0xe4e
 800a166:	e034      	b.n	800a1d2 <DataSaver_Operate+0xa6>
			}
			else if ( kDataSaver.bNewDataAvailable )
 800a168:	4b6c      	ldr	r3, [pc, #432]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a16a:	789b      	ldrb	r3, [r3, #2]
 800a16c:	b38b      	cbz	r3, 800a1d2 <DataSaver_Operate+0xa6>
			{
				kDataSaver.eState = DataSaverState_AddToAverageSum;
 800a16e:	4b6b      	ldr	r3, [pc, #428]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a170:	2201      	movs	r2, #1
 800a172:	f883 2e4e 	strb.w	r2, [r3, #3662]	; 0xe4e
 800a176:	e02c      	b.n	800a1d2 <DataSaver_Operate+0xa6>
			}
			break;
		case DataSaverState_AddToAverageSum:

			if( kDataSaver.u8DataProcessingIndex < dMaximumChannels )
 800a178:	4b68      	ldr	r3, [pc, #416]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a17a:	f893 0e40 	ldrb.w	r0, [r3, #3648]	; 0xe40
 800a17e:	280f      	cmp	r0, #15
 800a180:	d90b      	bls.n	800a19a <DataSaver_Operate+0x6e>
				SignalProcessing_AddSampleToAverage(kDataSaver.pkMeasurementPointer->fDataPointer[kDataSaver.u8DataProcessingIndex], kDataSaver.u8DataProcessingIndex);
				kDataSaver.u8DataProcessingIndex++;
			}
			else
			{
				kDataSaver.bNewDataAvailable = false;
 800a182:	4b66      	ldr	r3, [pc, #408]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a184:	2200      	movs	r2, #0
 800a186:	709a      	strb	r2, [r3, #2]
				kDataSaver.u8DataProcessingIndex = 0;
 800a188:	f883 2e40 	strb.w	r2, [r3, #3648]	; 0xe40
				kDataSaver.eState = DataSaverState_Wait;
 800a18c:	f883 2e4e 	strb.w	r2, [r3, #3662]	; 0xe4e
				kDataSaver.pkMeasurementPointer->bAddedToAverage = true;
 800a190:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	; 0xe44
 800a194:	2201      	movs	r2, #1
 800a196:	711a      	strb	r2, [r3, #4]
 800a198:	e01b      	b.n	800a1d2 <DataSaver_Operate+0xa6>
				SignalProcessing_AddSampleToAverage(kDataSaver.pkMeasurementPointer->fDataPointer[kDataSaver.u8DataProcessingIndex], kDataSaver.u8DataProcessingIndex);
 800a19a:	461c      	mov	r4, r3
 800a19c:	f8d3 3e44 	ldr.w	r3, [r3, #3652]	; 0xe44
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 800a1a6:	ed93 0a00 	vldr	s0, [r3]
 800a1aa:	f000 fd99 	bl	800ace0 <SignalProcessing_AddSampleToAverage>
				kDataSaver.u8DataProcessingIndex++;
 800a1ae:	f894 3e40 	ldrb.w	r3, [r4, #3648]	; 0xe40
 800a1b2:	3301      	adds	r3, #1
 800a1b4:	f884 3e40 	strb.w	r3, [r4, #3648]	; 0xe40
 800a1b8:	e00b      	b.n	800a1d2 <DataSaver_Operate+0xa6>
			}
			break;
		case DataSaverState_CalculateAverage:
			SignalProcessing_CalculateAverage();
 800a1ba:	f000 fdb3 	bl	800ad24 <SignalProcessing_CalculateAverage>
			kDataSaver.pfAveragePointer = SignalProcessing_ReadAverage();
 800a1be:	f000 fddf 	bl	800ad80 <SignalProcessing_ReadAverage>
 800a1c2:	4b56      	ldr	r3, [pc, #344]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a1c4:	f8c3 0e48 	str.w	r0, [r3, #3656]	; 0xe48
			kDataSaver.bAveragingPeriodElapsed = false;
 800a1c8:	2200      	movs	r2, #0
 800a1ca:	705a      	strb	r2, [r3, #1]
			kDataSaver.eState = DataSaverState_GetCurrentTime;
 800a1cc:	2203      	movs	r2, #3
 800a1ce:	f883 2e4e 	strb.w	r2, [r3, #3662]	; 0xe4e
		default:
			break;
		}

	}
}
 800a1d2:	bd70      	pop	{r4, r5, r6, pc}
			HAL_RTC_GetTime(kDataSaver.phRTCHandle, &kDataSaver.kTimeData, RTC_FORMAT_BIN);
 800a1d4:	4c51      	ldr	r4, [pc, #324]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a1d6:	f604 6554 	addw	r5, r4, #3668	; 0xe54
 800a1da:	2200      	movs	r2, #0
 800a1dc:	4629      	mov	r1, r5
 800a1de:	f8d4 0e50 	ldr.w	r0, [r4, #3664]	; 0xe50
 800a1e2:	f7fa fcd1 	bl	8004b88 <HAL_RTC_GetTime>
			HAL_RTC_GetDate(kDataSaver.phRTCHandle, &kDataSaver.kDateData, RTC_FORMAT_BIN);
 800a1e6:	f604 6668 	addw	r6, r4, #3688	; 0xe68
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	4631      	mov	r1, r6
 800a1ee:	f8d4 0e50 	ldr.w	r0, [r4, #3664]	; 0xe50
 800a1f2:	f7fa fcf1 	bl	8004bd8 <HAL_RTC_GetDate>
					&kDataSaver.u8SavingPage[kDataSaver.u8CurrentSavingPage][kDataSaver.u16SaveIndex],
 800a1f6:	7920      	ldrb	r0, [r4, #4]
 800a1f8:	88e3      	ldrh	r3, [r4, #6]
			FrameAssembler_ConvertDateTimeToCharArray(
 800a1fa:	f240 721c 	movw	r2, #1820	; 0x71c
 800a1fe:	fb02 3000 	mla	r0, r2, r0, r3
 800a202:	3008      	adds	r0, #8
 800a204:	4632      	mov	r2, r6
 800a206:	4629      	mov	r1, r5
 800a208:	4420      	add	r0, r4
 800a20a:	f000 fc79 	bl	800ab00 <FrameAssembler_ConvertDateTimeToCharArray>
			kDataSaver.u16SaveIndex +=dTimestampSize;
 800a20e:	88e3      	ldrh	r3, [r4, #6]
 800a210:	3314      	adds	r3, #20
 800a212:	80e3      	strh	r3, [r4, #6]
			kDataSaver.eState = DataSaverState_StoreAverage;
 800a214:	2305      	movs	r3, #5
 800a216:	f884 3e4e 	strb.w	r3, [r4, #3662]	; 0xe4e
			break;
 800a21a:	e7da      	b.n	800a1d2 <DataSaver_Operate+0xa6>
			if( kDataSaver.u8DataProcessingIndex < dMaximumChannels )
 800a21c:	4b3f      	ldr	r3, [pc, #252]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a21e:	f893 3e40 	ldrb.w	r3, [r3, #3648]	; 0xe40
 800a222:	2b0f      	cmp	r3, #15
 800a224:	d927      	bls.n	800a276 <DataSaver_Operate+0x14a>
				kDataSaver.u8SavingPage[kDataSaver.u8CurrentSavingPage][kDataSaver.u16SaveIndex++] = '\r';
 800a226:	4a3d      	ldr	r2, [pc, #244]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a228:	7911      	ldrb	r1, [r2, #4]
 800a22a:	88d0      	ldrh	r0, [r2, #6]
 800a22c:	1c43      	adds	r3, r0, #1
 800a22e:	b29c      	uxth	r4, r3
 800a230:	f240 731c 	movw	r3, #1820	; 0x71c
 800a234:	fb03 2301 	mla	r3, r3, r1, r2
 800a238:	4418      	add	r0, r3
 800a23a:	250d      	movs	r5, #13
 800a23c:	7205      	strb	r5, [r0, #8]
				kDataSaver.u8SavingPage[kDataSaver.u8CurrentSavingPage][kDataSaver.u16SaveIndex++] = '\n';
 800a23e:	1c60      	adds	r0, r4, #1
 800a240:	b280      	uxth	r0, r0
 800a242:	80d0      	strh	r0, [r2, #6]
 800a244:	4423      	add	r3, r4
 800a246:	240a      	movs	r4, #10
 800a248:	721c      	strb	r4, [r3, #8]
				kDataSaver.u8DataProcessingIndex = 0;
 800a24a:	2300      	movs	r3, #0
 800a24c:	f882 3e40 	strb.w	r3, [r2, #3648]	; 0xe40
				if( (kDataSaver.u16SaveIndex + ( dMaxDataLenght * dMaximumChannels)) > ( dSavingPageSize ) )
 800a250:	f240 637c 	movw	r3, #1660	; 0x67c
 800a254:	4298      	cmp	r0, r3
 800a256:	d928      	bls.n	800a2aa <DataSaver_Operate+0x17e>
					kDataSaver.u16SaveIndex = 0;
 800a258:	4613      	mov	r3, r2
 800a25a:	2200      	movs	r2, #0
 800a25c:	80da      	strh	r2, [r3, #6]
					kDataSaver.u8PreviousSavingPage = kDataSaver.u8CurrentSavingPage;
 800a25e:	7159      	strb	r1, [r3, #5]
					kDataSaver.u8CurrentSavingPage++;
 800a260:	3101      	adds	r1, #1
 800a262:	b2c9      	uxtb	r1, r1
 800a264:	7119      	strb	r1, [r3, #4]
					if(kDataSaver.u8CurrentSavingPage >= dSavingPageCount)
 800a266:	2901      	cmp	r1, #1
 800a268:	d900      	bls.n	800a26c <DataSaver_Operate+0x140>
						kDataSaver.u8CurrentSavingPage = 0;
 800a26a:	711a      	strb	r2, [r3, #4]
					kDataSaver.eState = DataSaverState_CreateFilename;
 800a26c:	4b2b      	ldr	r3, [pc, #172]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a26e:	2204      	movs	r2, #4
 800a270:	f883 2e4e 	strb.w	r2, [r3, #3662]	; 0xe4e
 800a274:	e7ad      	b.n	800a1d2 <DataSaver_Operate+0xa6>
						&kDataSaver.u8SavingPage[kDataSaver.u8CurrentSavingPage][kDataSaver.u16SaveIndex],
 800a276:	4c29      	ldr	r4, [pc, #164]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a278:	7920      	ldrb	r0, [r4, #4]
 800a27a:	88e1      	ldrh	r1, [r4, #6]
						kDataSaver.pfAveragePointer[kDataSaver.u8DataProcessingIndex]);
 800a27c:	f8d4 2e48 	ldr.w	r2, [r4, #3656]	; 0xe48
 800a280:	eb02 0383 	add.w	r3, r2, r3, lsl #2
				FrameAssembler_ConvertFloatToCharArray(
 800a284:	f240 721c 	movw	r2, #1820	; 0x71c
 800a288:	fb02 1000 	mla	r0, r2, r0, r1
 800a28c:	3008      	adds	r0, #8
 800a28e:	ed93 0a00 	vldr	s0, [r3]
 800a292:	4420      	add	r0, r4
 800a294:	f000 fc24 	bl	800aae0 <FrameAssembler_ConvertFloatToCharArray>
				kDataSaver.u16SaveIndex += dMaxDataLenght;
 800a298:	88e3      	ldrh	r3, [r4, #6]
 800a29a:	330a      	adds	r3, #10
 800a29c:	80e3      	strh	r3, [r4, #6]
				kDataSaver.u8DataProcessingIndex++;
 800a29e:	f894 3e40 	ldrb.w	r3, [r4, #3648]	; 0xe40
 800a2a2:	3301      	adds	r3, #1
 800a2a4:	f884 3e40 	strb.w	r3, [r4, #3648]	; 0xe40
 800a2a8:	e793      	b.n	800a1d2 <DataSaver_Operate+0xa6>
					kDataSaver.eState = DataSaverState_Wait;
 800a2aa:	4b1c      	ldr	r3, [pc, #112]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a2ac:	2200      	movs	r2, #0
 800a2ae:	f883 2e4e 	strb.w	r2, [r3, #3662]	; 0xe4e
 800a2b2:	e78e      	b.n	800a1d2 <DataSaver_Operate+0xa6>
			FrameAssembler_CreateFilnameFromDate(&kDataSaver.u8Filename, &kDataSaver.kDateData);
 800a2b4:	4c19      	ldr	r4, [pc, #100]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a2b6:	f604 6168 	addw	r1, r4, #3688	; 0xe68
 800a2ba:	f604 606c 	addw	r0, r4, #3692	; 0xe6c
 800a2be:	f000 fc45 	bl	800ab4c <FrameAssembler_CreateFilnameFromDate>
			kDataSaver.eState = DataSaverState_OpenFile;
 800a2c2:	2306      	movs	r3, #6
 800a2c4:	f884 3e4e 	strb.w	r3, [r4, #3662]	; 0xe4e
			break;
 800a2c8:	e783      	b.n	800a1d2 <DataSaver_Operate+0xa6>
			kDataSaver.kCardResult = f_open(&SDFile, &kDataSaver.u8Filename, FA_OPEN_APPEND | FA_WRITE );
 800a2ca:	4c14      	ldr	r4, [pc, #80]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a2cc:	2232      	movs	r2, #50	; 0x32
 800a2ce:	f604 616c 	addw	r1, r4, #3692	; 0xe6c
 800a2d2:	4813      	ldr	r0, [pc, #76]	; (800a320 <DataSaver_Operate+0x1f4>)
 800a2d4:	f7ff fa4e 	bl	8009774 <f_open>
 800a2d8:	f884 0e4f 	strb.w	r0, [r4, #3663]	; 0xe4f
			kDataSaver.eState = DataSaverState_CallSDSave;
 800a2dc:	2307      	movs	r3, #7
 800a2de:	f884 3e4e 	strb.w	r3, [r4, #3662]	; 0xe4e
			break;
 800a2e2:	e776      	b.n	800a1d2 <DataSaver_Operate+0xa6>
			kDataSaver.kCardResult = f_write(&SDFile, &kDataSaver.u8SavingPage[kDataSaver.u8PreviousSavingPage][0], dSavingPageSize, &kWordCount);
 800a2e4:	4c0d      	ldr	r4, [pc, #52]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a2e6:	7961      	ldrb	r1, [r4, #5]
 800a2e8:	f240 721c 	movw	r2, #1820	; 0x71c
 800a2ec:	fb02 f101 	mul.w	r1, r2, r1
 800a2f0:	3108      	adds	r1, #8
 800a2f2:	4b0c      	ldr	r3, [pc, #48]	; (800a324 <DataSaver_Operate+0x1f8>)
 800a2f4:	4421      	add	r1, r4
 800a2f6:	480a      	ldr	r0, [pc, #40]	; (800a320 <DataSaver_Operate+0x1f4>)
 800a2f8:	f7ff fb4f 	bl	800999a <f_write>
 800a2fc:	f884 0e4f 	strb.w	r0, [r4, #3663]	; 0xe4f
			kDataSaver.eState = DataSaverState_CloseFile;
 800a300:	2308      	movs	r3, #8
 800a302:	f884 3e4e 	strb.w	r3, [r4, #3662]	; 0xe4e
			break;
 800a306:	e764      	b.n	800a1d2 <DataSaver_Operate+0xa6>
			f_close(&SDFile);
 800a308:	4805      	ldr	r0, [pc, #20]	; (800a320 <DataSaver_Operate+0x1f4>)
 800a30a:	f7ff fc92 	bl	8009c32 <f_close>
			kDataSaver.eState = DataSaverState_Wait;
 800a30e:	4b03      	ldr	r3, [pc, #12]	; (800a31c <DataSaver_Operate+0x1f0>)
 800a310:	2200      	movs	r2, #0
 800a312:	f883 2e4e 	strb.w	r2, [r3, #3662]	; 0xe4e
}
 800a316:	e75c      	b.n	800a1d2 <DataSaver_Operate+0xa6>
 800a318:	4770      	bx	lr
 800a31a:	bf00      	nop
 800a31c:	200007fc 	.word	0x200007fc
 800a320:	20001b88 	.word	0x20001b88
 800a324:	20001674 	.word	0x20001674

0800a328 <DataSaver_NewDataAvailable>:

void DataSaver_NewDataAvailable()
{
 800a328:	b508      	push	{r3, lr}
	if( !kDataSaver.bNewDataAvailable )
 800a32a:	4b08      	ldr	r3, [pc, #32]	; (800a34c <DataSaver_NewDataAvailable+0x24>)
 800a32c:	789b      	ldrb	r3, [r3, #2]
 800a32e:	b93b      	cbnz	r3, 800a340 <DataSaver_NewDataAvailable+0x18>
	{
		kDataSaver.bNewDataAvailable = true;
 800a330:	4806      	ldr	r0, [pc, #24]	; (800a34c <DataSaver_NewDataAvailable+0x24>)
 800a332:	2301      	movs	r3, #1
 800a334:	7083      	strb	r3, [r0, #2]
		DataHandler_AccessStorageMemoryInterchange(&kDataSaver.pkMeasurementPointer);
 800a336:	f600 6044 	addw	r0, r0, #3652	; 0xe44
 800a33a:	f7ff fe71 	bl	800a020 <DataHandler_AccessStorageMemoryInterchange>
	}
	else
	{
		AssertError(eAppError_AveragingDataOverlaped);
	}
}
 800a33e:	bd08      	pop	{r3, pc}
		AssertError(eAppError_AveragingDataOverlaped);
 800a340:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800a344:	f000 fc9c 	bl	800ac80 <AssertError>
}
 800a348:	e7f9      	b.n	800a33e <DataSaver_NewDataAvailable+0x16>
 800a34a:	bf00      	nop
 800a34c:	200007fc 	.word	0x200007fc

0800a350 <DataSaver_TickAveragingPeriod>:

void DataSaver_TickAveragingPeriod()
{
 800a350:	b508      	push	{r3, lr}
	if( kDataSaver.bEnabled )
 800a352:	4b0d      	ldr	r3, [pc, #52]	; (800a388 <DataSaver_TickAveragingPeriod+0x38>)
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	b18b      	cbz	r3, 800a37c <DataSaver_TickAveragingPeriod+0x2c>
	{
		kDataSaver.u16TickCounter++;
 800a358:	4a0b      	ldr	r2, [pc, #44]	; (800a388 <DataSaver_TickAveragingPeriod+0x38>)
 800a35a:	f8b2 3e4c 	ldrh.w	r3, [r2, #3660]	; 0xe4c
 800a35e:	3301      	adds	r3, #1
 800a360:	b29b      	uxth	r3, r3
 800a362:	f8a2 3e4c 	strh.w	r3, [r2, #3660]	; 0xe4c

		if(kDataSaver.u16TickCounter >= ((uint16_t)dAveragingPeriodTicks ) )
 800a366:	2b09      	cmp	r3, #9
 800a368:	d908      	bls.n	800a37c <DataSaver_TickAveragingPeriod+0x2c>
		{
			kDataSaver.u16TickCounter = 0;
 800a36a:	4613      	mov	r3, r2
 800a36c:	2200      	movs	r2, #0
 800a36e:	f8a3 2e4c 	strh.w	r2, [r3, #3660]	; 0xe4c
			if( !kDataSaver.bAveragingPeriodElapsed )
 800a372:	785b      	ldrb	r3, [r3, #1]
 800a374:	b91b      	cbnz	r3, 800a37e <DataSaver_TickAveragingPeriod+0x2e>
			{
				kDataSaver.bAveragingPeriodElapsed = true;
 800a376:	4b04      	ldr	r3, [pc, #16]	; (800a388 <DataSaver_TickAveragingPeriod+0x38>)
 800a378:	2201      	movs	r2, #1
 800a37a:	705a      	strb	r2, [r3, #1]
			{
				AssertError(eAppError_AveragingDataLost);
			}
		}
	}
}
 800a37c:	bd08      	pop	{r3, pc}
				AssertError(eAppError_AveragingDataLost);
 800a37e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a382:	f000 fc7d 	bl	800ac80 <AssertError>
}
 800a386:	e7f9      	b.n	800a37c <DataSaver_TickAveragingPeriod+0x2c>
 800a388:	200007fc 	.word	0x200007fc

0800a38c <EventSystem_Initialize>:

static EventData_t kEventData;

void EventSystem_Initialize()
{
	kEventData.bInitalized = true;
 800a38c:	4b01      	ldr	r3, [pc, #4]	; (800a394 <EventSystem_Initialize+0x8>)
 800a38e:	2201      	movs	r2, #1
 800a390:	701a      	strb	r2, [r3, #0]
}
 800a392:	4770      	bx	lr
 800a394:	20001678 	.word	0x20001678

0800a398 <EventSystem_HandleEvent>:
void EventSystem_HandleEvent()
{
 800a398:	b508      	push	{r3, lr}
	uint32_t u32EventCode = 0;

	u32EventCode = (uint32_t)eEvent_DataReadyToTransmit;
	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800a39a:	4b22      	ldr	r3, [pc, #136]	; (800a424 <EventSystem_HandleEvent+0x8c>)
 800a39c:	685b      	ldr	r3, [r3, #4]
 800a39e:	f013 0f01 	tst.w	r3, #1
 800a3a2:	d114      	bne.n	800a3ce <EventSystem_HandleEvent+0x36>
		ComManager_ArmTransmission();
		kEventData.u32EventRegister &= ~(u32EventCode);
	}

	u32EventCode = (uint32_t)eEvent_USBConnected;
	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800a3a4:	4b1f      	ldr	r3, [pc, #124]	; (800a424 <EventSystem_HandleEvent+0x8c>)
 800a3a6:	685b      	ldr	r3, [r3, #4]
 800a3a8:	f013 0f02 	tst.w	r3, #2
 800a3ac:	d117      	bne.n	800a3de <EventSystem_HandleEvent+0x46>
		CommManager_SetUSBConnectionState(USB_Connected);
		kEventData.u32EventRegister &= ~(u32EventCode);
	}

	u32EventCode = (uint32_t)eEvent_USBDisconnected;
	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800a3ae:	4b1d      	ldr	r3, [pc, #116]	; (800a424 <EventSystem_HandleEvent+0x8c>)
 800a3b0:	685b      	ldr	r3, [r3, #4]
 800a3b2:	f013 0f04 	tst.w	r3, #4
 800a3b6:	d11b      	bne.n	800a3f0 <EventSystem_HandleEvent+0x58>
		CommManager_SetUSBConnectionState(USB_Disconnected);
		kEventData.u32EventRegister &= ~(u32EventCode);
	}

	u32EventCode = (uint32_t)eEvent_DataReadyForAverage;
	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800a3b8:	4b1a      	ldr	r3, [pc, #104]	; (800a424 <EventSystem_HandleEvent+0x8c>)
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	f013 0f10 	tst.w	r3, #16
 800a3c0:	d11f      	bne.n	800a402 <EventSystem_HandleEvent+0x6a>
		DataSaver_NewDataAvailable();
		kEventData.u32EventRegister &= ~(u32EventCode);
	}

	u32EventCode = (uint32_t)eEvent_ResetSensors;
	if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800a3c2:	4b18      	ldr	r3, [pc, #96]	; (800a424 <EventSystem_HandleEvent+0x8c>)
 800a3c4:	685b      	ldr	r3, [r3, #4]
 800a3c6:	f013 0f20 	tst.w	r3, #32
 800a3ca:	d122      	bne.n	800a412 <EventSystem_HandleEvent+0x7a>
	{
		TempCollect_ResetSensors();
		kEventData.u32EventRegister &= ~(u32EventCode);
	}
}
 800a3cc:	bd08      	pop	{r3, pc}
		ComManager_ArmTransmission();
 800a3ce:	f000 fabf 	bl	800a950 <ComManager_ArmTransmission>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800a3d2:	4a14      	ldr	r2, [pc, #80]	; (800a424 <EventSystem_HandleEvent+0x8c>)
 800a3d4:	6853      	ldr	r3, [r2, #4]
 800a3d6:	f023 0301 	bic.w	r3, r3, #1
 800a3da:	6053      	str	r3, [r2, #4]
 800a3dc:	e7e2      	b.n	800a3a4 <EventSystem_HandleEvent+0xc>
		CommManager_SetUSBConnectionState(USB_Connected);
 800a3de:	2001      	movs	r0, #1
 800a3e0:	f000 faa0 	bl	800a924 <CommManager_SetUSBConnectionState>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800a3e4:	4a0f      	ldr	r2, [pc, #60]	; (800a424 <EventSystem_HandleEvent+0x8c>)
 800a3e6:	6853      	ldr	r3, [r2, #4]
 800a3e8:	f023 0302 	bic.w	r3, r3, #2
 800a3ec:	6053      	str	r3, [r2, #4]
 800a3ee:	e7de      	b.n	800a3ae <EventSystem_HandleEvent+0x16>
		CommManager_SetUSBConnectionState(USB_Disconnected);
 800a3f0:	2000      	movs	r0, #0
 800a3f2:	f000 fa97 	bl	800a924 <CommManager_SetUSBConnectionState>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800a3f6:	4a0b      	ldr	r2, [pc, #44]	; (800a424 <EventSystem_HandleEvent+0x8c>)
 800a3f8:	6853      	ldr	r3, [r2, #4]
 800a3fa:	f023 0304 	bic.w	r3, r3, #4
 800a3fe:	6053      	str	r3, [r2, #4]
 800a400:	e7da      	b.n	800a3b8 <EventSystem_HandleEvent+0x20>
		DataSaver_NewDataAvailable();
 800a402:	f7ff ff91 	bl	800a328 <DataSaver_NewDataAvailable>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800a406:	4a07      	ldr	r2, [pc, #28]	; (800a424 <EventSystem_HandleEvent+0x8c>)
 800a408:	6853      	ldr	r3, [r2, #4]
 800a40a:	f023 0310 	bic.w	r3, r3, #16
 800a40e:	6053      	str	r3, [r2, #4]
 800a410:	e7d7      	b.n	800a3c2 <EventSystem_HandleEvent+0x2a>
		TempCollect_ResetSensors();
 800a412:	f000 fa81 	bl	800a918 <TempCollect_ResetSensors>
		kEventData.u32EventRegister &= ~(u32EventCode);
 800a416:	4a03      	ldr	r2, [pc, #12]	; (800a424 <EventSystem_HandleEvent+0x8c>)
 800a418:	6853      	ldr	r3, [r2, #4]
 800a41a:	f023 0320 	bic.w	r3, r3, #32
 800a41e:	6053      	str	r3, [r2, #4]
}
 800a420:	e7d4      	b.n	800a3cc <EventSystem_HandleEvent+0x34>
 800a422:	bf00      	nop
 800a424:	20001678 	.word	0x20001678

0800a428 <EventSystem_Signalize>:

void EventSystem_Signalize(Event_t eEvent)
{
 800a428:	b508      	push	{r3, lr}
	uint32_t u32EventCode = (uint32_t)eEvent;

	if(kEventData.bInitalized)
 800a42a:	4b08      	ldr	r3, [pc, #32]	; (800a44c <EventSystem_Signalize+0x24>)
 800a42c:	781b      	ldrb	r3, [r3, #0]
 800a42e:	b13b      	cbz	r3, 800a440 <EventSystem_Signalize+0x18>
	{
		if( (kEventData.u32EventRegister & u32EventCode) == u32EventCode )
 800a430:	4b06      	ldr	r3, [pc, #24]	; (800a44c <EventSystem_Signalize+0x24>)
 800a432:	685b      	ldr	r3, [r3, #4]
 800a434:	ea30 0203 	bics.w	r2, r0, r3
 800a438:	d003      	beq.n	800a442 <EventSystem_Signalize+0x1a>
		{
			AssertError(eAppError_EventOverlap); // Event already set, before handling it
		}
		else
		{
			kEventData.u32EventRegister |= u32EventCode; // Set bit in register according to the event code
 800a43a:	4318      	orrs	r0, r3
 800a43c:	4b03      	ldr	r3, [pc, #12]	; (800a44c <EventSystem_Signalize+0x24>)
 800a43e:	6058      	str	r0, [r3, #4]
		}
	}
}
 800a440:	bd08      	pop	{r3, pc}
			AssertError(eAppError_EventOverlap); // Event already set, before handling it
 800a442:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800a446:	f000 fc1b 	bl	800ac80 <AssertError>
 800a44a:	e7f9      	b.n	800a440 <EventSystem_Signalize+0x18>
 800a44c:	20001678 	.word	0x20001678

0800a450 <HandlesAssigner_ShareHandle>:
}HandleAssignerData_t;

static HandleAssignerData_t kHandleAssignerData;

void HandlesAssigner_ShareHandle(void * phHandle, HandleType_t eHandleDeviceType)
{
 800a450:	b508      	push	{r3, lr}
	switch(eHandleDeviceType)
 800a452:	2907      	cmp	r1, #7
 800a454:	d81d      	bhi.n	800a492 <HandlesAssigner_ShareHandle+0x42>
 800a456:	e8df f001 	tbb	[pc, r1]
 800a45a:	0704      	.short	0x0704
 800a45c:	13100d0a 	.word	0x13100d0a
 800a460:	1916      	.short	0x1916
	{
		case (eHandle_TIM2):
			kHandleAssignerData.phTIM2 = phHandle;
 800a462:	4b0e      	ldr	r3, [pc, #56]	; (800a49c <HandlesAssigner_ShareHandle+0x4c>)
 800a464:	6158      	str	r0, [r3, #20]
			break;
		default:
			AssertError(eAppError_HALHandleAssignmentError);
			break;
	}
}
 800a466:	bd08      	pop	{r3, pc}
			kHandleAssignerData.phTIM5 = phHandle;
 800a468:	4b0c      	ldr	r3, [pc, #48]	; (800a49c <HandlesAssigner_ShareHandle+0x4c>)
 800a46a:	6198      	str	r0, [r3, #24]
			break;
 800a46c:	e7fb      	b.n	800a466 <HandlesAssigner_ShareHandle+0x16>
			kHandleAssignerData.phI2C1 = phHandle;
 800a46e:	4b0b      	ldr	r3, [pc, #44]	; (800a49c <HandlesAssigner_ShareHandle+0x4c>)
 800a470:	6058      	str	r0, [r3, #4]
			break;
 800a472:	e7f8      	b.n	800a466 <HandlesAssigner_ShareHandle+0x16>
			kHandleAssignerData.phI2C2 = phHandle;
 800a474:	4b09      	ldr	r3, [pc, #36]	; (800a49c <HandlesAssigner_ShareHandle+0x4c>)
 800a476:	6098      	str	r0, [r3, #8]
			break;
 800a478:	e7f5      	b.n	800a466 <HandlesAssigner_ShareHandle+0x16>
			kHandleAssignerData.phRTC = phHandle;
 800a47a:	4b08      	ldr	r3, [pc, #32]	; (800a49c <HandlesAssigner_ShareHandle+0x4c>)
 800a47c:	60d8      	str	r0, [r3, #12]
			break;
 800a47e:	e7f2      	b.n	800a466 <HandlesAssigner_ShareHandle+0x16>
			kHandleAssignerData.phSD = phHandle;
 800a480:	4b06      	ldr	r3, [pc, #24]	; (800a49c <HandlesAssigner_ShareHandle+0x4c>)
 800a482:	6118      	str	r0, [r3, #16]
			break;
 800a484:	e7ef      	b.n	800a466 <HandlesAssigner_ShareHandle+0x16>
			kHandleAssignerData.phADC1 = phHandle;
 800a486:	4b05      	ldr	r3, [pc, #20]	; (800a49c <HandlesAssigner_ShareHandle+0x4c>)
 800a488:	6018      	str	r0, [r3, #0]
			break;
 800a48a:	e7ec      	b.n	800a466 <HandlesAssigner_ShareHandle+0x16>
			kHandleAssignerData.phUART1 = phHandle;
 800a48c:	4b03      	ldr	r3, [pc, #12]	; (800a49c <HandlesAssigner_ShareHandle+0x4c>)
 800a48e:	61d8      	str	r0, [r3, #28]
			break;
 800a490:	e7e9      	b.n	800a466 <HandlesAssigner_ShareHandle+0x16>
			AssertError(eAppError_HALHandleAssignmentError);
 800a492:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800a496:	f000 fbf3 	bl	800ac80 <AssertError>
}
 800a49a:	e7e4      	b.n	800a466 <HandlesAssigner_ShareHandle+0x16>
 800a49c:	20001680 	.word	0x20001680

0800a4a0 <HandlesAssigner_GetHandle>:

void* HandlesAssigner_GetHandle(HandleType_t eHandleDeviceType)
{
 800a4a0:	b510      	push	{r4, lr}
	void * phHandle;
	switch(eHandleDeviceType)
 800a4a2:	2807      	cmp	r0, #7
 800a4a4:	d81e      	bhi.n	800a4e4 <HandlesAssigner_GetHandle+0x44>
 800a4a6:	e8df f000 	tbb	[pc, r0]
 800a4aa:	0804      	.short	0x0804
 800a4ac:	14110e0b 	.word	0x14110e0b
 800a4b0:	1a17      	.short	0x1a17
	{
		case (eHandle_TIM2):
			phHandle = kHandleAssignerData.phTIM2;
 800a4b2:	4b0f      	ldr	r3, [pc, #60]	; (800a4f0 <HandlesAssigner_GetHandle+0x50>)
 800a4b4:	695c      	ldr	r4, [r3, #20]
		default:
			AssertError(eAppError_HALHandleAssignmentError);
			break;
	}
	return phHandle;
}
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	bd10      	pop	{r4, pc}
			phHandle = kHandleAssignerData.phTIM5;
 800a4ba:	4b0d      	ldr	r3, [pc, #52]	; (800a4f0 <HandlesAssigner_GetHandle+0x50>)
 800a4bc:	699c      	ldr	r4, [r3, #24]
			break;
 800a4be:	e7fa      	b.n	800a4b6 <HandlesAssigner_GetHandle+0x16>
			phHandle = kHandleAssignerData.phI2C1;
 800a4c0:	4b0b      	ldr	r3, [pc, #44]	; (800a4f0 <HandlesAssigner_GetHandle+0x50>)
 800a4c2:	685c      	ldr	r4, [r3, #4]
			break;
 800a4c4:	e7f7      	b.n	800a4b6 <HandlesAssigner_GetHandle+0x16>
			phHandle = kHandleAssignerData.phI2C2;
 800a4c6:	4b0a      	ldr	r3, [pc, #40]	; (800a4f0 <HandlesAssigner_GetHandle+0x50>)
 800a4c8:	689c      	ldr	r4, [r3, #8]
			break;
 800a4ca:	e7f4      	b.n	800a4b6 <HandlesAssigner_GetHandle+0x16>
			phHandle = kHandleAssignerData.phRTC;
 800a4cc:	4b08      	ldr	r3, [pc, #32]	; (800a4f0 <HandlesAssigner_GetHandle+0x50>)
 800a4ce:	68dc      	ldr	r4, [r3, #12]
			break;
 800a4d0:	e7f1      	b.n	800a4b6 <HandlesAssigner_GetHandle+0x16>
			phHandle = kHandleAssignerData.phSD;
 800a4d2:	4b07      	ldr	r3, [pc, #28]	; (800a4f0 <HandlesAssigner_GetHandle+0x50>)
 800a4d4:	691c      	ldr	r4, [r3, #16]
			break;
 800a4d6:	e7ee      	b.n	800a4b6 <HandlesAssigner_GetHandle+0x16>
			phHandle = kHandleAssignerData.phADC1;
 800a4d8:	4b05      	ldr	r3, [pc, #20]	; (800a4f0 <HandlesAssigner_GetHandle+0x50>)
 800a4da:	681c      	ldr	r4, [r3, #0]
			break;
 800a4dc:	e7eb      	b.n	800a4b6 <HandlesAssigner_GetHandle+0x16>
			phHandle = kHandleAssignerData.phUART1;
 800a4de:	4b04      	ldr	r3, [pc, #16]	; (800a4f0 <HandlesAssigner_GetHandle+0x50>)
 800a4e0:	69dc      	ldr	r4, [r3, #28]
			break;
 800a4e2:	e7e8      	b.n	800a4b6 <HandlesAssigner_GetHandle+0x16>
			AssertError(eAppError_HALHandleAssignmentError);
 800a4e4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800a4e8:	f000 fbca 	bl	800ac80 <AssertError>
	return phHandle;
 800a4ec:	e7e3      	b.n	800a4b6 <HandlesAssigner_GetHandle+0x16>
 800a4ee:	bf00      	nop
 800a4f0:	20001680 	.word	0x20001680

0800a4f4 <CallForTransmissionEvent>:
#include "ModuleInterconnect.h"
#include "EventSystem.h"
#include "DataCommon.h"

void CallForTransmissionEvent()
{
 800a4f4:	b508      	push	{r3, lr}
	EventSystem_Signalize(eEvent_DataReadyToTransmit);
 800a4f6:	2001      	movs	r0, #1
 800a4f8:	f7ff ff96 	bl	800a428 <EventSystem_Signalize>
}
 800a4fc:	bd08      	pop	{r3, pc}

0800a4fe <CallForUSBConnection>:

void CallForUSBConnection()
{
 800a4fe:	b508      	push	{r3, lr}
	EventSystem_Signalize(eEvent_USBConnected);
 800a500:	2002      	movs	r0, #2
 800a502:	f7ff ff91 	bl	800a428 <EventSystem_Signalize>
}
 800a506:	bd08      	pop	{r3, pc}

0800a508 <CallForUSBDisonnection>:
void CallForUSBDisonnection()
{
 800a508:	b508      	push	{r3, lr}
	EventSystem_Signalize(eEvent_USBDisconnected);
 800a50a:	2004      	movs	r0, #4
 800a50c:	f7ff ff8c 	bl	800a428 <EventSystem_Signalize>
}
 800a510:	bd08      	pop	{r3, pc}

0800a512 <CallForAverageAddition>:

void CallForAverageAddition()
{
 800a512:	b508      	push	{r3, lr}
	EventSystem_Signalize(eEvent_DataReadyForAverage);
 800a514:	2010      	movs	r0, #16
 800a516:	f7ff ff87 	bl	800a428 <EventSystem_Signalize>
}
 800a51a:	bd08      	pop	{r3, pc}

0800a51c <CallForSensorReset>:

void CallForSensorReset()
{
 800a51c:	b508      	push	{r3, lr}
	EventSystem_Signalize(eEvent_ResetSensors);
 800a51e:	2020      	movs	r0, #32
 800a520:	f7ff ff82 	bl	800a428 <EventSystem_Signalize>
}
 800a524:	bd08      	pop	{r3, pc}
	...

0800a528 <TempCollect_FillRemainingReadingsWithError>:
{
	kTemperatureData.bResetRequest = true;
}

static void TempCollect_FillRemainingReadingsWithError()
{
 800a528:	b510      	push	{r4, lr}
 800a52a:	e016      	b.n	800a55a <TempCollect_FillRemainingReadingsWithError+0x32>
	for( kTemperatureData.u16ArrayASensorIndex; ; kTemperatureData.u16ArrayASensorIndex++ )
	{
		if( !kTemperatureData.bReadFinished[0] )
		{
			kTemperatureData.fConvertedTemperature[0] = dErrorIndication;
 800a52c:	4b21      	ldr	r3, [pc, #132]	; (800a5b4 <TempCollect_FillRemainingReadingsWithError+0x8c>)
 800a52e:	ed9f 0a22 	vldr	s0, [pc, #136]	; 800a5b8 <TempCollect_FillRemainingReadingsWithError+0x90>
 800a532:	ed83 0a02 	vstr	s0, [r3, #8]
			kTemperatureData.bErrorOnArray[0] = false;
 800a536:	2200      	movs	r2, #0
 800a538:	765a      	strb	r2, [r3, #25]
			DataHandler_StoreMeasurement(kTemperatureData.fConvertedTemperature[0]);
 800a53a:	f7ff fd41 	bl	8009fc0 <DataHandler_StoreMeasurement>
 800a53e:	e010      	b.n	800a562 <TempCollect_FillRemainingReadingsWithError+0x3a>
		}
		if( !kTemperatureData.bReadFinished[1] )
		{
			kTemperatureData.fConvertedTemperature[1] = dErrorIndication;
 800a540:	4b1c      	ldr	r3, [pc, #112]	; (800a5b4 <TempCollect_FillRemainingReadingsWithError+0x8c>)
 800a542:	ed9f 0a1d 	vldr	s0, [pc, #116]	; 800a5b8 <TempCollect_FillRemainingReadingsWithError+0x90>
 800a546:	ed83 0a03 	vstr	s0, [r3, #12]
			kTemperatureData.bErrorOnArray[1] = false;
 800a54a:	2200      	movs	r2, #0
 800a54c:	769a      	strb	r2, [r3, #26]
			DataHandler_StoreMeasurement(kTemperatureData.fConvertedTemperature[1]);
 800a54e:	f7ff fd37 	bl	8009fc0 <DataHandler_StoreMeasurement>
 800a552:	e00a      	b.n	800a56a <TempCollect_FillRemainingReadingsWithError+0x42>
	for( kTemperatureData.u16ArrayASensorIndex; ; kTemperatureData.u16ArrayASensorIndex++ )
 800a554:	3301      	adds	r3, #1
 800a556:	4a17      	ldr	r2, [pc, #92]	; (800a5b4 <TempCollect_FillRemainingReadingsWithError+0x8c>)
 800a558:	8213      	strh	r3, [r2, #16]
		if( !kTemperatureData.bReadFinished[0] )
 800a55a:	4b16      	ldr	r3, [pc, #88]	; (800a5b4 <TempCollect_FillRemainingReadingsWithError+0x8c>)
 800a55c:	791b      	ldrb	r3, [r3, #4]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d0e4      	beq.n	800a52c <TempCollect_FillRemainingReadingsWithError+0x4>
		if( !kTemperatureData.bReadFinished[1] )
 800a562:	4b14      	ldr	r3, [pc, #80]	; (800a5b4 <TempCollect_FillRemainingReadingsWithError+0x8c>)
 800a564:	795b      	ldrb	r3, [r3, #5]
 800a566:	2b00      	cmp	r3, #0
 800a568:	d0ea      	beq.n	800a540 <TempCollect_FillRemainingReadingsWithError+0x18>
		}
		kTemperatureData.u16ArrayASensorIndex++;
 800a56a:	4a12      	ldr	r2, [pc, #72]	; (800a5b4 <TempCollect_FillRemainingReadingsWithError+0x8c>)
 800a56c:	8a13      	ldrh	r3, [r2, #16]
 800a56e:	3301      	adds	r3, #1
 800a570:	b29b      	uxth	r3, r3
 800a572:	8213      	strh	r3, [r2, #16]

		if( kTemperatureData.u16ArrayASensorIndex >= Sensor_I2CA_DeviceCount)
 800a574:	2b07      	cmp	r3, #7
 800a576:	d901      	bls.n	800a57c <TempCollect_FillRemainingReadingsWithError+0x54>
		{
			kTemperatureData.bReadFinished[0] = true;
 800a578:	2101      	movs	r1, #1
 800a57a:	7111      	strb	r1, [r2, #4]
		}

		kTemperatureData.u16ArrayBSensorIndex++;
 800a57c:	490d      	ldr	r1, [pc, #52]	; (800a5b4 <TempCollect_FillRemainingReadingsWithError+0x8c>)
 800a57e:	8a4a      	ldrh	r2, [r1, #18]
 800a580:	3201      	adds	r2, #1
 800a582:	b292      	uxth	r2, r2
 800a584:	824a      	strh	r2, [r1, #18]

		if( kTemperatureData.u16ArrayBSensorIndex >= Sensor_I2CB_DeviceCount)
 800a586:	2a07      	cmp	r2, #7
 800a588:	d902      	bls.n	800a590 <TempCollect_FillRemainingReadingsWithError+0x68>
		{
			kTemperatureData.bReadFinished[1] = true;
 800a58a:	460a      	mov	r2, r1
 800a58c:	2101      	movs	r1, #1
 800a58e:	7151      	strb	r1, [r2, #5]
		}
		if ( kTemperatureData.bReadFinished[0] && kTemperatureData.bReadFinished[1] )
 800a590:	4a08      	ldr	r2, [pc, #32]	; (800a5b4 <TempCollect_FillRemainingReadingsWithError+0x8c>)
 800a592:	7912      	ldrb	r2, [r2, #4]
 800a594:	2a00      	cmp	r2, #0
 800a596:	d0dd      	beq.n	800a554 <TempCollect_FillRemainingReadingsWithError+0x2c>
 800a598:	4a06      	ldr	r2, [pc, #24]	; (800a5b4 <TempCollect_FillRemainingReadingsWithError+0x8c>)
 800a59a:	7952      	ldrb	r2, [r2, #5]
 800a59c:	2a00      	cmp	r2, #0
 800a59e:	d0d9      	beq.n	800a554 <TempCollect_FillRemainingReadingsWithError+0x2c>
		{
			break;
		}
	}
	DataHandler_OpenNewMeasurement(kTemperatureData.u32MeasurementCounter++);
 800a5a0:	4c04      	ldr	r4, [pc, #16]	; (800a5b4 <TempCollect_FillRemainingReadingsWithError+0x8c>)
 800a5a2:	6960      	ldr	r0, [r4, #20]
 800a5a4:	1c43      	adds	r3, r0, #1
 800a5a6:	6163      	str	r3, [r4, #20]
 800a5a8:	f7ff fcd0 	bl	8009f4c <DataHandler_OpenNewMeasurement>
	kTemperatureData.bErrorOnArray[0] = false;
 800a5ac:	2300      	movs	r3, #0
 800a5ae:	7663      	strb	r3, [r4, #25]
	kTemperatureData.bErrorOnArray[1] = false;
 800a5b0:	76a3      	strb	r3, [r4, #26]
}
 800a5b2:	bd10      	pop	{r4, pc}
 800a5b4:	200016a4 	.word	0x200016a4
 800a5b8:	43480000 	.word	0x43480000

0800a5bc <TempCollect_Operate>:
{
 800a5bc:	b510      	push	{r4, lr}
	switch(kTemperatureData.eState)
 800a5be:	4b96      	ldr	r3, [pc, #600]	; (800a818 <TempCollect_Operate+0x25c>)
 800a5c0:	78db      	ldrb	r3, [r3, #3]
 800a5c2:	2b06      	cmp	r3, #6
 800a5c4:	f200 8122 	bhi.w	800a80c <TempCollect_Operate+0x250>
 800a5c8:	e8df f013 	tbh	[pc, r3, lsl #1]
 800a5cc:	000c0007 	.word	0x000c0007
 800a5d0:	007b001a 	.word	0x007b001a
 800a5d4:	004400bf 	.word	0x004400bf
 800a5d8:	00ed      	.short	0x00ed
		AssertError(eAppError_TempCollectUninitialized); // Incorrect entry - before initialization
 800a5da:	f44f 7000 	mov.w	r0, #512	; 0x200
 800a5de:	f000 fb4f 	bl	800ac80 <AssertError>
}
 800a5e2:	bd10      	pop	{r4, pc}
		if(kTemperatureData.bScheduleMeasurement)
 800a5e4:	4b8c      	ldr	r3, [pc, #560]	; (800a818 <TempCollect_Operate+0x25c>)
 800a5e6:	789b      	ldrb	r3, [r3, #2]
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d0fa      	beq.n	800a5e2 <TempCollect_Operate+0x26>
			kTemperatureData.eState = TempCollect_TemperatureReadRequest;
 800a5ec:	4b8a      	ldr	r3, [pc, #552]	; (800a818 <TempCollect_Operate+0x25c>)
 800a5ee:	2202      	movs	r2, #2
 800a5f0:	70da      	strb	r2, [r3, #3]
			kTemperatureData.u16ArrayASensorIndex = 0;
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	821a      	strh	r2, [r3, #16]
			kTemperatureData.u16ArrayBSensorIndex = 0;
 800a5f6:	825a      	strh	r2, [r3, #18]
			kTemperatureData.bReadFinished[0] = false;
 800a5f8:	711a      	strb	r2, [r3, #4]
			kTemperatureData.bReadFinished[1] = false;
 800a5fa:	715a      	strb	r2, [r3, #5]
			kTemperatureData.u8TimeoutCounter = 0;
 800a5fc:	761a      	strb	r2, [r3, #24]
 800a5fe:	e7f0      	b.n	800a5e2 <TempCollect_Operate+0x26>
		kTemperatureData.bScheduleMeasurement = false;
 800a600:	4b85      	ldr	r3, [pc, #532]	; (800a818 <TempCollect_Operate+0x25c>)
 800a602:	2200      	movs	r2, #0
 800a604:	709a      	strb	r2, [r3, #2]
		if(kTemperatureData.u16ArrayASensorIndex < Sensor_I2CA_DeviceCount)
 800a606:	8a1b      	ldrh	r3, [r3, #16]
 800a608:	2b07      	cmp	r3, #7
 800a60a:	d80d      	bhi.n	800a628 <TempCollect_Operate+0x6c>
			kTemperatureData.bStateReady[0] = false;
 800a60c:	4a82      	ldr	r2, [pc, #520]	; (800a818 <TempCollect_Operate+0x25c>)
 800a60e:	2100      	movs	r1, #0
 800a610:	7191      	strb	r1, [r2, #6]
			kaSensorArrayDataA[kTemperatureData.u16ArrayASensorIndex].fcnReadTemperature(&kaSensorArrayDataA[kTemperatureData.u16ArrayASensorIndex]);
 800a612:	4882      	ldr	r0, [pc, #520]	; (800a81c <TempCollect_Operate+0x260>)
 800a614:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800a618:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800a61c:	6912      	ldr	r2, [r2, #16]
 800a61e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a622:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 800a626:	4790      	blx	r2
		if(kTemperatureData.u16ArrayBSensorIndex < Sensor_I2CB_DeviceCount)
 800a628:	4b7b      	ldr	r3, [pc, #492]	; (800a818 <TempCollect_Operate+0x25c>)
 800a62a:	8a5b      	ldrh	r3, [r3, #18]
 800a62c:	2b07      	cmp	r3, #7
 800a62e:	d80d      	bhi.n	800a64c <TempCollect_Operate+0x90>
			kTemperatureData.bStateReady[1] = false;
 800a630:	4a79      	ldr	r2, [pc, #484]	; (800a818 <TempCollect_Operate+0x25c>)
 800a632:	2100      	movs	r1, #0
 800a634:	71d1      	strb	r1, [r2, #7]
			kaSensorArrayDataB[kTemperatureData.u16ArrayBSensorIndex].fcnReadTemperature(&kaSensorArrayDataB[kTemperatureData.u16ArrayBSensorIndex]);
 800a636:	487a      	ldr	r0, [pc, #488]	; (800a820 <TempCollect_Operate+0x264>)
 800a638:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800a63c:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800a640:	6912      	ldr	r2, [r2, #16]
 800a642:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a646:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 800a64a:	4790      	blx	r2
		kTemperatureData.eState = TempCollect_Waiting;
 800a64c:	4b72      	ldr	r3, [pc, #456]	; (800a818 <TempCollect_Operate+0x25c>)
 800a64e:	2205      	movs	r2, #5
 800a650:	70da      	strb	r2, [r3, #3]
		break;
 800a652:	e7c6      	b.n	800a5e2 <TempCollect_Operate+0x26>
		if(kTemperatureData.bStateReady[0] && kTemperatureData.bStateReady[1])
 800a654:	4b70      	ldr	r3, [pc, #448]	; (800a818 <TempCollect_Operate+0x25c>)
 800a656:	799a      	ldrb	r2, [r3, #6]
 800a658:	b13a      	cbz	r2, 800a66a <TempCollect_Operate+0xae>
 800a65a:	79db      	ldrb	r3, [r3, #7]
 800a65c:	b12b      	cbz	r3, 800a66a <TempCollect_Operate+0xae>
			kTemperatureData.eState = TempCollect_ProcessData;
 800a65e:	4b6e      	ldr	r3, [pc, #440]	; (800a818 <TempCollect_Operate+0x25c>)
 800a660:	2203      	movs	r2, #3
 800a662:	70da      	strb	r2, [r3, #3]
			kTemperatureData.u8TimeoutCounter = 0;
 800a664:	2200      	movs	r2, #0
 800a666:	761a      	strb	r2, [r3, #24]
 800a668:	e7bb      	b.n	800a5e2 <TempCollect_Operate+0x26>
			kTemperatureData.u8TimeoutCounter++;
 800a66a:	496b      	ldr	r1, [pc, #428]	; (800a818 <TempCollect_Operate+0x25c>)
 800a66c:	7e0b      	ldrb	r3, [r1, #24]
 800a66e:	3301      	adds	r3, #1
 800a670:	b2db      	uxtb	r3, r3
 800a672:	760b      	strb	r3, [r1, #24]
			if( (kTemperatureData.u8TimeoutCounter > dTimeoutMaxWait) || kTemperatureData.bErrorOnArray[0] || kTemperatureData.bErrorOnArray[1] )
 800a674:	2b0a      	cmp	r3, #10
 800a676:	d806      	bhi.n	800a686 <TempCollect_Operate+0xca>
 800a678:	698b      	ldr	r3, [r1, #24]
 800a67a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a67e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800a682:	2b00      	cmp	r3, #0
 800a684:	d0ad      	beq.n	800a5e2 <TempCollect_Operate+0x26>
				kTemperatureData.u8TimeoutCounter = 0;
 800a686:	4b64      	ldr	r3, [pc, #400]	; (800a818 <TempCollect_Operate+0x25c>)
 800a688:	2100      	movs	r1, #0
 800a68a:	7619      	strb	r1, [r3, #24]
				if(!kTemperatureData.bStateReady[0] || kTemperatureData.bErrorOnArray[0])
 800a68c:	b10a      	cbz	r2, 800a692 <TempCollect_Operate+0xd6>
 800a68e:	7e5b      	ldrb	r3, [r3, #25]
 800a690:	b133      	cbz	r3, 800a6a0 <TempCollect_Operate+0xe4>
					kTemperatureData.bErrorOnArray[0] = true;
 800a692:	4b61      	ldr	r3, [pc, #388]	; (800a818 <TempCollect_Operate+0x25c>)
 800a694:	2201      	movs	r2, #1
 800a696:	765a      	strb	r2, [r3, #25]
					AssertError(eAppError_ArrayAError);
 800a698:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800a69c:	f000 faf0 	bl	800ac80 <AssertError>
				if(!kTemperatureData.bStateReady[1] || kTemperatureData.bErrorOnArray[1])
 800a6a0:	4b5d      	ldr	r3, [pc, #372]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6a2:	79db      	ldrb	r3, [r3, #7]
 800a6a4:	b113      	cbz	r3, 800a6ac <TempCollect_Operate+0xf0>
 800a6a6:	4b5c      	ldr	r3, [pc, #368]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6a8:	7e9b      	ldrb	r3, [r3, #26]
 800a6aa:	b133      	cbz	r3, 800a6ba <TempCollect_Operate+0xfe>
					kTemperatureData.bErrorOnArray[1] = true;
 800a6ac:	4b5a      	ldr	r3, [pc, #360]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6ae:	2201      	movs	r2, #1
 800a6b0:	769a      	strb	r2, [r3, #26]
					AssertError(eAppError_ArrayBError);
 800a6b2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800a6b6:	f000 fae3 	bl	800ac80 <AssertError>
				kTemperatureData.eState = TempCollect_ProcessData;
 800a6ba:	4b57      	ldr	r3, [pc, #348]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6bc:	2203      	movs	r2, #3
 800a6be:	70da      	strb	r2, [r3, #3]
 800a6c0:	e78f      	b.n	800a5e2 <TempCollect_Operate+0x26>
		if( !kTemperatureData.bReadFinished[0] )
 800a6c2:	4b55      	ldr	r3, [pc, #340]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6c4:	791b      	ldrb	r3, [r3, #4]
 800a6c6:	b963      	cbnz	r3, 800a6e2 <TempCollect_Operate+0x126>
			if(kTemperatureData.bErrorOnArray[0])
 800a6c8:	4b53      	ldr	r3, [pc, #332]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6ca:	7e5b      	ldrb	r3, [r3, #25]
 800a6cc:	b1eb      	cbz	r3, 800a70a <TempCollect_Operate+0x14e>
				kTemperatureData.fConvertedTemperature[0] = dErrorIndication;
 800a6ce:	4b52      	ldr	r3, [pc, #328]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6d0:	4a54      	ldr	r2, [pc, #336]	; (800a824 <TempCollect_Operate+0x268>)
 800a6d2:	609a      	str	r2, [r3, #8]
				kTemperatureData.bErrorOnArray[0] = false;
 800a6d4:	2200      	movs	r2, #0
 800a6d6:	765a      	strb	r2, [r3, #25]
		DataHandler_StoreMeasurement(kTemperatureData.fConvertedTemperature[0]);
 800a6d8:	4b4f      	ldr	r3, [pc, #316]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6da:	ed93 0a02 	vldr	s0, [r3, #8]
 800a6de:	f7ff fc6f 	bl	8009fc0 <DataHandler_StoreMeasurement>
		if( !kTemperatureData.bReadFinished[1] )
 800a6e2:	4b4d      	ldr	r3, [pc, #308]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6e4:	795b      	ldrb	r3, [r3, #5]
 800a6e6:	b963      	cbnz	r3, 800a702 <TempCollect_Operate+0x146>
			if(kTemperatureData.bErrorOnArray[1])
 800a6e8:	4b4b      	ldr	r3, [pc, #300]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6ea:	7e9b      	ldrb	r3, [r3, #26]
 800a6ec:	b1eb      	cbz	r3, 800a72a <TempCollect_Operate+0x16e>
				kTemperatureData.fConvertedTemperature[1] = dErrorIndication;
 800a6ee:	4b4a      	ldr	r3, [pc, #296]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6f0:	4a4c      	ldr	r2, [pc, #304]	; (800a824 <TempCollect_Operate+0x268>)
 800a6f2:	60da      	str	r2, [r3, #12]
				kTemperatureData.bErrorOnArray[1] = false;
 800a6f4:	2200      	movs	r2, #0
 800a6f6:	769a      	strb	r2, [r3, #26]
			DataHandler_StoreMeasurement(kTemperatureData.fConvertedTemperature[1]);
 800a6f8:	4b47      	ldr	r3, [pc, #284]	; (800a818 <TempCollect_Operate+0x25c>)
 800a6fa:	ed93 0a03 	vldr	s0, [r3, #12]
 800a6fe:	f7ff fc5f 	bl	8009fc0 <DataHandler_StoreMeasurement>
		kTemperatureData.eState = TempCollect_ArmNewReading;
 800a702:	4b45      	ldr	r3, [pc, #276]	; (800a818 <TempCollect_Operate+0x25c>)
 800a704:	2204      	movs	r2, #4
 800a706:	70da      	strb	r2, [r3, #3]
		break;
 800a708:	e76b      	b.n	800a5e2 <TempCollect_Operate+0x26>
				kTemperatureData.fConvertedTemperature[0] = kaSensorArrayDataA[kTemperatureData.u16ArrayASensorIndex].fcnDecodeTemperature(&kaSensorArrayDataA[kTemperatureData.u16ArrayASensorIndex]);
 800a70a:	4c43      	ldr	r4, [pc, #268]	; (800a818 <TempCollect_Operate+0x25c>)
 800a70c:	8a23      	ldrh	r3, [r4, #16]
 800a70e:	4843      	ldr	r0, [pc, #268]	; (800a81c <TempCollect_Operate+0x260>)
 800a710:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800a714:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800a718:	68d2      	ldr	r2, [r2, #12]
 800a71a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a71e:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 800a722:	4790      	blx	r2
 800a724:	ed84 0a02 	vstr	s0, [r4, #8]
 800a728:	e7d6      	b.n	800a6d8 <TempCollect_Operate+0x11c>
				kTemperatureData.fConvertedTemperature[1] = kaSensorArrayDataB[kTemperatureData.u16ArrayBSensorIndex].fcnDecodeTemperature(&kaSensorArrayDataB[kTemperatureData.u16ArrayBSensorIndex]);
 800a72a:	4c3b      	ldr	r4, [pc, #236]	; (800a818 <TempCollect_Operate+0x25c>)
 800a72c:	8a63      	ldrh	r3, [r4, #18]
 800a72e:	483c      	ldr	r0, [pc, #240]	; (800a820 <TempCollect_Operate+0x264>)
 800a730:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 800a734:	eb00 02c2 	add.w	r2, r0, r2, lsl #3
 800a738:	68d2      	ldr	r2, [r2, #12]
 800a73a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800a73e:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
 800a742:	4790      	blx	r2
 800a744:	ed84 0a03 	vstr	s0, [r4, #12]
 800a748:	e7d6      	b.n	800a6f8 <TempCollect_Operate+0x13c>
		kTemperatureData.u16ArrayASensorIndex++;
 800a74a:	4a33      	ldr	r2, [pc, #204]	; (800a818 <TempCollect_Operate+0x25c>)
 800a74c:	8a13      	ldrh	r3, [r2, #16]
 800a74e:	3301      	adds	r3, #1
 800a750:	b29b      	uxth	r3, r3
 800a752:	8213      	strh	r3, [r2, #16]
		if( kTemperatureData.u16ArrayASensorIndex >= Sensor_I2CA_DeviceCount)
 800a754:	2b07      	cmp	r3, #7
 800a756:	d902      	bls.n	800a75e <TempCollect_Operate+0x1a2>
			kTemperatureData.bReadFinished[0] = true;
 800a758:	4613      	mov	r3, r2
 800a75a:	2201      	movs	r2, #1
 800a75c:	711a      	strb	r2, [r3, #4]
		kTemperatureData.u16ArrayBSensorIndex++;
 800a75e:	4a2e      	ldr	r2, [pc, #184]	; (800a818 <TempCollect_Operate+0x25c>)
 800a760:	8a53      	ldrh	r3, [r2, #18]
 800a762:	3301      	adds	r3, #1
 800a764:	b29b      	uxth	r3, r3
 800a766:	8253      	strh	r3, [r2, #18]
		if( kTemperatureData.u16ArrayBSensorIndex >= Sensor_I2CB_DeviceCount)
 800a768:	2b07      	cmp	r3, #7
 800a76a:	d902      	bls.n	800a772 <TempCollect_Operate+0x1b6>
			kTemperatureData.bReadFinished[1] = true;
 800a76c:	4613      	mov	r3, r2
 800a76e:	2201      	movs	r2, #1
 800a770:	715a      	strb	r2, [r3, #5]
		if ( kTemperatureData.bReadFinished[0] && kTemperatureData.bReadFinished[1] )
 800a772:	4b29      	ldr	r3, [pc, #164]	; (800a818 <TempCollect_Operate+0x25c>)
 800a774:	791b      	ldrb	r3, [r3, #4]
 800a776:	b113      	cbz	r3, 800a77e <TempCollect_Operate+0x1c2>
 800a778:	4b27      	ldr	r3, [pc, #156]	; (800a818 <TempCollect_Operate+0x25c>)
 800a77a:	795b      	ldrb	r3, [r3, #5]
 800a77c:	b933      	cbnz	r3, 800a78c <TempCollect_Operate+0x1d0>
			if( kTemperatureData.bResetRequest)
 800a77e:	4b26      	ldr	r3, [pc, #152]	; (800a818 <TempCollect_Operate+0x25c>)
 800a780:	7f9b      	ldrb	r3, [r3, #30]
 800a782:	b163      	cbz	r3, 800a79e <TempCollect_Operate+0x1e2>
				kTemperatureData.eState = TempCollect_Error;
 800a784:	4b24      	ldr	r3, [pc, #144]	; (800a818 <TempCollect_Operate+0x25c>)
 800a786:	2206      	movs	r2, #6
 800a788:	70da      	strb	r2, [r3, #3]
 800a78a:	e72a      	b.n	800a5e2 <TempCollect_Operate+0x26>
			kTemperatureData.eState = TempCollect_Initialized;
 800a78c:	4b22      	ldr	r3, [pc, #136]	; (800a818 <TempCollect_Operate+0x25c>)
 800a78e:	2201      	movs	r2, #1
 800a790:	70da      	strb	r2, [r3, #3]
			DataHandler_OpenNewMeasurement(kTemperatureData.u32MeasurementCounter++);
 800a792:	6958      	ldr	r0, [r3, #20]
 800a794:	1882      	adds	r2, r0, r2
 800a796:	615a      	str	r2, [r3, #20]
 800a798:	f7ff fbd8 	bl	8009f4c <DataHandler_OpenNewMeasurement>
 800a79c:	e721      	b.n	800a5e2 <TempCollect_Operate+0x26>
				kTemperatureData.eState = TempCollect_TemperatureReadRequest;
 800a79e:	4b1e      	ldr	r3, [pc, #120]	; (800a818 <TempCollect_Operate+0x25c>)
 800a7a0:	2202      	movs	r2, #2
 800a7a2:	70da      	strb	r2, [r3, #3]
 800a7a4:	e71d      	b.n	800a5e2 <TempCollect_Operate+0x26>
		kTemperatureData.u16ErrorWaitingCounter++;
 800a7a6:	4a1c      	ldr	r2, [pc, #112]	; (800a818 <TempCollect_Operate+0x25c>)
 800a7a8:	8b93      	ldrh	r3, [r2, #28]
 800a7aa:	3301      	adds	r3, #1
 800a7ac:	b29b      	uxth	r3, r3
 800a7ae:	8393      	strh	r3, [r2, #28]
		if( kTemperatureData.u16ErrorWaitingCounter == 1 )
 800a7b0:	2b01      	cmp	r3, #1
 800a7b2:	d00f      	beq.n	800a7d4 <TempCollect_Operate+0x218>
		else if( kTemperatureData.u16ErrorWaitingCounter == ( dSensorResetTime - 25 ) )
 800a7b4:	2b37      	cmp	r3, #55	; 0x37
 800a7b6:	d010      	beq.n	800a7da <TempCollect_Operate+0x21e>
		else if( kTemperatureData.u16ErrorWaitingCounter == ( dSensorResetTime - 35 ) )
 800a7b8:	2b2d      	cmp	r3, #45	; 0x2d
 800a7ba:	d022      	beq.n	800a802 <TempCollect_Operate+0x246>
		else if( kTemperatureData.u16ErrorWaitingCounter >= dSensorResetTime)
 800a7bc:	2b4f      	cmp	r3, #79	; 0x4f
 800a7be:	d905      	bls.n	800a7cc <TempCollect_Operate+0x210>
			kTemperatureData.bScheduleMeasurement = false;
 800a7c0:	4b15      	ldr	r3, [pc, #84]	; (800a818 <TempCollect_Operate+0x25c>)
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	709a      	strb	r2, [r3, #2]
			kTemperatureData.eState = TempCollect_Initialized;
 800a7c6:	2101      	movs	r1, #1
 800a7c8:	70d9      	strb	r1, [r3, #3]
			kTemperatureData.u16ErrorWaitingCounter = 0;
 800a7ca:	839a      	strh	r2, [r3, #28]
		kTemperatureData.bResetRequest = false;
 800a7cc:	4b12      	ldr	r3, [pc, #72]	; (800a818 <TempCollect_Operate+0x25c>)
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	779a      	strb	r2, [r3, #30]
		break;
 800a7d2:	e706      	b.n	800a5e2 <TempCollect_Operate+0x26>
			TurnAllSensorOff();
 800a7d4:	f7f6 fc30 	bl	8001038 <TurnAllSensorOff>
 800a7d8:	e7f8      	b.n	800a7cc <TempCollect_Operate+0x210>
			HAL_I2C_ER_IRQHandler(kTemperatureData.hTranscieverA);
 800a7da:	4c0f      	ldr	r4, [pc, #60]	; (800a818 <TempCollect_Operate+0x25c>)
 800a7dc:	6a20      	ldr	r0, [r4, #32]
 800a7de:	f7f8 ff2b 	bl	8003638 <HAL_I2C_ER_IRQHandler>
			HAL_I2C_ER_IRQHandler(kTemperatureData.hTranscieverB);
 800a7e2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a7e4:	f7f8 ff28 	bl	8003638 <HAL_I2C_ER_IRQHandler>
			HAL_I2C_DeInit(kTemperatureData.hTranscieverA);
 800a7e8:	6a20      	ldr	r0, [r4, #32]
 800a7ea:	f7f8 f82d 	bl	8002848 <HAL_I2C_DeInit>
			HAL_I2C_DeInit(kTemperatureData.hTranscieverB);
 800a7ee:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a7f0:	f7f8 f82a 	bl	8002848 <HAL_I2C_DeInit>
			HAL_I2C_Init(kTemperatureData.hTranscieverA);
 800a7f4:	6a20      	ldr	r0, [r4, #32]
 800a7f6:	f7f7 ff49 	bl	800268c <HAL_I2C_Init>
			HAL_I2C_Init(kTemperatureData.hTranscieverB);
 800a7fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a7fc:	f7f7 ff46 	bl	800268c <HAL_I2C_Init>
 800a800:	e7e4      	b.n	800a7cc <TempCollect_Operate+0x210>
			TurnAllSensorOn();
 800a802:	f7f6 fc11 	bl	8001028 <TurnAllSensorOn>
			TempCollect_FillRemainingReadingsWithError();
 800a806:	f7ff fe8f 	bl	800a528 <TempCollect_FillRemainingReadingsWithError>
 800a80a:	e7df      	b.n	800a7cc <TempCollect_Operate+0x210>
		AssertError(eAppError_TempCollectDefaultState); // Incorrect entry
 800a80c:	f44f 6080 	mov.w	r0, #1024	; 0x400
 800a810:	f000 fa36 	bl	800ac80 <AssertError>
}
 800a814:	e6e5      	b.n	800a5e2 <TempCollect_Operate+0x26>
 800a816:	bf00      	nop
 800a818:	200016a4 	.word	0x200016a4
 800a81c:	20001a00 	.word	0x20001a00
 800a820:	20001ac0 	.word	0x20001ac0
 800a824:	43480000 	.word	0x43480000

0800a828 <TempCollect_Initialize>:
{
 800a828:	b510      	push	{r4, lr}
	TurnAllSensorOn();
 800a82a:	f7f6 fbfd 	bl	8001028 <TurnAllSensorOn>
	kTemperatureData.eState = TempCollect_Initialized;
 800a82e:	4b21      	ldr	r3, [pc, #132]	; (800a8b4 <TempCollect_Initialize+0x8c>)
 800a830:	2201      	movs	r2, #1
 800a832:	70da      	strb	r2, [r3, #3]
	kTemperatureData.bEnabledFlag = true;
 800a834:	705a      	strb	r2, [r3, #1]
	kTemperatureData.u16ErrorWaitingCounter = 0;
 800a836:	2400      	movs	r4, #0
 800a838:	839c      	strh	r4, [r3, #28]
	for(uint8_t u8Idx = 0; u8Idx < Sensor_I2CA_DeviceCount; u8Idx++ )
 800a83a:	e001      	b.n	800a840 <TempCollect_Initialize+0x18>
 800a83c:	3401      	adds	r4, #1
 800a83e:	b2e4      	uxtb	r4, r4
 800a840:	2c07      	cmp	r4, #7
 800a842:	d813      	bhi.n	800a86c <TempCollect_Initialize+0x44>
		if (kaSensorArrayDataA[u8Idx].eSensorType == eSensor_MCP9803)
 800a844:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a848:	4a1b      	ldr	r2, [pc, #108]	; (800a8b8 <TempCollect_Initialize+0x90>)
 800a84a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a84e:	7adb      	ldrb	r3, [r3, #11]
 800a850:	2b01      	cmp	r3, #1
 800a852:	d1f3      	bne.n	800a83c <TempCollect_Initialize+0x14>
			kaSensorArrayDataA[u8Idx].fcnSendConfig(&kaSensorArrayDataA[u8Idx], eMCP9803_Resolution_12bit);
 800a854:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a858:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a85c:	695b      	ldr	r3, [r3, #20]
 800a85e:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 800a862:	2160      	movs	r1, #96	; 0x60
 800a864:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800a868:	4798      	blx	r3
 800a86a:	e7e7      	b.n	800a83c <TempCollect_Initialize+0x14>
	for(uint8_t u8Idx = 0; u8Idx < Sensor_I2CB_DeviceCount; u8Idx++ )
 800a86c:	2400      	movs	r4, #0
 800a86e:	e001      	b.n	800a874 <TempCollect_Initialize+0x4c>
 800a870:	1c63      	adds	r3, r4, #1
 800a872:	b2dc      	uxtb	r4, r3
 800a874:	2c07      	cmp	r4, #7
 800a876:	d813      	bhi.n	800a8a0 <TempCollect_Initialize+0x78>
		if (kaSensorArrayDataB[u8Idx].eSensorType == eSensor_MCP9803)
 800a878:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a87c:	4a0f      	ldr	r2, [pc, #60]	; (800a8bc <TempCollect_Initialize+0x94>)
 800a87e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a882:	7adb      	ldrb	r3, [r3, #11]
 800a884:	2b01      	cmp	r3, #1
 800a886:	d1f3      	bne.n	800a870 <TempCollect_Initialize+0x48>
			kaSensorArrayDataB[u8Idx].fcnSendConfig(&kaSensorArrayDataB[u8Idx], eMCP9803_Resolution_12bit);
 800a888:	eb04 0344 	add.w	r3, r4, r4, lsl #1
 800a88c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a890:	695b      	ldr	r3, [r3, #20]
 800a892:	eb04 0044 	add.w	r0, r4, r4, lsl #1
 800a896:	2160      	movs	r1, #96	; 0x60
 800a898:	eb02 00c0 	add.w	r0, r2, r0, lsl #3
 800a89c:	4798      	blx	r3
 800a89e:	e7e7      	b.n	800a870 <TempCollect_Initialize+0x48>
	kTemperatureData.hTranscieverA = HandlesAssigner_GetHandle(eHandle_I2C1);
 800a8a0:	2002      	movs	r0, #2
 800a8a2:	f7ff fdfd 	bl	800a4a0 <HandlesAssigner_GetHandle>
 800a8a6:	4c03      	ldr	r4, [pc, #12]	; (800a8b4 <TempCollect_Initialize+0x8c>)
 800a8a8:	6220      	str	r0, [r4, #32]
	kTemperatureData.hTranscieverB = HandlesAssigner_GetHandle(eHandle_I2C2);
 800a8aa:	2003      	movs	r0, #3
 800a8ac:	f7ff fdf8 	bl	800a4a0 <HandlesAssigner_GetHandle>
 800a8b0:	6260      	str	r0, [r4, #36]	; 0x24
}
 800a8b2:	bd10      	pop	{r4, pc}
 800a8b4:	200016a4 	.word	0x200016a4
 800a8b8:	20001a00 	.word	0x20001a00
 800a8bc:	20001ac0 	.word	0x20001ac0

0800a8c0 <TempCollect_ScheduleMeasurement>:
{
 800a8c0:	b508      	push	{r3, lr}
	ToggleLED_A();
 800a8c2:	f7f6 fb79 	bl	8000fb8 <ToggleLED_A>
	if(kTemperatureData.bScheduleMeasurement)
 800a8c6:	4b06      	ldr	r3, [pc, #24]	; (800a8e0 <TempCollect_ScheduleMeasurement+0x20>)
 800a8c8:	789b      	ldrb	r3, [r3, #2]
 800a8ca:	b91b      	cbnz	r3, 800a8d4 <TempCollect_ScheduleMeasurement+0x14>
		kTemperatureData.bScheduleMeasurement = true;
 800a8cc:	4b04      	ldr	r3, [pc, #16]	; (800a8e0 <TempCollect_ScheduleMeasurement+0x20>)
 800a8ce:	2201      	movs	r2, #1
 800a8d0:	709a      	strb	r2, [r3, #2]
}
 800a8d2:	bd08      	pop	{r3, pc}
		AssertError(eAppError_TempCollectRequestOverlap); // Overlap of requests;
 800a8d4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800a8d8:	f000 f9d2 	bl	800ac80 <AssertError>
 800a8dc:	e7f9      	b.n	800a8d2 <TempCollect_ScheduleMeasurement+0x12>
 800a8de:	bf00      	nop
 800a8e0:	200016a4 	.word	0x200016a4

0800a8e4 <TempCollect_I2CA_Done>:
	kTemperatureData.bStateReady[0] = true;
 800a8e4:	4b01      	ldr	r3, [pc, #4]	; (800a8ec <TempCollect_I2CA_Done+0x8>)
 800a8e6:	2201      	movs	r2, #1
 800a8e8:	719a      	strb	r2, [r3, #6]
}
 800a8ea:	4770      	bx	lr
 800a8ec:	200016a4 	.word	0x200016a4

0800a8f0 <TempCollect_I2CB_Done>:
	kTemperatureData.bStateReady[1] = true;
 800a8f0:	4b01      	ldr	r3, [pc, #4]	; (800a8f8 <TempCollect_I2CB_Done+0x8>)
 800a8f2:	2201      	movs	r2, #1
 800a8f4:	71da      	strb	r2, [r3, #7]
}
 800a8f6:	4770      	bx	lr
 800a8f8:	200016a4 	.word	0x200016a4

0800a8fc <TempCollect_CommFaultOccured>:
	if( eModule == eModule_I2CA)
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	b910      	cbnz	r0, 800a906 <TempCollect_CommFaultOccured+0xa>
		kTemperatureData.bErrorOnArray[0] = true;
 800a900:	4a04      	ldr	r2, [pc, #16]	; (800a914 <TempCollect_CommFaultOccured+0x18>)
 800a902:	2101      	movs	r1, #1
 800a904:	7651      	strb	r1, [r2, #25]
	if( eModule == eModule_I2CB)
 800a906:	2b01      	cmp	r3, #1
 800a908:	d000      	beq.n	800a90c <TempCollect_CommFaultOccured+0x10>
}
 800a90a:	4770      	bx	lr
		kTemperatureData.bErrorOnArray[1] = true;
 800a90c:	4b01      	ldr	r3, [pc, #4]	; (800a914 <TempCollect_CommFaultOccured+0x18>)
 800a90e:	2201      	movs	r2, #1
 800a910:	769a      	strb	r2, [r3, #26]
}
 800a912:	e7fa      	b.n	800a90a <TempCollect_CommFaultOccured+0xe>
 800a914:	200016a4 	.word	0x200016a4

0800a918 <TempCollect_ResetSensors>:
	kTemperatureData.bResetRequest = true;
 800a918:	4b01      	ldr	r3, [pc, #4]	; (800a920 <TempCollect_ResetSensors+0x8>)
 800a91a:	2201      	movs	r2, #1
 800a91c:	779a      	strb	r2, [r3, #30]
}
 800a91e:	4770      	bx	lr
 800a920:	200016a4 	.word	0x200016a4

0800a924 <CommManager_SetUSBConnectionState>:
		}
	}
}

void CommManager_SetUSBConnectionState( USBState_t eState )
{
 800a924:	b508      	push	{r3, lr}
	//todo: Add periodic change of the VSENSE pin
	if( eState == USB_Connected)
 800a926:	2801      	cmp	r0, #1
 800a928:	d008      	beq.n	800a93c <CommManager_SetUSBConnectionState+0x18>
		kCommData.bUSBConnected = true;
		OperateLED_C(eLED_On);
	}
	else
	{
		kCommData.bUSBConnected = false;
 800a92a:	4b08      	ldr	r3, [pc, #32]	; (800a94c <CommManager_SetUSBConnectionState+0x28>)
 800a92c:	2200      	movs	r2, #0
 800a92e:	761a      	strb	r2, [r3, #24]
		kCommData.eState = Comm_Abort; // Cancel transmission - clear buffer, stop frame assembly and other;
 800a930:	2207      	movs	r2, #7
 800a932:	721a      	strb	r2, [r3, #8]
		OperateLED_C(eLED_Off);
 800a934:	2001      	movs	r0, #1
 800a936:	f7f6 fb21 	bl	8000f7c <OperateLED_C>
	}
}
 800a93a:	bd08      	pop	{r3, pc}
		kCommData.bUSBConnected = true;
 800a93c:	4b03      	ldr	r3, [pc, #12]	; (800a94c <CommManager_SetUSBConnectionState+0x28>)
 800a93e:	2201      	movs	r2, #1
 800a940:	761a      	strb	r2, [r3, #24]
		OperateLED_C(eLED_On);
 800a942:	2000      	movs	r0, #0
 800a944:	f7f6 fb1a 	bl	8000f7c <OperateLED_C>
 800a948:	e7f7      	b.n	800a93a <CommManager_SetUSBConnectionState+0x16>
 800a94a:	bf00      	nop
 800a94c:	200016cc 	.word	0x200016cc

0800a950 <ComManager_ArmTransmission>:

void ComManager_ArmTransmission()
{
 800a950:	b510      	push	{r4, lr}
	DataHandler_AccessTransmissionMemoryInterchange(&kCommData.pkMemoryPointer);
 800a952:	4c0c      	ldr	r4, [pc, #48]	; (800a984 <ComManager_ArmTransmission+0x34>)
 800a954:	1d20      	adds	r0, r4, #4
 800a956:	f7ff fb5d 	bl	800a014 <DataHandler_AccessTransmissionMemoryInterchange>

	if( kCommData.bUSBConnected)
 800a95a:	7e23      	ldrb	r3, [r4, #24]
 800a95c:	b163      	cbz	r3, 800a978 <ComManager_ArmTransmission+0x28>
	{
		if(kCommData.eState == Comm_Idle)
 800a95e:	7a23      	ldrb	r3, [r4, #8]
 800a960:	2b01      	cmp	r3, #1
 800a962:	d104      	bne.n	800a96e <ComManager_ArmTransmission+0x1e>
		{
			kCommData.eState = Comm_OpenTransmission;
 800a964:	2202      	movs	r2, #2
 800a966:	7222      	strb	r2, [r4, #8]
			kCommData.u16ReadoutPointer = 0;
 800a968:	2200      	movs	r2, #0
 800a96a:	8162      	strh	r2, [r4, #10]
 800a96c:	e008      	b.n	800a980 <ComManager_ArmTransmission+0x30>

		}
		else
		{
			AssertError(eAppError_TransmissionOverlap);
 800a96e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800a972:	f000 f985 	bl	800ac80 <AssertError>
 800a976:	e003      	b.n	800a980 <ComManager_ArmTransmission+0x30>
		}
	}
	else
	{
		kCommData.pkMemoryPointer->eMemoryState = eMemoryState_DataSkipped;
 800a978:	4b02      	ldr	r3, [pc, #8]	; (800a984 <ComManager_ArmTransmission+0x34>)
 800a97a:	685b      	ldr	r3, [r3, #4]
 800a97c:	2203      	movs	r2, #3
 800a97e:	715a      	strb	r2, [r3, #5]
	}

}
 800a980:	bd10      	pop	{r4, pc}
 800a982:	bf00      	nop
 800a984:	200016cc 	.word	0x200016cc

0800a988 <CommManager_FlushFrame>:

/* Internal functions */

void CommManager_FlushFrame()
{
	for(uint8_t u8Idx = 0; u8Idx < dMaxDataLenght; u8Idx++)
 800a988:	2300      	movs	r3, #0
 800a98a:	2b09      	cmp	r3, #9
 800a98c:	d806      	bhi.n	800a99c <CommManager_FlushFrame+0x14>
	{
		kCommData.u8Frame[u8Idx] = 0;
 800a98e:	4a04      	ldr	r2, [pc, #16]	; (800a9a0 <CommManager_FlushFrame+0x18>)
 800a990:	441a      	add	r2, r3
 800a992:	2100      	movs	r1, #0
 800a994:	7311      	strb	r1, [r2, #12]
	for(uint8_t u8Idx = 0; u8Idx < dMaxDataLenght; u8Idx++)
 800a996:	3301      	adds	r3, #1
 800a998:	b2db      	uxtb	r3, r3
 800a99a:	e7f6      	b.n	800a98a <CommManager_FlushFrame+0x2>
	}
}
 800a99c:	4770      	bx	lr
 800a99e:	bf00      	nop
 800a9a0:	200016cc 	.word	0x200016cc

0800a9a4 <CommManager_Initialize>:
{
 800a9a4:	b508      	push	{r3, lr}
	kCommData.bInitialized = true;
 800a9a6:	4b03      	ldr	r3, [pc, #12]	; (800a9b4 <CommManager_Initialize+0x10>)
 800a9a8:	2201      	movs	r2, #1
 800a9aa:	701a      	strb	r2, [r3, #0]
	CommManager_FlushFrame();
 800a9ac:	f7ff ffec 	bl	800a988 <CommManager_FlushFrame>
}
 800a9b0:	bd08      	pop	{r3, pc}
 800a9b2:	bf00      	nop
 800a9b4:	200016cc 	.word	0x200016cc

0800a9b8 <CommManager_Operate>:
{
 800a9b8:	b508      	push	{r3, lr}
	if(kCommData.bInitialized)
 800a9ba:	4b46      	ldr	r3, [pc, #280]	; (800aad4 <CommManager_Operate+0x11c>)
 800a9bc:	781b      	ldrb	r3, [r3, #0]
 800a9be:	b163      	cbz	r3, 800a9da <CommManager_Operate+0x22>
		switch (kCommData.eState)
 800a9c0:	4b44      	ldr	r3, [pc, #272]	; (800aad4 <CommManager_Operate+0x11c>)
 800a9c2:	7a1b      	ldrb	r3, [r3, #8]
 800a9c4:	2b07      	cmp	r3, #7
 800a9c6:	d808      	bhi.n	800a9da <CommManager_Operate+0x22>
 800a9c8:	e8df f003 	tbb	[pc, r3]
 800a9cc:	11080704 	.word	0x11080704
 800a9d0:	7907382f 	.word	0x7907382f
			kCommData.eState = Comm_Idle;
 800a9d4:	4b3f      	ldr	r3, [pc, #252]	; (800aad4 <CommManager_Operate+0x11c>)
 800a9d6:	2201      	movs	r2, #1
 800a9d8:	721a      	strb	r2, [r3, #8]
}
 800a9da:	bd08      	pop	{r3, pc}
			kCommData.u8Frame[0] = dOpeningByte;
 800a9dc:	4a3d      	ldr	r2, [pc, #244]	; (800aad4 <CommManager_Operate+0x11c>)
 800a9de:	210a      	movs	r1, #10
 800a9e0:	7311      	strb	r1, [r2, #12]
			kCommData.u8CurrentFrameLength = 1;
 800a9e2:	2101      	movs	r1, #1
 800a9e4:	7591      	strb	r1, [r2, #22]
			kCommData.ePreviousState = kCommData.eState;
 800a9e6:	7253      	strb	r3, [r2, #9]
			kCommData.eState = Comm_Transmit;
 800a9e8:	2305      	movs	r3, #5
 800a9ea:	7213      	strb	r3, [r2, #8]
			break;
 800a9ec:	e7f5      	b.n	800a9da <CommManager_Operate+0x22>
			pfPointer = kCommData.pkMemoryPointer->fDataPointer;
 800a9ee:	4a39      	ldr	r2, [pc, #228]	; (800aad4 <CommManager_Operate+0x11c>)
 800a9f0:	6853      	ldr	r3, [r2, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
			fValue = pfPointer[kCommData.u16ReadoutPointer];
 800a9f4:	8952      	ldrh	r2, [r2, #10]
 800a9f6:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800a9fa:	ed93 0a00 	vldr	s0, [r3]
			if( fValue < dErrorIndication )
 800a9fe:	eddf 7a36 	vldr	s15, [pc, #216]	; 800aad8 <CommManager_Operate+0x120>
 800aa02:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800aa06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aa0a:	d50a      	bpl.n	800aa22 <CommManager_Operate+0x6a>
				FrameAssembler_ConvertFloatToCharArray(kCommData.u8Frame, fValue);
 800aa0c:	4833      	ldr	r0, [pc, #204]	; (800aadc <CommManager_Operate+0x124>)
 800aa0e:	f000 f867 	bl	800aae0 <FrameAssembler_ConvertFloatToCharArray>
			kCommData.u8CurrentFrameLength = dMaxDataLenght;
 800aa12:	4b30      	ldr	r3, [pc, #192]	; (800aad4 <CommManager_Operate+0x11c>)
 800aa14:	220a      	movs	r2, #10
 800aa16:	759a      	strb	r2, [r3, #22]
			kCommData.ePreviousState = kCommData.eState;
 800aa18:	7a1a      	ldrb	r2, [r3, #8]
 800aa1a:	725a      	strb	r2, [r3, #9]
			kCommData.eState = Comm_Transmit;
 800aa1c:	2205      	movs	r2, #5
 800aa1e:	721a      	strb	r2, [r3, #8]
			break;
 800aa20:	e7db      	b.n	800a9da <CommManager_Operate+0x22>
				FrameAssembler_SendError(kCommData.u8Frame);
 800aa22:	482e      	ldr	r0, [pc, #184]	; (800aadc <CommManager_Operate+0x124>)
 800aa24:	f000 f8a0 	bl	800ab68 <FrameAssembler_SendError>
 800aa28:	e7f3      	b.n	800aa12 <CommManager_Operate+0x5a>
			kCommData.u8Frame[0] = dClosingByte;
 800aa2a:	4a2a      	ldr	r2, [pc, #168]	; (800aad4 <CommManager_Operate+0x11c>)
 800aa2c:	210d      	movs	r1, #13
 800aa2e:	7311      	strb	r1, [r2, #12]
			kCommData.u8CurrentFrameLength = 1;
 800aa30:	2101      	movs	r1, #1
 800aa32:	7591      	strb	r1, [r2, #22]
			kCommData.ePreviousState = kCommData.eState;
 800aa34:	7253      	strb	r3, [r2, #9]
			kCommData.eState = Comm_Transmit;
 800aa36:	2305      	movs	r3, #5
 800aa38:	7213      	strb	r3, [r2, #8]
			break;
 800aa3a:	e7ce      	b.n	800a9da <CommManager_Operate+0x22>
			bResult = USB_TransmitData(kCommData.u8Frame, kCommData.u8CurrentFrameLength);
 800aa3c:	4825      	ldr	r0, [pc, #148]	; (800aad4 <CommManager_Operate+0x11c>)
 800aa3e:	7d81      	ldrb	r1, [r0, #22]
 800aa40:	300c      	adds	r0, #12
 800aa42:	f000 f8ad 	bl	800aba0 <USB_TransmitData>
			if( !bResult )
 800aa46:	bb68      	cbnz	r0, 800aaa4 <CommManager_Operate+0xec>
				kCommData.u8TrialsCounter = 0;
 800aa48:	4b22      	ldr	r3, [pc, #136]	; (800aad4 <CommManager_Operate+0x11c>)
 800aa4a:	2200      	movs	r2, #0
 800aa4c:	75da      	strb	r2, [r3, #23]
				if ( kCommData.ePreviousState == Comm_AssembleFrame )
 800aa4e:	7a5b      	ldrb	r3, [r3, #9]
 800aa50:	2b03      	cmp	r3, #3
 800aa52:	d009      	beq.n	800aa68 <CommManager_Operate+0xb0>
				else if( kCommData.ePreviousState == Comm_CloseTransmission)
 800aa54:	2b04      	cmp	r3, #4
 800aa56:	d016      	beq.n	800aa86 <CommManager_Operate+0xce>
				else if ( kCommData.ePreviousState == Comm_OpenTransmission )
 800aa58:	2b02      	cmp	r3, #2
 800aa5a:	d11b      	bne.n	800aa94 <CommManager_Operate+0xdc>
					kCommData.u16ReadoutPointer = 0;
 800aa5c:	4b1d      	ldr	r3, [pc, #116]	; (800aad4 <CommManager_Operate+0x11c>)
 800aa5e:	2200      	movs	r2, #0
 800aa60:	815a      	strh	r2, [r3, #10]
					kCommData.eState = Comm_AssembleFrame;
 800aa62:	2203      	movs	r2, #3
 800aa64:	721a      	strb	r2, [r3, #8]
 800aa66:	e7b8      	b.n	800a9da <CommManager_Operate+0x22>
					kCommData.u16ReadoutPointer++;
 800aa68:	4a1a      	ldr	r2, [pc, #104]	; (800aad4 <CommManager_Operate+0x11c>)
 800aa6a:	8953      	ldrh	r3, [r2, #10]
 800aa6c:	3301      	adds	r3, #1
 800aa6e:	b29b      	uxth	r3, r3
 800aa70:	8153      	strh	r3, [r2, #10]
					kCommData.eState = Comm_AssembleFrame;
 800aa72:	2103      	movs	r1, #3
 800aa74:	7211      	strb	r1, [r2, #8]
					if( kCommData.u16ReadoutPointer >= dMemoryWidth)
 800aa76:	2b0f      	cmp	r3, #15
 800aa78:	d9af      	bls.n	800a9da <CommManager_Operate+0x22>
						kCommData.eState = Comm_CloseTransmission;
 800aa7a:	4613      	mov	r3, r2
 800aa7c:	2204      	movs	r2, #4
 800aa7e:	721a      	strb	r2, [r3, #8]
						kCommData.u16ReadoutPointer = 0;
 800aa80:	2200      	movs	r2, #0
 800aa82:	815a      	strh	r2, [r3, #10]
 800aa84:	e7a9      	b.n	800a9da <CommManager_Operate+0x22>
					kCommData.pkMemoryPointer->eMemoryState = eMemoryState_DataSent;
 800aa86:	4b13      	ldr	r3, [pc, #76]	; (800aad4 <CommManager_Operate+0x11c>)
 800aa88:	685a      	ldr	r2, [r3, #4]
 800aa8a:	2102      	movs	r1, #2
 800aa8c:	7151      	strb	r1, [r2, #5]
					kCommData.eState = Comm_Idle;
 800aa8e:	2201      	movs	r2, #1
 800aa90:	721a      	strb	r2, [r3, #8]
 800aa92:	e7a2      	b.n	800a9da <CommManager_Operate+0x22>
					AssertError(eAppError_TransmissionLogicBroken);
 800aa94:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800aa98:	f000 f8f2 	bl	800ac80 <AssertError>
					kCommData.eState = Comm_Abort;
 800aa9c:	4b0d      	ldr	r3, [pc, #52]	; (800aad4 <CommManager_Operate+0x11c>)
 800aa9e:	2207      	movs	r2, #7
 800aaa0:	721a      	strb	r2, [r3, #8]
 800aaa2:	e79a      	b.n	800a9da <CommManager_Operate+0x22>
				kCommData.eState = kCommData.ePreviousState;
 800aaa4:	4a0b      	ldr	r2, [pc, #44]	; (800aad4 <CommManager_Operate+0x11c>)
 800aaa6:	7a53      	ldrb	r3, [r2, #9]
 800aaa8:	7213      	strb	r3, [r2, #8]
				kCommData.u8TrialsCounter++;
 800aaaa:	7dd3      	ldrb	r3, [r2, #23]
 800aaac:	3301      	adds	r3, #1
 800aaae:	b2db      	uxtb	r3, r3
 800aab0:	75d3      	strb	r3, [r2, #23]
				if(kCommData.u8TrialsCounter > dMaxTrialsCount)
 800aab2:	2b03      	cmp	r3, #3
 800aab4:	d991      	bls.n	800a9da <CommManager_Operate+0x22>
					kCommData.eState = Comm_Abort;
 800aab6:	4613      	mov	r3, r2
 800aab8:	2207      	movs	r2, #7
 800aaba:	721a      	strb	r2, [r3, #8]
 800aabc:	e78d      	b.n	800a9da <CommManager_Operate+0x22>
			kCommData.eState = Comm_Idle;
 800aabe:	4b05      	ldr	r3, [pc, #20]	; (800aad4 <CommManager_Operate+0x11c>)
 800aac0:	2201      	movs	r2, #1
 800aac2:	721a      	strb	r2, [r3, #8]
			kCommData.pkMemoryPointer->eMemoryState = eMemoryState_DataSkipped;
 800aac4:	685a      	ldr	r2, [r3, #4]
 800aac6:	2103      	movs	r1, #3
 800aac8:	7151      	strb	r1, [r2, #5]
			kCommData.u16ReadoutPointer = 0;
 800aaca:	2200      	movs	r2, #0
 800aacc:	815a      	strh	r2, [r3, #10]
			CommManager_FlushFrame();
 800aace:	f7ff ff5b 	bl	800a988 <CommManager_FlushFrame>
}
 800aad2:	e782      	b.n	800a9da <CommManager_Operate+0x22>
 800aad4:	200016cc 	.word	0x200016cc
 800aad8:	43480000 	.word	0x43480000
 800aadc:	200016d8 	.word	0x200016d8

0800aae0 <FrameAssembler_ConvertFloatToCharArray>:
#include <stdio.h>
#include "FrameAssembler.h"
#include "DataFormat.h"

void FrameAssembler_ConvertFloatToCharArray(uint8_t *pResultArray, float fNumber)
{
 800aae0:	b510      	push	{r4, lr}
 800aae2:	4604      	mov	r4, r0
 800aae4:	ee10 0a10 	vmov	r0, s0
//	sprintf((char*)pResultArray,"%+9.4f\t",fNumber);
	sprintf((char*)pResultArray, "%+" dPrintfSize "." dFractionSize "f\t", fNumber);
 800aae8:	f7f5 fd36 	bl	8000558 <__aeabi_f2d>
 800aaec:	4602      	mov	r2, r0
 800aaee:	460b      	mov	r3, r1
 800aaf0:	4902      	ldr	r1, [pc, #8]	; (800aafc <FrameAssembler_ConvertFloatToCharArray+0x1c>)
 800aaf2:	4620      	mov	r0, r4
 800aaf4:	f002 f804 	bl	800cb00 <siprintf>
}
 800aaf8:	bd10      	pop	{r4, pc}
 800aafa:	bf00      	nop
 800aafc:	0800f0c8 	.word	0x0800f0c8

0800ab00 <FrameAssembler_ConvertDateTimeToCharArray>:

void FrameAssembler_ConvertDateTimeToCharArray(uint8_t *pResultArray, RTC_TimeTypeDef * pkTime, RTC_DateTypeDef* pkDate)
{
 800ab00:	b570      	push	{r4, r5, r6, lr}
 800ab02:	b082      	sub	sp, #8
 800ab04:	4606      	mov	r6, r0
 800ab06:	460d      	mov	r5, r1
	uint8_t u8SecondFraction = (uint8_t)( ((pkTime->SecondFraction - pkTime->SubSeconds) * 10 )/(1 + pkTime->SecondFraction));
 800ab08:	6889      	ldr	r1, [r1, #8]
 800ab0a:	686b      	ldr	r3, [r5, #4]
 800ab0c:	1acb      	subs	r3, r1, r3
 800ab0e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800ab12:	005c      	lsls	r4, r3, #1
 800ab14:	3101      	adds	r1, #1
 800ab16:	fbb4 f4f1 	udiv	r4, r4, r1

	sprintf((char*)pResultArray, "%2d.%2d.%2d ", pkDate->Date, pkDate->Month, pkDate->Year);
 800ab1a:	78d3      	ldrb	r3, [r2, #3]
 800ab1c:	9300      	str	r3, [sp, #0]
 800ab1e:	7853      	ldrb	r3, [r2, #1]
 800ab20:	7892      	ldrb	r2, [r2, #2]
 800ab22:	4908      	ldr	r1, [pc, #32]	; (800ab44 <FrameAssembler_ConvertDateTimeToCharArray+0x44>)
 800ab24:	f001 ffec 	bl	800cb00 <siprintf>
	sprintf(((char*)pResultArray+dDateSize), "%2d:%2d:%2d.%1d\t", pkTime->Hours, pkTime->Minutes, pkTime->Seconds, u8SecondFraction);
 800ab28:	78ab      	ldrb	r3, [r5, #2]
 800ab2a:	b2e4      	uxtb	r4, r4
 800ab2c:	9401      	str	r4, [sp, #4]
 800ab2e:	9300      	str	r3, [sp, #0]
 800ab30:	786b      	ldrb	r3, [r5, #1]
 800ab32:	782a      	ldrb	r2, [r5, #0]
 800ab34:	4904      	ldr	r1, [pc, #16]	; (800ab48 <FrameAssembler_ConvertDateTimeToCharArray+0x48>)
 800ab36:	f106 0009 	add.w	r0, r6, #9
 800ab3a:	f001 ffe1 	bl	800cb00 <siprintf>
}
 800ab3e:	b002      	add	sp, #8
 800ab40:	bd70      	pop	{r4, r5, r6, pc}
 800ab42:	bf00      	nop
 800ab44:	0800f0d0 	.word	0x0800f0d0
 800ab48:	0800f0e0 	.word	0x0800f0e0

0800ab4c <FrameAssembler_CreateFilnameFromDate>:

void FrameAssembler_CreateFilnameFromDate(uint8_t *pResultArray, RTC_DateTypeDef* pkDate)
{
 800ab4c:	b500      	push	{lr}
 800ab4e:	b083      	sub	sp, #12
	sprintf((char*)pResultArray, "%02d_%02d_%02d.txt", pkDate->Date, pkDate->Month, pkDate->Year);
 800ab50:	78cb      	ldrb	r3, [r1, #3]
 800ab52:	9300      	str	r3, [sp, #0]
 800ab54:	784b      	ldrb	r3, [r1, #1]
 800ab56:	788a      	ldrb	r2, [r1, #2]
 800ab58:	4902      	ldr	r1, [pc, #8]	; (800ab64 <FrameAssembler_CreateFilnameFromDate+0x18>)
 800ab5a:	f001 ffd1 	bl	800cb00 <siprintf>
}
 800ab5e:	b003      	add	sp, #12
 800ab60:	f85d fb04 	ldr.w	pc, [sp], #4
 800ab64:	0800f0f4 	.word	0x0800f0f4

0800ab68 <FrameAssembler_SendError>:

void FrameAssembler_SendError(uint8_t *pResultArray)
{
	pResultArray[0] = 'e';
 800ab68:	2365      	movs	r3, #101	; 0x65
 800ab6a:	7003      	strb	r3, [r0, #0]
	pResultArray[1] = 'r';
 800ab6c:	2372      	movs	r3, #114	; 0x72
 800ab6e:	7043      	strb	r3, [r0, #1]
	pResultArray[2] = 'r';
 800ab70:	7083      	strb	r3, [r0, #2]
	pResultArray[3] = 'o';
 800ab72:	226f      	movs	r2, #111	; 0x6f
 800ab74:	70c2      	strb	r2, [r0, #3]
	pResultArray[4] = 'r';
 800ab76:	7103      	strb	r3, [r0, #4]
	pResultArray[5] = ' ';
 800ab78:	2320      	movs	r3, #32
 800ab7a:	7143      	strb	r3, [r0, #5]
	pResultArray[6] = ' ';
 800ab7c:	7183      	strb	r3, [r0, #6]
	pResultArray[7] = ' ';
 800ab7e:	71c3      	strb	r3, [r0, #7]
	pResultArray[8] = ' ';
 800ab80:	7203      	strb	r3, [r0, #8]
	pResultArray[9] = '\t';
 800ab82:	2309      	movs	r3, #9
 800ab84:	7243      	strb	r3, [r0, #9]

}
 800ab86:	4770      	bx	lr

0800ab88 <USB_InitalizeTransmitterLogic>:
//static uint8_t Buf[] = "Test/r/n";

void ConvertDataToBytes(float *Dataset);

void USB_InitalizeTransmitterLogic()
{
 800ab88:	b508      	push	{r3, lr}
	kUSBTransmitterData.phADCHandle = HandlesAssigner_GetHandle(eHandle_ADC);
 800ab8a:	2006      	movs	r0, #6
 800ab8c:	f7ff fc88 	bl	800a4a0 <HandlesAssigner_GetHandle>
 800ab90:	4b02      	ldr	r3, [pc, #8]	; (800ab9c <USB_InitalizeTransmitterLogic+0x14>)
 800ab92:	6098      	str	r0, [r3, #8]
	kUSBTransmitterData.bInitialized = true;
 800ab94:	2201      	movs	r2, #1
 800ab96:	701a      	strb	r2, [r3, #0]
}
 800ab98:	bd08      	pop	{r3, pc}
 800ab9a:	bf00      	nop
 800ab9c:	200016e8 	.word	0x200016e8

0800aba0 <USB_TransmitData>:

bool USB_TransmitData(uint8_t *Dataset, uint8_t u8Length)
{
 800aba0:	b508      	push	{r3, lr}
	bool bResult = true;

	if(kUSBTransmitterData.bInitialized)
 800aba2:	4b05      	ldr	r3, [pc, #20]	; (800abb8 <USB_TransmitData+0x18>)
 800aba4:	781b      	ldrb	r3, [r3, #0]
 800aba6:	b90b      	cbnz	r3, 800abac <USB_TransmitData+0xc>
	bool bResult = true;
 800aba8:	2001      	movs	r0, #1
	 * result = true means that a fault occurred
	 */
	bResult = CDC_Transmit_FS(Dataset,  u8Length);
	}
	return bResult;
}
 800abaa:	bd08      	pop	{r3, pc}
	bResult = CDC_Transmit_FS(Dataset,  u8Length);
 800abac:	f001 f8ec 	bl	800bd88 <CDC_Transmit_FS>
 800abb0:	3800      	subs	r0, #0
 800abb2:	bf18      	it	ne
 800abb4:	2001      	movne	r0, #1
 800abb6:	e7f8      	b.n	800abaa <USB_TransmitData+0xa>
 800abb8:	200016e8 	.word	0x200016e8

0800abbc <USB_CheckForUSBConnection>:

void USB_CheckForUSBConnection()
{
	if( kUSBTransmitterData.bInitialized )
 800abbc:	4b18      	ldr	r3, [pc, #96]	; (800ac20 <USB_CheckForUSBConnection+0x64>)
 800abbe:	781b      	ldrb	r3, [r3, #0]
 800abc0:	b363      	cbz	r3, 800ac1c <USB_CheckForUSBConnection+0x60>
{
 800abc2:	b510      	push	{r4, lr}
	{
		if( !kUSBTransmitterData.bCheckStarted )
 800abc4:	4b16      	ldr	r3, [pc, #88]	; (800ac20 <USB_CheckForUSBConnection+0x64>)
 800abc6:	785b      	ldrb	r3, [r3, #1]
 800abc8:	b1ab      	cbz	r3, 800abf6 <USB_CheckForUSBConnection+0x3a>
		{
			HAL_ADC_Start_IT(kUSBTransmitterData.phADCHandle);
			kUSBTransmitterData.bCheckStarted = true;
		}

		if( kUSBTransmitterData.bNewMeasurement )
 800abca:	4b15      	ldr	r3, [pc, #84]	; (800ac20 <USB_CheckForUSBConnection+0x64>)
 800abcc:	789b      	ldrb	r3, [r3, #2]
 800abce:	b18b      	cbz	r3, 800abf4 <USB_CheckForUSBConnection+0x38>
		{
			kUSBTransmitterData.bNewMeasurement = false;
 800abd0:	4b13      	ldr	r3, [pc, #76]	; (800ac20 <USB_CheckForUSBConnection+0x64>)
 800abd2:	2200      	movs	r2, #0
 800abd4:	709a      	strb	r2, [r3, #2]
			if( (kUSBTransmitterData.u32MeasuredVbus < dLowThreshold) && kUSBTransmitterData.bConnected )
 800abd6:	889b      	ldrh	r3, [r3, #4]
 800abd8:	f640 429a 	movw	r2, #3226	; 0xc9a
 800abdc:	4293      	cmp	r3, r2
 800abde:	d802      	bhi.n	800abe6 <USB_CheckForUSBConnection+0x2a>
 800abe0:	4a0f      	ldr	r2, [pc, #60]	; (800ac20 <USB_CheckForUSBConnection+0x64>)
 800abe2:	78d2      	ldrb	r2, [r2, #3]
 800abe4:	b972      	cbnz	r2, 800ac04 <USB_CheckForUSBConnection+0x48>
			{
				kUSBTransmitterData.bConnected = false;
				CallForUSBDisonnection();
			}
			else if ( (kUSBTransmitterData.u32MeasuredVbus > dHighThreshold) && !kUSBTransmitterData.bConnected )
 800abe6:	f640 5217 	movw	r2, #3351	; 0xd17
 800abea:	4293      	cmp	r3, r2
 800abec:	d902      	bls.n	800abf4 <USB_CheckForUSBConnection+0x38>
 800abee:	4b0c      	ldr	r3, [pc, #48]	; (800ac20 <USB_CheckForUSBConnection+0x64>)
 800abf0:	78db      	ldrb	r3, [r3, #3]
 800abf2:	b16b      	cbz	r3, 800ac10 <USB_CheckForUSBConnection+0x54>
				CallForUSBConnection();
			}
		}
	}

}
 800abf4:	bd10      	pop	{r4, pc}
			HAL_ADC_Start_IT(kUSBTransmitterData.phADCHandle);
 800abf6:	4c0a      	ldr	r4, [pc, #40]	; (800ac20 <USB_CheckForUSBConnection+0x64>)
 800abf8:	68a0      	ldr	r0, [r4, #8]
 800abfa:	f7f6 fbbb 	bl	8001374 <HAL_ADC_Start_IT>
			kUSBTransmitterData.bCheckStarted = true;
 800abfe:	2301      	movs	r3, #1
 800ac00:	7063      	strb	r3, [r4, #1]
 800ac02:	e7e2      	b.n	800abca <USB_CheckForUSBConnection+0xe>
				kUSBTransmitterData.bConnected = false;
 800ac04:	4b06      	ldr	r3, [pc, #24]	; (800ac20 <USB_CheckForUSBConnection+0x64>)
 800ac06:	2200      	movs	r2, #0
 800ac08:	70da      	strb	r2, [r3, #3]
				CallForUSBDisonnection();
 800ac0a:	f7ff fc7d 	bl	800a508 <CallForUSBDisonnection>
 800ac0e:	e7f1      	b.n	800abf4 <USB_CheckForUSBConnection+0x38>
				kUSBTransmitterData.bConnected = true;
 800ac10:	4b03      	ldr	r3, [pc, #12]	; (800ac20 <USB_CheckForUSBConnection+0x64>)
 800ac12:	2201      	movs	r2, #1
 800ac14:	70da      	strb	r2, [r3, #3]
				CallForUSBConnection();
 800ac16:	f7ff fc72 	bl	800a4fe <CallForUSBConnection>
}
 800ac1a:	e7eb      	b.n	800abf4 <USB_CheckForUSBConnection+0x38>
 800ac1c:	4770      	bx	lr
 800ac1e:	bf00      	nop
 800ac20:	200016e8 	.word	0x200016e8

0800ac24 <USB_SignalizeVBUSMeasurementReady>:

void USB_SignalizeVBUSMeasurementReady(uint32_t u32Result)
{
	kUSBTransmitterData.bNewMeasurement = true;
 800ac24:	4b03      	ldr	r3, [pc, #12]	; (800ac34 <USB_SignalizeVBUSMeasurementReady+0x10>)
 800ac26:	2201      	movs	r2, #1
 800ac28:	709a      	strb	r2, [r3, #2]
	kUSBTransmitterData.u32MeasuredVbus = u32Result;
 800ac2a:	8098      	strh	r0, [r3, #4]
	kUSBTransmitterData.bCheckStarted = false;
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	705a      	strb	r2, [r3, #1]
}
 800ac30:	4770      	bx	lr
 800ac32:	bf00      	nop
 800ac34:	200016e8 	.word	0x200016e8

0800ac38 <ErrorHandler_Initalize>:

static ErrorHandlerData_t kErrorData;

void ErrorHandler_Initalize()
{
	kErrorData.bEnabled = true;
 800ac38:	4b01      	ldr	r3, [pc, #4]	; (800ac40 <ErrorHandler_Initalize+0x8>)
 800ac3a:	2201      	movs	r2, #1
 800ac3c:	701a      	strb	r2, [r3, #0]
}
 800ac3e:	4770      	bx	lr
 800ac40:	200016f4 	.word	0x200016f4

0800ac44 <ErrorHandler_Tick>:

void ErrorHandler_Tick()
{
	if( kErrorData.bErrorTimeCounterEnabled)
 800ac44:	4b03      	ldr	r3, [pc, #12]	; (800ac54 <ErrorHandler_Tick+0x10>)
 800ac46:	7b9b      	ldrb	r3, [r3, #14]
 800ac48:	b11b      	cbz	r3, 800ac52 <ErrorHandler_Tick+0xe>
	{
		kErrorData.u16TickCounter++;
 800ac4a:	4a02      	ldr	r2, [pc, #8]	; (800ac54 <ErrorHandler_Tick+0x10>)
 800ac4c:	8993      	ldrh	r3, [r2, #12]
 800ac4e:	3301      	adds	r3, #1
 800ac50:	8193      	strh	r3, [r2, #12]
	}
}
 800ac52:	4770      	bx	lr
 800ac54:	200016f4 	.word	0x200016f4

0800ac58 <ErrorHandler_Handle>:

void ErrorHandler_Handle()
{
 800ac58:	b508      	push	{r3, lr}
	if( kErrorData.u16TickCounter >= dSensorResetRequiredTicks )
 800ac5a:	4b08      	ldr	r3, [pc, #32]	; (800ac7c <ErrorHandler_Handle+0x24>)
 800ac5c:	899b      	ldrh	r3, [r3, #12]
 800ac5e:	2b19      	cmp	r3, #25
 800ac60:	d908      	bls.n	800ac74 <ErrorHandler_Handle+0x1c>
	{
		if( kErrorData.u16SensorErrorCounter >= dSensorErrorRequiredOccurences )
 800ac62:	4b06      	ldr	r3, [pc, #24]	; (800ac7c <ErrorHandler_Handle+0x24>)
 800ac64:	891b      	ldrh	r3, [r3, #8]
 800ac66:	2b01      	cmp	r3, #1
 800ac68:	d805      	bhi.n	800ac76 <ErrorHandler_Handle+0x1e>
		{
			CallForSensorReset();
		}
		kErrorData.bErrorTimeCounterEnabled = false;
 800ac6a:	4b04      	ldr	r3, [pc, #16]	; (800ac7c <ErrorHandler_Handle+0x24>)
 800ac6c:	2200      	movs	r2, #0
 800ac6e:	739a      	strb	r2, [r3, #14]
		kErrorData.u16TickCounter = 0;
 800ac70:	819a      	strh	r2, [r3, #12]
		kErrorData.u16SensorErrorCounter = 0;
 800ac72:	811a      	strh	r2, [r3, #8]
	}
}
 800ac74:	bd08      	pop	{r3, pc}
			CallForSensorReset();
 800ac76:	f7ff fc51 	bl	800a51c <CallForSensorReset>
 800ac7a:	e7f6      	b.n	800ac6a <ErrorHandler_Handle+0x12>
 800ac7c:	200016f4 	.word	0x200016f4

0800ac80 <AssertError>:

void AssertError( AppErrorList_t eAppError )
{
	kErrorData.u32Register |= (uint32_t)eAppError;
 800ac80:	4a08      	ldr	r2, [pc, #32]	; (800aca4 <AssertError+0x24>)
 800ac82:	6853      	ldr	r3, [r2, #4]
 800ac84:	4303      	orrs	r3, r0
 800ac86:	6053      	str	r3, [r2, #4]

	if ( (eAppError == eAppError_ArrayAError) || (eAppError == eAppError_ArrayBError) )
 800ac88:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800ac8c:	d002      	beq.n	800ac94 <AssertError+0x14>
 800ac8e:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 800ac92:	d105      	bne.n	800aca0 <AssertError+0x20>
	{
		kErrorData.u16SensorErrorCounter++;
 800ac94:	4b03      	ldr	r3, [pc, #12]	; (800aca4 <AssertError+0x24>)
 800ac96:	891a      	ldrh	r2, [r3, #8]
 800ac98:	3201      	adds	r2, #1
 800ac9a:	811a      	strh	r2, [r3, #8]
		kErrorData.bErrorTimeCounterEnabled = true;
 800ac9c:	2201      	movs	r2, #1
 800ac9e:	739a      	strb	r2, [r3, #14]
	}
}
 800aca0:	4770      	bx	lr
 800aca2:	bf00      	nop
 800aca4:	200016f4 	.word	0x200016f4

0800aca8 <SignalProcessing_ResetChannels>:
	return kSignalProcessingData.fAverageRegister;
}

static void SignalProcessing_ResetChannels()
{
	for(uint8_t u8Idx = 0; u8Idx < dMaximumChannels; u8Idx++)
 800aca8:	2300      	movs	r3, #0
 800acaa:	2b0f      	cmp	r3, #15
 800acac:	d809      	bhi.n	800acc2 <SignalProcessing_ResetChannels+0x1a>
	{
		kSignalProcessingData.kAverageChannels[u8Idx].fCurrentValue = 0;
 800acae:	4a07      	ldr	r2, [pc, #28]	; (800accc <SignalProcessing_ResetChannels+0x24>)
 800acb0:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800acb4:	2100      	movs	r1, #0
 800acb6:	6051      	str	r1, [r2, #4]
		kSignalProcessingData.kAverageChannels[u8Idx].u16SamplesCollected = 0;
 800acb8:	2100      	movs	r1, #0
 800acba:	8111      	strh	r1, [r2, #8]
	for(uint8_t u8Idx = 0; u8Idx < dMaximumChannels; u8Idx++)
 800acbc:	3301      	adds	r3, #1
 800acbe:	b2db      	uxtb	r3, r3
 800acc0:	e7f3      	b.n	800acaa <SignalProcessing_ResetChannels+0x2>
	}
	kSignalProcessingData.bAverageCalculated = false;
 800acc2:	4b02      	ldr	r3, [pc, #8]	; (800accc <SignalProcessing_ResetChannels+0x24>)
 800acc4:	2200      	movs	r2, #0
 800acc6:	705a      	strb	r2, [r3, #1]
}
 800acc8:	4770      	bx	lr
 800acca:	bf00      	nop
 800accc:	20001704 	.word	0x20001704

0800acd0 <SignalProcessing_Initialize>:
	kSignalProcessingData.bEnabled = true;
 800acd0:	4b02      	ldr	r3, [pc, #8]	; (800acdc <SignalProcessing_Initialize+0xc>)
 800acd2:	2201      	movs	r2, #1
 800acd4:	701a      	strb	r2, [r3, #0]
	kSignalProcessingData.u8ChannelCount = u8Channels;
 800acd6:	7098      	strb	r0, [r3, #2]
}
 800acd8:	4770      	bx	lr
 800acda:	bf00      	nop
 800acdc:	20001704 	.word	0x20001704

0800ace0 <SignalProcessing_AddSampleToAverage>:
{
 800ace0:	b508      	push	{r3, lr}
	if( u8Channel >= kSignalProcessingData.u8ChannelCount )
 800ace2:	4b0e      	ldr	r3, [pc, #56]	; (800ad1c <SignalProcessing_AddSampleToAverage+0x3c>)
 800ace4:	789b      	ldrb	r3, [r3, #2]
 800ace6:	4283      	cmp	r3, r0
 800ace8:	d913      	bls.n	800ad12 <SignalProcessing_AddSampleToAverage+0x32>
		if( fNewData < dErrorIndication )
 800acea:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800ad20 <SignalProcessing_AddSampleToAverage+0x40>
 800acee:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800acf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acf6:	d50b      	bpl.n	800ad10 <SignalProcessing_AddSampleToAverage+0x30>
			kSignalProcessingData.kAverageChannels[u8Channel].fCurrentValue += fNewData;
 800acf8:	4b08      	ldr	r3, [pc, #32]	; (800ad1c <SignalProcessing_AddSampleToAverage+0x3c>)
 800acfa:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 800acfe:	edd0 7a01 	vldr	s15, [r0, #4]
 800ad02:	ee37 0a80 	vadd.f32	s0, s15, s0
 800ad06:	ed80 0a01 	vstr	s0, [r0, #4]
			kSignalProcessingData.kAverageChannels[u8Channel].u16SamplesCollected++;
 800ad0a:	8903      	ldrh	r3, [r0, #8]
 800ad0c:	3301      	adds	r3, #1
 800ad0e:	8103      	strh	r3, [r0, #8]
}
 800ad10:	bd08      	pop	{r3, pc}
		AssertError(eAppError_SignalProcessingError);
 800ad12:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800ad16:	f7ff ffb3 	bl	800ac80 <AssertError>
 800ad1a:	e7f9      	b.n	800ad10 <SignalProcessing_AddSampleToAverage+0x30>
 800ad1c:	20001704 	.word	0x20001704
 800ad20:	43480000 	.word	0x43480000

0800ad24 <SignalProcessing_CalculateAverage>:
	for(uint8_t u8Idx = 0; u8Idx < dMaximumChannels; u8Idx++)
 800ad24:	2300      	movs	r3, #0
 800ad26:	e008      	b.n	800ad3a <SignalProcessing_CalculateAverage+0x16>
			kSignalProcessingData.fAverageRegister[u8Idx] = dErrorIndication;
 800ad28:	f103 0220 	add.w	r2, r3, #32
 800ad2c:	4912      	ldr	r1, [pc, #72]	; (800ad78 <SignalProcessing_CalculateAverage+0x54>)
 800ad2e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800ad32:	4912      	ldr	r1, [pc, #72]	; (800ad7c <SignalProcessing_CalculateAverage+0x58>)
 800ad34:	6051      	str	r1, [r2, #4]
	for(uint8_t u8Idx = 0; u8Idx < dMaximumChannels; u8Idx++)
 800ad36:	3301      	adds	r3, #1
 800ad38:	b2db      	uxtb	r3, r3
 800ad3a:	2b0f      	cmp	r3, #15
 800ad3c:	d818      	bhi.n	800ad70 <SignalProcessing_CalculateAverage+0x4c>
		if(kSignalProcessingData.kAverageChannels[u8Idx].u16SamplesCollected > 0)
 800ad3e:	4a0e      	ldr	r2, [pc, #56]	; (800ad78 <SignalProcessing_CalculateAverage+0x54>)
 800ad40:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 800ad44:	8912      	ldrh	r2, [r2, #8]
 800ad46:	2a00      	cmp	r2, #0
 800ad48:	d0ee      	beq.n	800ad28 <SignalProcessing_CalculateAverage+0x4>
			kSignalProcessingData.fAverageRegister[u8Idx] = kSignalProcessingData.kAverageChannels[u8Idx].fCurrentValue / kSignalProcessingData.kAverageChannels[u8Idx].u16SamplesCollected;
 800ad4a:	4a0b      	ldr	r2, [pc, #44]	; (800ad78 <SignalProcessing_CalculateAverage+0x54>)
 800ad4c:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 800ad50:	edd1 6a01 	vldr	s13, [r1, #4]
 800ad54:	8909      	ldrh	r1, [r1, #8]
 800ad56:	ee07 1a90 	vmov	s15, r1
 800ad5a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800ad62:	f103 0120 	add.w	r1, r3, #32
 800ad66:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800ad6a:	ed82 7a01 	vstr	s14, [r2, #4]
 800ad6e:	e7e2      	b.n	800ad36 <SignalProcessing_CalculateAverage+0x12>
	kSignalProcessingData.bAverageCalculated = true;
 800ad70:	4b01      	ldr	r3, [pc, #4]	; (800ad78 <SignalProcessing_CalculateAverage+0x54>)
 800ad72:	2201      	movs	r2, #1
 800ad74:	705a      	strb	r2, [r3, #1]
}
 800ad76:	4770      	bx	lr
 800ad78:	20001704 	.word	0x20001704
 800ad7c:	43480000 	.word	0x43480000

0800ad80 <SignalProcessing_ReadAverage>:
{
 800ad80:	b508      	push	{r3, lr}
	SignalProcessing_ResetChannels();
 800ad82:	f7ff ff91 	bl	800aca8 <SignalProcessing_ResetChannels>
}
 800ad86:	4801      	ldr	r0, [pc, #4]	; (800ad8c <SignalProcessing_ReadAverage+0xc>)
 800ad88:	bd08      	pop	{r3, pc}
 800ad8a:	bf00      	nop
 800ad8c:	20001788 	.word	0x20001788

0800ad90 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800ad90:	b508      	push	{r3, lr}
 800ad92:	4613      	mov	r3, r2
  uint8_t sd_state = MSD_OK;

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800ad94:	460a      	mov	r2, r1
 800ad96:	4601      	mov	r1, r0
 800ad98:	4802      	ldr	r0, [pc, #8]	; (800ada4 <BSP_SD_ReadBlocks_DMA+0x14>)
 800ad9a:	f7fa f8c5 	bl	8004f28 <HAL_SD_ReadBlocks_DMA>
 800ad9e:	b100      	cbz	r0, 800ada2 <BSP_SD_ReadBlocks_DMA+0x12>
  {
    sd_state = MSD_ERROR;
 800ada0:	2001      	movs	r0, #1
  }

  return sd_state;
}
 800ada2:	bd08      	pop	{r3, pc}
 800ada4:	200022a4 	.word	0x200022a4

0800ada8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800ada8:	b508      	push	{r3, lr}
 800adaa:	4613      	mov	r3, r2
  uint8_t sd_state = MSD_OK;

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800adac:	460a      	mov	r2, r1
 800adae:	4601      	mov	r1, r0
 800adb0:	4802      	ldr	r0, [pc, #8]	; (800adbc <BSP_SD_WriteBlocks_DMA+0x14>)
 800adb2:	f7fa f955 	bl	8005060 <HAL_SD_WriteBlocks_DMA>
 800adb6:	b100      	cbz	r0, 800adba <BSP_SD_WriteBlocks_DMA+0x12>
  {
    sd_state = MSD_ERROR;
 800adb8:	2001      	movs	r0, #1
  }

  return sd_state;
}
 800adba:	bd08      	pop	{r3, pc}
 800adbc:	200022a4 	.word	0x200022a4

0800adc0 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800adc0:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800adc2:	4803      	ldr	r0, [pc, #12]	; (800add0 <BSP_SD_GetCardState+0x10>)
 800adc4:	f7fa fc48 	bl	8005658 <HAL_SD_GetCardState>
}
 800adc8:	3804      	subs	r0, #4
 800adca:	bf18      	it	ne
 800adcc:	2001      	movne	r0, #1
 800adce:	bd08      	pop	{r3, pc}
 800add0:	200022a4 	.word	0x200022a4

0800add4 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800add4:	b508      	push	{r3, lr}
 800add6:	4601      	mov	r1, r0
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800add8:	4801      	ldr	r0, [pc, #4]	; (800ade0 <BSP_SD_GetCardInfo+0xc>)
 800adda:	f7fa fbca 	bl	8005572 <HAL_SD_GetCardInfo>
}
 800adde:	bd08      	pop	{r3, pc}
 800ade0:	200022a4 	.word	0x200022a4

0800ade4 <BSP_SD_AbortCallback>:
  * @note empty (up to the user to fill it in or to remove it if useless)
  */
__weak void BSP_SD_AbortCallback(void)
{

}
 800ade4:	4770      	bx	lr

0800ade6 <HAL_SD_AbortCallback>:
{
 800ade6:	b508      	push	{r3, lr}
  BSP_SD_AbortCallback();
 800ade8:	f7ff fffc 	bl	800ade4 <BSP_SD_AbortCallback>
}
 800adec:	bd08      	pop	{r3, pc}

0800adee <HAL_SD_TxCpltCallback>:
{
 800adee:	b508      	push	{r3, lr}
  BSP_SD_WriteCpltCallback();
 800adf0:	f000 fbd6 	bl	800b5a0 <BSP_SD_WriteCpltCallback>
}
 800adf4:	bd08      	pop	{r3, pc}

0800adf6 <HAL_SD_RxCpltCallback>:
{
 800adf6:	b508      	push	{r3, lr}
  BSP_SD_ReadCpltCallback();
 800adf8:	f000 fbd8 	bl	800b5ac <BSP_SD_ReadCpltCallback>
}
 800adfc:	bd08      	pop	{r3, pc}

0800adfe <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800adfe:	b500      	push	{lr}
 800ae00:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 800ae02:	2301      	movs	r3, #1
 800ae04:	f88d 3007 	strb.w	r3, [sp, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 800ae08:	f000 f834 	bl	800ae74 <BSP_PlatformIsDetected>
 800ae0c:	b910      	cbnz	r0, 800ae14 <BSP_SD_IsDetected+0x16>
  {
    status = SD_NOT_PRESENT;
 800ae0e:	2300      	movs	r3, #0
 800ae10:	f88d 3007 	strb.w	r3, [sp, #7]
  }

  return status;
 800ae14:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 800ae18:	b003      	add	sp, #12
 800ae1a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800ae20 <BSP_SD_Init>:
{
 800ae20:	b538      	push	{r3, r4, r5, lr}
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800ae22:	f7ff ffec 	bl	800adfe <BSP_SD_IsDetected>
 800ae26:	2801      	cmp	r0, #1
 800ae28:	d002      	beq.n	800ae30 <BSP_SD_Init+0x10>
    return MSD_ERROR;
 800ae2a:	2501      	movs	r5, #1
}
 800ae2c:	4628      	mov	r0, r5
 800ae2e:	bd38      	pop	{r3, r4, r5, pc}
 800ae30:	4604      	mov	r4, r0
  sd_state = HAL_SD_Init(&hsd);
 800ae32:	4807      	ldr	r0, [pc, #28]	; (800ae50 <BSP_SD_Init+0x30>)
 800ae34:	f7fa fb82 	bl	800553c <HAL_SD_Init>
  if (sd_state == MSD_OK)
 800ae38:	4605      	mov	r5, r0
 800ae3a:	2800      	cmp	r0, #0
 800ae3c:	d1f6      	bne.n	800ae2c <BSP_SD_Init+0xc>
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800ae3e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ae42:	4803      	ldr	r0, [pc, #12]	; (800ae50 <BSP_SD_Init+0x30>)
 800ae44:	f7fa fba8 	bl	8005598 <HAL_SD_ConfigWideBusOperation>
 800ae48:	2800      	cmp	r0, #0
 800ae4a:	d0ef      	beq.n	800ae2c <BSP_SD_Init+0xc>
      sd_state = MSD_ERROR;
 800ae4c:	4625      	mov	r5, r4
 800ae4e:	e7ed      	b.n	800ae2c <BSP_SD_Init+0xc>
 800ae50:	200022a4 	.word	0x200022a4

0800ae54 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800ae54:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800ae56:	4903      	ldr	r1, [pc, #12]	; (800ae64 <MX_FATFS_Init+0x10>)
 800ae58:	4803      	ldr	r0, [pc, #12]	; (800ae68 <MX_FATFS_Init+0x14>)
 800ae5a:	f7fe ff23 	bl	8009ca4 <FATFS_LinkDriver>
 800ae5e:	4b03      	ldr	r3, [pc, #12]	; (800ae6c <MX_FATFS_Init+0x18>)
 800ae60:	7018      	strb	r0, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800ae62:	bd08      	pop	{r3, pc}
 800ae64:	20001b84 	.word	0x20001b84
 800ae68:	0800f108 	.word	0x0800f108
 800ae6c:	20001b80 	.word	0x20001b80

0800ae70 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */
}
 800ae70:	2000      	movs	r0, #0
 800ae72:	4770      	bx	lr

0800ae74 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800ae74:	b508      	push	{r3, lr}
    uint8_t status = SD_PRESENT;
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800ae76:	2180      	movs	r1, #128	; 0x80
 800ae78:	4802      	ldr	r0, [pc, #8]	; (800ae84 <BSP_PlatformIsDetected+0x10>)
 800ae7a:	f7f7 f8b9 	bl	8001ff0 <HAL_GPIO_ReadPin>
    /* user code can be inserted here */
    status = SD_PRESENT; // inserted here only because the SD_DETECT pin was not actually foreseen in the project
    //todo: add HW connection to SD detect
    /* USER CODE END 1 */
    return status;
}
 800ae7e:	2001      	movs	r0, #1
 800ae80:	bd08      	pop	{r3, pc}
 800ae82:	bf00      	nop
 800ae84:	40020800 	.word	0x40020800

0800ae88 <MX_SDIO_SD_Init>:
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 800ae88:	4b05      	ldr	r3, [pc, #20]	; (800aea0 <MX_SDIO_SD_Init+0x18>)
 800ae8a:	4a06      	ldr	r2, [pc, #24]	; (800aea4 <MX_SDIO_SD_Init+0x1c>)
 800ae8c:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 800ae8e:	2200      	movs	r2, #0
 800ae90:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800ae92:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 800ae94:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 800ae96:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800ae98:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 4;
 800ae9a:	2204      	movs	r2, #4
 800ae9c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800ae9e:	4770      	bx	lr
 800aea0:	200022a4 	.word	0x200022a4
 800aea4:	40012c00 	.word	0x40012c00

0800aea8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800aea8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aeaa:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800aeac:	2400      	movs	r4, #0
 800aeae:	9405      	str	r4, [sp, #20]
 800aeb0:	9406      	str	r4, [sp, #24]
 800aeb2:	9407      	str	r4, [sp, #28]
 800aeb4:	9408      	str	r4, [sp, #32]
 800aeb6:	9409      	str	r4, [sp, #36]	; 0x24

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800aeb8:	9401      	str	r4, [sp, #4]
 800aeba:	4b33      	ldr	r3, [pc, #204]	; (800af88 <MX_GPIO_Init+0xe0>)
 800aebc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aebe:	f042 0204 	orr.w	r2, r2, #4
 800aec2:	631a      	str	r2, [r3, #48]	; 0x30
 800aec4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aec6:	f002 0204 	and.w	r2, r2, #4
 800aeca:	9201      	str	r2, [sp, #4]
 800aecc:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800aece:	9402      	str	r4, [sp, #8]
 800aed0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aed2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aed6:	631a      	str	r2, [r3, #48]	; 0x30
 800aed8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aeda:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800aede:	9202      	str	r2, [sp, #8]
 800aee0:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800aee2:	9403      	str	r4, [sp, #12]
 800aee4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aee6:	f042 0201 	orr.w	r2, r2, #1
 800aeea:	631a      	str	r2, [r3, #48]	; 0x30
 800aeec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aeee:	f002 0201 	and.w	r2, r2, #1
 800aef2:	9203      	str	r2, [sp, #12]
 800aef4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800aef6:	9404      	str	r4, [sp, #16]
 800aef8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800aefa:	f042 0202 	orr.w	r2, r2, #2
 800aefe:	631a      	str	r2, [r3, #48]	; 0x30
 800af00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af02:	f003 0302 	and.w	r3, r3, #2
 800af06:	9304      	str	r3, [sp, #16]
 800af08:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, I2C2_VDD_Pin|LED3_Pin|LED1_Pin|LED2_Pin
 800af0a:	4e20      	ldr	r6, [pc, #128]	; (800af8c <MX_GPIO_Init+0xe4>)
 800af0c:	4622      	mov	r2, r4
 800af0e:	f243 010f 	movw	r1, #12303	; 0x300f
 800af12:	4630      	mov	r0, r6
 800af14:	f7f7 f873 	bl	8001ffe <HAL_GPIO_WritePin>
                          |LED0_Pin|I2C1_VDD_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PIN_0_Pin|PIN_1_Pin|PIN_2_Pin, GPIO_PIN_RESET);
 800af18:	4d1d      	ldr	r5, [pc, #116]	; (800af90 <MX_GPIO_Init+0xe8>)
 800af1a:	4622      	mov	r2, r4
 800af1c:	2107      	movs	r1, #7
 800af1e:	4628      	mov	r0, r5
 800af20:	f7f7 f86d 	bl	8001ffe <HAL_GPIO_WritePin>

  /*Configure GPIO pins : I2C2_VDD_Pin LED3_Pin LED1_Pin LED2_Pin
                           LED0_Pin I2C1_VDD_Pin */
  GPIO_InitStruct.Pin = I2C2_VDD_Pin|LED3_Pin|LED1_Pin|LED2_Pin
 800af24:	f243 030f 	movw	r3, #12303	; 0x300f
 800af28:	9305      	str	r3, [sp, #20]
                          |LED0_Pin|I2C1_VDD_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800af2a:	2701      	movs	r7, #1
 800af2c:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af2e:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800af30:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800af32:	a905      	add	r1, sp, #20
 800af34:	4630      	mov	r0, r6
 800af36:	f7f6 fefb 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pins : PIN_0_Pin PIN_1_Pin PIN_2_Pin */
  GPIO_InitStruct.Pin = PIN_0_Pin|PIN_1_Pin|PIN_2_Pin;
 800af3a:	2307      	movs	r3, #7
 800af3c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800af3e:	9706      	str	r7, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af40:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800af42:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800af44:	a905      	add	r1, sp, #20
 800af46:	4628      	mov	r0, r5
 800af48:	f7f6 fef2 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_DETECT_Pin */
  GPIO_InitStruct.Pin = SDIO_DETECT_Pin;
 800af4c:	2380      	movs	r3, #128	; 0x80
 800af4e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800af50:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af52:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(SDIO_DETECT_GPIO_Port, &GPIO_InitStruct);
 800af54:	a905      	add	r1, sp, #20
 800af56:	4630      	mov	r0, r6
 800af58:	f7f6 feea 	bl	8001d30 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VSENSE_Pin */
  GPIO_InitStruct.Pin = USB_VSENSE_Pin;
 800af5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af60:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800af62:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 800af66:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800af68:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(USB_VSENSE_GPIO_Port, &GPIO_InitStruct);
 800af6a:	a905      	add	r1, sp, #20
 800af6c:	4628      	mov	r0, r5
 800af6e:	f7f6 fedf 	bl	8001d30 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800af72:	4622      	mov	r2, r4
 800af74:	4621      	mov	r1, r4
 800af76:	2017      	movs	r0, #23
 800af78:	f7f6 fc1c 	bl	80017b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800af7c:	2017      	movs	r0, #23
 800af7e:	f7f6 fc4d 	bl	800181c <HAL_NVIC_EnableIRQ>

}
 800af82:	b00b      	add	sp, #44	; 0x2c
 800af84:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af86:	bf00      	nop
 800af88:	40023800 	.word	0x40023800
 800af8c:	40020800 	.word	0x40020800
 800af90:	40020000 	.word	0x40020000

0800af94 <MX_DMA_Init>:
{
 800af94:	b510      	push	{r4, lr}
 800af96:	b082      	sub	sp, #8
  __HAL_RCC_DMA1_CLK_ENABLE();
 800af98:	2400      	movs	r4, #0
 800af9a:	9400      	str	r4, [sp, #0]
 800af9c:	4b16      	ldr	r3, [pc, #88]	; (800aff8 <MX_DMA_Init+0x64>)
 800af9e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800afa0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800afa4:	631a      	str	r2, [r3, #48]	; 0x30
 800afa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800afa8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 800afac:	9200      	str	r2, [sp, #0]
 800afae:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800afb0:	9401      	str	r4, [sp, #4]
 800afb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800afb4:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 800afb8:	631a      	str	r2, [r3, #48]	; 0x30
 800afba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800afbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800afc0:	9301      	str	r3, [sp, #4]
 800afc2:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 800afc4:	4622      	mov	r2, r4
 800afc6:	4621      	mov	r1, r4
 800afc8:	200c      	movs	r0, #12
 800afca:	f7f6 fbf3 	bl	80017b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800afce:	200c      	movs	r0, #12
 800afd0:	f7f6 fc24 	bl	800181c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800afd4:	4622      	mov	r2, r4
 800afd6:	4621      	mov	r1, r4
 800afd8:	203b      	movs	r0, #59	; 0x3b
 800afda:	f7f6 fbeb 	bl	80017b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800afde:	203b      	movs	r0, #59	; 0x3b
 800afe0:	f7f6 fc1c 	bl	800181c <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800afe4:	4622      	mov	r2, r4
 800afe6:	4621      	mov	r1, r4
 800afe8:	2045      	movs	r0, #69	; 0x45
 800afea:	f7f6 fbe3 	bl	80017b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800afee:	2045      	movs	r0, #69	; 0x45
 800aff0:	f7f6 fc14 	bl	800181c <HAL_NVIC_EnableIRQ>
}
 800aff4:	b002      	add	sp, #8
 800aff6:	bd10      	pop	{r4, pc}
 800aff8:	40023800 	.word	0x40023800

0800affc <AssignHandles>:

/* USER CODE BEGIN 4 */

void AssignHandles()
{
 800affc:	b508      	push	{r3, lr}
	HandlesAssigner_ShareHandle(&hadc1, eHandle_ADC);
 800affe:	2106      	movs	r1, #6
 800b000:	480f      	ldr	r0, [pc, #60]	; (800b040 <AssignHandles+0x44>)
 800b002:	f7ff fa25 	bl	800a450 <HandlesAssigner_ShareHandle>
	HandlesAssigner_ShareHandle(&hi2c1, eHandle_I2C1);
 800b006:	2102      	movs	r1, #2
 800b008:	480e      	ldr	r0, [pc, #56]	; (800b044 <AssignHandles+0x48>)
 800b00a:	f7ff fa21 	bl	800a450 <HandlesAssigner_ShareHandle>
	HandlesAssigner_ShareHandle(&hi2c2, eHandle_I2C2);
 800b00e:	2103      	movs	r1, #3
 800b010:	480d      	ldr	r0, [pc, #52]	; (800b048 <AssignHandles+0x4c>)
 800b012:	f7ff fa1d 	bl	800a450 <HandlesAssigner_ShareHandle>
	HandlesAssigner_ShareHandle(&hrtc, eHandle_RTC);
 800b016:	2104      	movs	r1, #4
 800b018:	480c      	ldr	r0, [pc, #48]	; (800b04c <AssignHandles+0x50>)
 800b01a:	f7ff fa19 	bl	800a450 <HandlesAssigner_ShareHandle>
	HandlesAssigner_ShareHandle(&hsd, eHandle_SD);
 800b01e:	2105      	movs	r1, #5
 800b020:	480b      	ldr	r0, [pc, #44]	; (800b050 <AssignHandles+0x54>)
 800b022:	f7ff fa15 	bl	800a450 <HandlesAssigner_ShareHandle>
	HandlesAssigner_ShareHandle(&htim2, eHandle_TIM2);
 800b026:	2100      	movs	r1, #0
 800b028:	480a      	ldr	r0, [pc, #40]	; (800b054 <AssignHandles+0x58>)
 800b02a:	f7ff fa11 	bl	800a450 <HandlesAssigner_ShareHandle>
	HandlesAssigner_ShareHandle(&huart1, eHandle_UART1);
 800b02e:	2107      	movs	r1, #7
 800b030:	4809      	ldr	r0, [pc, #36]	; (800b058 <AssignHandles+0x5c>)
 800b032:	f7ff fa0d 	bl	800a450 <HandlesAssigner_ShareHandle>
	HandlesAssigner_ShareHandle(&htim5, eHandle_TIM5);
 800b036:	2101      	movs	r1, #1
 800b038:	4808      	ldr	r0, [pc, #32]	; (800b05c <AssignHandles+0x60>)
 800b03a:	f7ff fa09 	bl	800a450 <HandlesAssigner_ShareHandle>
}
 800b03e:	bd08      	pop	{r3, pc}
 800b040:	20002198 	.word	0x20002198
 800b044:	200020a8 	.word	0x200020a8
 800b048:	200020fc 	.word	0x200020fc
 800b04c:	20002224 	.word	0x20002224
 800b050:	200022a4 	.word	0x200022a4
 800b054:	20002328 	.word	0x20002328
 800b058:	200021e0 	.word	0x200021e0
 800b05c:	20002150 	.word	0x20002150

0800b060 <Error_Handler>:
  __ASM volatile ("cpsid i" : : : "memory");
 800b060:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800b062:	e7fe      	b.n	800b062 <Error_Handler+0x2>

0800b064 <MX_RTC_Init>:
{
 800b064:	b508      	push	{r3, lr}
  hrtc.Instance = RTC;
 800b066:	4809      	ldr	r0, [pc, #36]	; (800b08c <MX_RTC_Init+0x28>)
 800b068:	4b09      	ldr	r3, [pc, #36]	; (800b090 <MX_RTC_Init+0x2c>)
 800b06a:	6003      	str	r3, [r0, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 800b06c:	2300      	movs	r3, #0
 800b06e:	6043      	str	r3, [r0, #4]
  hrtc.Init.AsynchPrediv = 127;
 800b070:	227f      	movs	r2, #127	; 0x7f
 800b072:	6082      	str	r2, [r0, #8]
  hrtc.Init.SynchPrediv = 255;
 800b074:	22ff      	movs	r2, #255	; 0xff
 800b076:	60c2      	str	r2, [r0, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800b078:	6103      	str	r3, [r0, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800b07a:	6143      	str	r3, [r0, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800b07c:	6183      	str	r3, [r0, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800b07e:	f7f9 fd18 	bl	8004ab2 <HAL_RTC_Init>
 800b082:	b900      	cbnz	r0, 800b086 <MX_RTC_Init+0x22>
}
 800b084:	bd08      	pop	{r3, pc}
    Error_Handler();
 800b086:	f7ff ffeb 	bl	800b060 <Error_Handler>
 800b08a:	bf00      	nop
 800b08c:	20002224 	.word	0x20002224
 800b090:	40002800 	.word	0x40002800

0800b094 <MX_I2C1_Init>:
{
 800b094:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 800b096:	480b      	ldr	r0, [pc, #44]	; (800b0c4 <MX_I2C1_Init+0x30>)
 800b098:	4b0b      	ldr	r3, [pc, #44]	; (800b0c8 <MX_I2C1_Init+0x34>)
 800b09a:	6003      	str	r3, [r0, #0]
  hi2c1.Init.ClockSpeed = 25000;
 800b09c:	f246 13a8 	movw	r3, #25000	; 0x61a8
 800b0a0:	6043      	str	r3, [r0, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800b0a2:	2300      	movs	r3, #0
 800b0a4:	6083      	str	r3, [r0, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800b0a6:	60c3      	str	r3, [r0, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b0a8:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b0ac:	6102      	str	r2, [r0, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b0ae:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800b0b0:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b0b2:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b0b4:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800b0b6:	f7f7 fae9 	bl	800268c <HAL_I2C_Init>
 800b0ba:	b900      	cbnz	r0, 800b0be <MX_I2C1_Init+0x2a>
}
 800b0bc:	bd08      	pop	{r3, pc}
    Error_Handler();
 800b0be:	f7ff ffcf 	bl	800b060 <Error_Handler>
 800b0c2:	bf00      	nop
 800b0c4:	200020a8 	.word	0x200020a8
 800b0c8:	40005400 	.word	0x40005400

0800b0cc <MX_I2C2_Init>:
{
 800b0cc:	b508      	push	{r3, lr}
  hi2c2.Instance = I2C2;
 800b0ce:	480b      	ldr	r0, [pc, #44]	; (800b0fc <MX_I2C2_Init+0x30>)
 800b0d0:	4b0b      	ldr	r3, [pc, #44]	; (800b100 <MX_I2C2_Init+0x34>)
 800b0d2:	6003      	str	r3, [r0, #0]
  hi2c2.Init.ClockSpeed = 25000;
 800b0d4:	f246 13a8 	movw	r3, #25000	; 0x61a8
 800b0d8:	6043      	str	r3, [r0, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	6083      	str	r3, [r0, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800b0de:	60c3      	str	r3, [r0, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800b0e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b0e4:	6102      	str	r2, [r0, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800b0e6:	6143      	str	r3, [r0, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800b0e8:	6183      	str	r3, [r0, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800b0ea:	61c3      	str	r3, [r0, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800b0ec:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800b0ee:	f7f7 facd 	bl	800268c <HAL_I2C_Init>
 800b0f2:	b900      	cbnz	r0, 800b0f6 <MX_I2C2_Init+0x2a>
}
 800b0f4:	bd08      	pop	{r3, pc}
    Error_Handler();
 800b0f6:	f7ff ffb3 	bl	800b060 <Error_Handler>
 800b0fa:	bf00      	nop
 800b0fc:	200020fc 	.word	0x200020fc
 800b100:	40005800 	.word	0x40005800

0800b104 <MX_USART1_UART_Init>:
{
 800b104:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 800b106:	480a      	ldr	r0, [pc, #40]	; (800b130 <MX_USART1_UART_Init+0x2c>)
 800b108:	4b0a      	ldr	r3, [pc, #40]	; (800b134 <MX_USART1_UART_Init+0x30>)
 800b10a:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 800b10c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800b110:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800b112:	2300      	movs	r3, #0
 800b114:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800b116:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800b118:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800b11a:	220c      	movs	r2, #12
 800b11c:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800b11e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800b120:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800b122:	f7fb f96b 	bl	80063fc <HAL_UART_Init>
 800b126:	b900      	cbnz	r0, 800b12a <MX_USART1_UART_Init+0x26>
}
 800b128:	bd08      	pop	{r3, pc}
    Error_Handler();
 800b12a:	f7ff ff99 	bl	800b060 <Error_Handler>
 800b12e:	bf00      	nop
 800b130:	200021e0 	.word	0x200021e0
 800b134:	40011000 	.word	0x40011000

0800b138 <MX_TIM2_Init>:
{
 800b138:	b500      	push	{lr}
 800b13a:	b08f      	sub	sp, #60	; 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800b13c:	2300      	movs	r3, #0
 800b13e:	930a      	str	r3, [sp, #40]	; 0x28
 800b140:	930b      	str	r3, [sp, #44]	; 0x2c
 800b142:	930c      	str	r3, [sp, #48]	; 0x30
 800b144:	930d      	str	r3, [sp, #52]	; 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b146:	9308      	str	r3, [sp, #32]
 800b148:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800b14a:	9301      	str	r3, [sp, #4]
 800b14c:	9302      	str	r3, [sp, #8]
 800b14e:	9303      	str	r3, [sp, #12]
 800b150:	9304      	str	r3, [sp, #16]
 800b152:	9305      	str	r3, [sp, #20]
 800b154:	9306      	str	r3, [sp, #24]
 800b156:	9307      	str	r3, [sp, #28]
  htim2.Instance = TIM2;
 800b158:	481c      	ldr	r0, [pc, #112]	; (800b1cc <MX_TIM2_Init+0x94>)
 800b15a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800b15e:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 72;
 800b160:	2248      	movs	r2, #72	; 0x48
 800b162:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b164:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 250000;
 800b166:	4a1a      	ldr	r2, [pc, #104]	; (800b1d0 <MX_TIM2_Init+0x98>)
 800b168:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b16a:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800b16c:	2380      	movs	r3, #128	; 0x80
 800b16e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800b170:	f7fa fdec 	bl	8005d4c <HAL_TIM_Base_Init>
 800b174:	bb00      	cbnz	r0, 800b1b8 <MX_TIM2_Init+0x80>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800b176:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b17a:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800b17c:	a90a      	add	r1, sp, #40	; 0x28
 800b17e:	4813      	ldr	r0, [pc, #76]	; (800b1cc <MX_TIM2_Init+0x94>)
 800b180:	f7fa ff43 	bl	800600a <HAL_TIM_ConfigClockSource>
 800b184:	b9d0      	cbnz	r0, 800b1bc <MX_TIM2_Init+0x84>
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 800b186:	4811      	ldr	r0, [pc, #68]	; (800b1cc <MX_TIM2_Init+0x94>)
 800b188:	f7fa fe0c 	bl	8005da4 <HAL_TIM_OC_Init>
 800b18c:	b9c0      	cbnz	r0, 800b1c0 <MX_TIM2_Init+0x88>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b18e:	2300      	movs	r3, #0
 800b190:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b192:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800b194:	a908      	add	r1, sp, #32
 800b196:	480d      	ldr	r0, [pc, #52]	; (800b1cc <MX_TIM2_Init+0x94>)
 800b198:	f7fb f864 	bl	8006264 <HAL_TIMEx_MasterConfigSynchronization>
 800b19c:	b990      	cbnz	r0, 800b1c4 <MX_TIM2_Init+0x8c>
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800b19e:	2200      	movs	r2, #0
 800b1a0:	9201      	str	r2, [sp, #4]
  sConfigOC.Pulse = 0;
 800b1a2:	9202      	str	r2, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800b1a4:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800b1a6:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800b1a8:	a901      	add	r1, sp, #4
 800b1aa:	4808      	ldr	r0, [pc, #32]	; (800b1cc <MX_TIM2_Init+0x94>)
 800b1ac:	f7fa fe84 	bl	8005eb8 <HAL_TIM_OC_ConfigChannel>
 800b1b0:	b950      	cbnz	r0, 800b1c8 <MX_TIM2_Init+0x90>
}
 800b1b2:	b00f      	add	sp, #60	; 0x3c
 800b1b4:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800b1b8:	f7ff ff52 	bl	800b060 <Error_Handler>
    Error_Handler();
 800b1bc:	f7ff ff50 	bl	800b060 <Error_Handler>
    Error_Handler();
 800b1c0:	f7ff ff4e 	bl	800b060 <Error_Handler>
    Error_Handler();
 800b1c4:	f7ff ff4c 	bl	800b060 <Error_Handler>
    Error_Handler();
 800b1c8:	f7ff ff4a 	bl	800b060 <Error_Handler>
 800b1cc:	20002328 	.word	0x20002328
 800b1d0:	0003d090 	.word	0x0003d090

0800b1d4 <MX_ADC1_Init>:
{
 800b1d4:	b500      	push	{lr}
 800b1d6:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 800b1d8:	2300      	movs	r3, #0
 800b1da:	9300      	str	r3, [sp, #0]
 800b1dc:	9301      	str	r3, [sp, #4]
 800b1de:	9302      	str	r3, [sp, #8]
 800b1e0:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 800b1e2:	4813      	ldr	r0, [pc, #76]	; (800b230 <MX_ADC1_Init+0x5c>)
 800b1e4:	4a13      	ldr	r2, [pc, #76]	; (800b234 <MX_ADC1_Init+0x60>)
 800b1e6:	6002      	str	r2, [r0, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800b1e8:	6043      	str	r3, [r0, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800b1ea:	6083      	str	r3, [r0, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800b1ec:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800b1ee:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800b1f0:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800b1f4:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800b1f6:	4a10      	ldr	r2, [pc, #64]	; (800b238 <MX_ADC1_Init+0x64>)
 800b1f8:	6282      	str	r2, [r0, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800b1fa:	60c3      	str	r3, [r0, #12]
  hadc1.Init.NbrOfConversion = 1;
 800b1fc:	2201      	movs	r2, #1
 800b1fe:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800b200:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800b204:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800b206:	f7f6 f889 	bl	800131c <HAL_ADC_Init>
 800b20a:	b968      	cbnz	r0, 800b228 <MX_ADC1_Init+0x54>
  sConfig.Channel = ADC_CHANNEL_8;
 800b20c:	2308      	movs	r3, #8
 800b20e:	9300      	str	r3, [sp, #0]
  sConfig.Rank = 1;
 800b210:	2301      	movs	r3, #1
 800b212:	9301      	str	r3, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800b214:	2300      	movs	r3, #0
 800b216:	9302      	str	r3, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800b218:	4669      	mov	r1, sp
 800b21a:	4805      	ldr	r0, [pc, #20]	; (800b230 <MX_ADC1_Init+0x5c>)
 800b21c:	f7f6 f9e4 	bl	80015e8 <HAL_ADC_ConfigChannel>
 800b220:	b920      	cbnz	r0, 800b22c <MX_ADC1_Init+0x58>
}
 800b222:	b005      	add	sp, #20
 800b224:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800b228:	f7ff ff1a 	bl	800b060 <Error_Handler>
    Error_Handler();
 800b22c:	f7ff ff18 	bl	800b060 <Error_Handler>
 800b230:	20002198 	.word	0x20002198
 800b234:	40012000 	.word	0x40012000
 800b238:	0f000001 	.word	0x0f000001

0800b23c <MX_TIM5_Init>:
{
 800b23c:	b500      	push	{lr}
 800b23e:	b08b      	sub	sp, #44	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800b240:	2300      	movs	r3, #0
 800b242:	9308      	str	r3, [sp, #32]
 800b244:	9309      	str	r3, [sp, #36]	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800b246:	9301      	str	r3, [sp, #4]
 800b248:	9302      	str	r3, [sp, #8]
 800b24a:	9303      	str	r3, [sp, #12]
 800b24c:	9304      	str	r3, [sp, #16]
 800b24e:	9305      	str	r3, [sp, #20]
 800b250:	9306      	str	r3, [sp, #24]
 800b252:	9307      	str	r3, [sp, #28]
  htim5.Instance = TIM5;
 800b254:	4817      	ldr	r0, [pc, #92]	; (800b2b4 <MX_TIM5_Init+0x78>)
 800b256:	4a18      	ldr	r2, [pc, #96]	; (800b2b8 <MX_TIM5_Init+0x7c>)
 800b258:	6002      	str	r2, [r0, #0]
  htim5.Init.Prescaler = 7200;
 800b25a:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 800b25e:	6042      	str	r2, [r0, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800b260:	6083      	str	r3, [r0, #8]
  htim5.Init.Period = 50;
 800b262:	2232      	movs	r2, #50	; 0x32
 800b264:	60c2      	str	r2, [r0, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800b266:	6103      	str	r3, [r0, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800b268:	2380      	movs	r3, #128	; 0x80
 800b26a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 800b26c:	f7fa fdc6 	bl	8005dfc <HAL_TIM_PWM_Init>
 800b270:	b9c8      	cbnz	r0, 800b2a6 <MX_TIM5_Init+0x6a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800b272:	2300      	movs	r3, #0
 800b274:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800b276:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800b278:	a908      	add	r1, sp, #32
 800b27a:	480e      	ldr	r0, [pc, #56]	; (800b2b4 <MX_TIM5_Init+0x78>)
 800b27c:	f7fa fff2 	bl	8006264 <HAL_TIMEx_MasterConfigSynchronization>
 800b280:	b998      	cbnz	r0, 800b2aa <MX_TIM5_Init+0x6e>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800b282:	2360      	movs	r3, #96	; 0x60
 800b284:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 800b286:	2300      	movs	r3, #0
 800b288:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800b28a:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800b28c:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800b28e:	220c      	movs	r2, #12
 800b290:	a901      	add	r1, sp, #4
 800b292:	4808      	ldr	r0, [pc, #32]	; (800b2b4 <MX_TIM5_Init+0x78>)
 800b294:	f7fa fe3f 	bl	8005f16 <HAL_TIM_PWM_ConfigChannel>
 800b298:	b948      	cbnz	r0, 800b2ae <MX_TIM5_Init+0x72>
  HAL_TIM_MspPostInit(&htim5);
 800b29a:	4806      	ldr	r0, [pc, #24]	; (800b2b4 <MX_TIM5_Init+0x78>)
 800b29c:	f000 fc08 	bl	800bab0 <HAL_TIM_MspPostInit>
}
 800b2a0:	b00b      	add	sp, #44	; 0x2c
 800b2a2:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800b2a6:	f7ff fedb 	bl	800b060 <Error_Handler>
    Error_Handler();
 800b2aa:	f7ff fed9 	bl	800b060 <Error_Handler>
    Error_Handler();
 800b2ae:	f7ff fed7 	bl	800b060 <Error_Handler>
 800b2b2:	bf00      	nop
 800b2b4:	20002150 	.word	0x20002150
 800b2b8:	40000c00 	.word	0x40000c00

0800b2bc <SystemClock_Config>:
{
 800b2bc:	b500      	push	{lr}
 800b2be:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800b2c0:	2230      	movs	r2, #48	; 0x30
 800b2c2:	2100      	movs	r1, #0
 800b2c4:	a808      	add	r0, sp, #32
 800b2c6:	f000 ffa9 	bl	800c21c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	9303      	str	r3, [sp, #12]
 800b2ce:	9304      	str	r3, [sp, #16]
 800b2d0:	9305      	str	r3, [sp, #20]
 800b2d2:	9306      	str	r3, [sp, #24]
 800b2d4:	9307      	str	r3, [sp, #28]
  __HAL_RCC_PWR_CLK_ENABLE();
 800b2d6:	9301      	str	r3, [sp, #4]
 800b2d8:	4a21      	ldr	r2, [pc, #132]	; (800b360 <SystemClock_Config+0xa4>)
 800b2da:	6c11      	ldr	r1, [r2, #64]	; 0x40
 800b2dc:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 800b2e0:	6411      	str	r1, [r2, #64]	; 0x40
 800b2e2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800b2e4:	f002 5280 	and.w	r2, r2, #268435456	; 0x10000000
 800b2e8:	9201      	str	r2, [sp, #4]
 800b2ea:	9a01      	ldr	r2, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800b2ec:	9302      	str	r3, [sp, #8]
 800b2ee:	4b1d      	ldr	r3, [pc, #116]	; (800b364 <SystemClock_Config+0xa8>)
 800b2f0:	681a      	ldr	r2, [r3, #0]
 800b2f2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 800b2f6:	601a      	str	r2, [r3, #0]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800b2fe:	9302      	str	r3, [sp, #8]
 800b300:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 800b302:	2305      	movs	r3, #5
 800b304:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800b306:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b30a:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800b30c:	2301      	movs	r3, #1
 800b30e:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800b310:	2302      	movs	r3, #2
 800b312:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800b314:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800b318:	920f      	str	r2, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 12;
 800b31a:	220c      	movs	r2, #12
 800b31c:	9210      	str	r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800b31e:	2248      	movs	r2, #72	; 0x48
 800b320:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800b322:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 800b324:	2303      	movs	r3, #3
 800b326:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800b328:	a808      	add	r0, sp, #32
 800b32a:	f7f8 ff9b 	bl	8004264 <HAL_RCC_OscConfig>
 800b32e:	b990      	cbnz	r0, 800b356 <SystemClock_Config+0x9a>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800b330:	230f      	movs	r3, #15
 800b332:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800b334:	2102      	movs	r1, #2
 800b336:	9104      	str	r1, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800b338:	2300      	movs	r3, #0
 800b33a:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800b33c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b340:	9206      	str	r2, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800b342:	9307      	str	r3, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800b344:	a803      	add	r0, sp, #12
 800b346:	f7f9 f9dd 	bl	8004704 <HAL_RCC_ClockConfig>
 800b34a:	b930      	cbnz	r0, 800b35a <SystemClock_Config+0x9e>
  HAL_RCC_EnableCSS();
 800b34c:	f7f9 f984 	bl	8004658 <HAL_RCC_EnableCSS>
}
 800b350:	b015      	add	sp, #84	; 0x54
 800b352:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800b356:	f7ff fe83 	bl	800b060 <Error_Handler>
    Error_Handler();
 800b35a:	f7ff fe81 	bl	800b060 <Error_Handler>
 800b35e:	bf00      	nop
 800b360:	40023800 	.word	0x40023800
 800b364:	40007000 	.word	0x40007000

0800b368 <main>:
{
 800b368:	b508      	push	{r3, lr}
  HAL_Init();
 800b36a:	f7f5 fefd 	bl	8001168 <HAL_Init>
  SystemClock_Config();
 800b36e:	f7ff ffa5 	bl	800b2bc <SystemClock_Config>
  MX_GPIO_Init();
 800b372:	f7ff fd99 	bl	800aea8 <MX_GPIO_Init>
  MX_DMA_Init();
 800b376:	f7ff fe0d 	bl	800af94 <MX_DMA_Init>
  MX_RTC_Init();
 800b37a:	f7ff fe73 	bl	800b064 <MX_RTC_Init>
  MX_SDIO_SD_Init();
 800b37e:	f7ff fd83 	bl	800ae88 <MX_SDIO_SD_Init>
  MX_I2C1_Init();
 800b382:	f7ff fe87 	bl	800b094 <MX_I2C1_Init>
  MX_I2C2_Init();
 800b386:	f7ff fea1 	bl	800b0cc <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800b38a:	f7ff febb 	bl	800b104 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 800b38e:	f000 fca9 	bl	800bce4 <MX_USB_DEVICE_Init>
  MX_TIM2_Init();
 800b392:	f7ff fed1 	bl	800b138 <MX_TIM2_Init>
  MX_ADC1_Init();
 800b396:	f7ff ff1d 	bl	800b1d4 <MX_ADC1_Init>
  MX_FATFS_Init();
 800b39a:	f7ff fd5b 	bl	800ae54 <MX_FATFS_Init>
  MX_TIM5_Init();
 800b39e:	f7ff ff4d 	bl	800b23c <MX_TIM5_Init>
  HAL_GPIO_WritePin(LED0_GPIO_Port, LED0_Pin, SET);
 800b3a2:	4c0b      	ldr	r4, [pc, #44]	; (800b3d0 <main+0x68>)
 800b3a4:	2201      	movs	r2, #1
 800b3a6:	2108      	movs	r1, #8
 800b3a8:	4620      	mov	r0, r4
 800b3aa:	f7f6 fe28 	bl	8001ffe <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(I2C2_VDD_GPIO_Port, I2C2_VDD_Pin, SET);
 800b3ae:	2201      	movs	r2, #1
 800b3b0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800b3b4:	4620      	mov	r0, r4
 800b3b6:	f7f6 fe22 	bl	8001ffe <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(I2C1_VDD_GPIO_Port, I2C1_VDD_Pin, SET);
 800b3ba:	2201      	movs	r2, #1
 800b3bc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b3c0:	4620      	mov	r0, r4
 800b3c2:	f7f6 fe1c 	bl	8001ffe <HAL_GPIO_WritePin>
  AssignHandles();
 800b3c6:	f7ff fe19 	bl	800affc <AssignHandles>
	  ApplicationPerform();
 800b3ca:	f7fe fd3b 	bl	8009e44 <ApplicationPerform>
  while (1)
 800b3ce:	e7fc      	b.n	800b3ca <main+0x62>
 800b3d0:	40020800 	.word	0x40020800

0800b3d4 <SD_CheckStatus>:

  return -1;
}

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b3d4:	b508      	push	{r3, lr}
  Stat = STA_NOINIT;
 800b3d6:	4b07      	ldr	r3, [pc, #28]	; (800b3f4 <SD_CheckStatus+0x20>)
 800b3d8:	2201      	movs	r2, #1
 800b3da:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b3dc:	f7ff fcf0 	bl	800adc0 <BSP_SD_GetCardState>
 800b3e0:	b920      	cbnz	r0, 800b3ec <SD_CheckStatus+0x18>
  {
    Stat &= ~STA_NOINIT;
 800b3e2:	4a04      	ldr	r2, [pc, #16]	; (800b3f4 <SD_CheckStatus+0x20>)
 800b3e4:	7813      	ldrb	r3, [r2, #0]
 800b3e6:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800b3ea:	7013      	strb	r3, [r2, #0]
  }

  return Stat;
 800b3ec:	4b01      	ldr	r3, [pc, #4]	; (800b3f4 <SD_CheckStatus+0x20>)
 800b3ee:	7818      	ldrb	r0, [r3, #0]
}
 800b3f0:	bd08      	pop	{r3, pc}
 800b3f2:	bf00      	nop
 800b3f4:	20000117 	.word	0x20000117

0800b3f8 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b3f8:	b510      	push	{r4, lr}
 800b3fa:	4604      	mov	r4, r0

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b3fc:	f7ff fd10 	bl	800ae20 <BSP_SD_Init>
 800b400:	b110      	cbz	r0, 800b408 <SD_initialize+0x10>

#else
  Stat = SD_CheckStatus(lun);
#endif

  return Stat;
 800b402:	4b04      	ldr	r3, [pc, #16]	; (800b414 <SD_initialize+0x1c>)
 800b404:	7818      	ldrb	r0, [r3, #0]
}
 800b406:	bd10      	pop	{r4, pc}
    Stat = SD_CheckStatus(lun);
 800b408:	4620      	mov	r0, r4
 800b40a:	f7ff ffe3 	bl	800b3d4 <SD_CheckStatus>
 800b40e:	4b01      	ldr	r3, [pc, #4]	; (800b414 <SD_initialize+0x1c>)
 800b410:	7018      	strb	r0, [r3, #0]
 800b412:	e7f6      	b.n	800b402 <SD_initialize+0xa>
 800b414:	20000117 	.word	0x20000117

0800b418 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b418:	b508      	push	{r3, lr}
  return SD_CheckStatus(lun);
 800b41a:	f7ff ffdb 	bl	800b3d4 <SD_CheckStatus>
}
 800b41e:	bd08      	pop	{r3, pc}

0800b420 <SD_CheckStatusWithTimeout>:
{
 800b420:	b538      	push	{r3, r4, r5, lr}
 800b422:	4605      	mov	r5, r0
  uint32_t timer = HAL_GetTick();
 800b424:	f7f5 fec6 	bl	80011b4 <HAL_GetTick>
 800b428:	4604      	mov	r4, r0
  while(HAL_GetTick() - timer < timeout)
 800b42a:	f7f5 fec3 	bl	80011b4 <HAL_GetTick>
 800b42e:	1b00      	subs	r0, r0, r4
 800b430:	42a8      	cmp	r0, r5
 800b432:	d205      	bcs.n	800b440 <SD_CheckStatusWithTimeout+0x20>
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b434:	f7ff fcc4 	bl	800adc0 <BSP_SD_GetCardState>
 800b438:	2800      	cmp	r0, #0
 800b43a:	d1f6      	bne.n	800b42a <SD_CheckStatusWithTimeout+0xa>
      return 0;
 800b43c:	2000      	movs	r0, #0
 800b43e:	e001      	b.n	800b444 <SD_CheckStatusWithTimeout+0x24>
  return -1;
 800b440:	f04f 30ff 	mov.w	r0, #4294967295
}
 800b444:	bd38      	pop	{r3, r4, r5, pc}
	...

0800b448 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b448:	b570      	push	{r4, r5, r6, lr}
 800b44a:	460c      	mov	r4, r1
 800b44c:	4615      	mov	r5, r2
 800b44e:	461e      	mov	r6, r3

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b450:	f247 5030 	movw	r0, #30000	; 0x7530
 800b454:	f7ff ffe4 	bl	800b420 <SD_CheckStatusWithTimeout>
 800b458:	2800      	cmp	r0, #0
 800b45a:	db30      	blt.n	800b4be <SD_read+0x76>

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800b45c:	4632      	mov	r2, r6
 800b45e:	4629      	mov	r1, r5
 800b460:	4620      	mov	r0, r4
 800b462:	f7ff fc95 	bl	800ad90 <BSP_SD_ReadBlocks_DMA>
 800b466:	b108      	cbz	r0, 800b46c <SD_read+0x24>
  DRESULT res = RES_ERROR;
 800b468:	2001      	movs	r0, #1
 800b46a:	e029      	b.n	800b4c0 <SD_read+0x78>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800b46c:	4b15      	ldr	r3, [pc, #84]	; (800b4c4 <SD_read+0x7c>)
 800b46e:	2200      	movs	r2, #0
 800b470:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800b472:	f7f5 fe9f 	bl	80011b4 <HAL_GetTick>
 800b476:	4604      	mov	r4, r0
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b478:	4b12      	ldr	r3, [pc, #72]	; (800b4c4 <SD_read+0x7c>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	b933      	cbnz	r3, 800b48c <SD_read+0x44>
 800b47e:	f7f5 fe99 	bl	80011b4 <HAL_GetTick>
 800b482:	1b00      	subs	r0, r0, r4
 800b484:	f247 532f 	movw	r3, #29999	; 0x752f
 800b488:	4298      	cmp	r0, r3
 800b48a:	d9f5      	bls.n	800b478 <SD_read+0x30>
      {
      }
      /* in case of a timeout return error */
      if (ReadStatus == 0)
 800b48c:	4b0d      	ldr	r3, [pc, #52]	; (800b4c4 <SD_read+0x7c>)
 800b48e:	681b      	ldr	r3, [r3, #0]
 800b490:	b90b      	cbnz	r3, 800b496 <SD_read+0x4e>
      {
        res = RES_ERROR;
 800b492:	2001      	movs	r0, #1
 800b494:	e014      	b.n	800b4c0 <SD_read+0x78>
      }
      else
      {
        ReadStatus = 0;
 800b496:	4b0b      	ldr	r3, [pc, #44]	; (800b4c4 <SD_read+0x7c>)
 800b498:	2200      	movs	r2, #0
 800b49a:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b49c:	f7f5 fe8a 	bl	80011b4 <HAL_GetTick>
 800b4a0:	4604      	mov	r4, r0

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b4a2:	f7f5 fe87 	bl	80011b4 <HAL_GetTick>
 800b4a6:	1b00      	subs	r0, r0, r4
 800b4a8:	f247 532f 	movw	r3, #29999	; 0x752f
 800b4ac:	4298      	cmp	r0, r3
 800b4ae:	d804      	bhi.n	800b4ba <SD_read+0x72>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b4b0:	f7ff fc86 	bl	800adc0 <BSP_SD_GetCardState>
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	d1f4      	bne.n	800b4a2 <SD_read+0x5a>
 800b4b8:	e002      	b.n	800b4c0 <SD_read+0x78>
  DRESULT res = RES_ERROR;
 800b4ba:	2001      	movs	r0, #1
 800b4bc:	e000      	b.n	800b4c0 <SD_read+0x78>
    return res;
 800b4be:	2001      	movs	r0, #1
        res = RES_OK;
    }
#endif

  return res;
}
 800b4c0:	bd70      	pop	{r4, r5, r6, pc}
 800b4c2:	bf00      	nop
 800b4c4:	200017c8 	.word	0x200017c8

0800b4c8 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b4c8:	b570      	push	{r4, r5, r6, lr}
 800b4ca:	460c      	mov	r4, r1
 800b4cc:	4615      	mov	r5, r2
 800b4ce:	461e      	mov	r6, r3
#if defined(ENABLE_SCRATCH_BUFFER)
  uint8_t ret;
  int i;
#endif

   WriteStatus = 0;
 800b4d0:	4b1c      	ldr	r3, [pc, #112]	; (800b544 <SD_write+0x7c>)
 800b4d2:	2200      	movs	r2, #0
 800b4d4:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b4d6:	f247 5030 	movw	r0, #30000	; 0x7530
 800b4da:	f7ff ffa1 	bl	800b420 <SD_CheckStatusWithTimeout>
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	db2d      	blt.n	800b53e <SD_write+0x76>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b4e2:	4632      	mov	r2, r6
 800b4e4:	4629      	mov	r1, r5
 800b4e6:	4620      	mov	r0, r4
 800b4e8:	f7ff fc5e 	bl	800ada8 <BSP_SD_WriteBlocks_DMA>
 800b4ec:	b108      	cbz	r0, 800b4f2 <SD_write+0x2a>
  DRESULT res = RES_ERROR;
 800b4ee:	2001      	movs	r0, #1
 800b4f0:	e026      	b.n	800b540 <SD_write+0x78>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800b4f2:	f7f5 fe5f 	bl	80011b4 <HAL_GetTick>
 800b4f6:	4604      	mov	r4, r0
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b4f8:	4b12      	ldr	r3, [pc, #72]	; (800b544 <SD_write+0x7c>)
 800b4fa:	681b      	ldr	r3, [r3, #0]
 800b4fc:	b933      	cbnz	r3, 800b50c <SD_write+0x44>
 800b4fe:	f7f5 fe59 	bl	80011b4 <HAL_GetTick>
 800b502:	1b00      	subs	r0, r0, r4
 800b504:	f247 532f 	movw	r3, #29999	; 0x752f
 800b508:	4298      	cmp	r0, r3
 800b50a:	d9f5      	bls.n	800b4f8 <SD_write+0x30>
      {
      }
      /* in case of a timeout return error */
      if (WriteStatus == 0)
 800b50c:	4b0d      	ldr	r3, [pc, #52]	; (800b544 <SD_write+0x7c>)
 800b50e:	681b      	ldr	r3, [r3, #0]
 800b510:	b90b      	cbnz	r3, 800b516 <SD_write+0x4e>
      {
        res = RES_ERROR;
 800b512:	2001      	movs	r0, #1
 800b514:	e014      	b.n	800b540 <SD_write+0x78>
      }
      else
      {
        WriteStatus = 0;
 800b516:	4b0b      	ldr	r3, [pc, #44]	; (800b544 <SD_write+0x7c>)
 800b518:	2200      	movs	r2, #0
 800b51a:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b51c:	f7f5 fe4a 	bl	80011b4 <HAL_GetTick>
 800b520:	4604      	mov	r4, r0

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b522:	f7f5 fe47 	bl	80011b4 <HAL_GetTick>
 800b526:	1b00      	subs	r0, r0, r4
 800b528:	f247 532f 	movw	r3, #29999	; 0x752f
 800b52c:	4298      	cmp	r0, r3
 800b52e:	d804      	bhi.n	800b53a <SD_write+0x72>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b530:	f7ff fc46 	bl	800adc0 <BSP_SD_GetCardState>
 800b534:	2800      	cmp	r0, #0
 800b536:	d1f4      	bne.n	800b522 <SD_write+0x5a>
 800b538:	e002      	b.n	800b540 <SD_write+0x78>
  DRESULT res = RES_ERROR;
 800b53a:	2001      	movs	r0, #1
 800b53c:	e000      	b.n	800b540 <SD_write+0x78>
    return res;
 800b53e:	2001      	movs	r0, #1
      if ((i == count) && (ret == MSD_OK))
        res = RES_OK;
    }
#endif
  return res;
}
 800b540:	bd70      	pop	{r4, r5, r6, pc}
 800b542:	bf00      	nop
 800b544:	200017cc 	.word	0x200017cc

0800b548 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800b548:	b530      	push	{r4, r5, lr}
 800b54a:	b089      	sub	sp, #36	; 0x24
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b54c:	4b13      	ldr	r3, [pc, #76]	; (800b59c <SD_ioctl+0x54>)
 800b54e:	781b      	ldrb	r3, [r3, #0]
 800b550:	f013 0401 	ands.w	r4, r3, #1
 800b554:	d11d      	bne.n	800b592 <SD_ioctl+0x4a>
 800b556:	4608      	mov	r0, r1
 800b558:	4615      	mov	r5, r2

  switch (cmd)
 800b55a:	2903      	cmp	r1, #3
 800b55c:	d81c      	bhi.n	800b598 <SD_ioctl+0x50>
 800b55e:	e8df f001 	tbb	[pc, r1]
 800b562:	0219      	.short	0x0219
 800b564:	1009      	.short	0x1009
    res = RES_OK;
    break;

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800b566:	4668      	mov	r0, sp
 800b568:	f7ff fc34 	bl	800add4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800b56c:	9b06      	ldr	r3, [sp, #24]
 800b56e:	602b      	str	r3, [r5, #0]
    res = RES_OK;
 800b570:	4620      	mov	r0, r4
    break;
 800b572:	e00f      	b.n	800b594 <SD_ioctl+0x4c>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b574:	4668      	mov	r0, sp
 800b576:	f7ff fc2d 	bl	800add4 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800b57a:	9b07      	ldr	r3, [sp, #28]
 800b57c:	802b      	strh	r3, [r5, #0]
    res = RES_OK;
 800b57e:	4620      	mov	r0, r4
    break;
 800b580:	e008      	b.n	800b594 <SD_ioctl+0x4c>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800b582:	4668      	mov	r0, sp
 800b584:	f7ff fc26 	bl	800add4 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800b588:	9b07      	ldr	r3, [sp, #28]
 800b58a:	0a5b      	lsrs	r3, r3, #9
 800b58c:	602b      	str	r3, [r5, #0]
    res = RES_OK;
 800b58e:	4620      	mov	r0, r4
    break;
 800b590:	e000      	b.n	800b594 <SD_ioctl+0x4c>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800b592:	2003      	movs	r0, #3
  default:
    res = RES_PARERR;
  }

  return res;
}
 800b594:	b009      	add	sp, #36	; 0x24
 800b596:	bd30      	pop	{r4, r5, pc}
    res = RES_PARERR;
 800b598:	2004      	movs	r0, #4
 800b59a:	e7fb      	b.n	800b594 <SD_ioctl+0x4c>
 800b59c:	20000117 	.word	0x20000117

0800b5a0 <BSP_SD_WriteCpltCallback>:
  * @retval None
  */
void BSP_SD_WriteCpltCallback(void)
{

  WriteStatus = 1;
 800b5a0:	4b01      	ldr	r3, [pc, #4]	; (800b5a8 <BSP_SD_WriteCpltCallback+0x8>)
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	601a      	str	r2, [r3, #0]
}
 800b5a6:	4770      	bx	lr
 800b5a8:	200017cc 	.word	0x200017cc

0800b5ac <BSP_SD_ReadCpltCallback>:
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
  ReadStatus = 1;
 800b5ac:	4b01      	ldr	r3, [pc, #4]	; (800b5b4 <BSP_SD_ReadCpltCallback+0x8>)
 800b5ae:	2201      	movs	r2, #1
 800b5b0:	601a      	str	r2, [r3, #0]
}
 800b5b2:	4770      	bx	lr
 800b5b4:	200017c8 	.word	0x200017c8

0800b5b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800b5b8:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b5ba:	2100      	movs	r1, #0
 800b5bc:	9100      	str	r1, [sp, #0]
 800b5be:	4b0b      	ldr	r3, [pc, #44]	; (800b5ec <HAL_MspInit+0x34>)
 800b5c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b5c2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b5c6:	645a      	str	r2, [r3, #68]	; 0x44
 800b5c8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b5ca:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800b5ce:	9200      	str	r2, [sp, #0]
 800b5d0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800b5d2:	9101      	str	r1, [sp, #4]
 800b5d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800b5d6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800b5da:	641a      	str	r2, [r3, #64]	; 0x40
 800b5dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b5de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b5e2:	9301      	str	r3, [sp, #4]
 800b5e4:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800b5e6:	b002      	add	sp, #8
 800b5e8:	4770      	bx	lr
 800b5ea:	bf00      	nop
 800b5ec:	40023800 	.word	0x40023800

0800b5f0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800b5f0:	b510      	push	{r4, lr}
 800b5f2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	9303      	str	r3, [sp, #12]
 800b5f8:	9304      	str	r3, [sp, #16]
 800b5fa:	9305      	str	r3, [sp, #20]
 800b5fc:	9306      	str	r3, [sp, #24]
 800b5fe:	9307      	str	r3, [sp, #28]
  if(hadc->Instance==ADC1)
 800b600:	6802      	ldr	r2, [r0, #0]
 800b602:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800b606:	f503 3390 	add.w	r3, r3, #73728	; 0x12000
 800b60a:	429a      	cmp	r2, r3
 800b60c:	d001      	beq.n	800b612 <HAL_ADC_MspInit+0x22>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800b60e:	b008      	add	sp, #32
 800b610:	bd10      	pop	{r4, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 800b612:	2400      	movs	r4, #0
 800b614:	9401      	str	r4, [sp, #4]
 800b616:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 800b61a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b61c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b620:	645a      	str	r2, [r3, #68]	; 0x44
 800b622:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b624:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800b628:	9201      	str	r2, [sp, #4]
 800b62a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b62c:	9402      	str	r4, [sp, #8]
 800b62e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b630:	f042 0202 	orr.w	r2, r2, #2
 800b634:	631a      	str	r2, [r3, #48]	; 0x30
 800b636:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b638:	f003 0302 	and.w	r3, r3, #2
 800b63c:	9302      	str	r3, [sp, #8]
 800b63e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800b640:	2301      	movs	r3, #1
 800b642:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800b644:	2303      	movs	r3, #3
 800b646:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b648:	9405      	str	r4, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b64a:	a903      	add	r1, sp, #12
 800b64c:	4805      	ldr	r0, [pc, #20]	; (800b664 <HAL_ADC_MspInit+0x74>)
 800b64e:	f7f6 fb6f 	bl	8001d30 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800b652:	4622      	mov	r2, r4
 800b654:	4621      	mov	r1, r4
 800b656:	2012      	movs	r0, #18
 800b658:	f7f6 f8ac 	bl	80017b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 800b65c:	2012      	movs	r0, #18
 800b65e:	f7f6 f8dd 	bl	800181c <HAL_NVIC_EnableIRQ>
}
 800b662:	e7d4      	b.n	800b60e <HAL_ADC_MspInit+0x1e>
 800b664:	40020400 	.word	0x40020400

0800b668 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800b668:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b66c:	b08b      	sub	sp, #44	; 0x2c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b66e:	2300      	movs	r3, #0
 800b670:	9305      	str	r3, [sp, #20]
 800b672:	9306      	str	r3, [sp, #24]
 800b674:	9307      	str	r3, [sp, #28]
 800b676:	9308      	str	r3, [sp, #32]
 800b678:	9309      	str	r3, [sp, #36]	; 0x24
  if(hi2c->Instance==I2C1)
 800b67a:	6803      	ldr	r3, [r0, #0]
 800b67c:	4a50      	ldr	r2, [pc, #320]	; (800b7c0 <HAL_I2C_MspInit+0x158>)
 800b67e:	4293      	cmp	r3, r2
 800b680:	d005      	beq.n	800b68e <HAL_I2C_MspInit+0x26>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 800b682:	4a50      	ldr	r2, [pc, #320]	; (800b7c4 <HAL_I2C_MspInit+0x15c>)
 800b684:	4293      	cmp	r3, r2
 800b686:	d052      	beq.n	800b72e <HAL_I2C_MspInit+0xc6>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800b688:	b00b      	add	sp, #44	; 0x2c
 800b68a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b68e:	4604      	mov	r4, r0
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b690:	2500      	movs	r5, #0
 800b692:	9501      	str	r5, [sp, #4]
 800b694:	4e4c      	ldr	r6, [pc, #304]	; (800b7c8 <HAL_I2C_MspInit+0x160>)
 800b696:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800b698:	f043 0302 	orr.w	r3, r3, #2
 800b69c:	6333      	str	r3, [r6, #48]	; 0x30
 800b69e:	6b33      	ldr	r3, [r6, #48]	; 0x30
 800b6a0:	f003 0302 	and.w	r3, r3, #2
 800b6a4:	9301      	str	r3, [sp, #4]
 800b6a6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800b6a8:	23c0      	movs	r3, #192	; 0xc0
 800b6aa:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800b6ac:	2312      	movs	r3, #18
 800b6ae:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b6b4:	2303      	movs	r3, #3
 800b6b6:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800b6b8:	2304      	movs	r3, #4
 800b6ba:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b6bc:	a905      	add	r1, sp, #20
 800b6be:	4843      	ldr	r0, [pc, #268]	; (800b7cc <HAL_I2C_MspInit+0x164>)
 800b6c0:	f7f6 fb36 	bl	8001d30 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800b6c4:	9502      	str	r5, [sp, #8]
 800b6c6:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800b6c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b6cc:	6433      	str	r3, [r6, #64]	; 0x40
 800b6ce:	6c33      	ldr	r3, [r6, #64]	; 0x40
 800b6d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b6d4:	9302      	str	r3, [sp, #8]
 800b6d6:	9b02      	ldr	r3, [sp, #8]
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 800b6d8:	483d      	ldr	r0, [pc, #244]	; (800b7d0 <HAL_I2C_MspInit+0x168>)
 800b6da:	4b3e      	ldr	r3, [pc, #248]	; (800b7d4 <HAL_I2C_MspInit+0x16c>)
 800b6dc:	6003      	str	r3, [r0, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 800b6de:	6045      	str	r5, [r0, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b6e0:	2340      	movs	r3, #64	; 0x40
 800b6e2:	6083      	str	r3, [r0, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b6e4:	60c5      	str	r5, [r0, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b6e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b6ea:	6103      	str	r3, [r0, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800b6ec:	6145      	str	r5, [r0, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800b6ee:	6185      	str	r5, [r0, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800b6f0:	61c5      	str	r5, [r0, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800b6f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b6f6:	6203      	str	r3, [r0, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800b6f8:	6245      	str	r5, [r0, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 800b6fa:	f7f6 f945 	bl	8001988 <HAL_DMA_Init>
 800b6fe:	b998      	cbnz	r0, 800b728 <HAL_I2C_MspInit+0xc0>
    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 800b700:	4b33      	ldr	r3, [pc, #204]	; (800b7d0 <HAL_I2C_MspInit+0x168>)
 800b702:	6363      	str	r3, [r4, #52]	; 0x34
 800b704:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800b706:	2200      	movs	r2, #0
 800b708:	4611      	mov	r1, r2
 800b70a:	201f      	movs	r0, #31
 800b70c:	f7f6 f852 	bl	80017b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800b710:	201f      	movs	r0, #31
 800b712:	f7f6 f883 	bl	800181c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 800b716:	2200      	movs	r2, #0
 800b718:	4611      	mov	r1, r2
 800b71a:	2020      	movs	r0, #32
 800b71c:	f7f6 f84a 	bl	80017b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800b720:	2020      	movs	r0, #32
 800b722:	f7f6 f87b 	bl	800181c <HAL_NVIC_EnableIRQ>
 800b726:	e7af      	b.n	800b688 <HAL_I2C_MspInit+0x20>
      Error_Handler();
 800b728:	f7ff fc9a 	bl	800b060 <Error_Handler>
 800b72c:	e7e8      	b.n	800b700 <HAL_I2C_MspInit+0x98>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b72e:	2400      	movs	r4, #0
 800b730:	9403      	str	r4, [sp, #12]
 800b732:	4d25      	ldr	r5, [pc, #148]	; (800b7c8 <HAL_I2C_MspInit+0x160>)
 800b734:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800b736:	f043 0302 	orr.w	r3, r3, #2
 800b73a:	632b      	str	r3, [r5, #48]	; 0x30
 800b73c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800b73e:	f003 0302 	and.w	r3, r3, #2
 800b742:	9303      	str	r3, [sp, #12]
 800b744:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800b746:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b74a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800b74c:	f04f 0912 	mov.w	r9, #18
 800b750:	f8cd 9018 	str.w	r9, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b754:	f04f 0801 	mov.w	r8, #1
 800b758:	f8cd 801c 	str.w	r8, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b75c:	2703      	movs	r7, #3
 800b75e:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800b760:	2304      	movs	r3, #4
 800b762:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b764:	4e19      	ldr	r6, [pc, #100]	; (800b7cc <HAL_I2C_MspInit+0x164>)
 800b766:	a905      	add	r1, sp, #20
 800b768:	4630      	mov	r0, r6
 800b76a:	f7f6 fae1 	bl	8001d30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800b76e:	2308      	movs	r3, #8
 800b770:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800b772:	f8cd 9018 	str.w	r9, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800b776:	f8cd 801c 	str.w	r8, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b77a:	9708      	str	r7, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_I2C2;
 800b77c:	2309      	movs	r3, #9
 800b77e:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b780:	a905      	add	r1, sp, #20
 800b782:	4630      	mov	r0, r6
 800b784:	f7f6 fad4 	bl	8001d30 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800b788:	9404      	str	r4, [sp, #16]
 800b78a:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800b78c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800b790:	642b      	str	r3, [r5, #64]	; 0x40
 800b792:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 800b794:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b798:	9304      	str	r3, [sp, #16]
 800b79a:	9b04      	ldr	r3, [sp, #16]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 800b79c:	4622      	mov	r2, r4
 800b79e:	4621      	mov	r1, r4
 800b7a0:	2021      	movs	r0, #33	; 0x21
 800b7a2:	f7f6 f807 	bl	80017b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800b7a6:	2021      	movs	r0, #33	; 0x21
 800b7a8:	f7f6 f838 	bl	800181c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 800b7ac:	4622      	mov	r2, r4
 800b7ae:	4621      	mov	r1, r4
 800b7b0:	2022      	movs	r0, #34	; 0x22
 800b7b2:	f7f5 ffff 	bl	80017b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800b7b6:	2022      	movs	r0, #34	; 0x22
 800b7b8:	f7f6 f830 	bl	800181c <HAL_NVIC_EnableIRQ>
}
 800b7bc:	e764      	b.n	800b688 <HAL_I2C_MspInit+0x20>
 800b7be:	bf00      	nop
 800b7c0:	40005400 	.word	0x40005400
 800b7c4:	40005800 	.word	0x40005800
 800b7c8:	40023800 	.word	0x40023800
 800b7cc:	40020400 	.word	0x40020400
 800b7d0:	20002048 	.word	0x20002048
 800b7d4:	40026028 	.word	0x40026028

0800b7d8 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 800b7d8:	b538      	push	{r3, r4, r5, lr}
  if(hi2c->Instance==I2C1)
 800b7da:	6803      	ldr	r3, [r0, #0]
 800b7dc:	4a1b      	ldr	r2, [pc, #108]	; (800b84c <HAL_I2C_MspDeInit+0x74>)
 800b7de:	4293      	cmp	r3, r2
 800b7e0:	d003      	beq.n	800b7ea <HAL_I2C_MspDeInit+0x12>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }
  else if(hi2c->Instance==I2C2)
 800b7e2:	4a1b      	ldr	r2, [pc, #108]	; (800b850 <HAL_I2C_MspDeInit+0x78>)
 800b7e4:	4293      	cmp	r3, r2
 800b7e6:	d01a      	beq.n	800b81e <HAL_I2C_MspDeInit+0x46>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 800b7e8:	bd38      	pop	{r3, r4, r5, pc}
 800b7ea:	4604      	mov	r4, r0
    __HAL_RCC_I2C1_CLK_DISABLE();
 800b7ec:	f502 32f2 	add.w	r2, r2, #123904	; 0x1e400
 800b7f0:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800b7f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b7f6:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800b7f8:	4d16      	ldr	r5, [pc, #88]	; (800b854 <HAL_I2C_MspDeInit+0x7c>)
 800b7fa:	2140      	movs	r1, #64	; 0x40
 800b7fc:	4628      	mov	r0, r5
 800b7fe:	f7f6 fb6f 	bl	8001ee0 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800b802:	2180      	movs	r1, #128	; 0x80
 800b804:	4628      	mov	r0, r5
 800b806:	f7f6 fb6b 	bl	8001ee0 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(hi2c->hdmatx);
 800b80a:	6b60      	ldr	r0, [r4, #52]	; 0x34
 800b80c:	f7f6 f922 	bl	8001a54 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 800b810:	201f      	movs	r0, #31
 800b812:	f7f6 f811 	bl	8001838 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800b816:	2020      	movs	r0, #32
 800b818:	f7f6 f80e 	bl	8001838 <HAL_NVIC_DisableIRQ>
 800b81c:	e7e4      	b.n	800b7e8 <HAL_I2C_MspDeInit+0x10>
    __HAL_RCC_I2C2_CLK_DISABLE();
 800b81e:	f502 32f0 	add.w	r2, r2, #122880	; 0x1e000
 800b822:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800b824:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800b828:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 800b82a:	4c0a      	ldr	r4, [pc, #40]	; (800b854 <HAL_I2C_MspDeInit+0x7c>)
 800b82c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b830:	4620      	mov	r0, r4
 800b832:	f7f6 fb55 	bl	8001ee0 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3);
 800b836:	2108      	movs	r1, #8
 800b838:	4620      	mov	r0, r4
 800b83a:	f7f6 fb51 	bl	8001ee0 <HAL_GPIO_DeInit>
    HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 800b83e:	2021      	movs	r0, #33	; 0x21
 800b840:	f7f5 fffa 	bl	8001838 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 800b844:	2022      	movs	r0, #34	; 0x22
 800b846:	f7f5 fff7 	bl	8001838 <HAL_NVIC_DisableIRQ>
}
 800b84a:	e7cd      	b.n	800b7e8 <HAL_I2C_MspDeInit+0x10>
 800b84c:	40005400 	.word	0x40005400
 800b850:	40005800 	.word	0x40005800
 800b854:	40020400 	.word	0x40020400

0800b858 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800b858:	b500      	push	{lr}
 800b85a:	b087      	sub	sp, #28
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800b85c:	2300      	movs	r3, #0
 800b85e:	9301      	str	r3, [sp, #4]
 800b860:	9302      	str	r3, [sp, #8]
 800b862:	9303      	str	r3, [sp, #12]
 800b864:	9305      	str	r3, [sp, #20]
  if(hrtc->Instance==RTC)
 800b866:	6802      	ldr	r2, [r0, #0]
 800b868:	4b0a      	ldr	r3, [pc, #40]	; (800b894 <HAL_RTC_MspInit+0x3c>)
 800b86a:	429a      	cmp	r2, r3
 800b86c:	d002      	beq.n	800b874 <HAL_RTC_MspInit+0x1c>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800b86e:	b007      	add	sp, #28
 800b870:	f85d fb04 	ldr.w	pc, [sp], #4
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800b874:	2302      	movs	r3, #2
 800b876:	9300      	str	r3, [sp, #0]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 800b878:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b87c:	9304      	str	r3, [sp, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800b87e:	4668      	mov	r0, sp
 800b880:	f7f9 f82a 	bl	80048d8 <HAL_RCCEx_PeriphCLKConfig>
 800b884:	b918      	cbnz	r0, 800b88e <HAL_RTC_MspInit+0x36>
    __HAL_RCC_RTC_ENABLE();
 800b886:	4b04      	ldr	r3, [pc, #16]	; (800b898 <HAL_RTC_MspInit+0x40>)
 800b888:	2201      	movs	r2, #1
 800b88a:	601a      	str	r2, [r3, #0]
}
 800b88c:	e7ef      	b.n	800b86e <HAL_RTC_MspInit+0x16>
      Error_Handler();
 800b88e:	f7ff fbe7 	bl	800b060 <Error_Handler>
 800b892:	e7f8      	b.n	800b886 <HAL_RTC_MspInit+0x2e>
 800b894:	40002800 	.word	0x40002800
 800b898:	42470e3c 	.word	0x42470e3c

0800b89c <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 800b89c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8a0:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b8a2:	2300      	movs	r3, #0
 800b8a4:	9305      	str	r3, [sp, #20]
 800b8a6:	9306      	str	r3, [sp, #24]
 800b8a8:	9307      	str	r3, [sp, #28]
 800b8aa:	9308      	str	r3, [sp, #32]
 800b8ac:	9309      	str	r3, [sp, #36]	; 0x24
  if(hsd->Instance==SDIO)
 800b8ae:	6802      	ldr	r2, [r0, #0]
 800b8b0:	4b58      	ldr	r3, [pc, #352]	; (800ba14 <HAL_SD_MspInit+0x178>)
 800b8b2:	429a      	cmp	r2, r3
 800b8b4:	d002      	beq.n	800b8bc <HAL_SD_MspInit+0x20>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 800b8b6:	b00a      	add	sp, #40	; 0x28
 800b8b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b8bc:	4604      	mov	r4, r0
    __HAL_RCC_SDIO_CLK_ENABLE();
 800b8be:	2500      	movs	r5, #0
 800b8c0:	9501      	str	r5, [sp, #4]
 800b8c2:	f503 3386 	add.w	r3, r3, #68608	; 0x10c00
 800b8c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b8c8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b8cc:	645a      	str	r2, [r3, #68]	; 0x44
 800b8ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800b8d0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 800b8d4:	9201      	str	r2, [sp, #4]
 800b8d6:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800b8d8:	9502      	str	r5, [sp, #8]
 800b8da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8dc:	f042 0201 	orr.w	r2, r2, #1
 800b8e0:	631a      	str	r2, [r3, #48]	; 0x30
 800b8e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8e4:	f002 0201 	and.w	r2, r2, #1
 800b8e8:	9202      	str	r2, [sp, #8]
 800b8ea:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800b8ec:	9503      	str	r5, [sp, #12]
 800b8ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8f0:	f042 0202 	orr.w	r2, r2, #2
 800b8f4:	631a      	str	r2, [r3, #48]	; 0x30
 800b8f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8f8:	f002 0202 	and.w	r2, r2, #2
 800b8fc:	9203      	str	r2, [sp, #12]
 800b8fe:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800b900:	9504      	str	r5, [sp, #16]
 800b902:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b904:	f042 0204 	orr.w	r2, r2, #4
 800b908:	631a      	str	r2, [r3, #48]	; 0x30
 800b90a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b90c:	f003 0304 	and.w	r3, r3, #4
 800b910:	9304      	str	r3, [sp, #16]
 800b912:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800b914:	2340      	movs	r3, #64	; 0x40
 800b916:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b918:	f04f 0802 	mov.w	r8, #2
 800b91c:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b920:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b922:	2603      	movs	r6, #3
 800b924:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800b926:	270c      	movs	r7, #12
 800b928:	9709      	str	r7, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800b92a:	a905      	add	r1, sp, #20
 800b92c:	483a      	ldr	r0, [pc, #232]	; (800ba18 <HAL_SD_MspInit+0x17c>)
 800b92e:	f7f6 f9ff 	bl	8001d30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800b932:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800b936:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b938:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b93c:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b93e:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800b940:	9709      	str	r7, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800b942:	a905      	add	r1, sp, #20
 800b944:	4835      	ldr	r0, [pc, #212]	; (800ba1c <HAL_SD_MspInit+0x180>)
 800b946:	f7f6 f9f3 	bl	8001d30 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 800b94a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800b94e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800b950:	f8cd 8018 	str.w	r8, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800b954:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800b956:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800b958:	9709      	str	r7, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800b95a:	a905      	add	r1, sp, #20
 800b95c:	4830      	ldr	r0, [pc, #192]	; (800ba20 <HAL_SD_MspInit+0x184>)
 800b95e:	f7f6 f9e7 	bl	8001d30 <HAL_GPIO_Init>
    hdma_sdio_rx.Instance = DMA2_Stream3;
 800b962:	4830      	ldr	r0, [pc, #192]	; (800ba24 <HAL_SD_MspInit+0x188>)
 800b964:	4b30      	ldr	r3, [pc, #192]	; (800ba28 <HAL_SD_MspInit+0x18c>)
 800b966:	6003      	str	r3, [r0, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 800b968:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b96c:	6043      	str	r3, [r0, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800b96e:	6085      	str	r5, [r0, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b970:	60c5      	str	r5, [r0, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800b972:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b976:	6103      	str	r3, [r0, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800b978:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800b97c:	6143      	str	r3, [r0, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800b97e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800b982:	6183      	str	r3, [r0, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 800b984:	2320      	movs	r3, #32
 800b986:	61c3      	str	r3, [r0, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 800b988:	6205      	str	r5, [r0, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800b98a:	2304      	movs	r3, #4
 800b98c:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800b98e:	6286      	str	r6, [r0, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 800b990:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b994:	62c3      	str	r3, [r0, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 800b996:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b99a:	6303      	str	r3, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 800b99c:	f7f5 fff4 	bl	8001988 <HAL_DMA_Init>
 800b9a0:	2800      	cmp	r0, #0
 800b9a2:	d131      	bne.n	800ba08 <HAL_SD_MspInit+0x16c>
    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 800b9a4:	4b1f      	ldr	r3, [pc, #124]	; (800ba24 <HAL_SD_MspInit+0x188>)
 800b9a6:	6423      	str	r3, [r4, #64]	; 0x40
 800b9a8:	639c      	str	r4, [r3, #56]	; 0x38
    hdma_sdio_tx.Instance = DMA2_Stream6;
 800b9aa:	4820      	ldr	r0, [pc, #128]	; (800ba2c <HAL_SD_MspInit+0x190>)
 800b9ac:	4b20      	ldr	r3, [pc, #128]	; (800ba30 <HAL_SD_MspInit+0x194>)
 800b9ae:	6003      	str	r3, [r0, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 800b9b0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800b9b4:	6043      	str	r3, [r0, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800b9b6:	2340      	movs	r3, #64	; 0x40
 800b9b8:	6083      	str	r3, [r0, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	60c3      	str	r3, [r0, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 800b9be:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800b9c2:	6102      	str	r2, [r0, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800b9c4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800b9c8:	6142      	str	r2, [r0, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800b9ca:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800b9ce:	6182      	str	r2, [r0, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 800b9d0:	2220      	movs	r2, #32
 800b9d2:	61c2      	str	r2, [r0, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 800b9d4:	6203      	str	r3, [r0, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800b9d6:	2304      	movs	r3, #4
 800b9d8:	6243      	str	r3, [r0, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 800b9da:	2303      	movs	r3, #3
 800b9dc:	6283      	str	r3, [r0, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 800b9de:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b9e2:	62c3      	str	r3, [r0, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 800b9e4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b9e8:	6303      	str	r3, [r0, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 800b9ea:	f7f5 ffcd 	bl	8001988 <HAL_DMA_Init>
 800b9ee:	b970      	cbnz	r0, 800ba0e <HAL_SD_MspInit+0x172>
    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 800b9f0:	4b0e      	ldr	r3, [pc, #56]	; (800ba2c <HAL_SD_MspInit+0x190>)
 800b9f2:	63e3      	str	r3, [r4, #60]	; 0x3c
 800b9f4:	639c      	str	r4, [r3, #56]	; 0x38
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 800b9f6:	2200      	movs	r2, #0
 800b9f8:	4611      	mov	r1, r2
 800b9fa:	2031      	movs	r0, #49	; 0x31
 800b9fc:	f7f5 feda 	bl	80017b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 800ba00:	2031      	movs	r0, #49	; 0x31
 800ba02:	f7f5 ff0b 	bl	800181c <HAL_NVIC_EnableIRQ>
}
 800ba06:	e756      	b.n	800b8b6 <HAL_SD_MspInit+0x1a>
      Error_Handler();
 800ba08:	f7ff fb2a 	bl	800b060 <Error_Handler>
 800ba0c:	e7ca      	b.n	800b9a4 <HAL_SD_MspInit+0x108>
      Error_Handler();
 800ba0e:	f7ff fb27 	bl	800b060 <Error_Handler>
 800ba12:	e7ed      	b.n	800b9f0 <HAL_SD_MspInit+0x154>
 800ba14:	40012c00 	.word	0x40012c00
 800ba18:	40020000 	.word	0x40020000
 800ba1c:	40020400 	.word	0x40020400
 800ba20:	40020800 	.word	0x40020800
 800ba24:	20001fe8 	.word	0x20001fe8
 800ba28:	40026458 	.word	0x40026458
 800ba2c:	20002244 	.word	0x20002244
 800ba30:	400264a0 	.word	0x400264a0

0800ba34 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM2)
 800ba34:	6803      	ldr	r3, [r0, #0]
 800ba36:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ba3a:	d000      	beq.n	800ba3e <HAL_TIM_Base_MspInit+0xa>
 800ba3c:	4770      	bx	lr
{
 800ba3e:	b500      	push	{lr}
 800ba40:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800ba42:	2100      	movs	r1, #0
 800ba44:	9101      	str	r1, [sp, #4]
 800ba46:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800ba4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ba4c:	f042 0201 	orr.w	r2, r2, #1
 800ba50:	641a      	str	r2, [r3, #64]	; 0x40
 800ba52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba54:	f003 0301 	and.w	r3, r3, #1
 800ba58:	9301      	str	r3, [sp, #4]
 800ba5a:	9b01      	ldr	r3, [sp, #4]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800ba5c:	460a      	mov	r2, r1
 800ba5e:	201c      	movs	r0, #28
 800ba60:	f7f5 fea8 	bl	80017b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800ba64:	201c      	movs	r0, #28
 800ba66:	f7f5 fed9 	bl	800181c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800ba6a:	b003      	add	sp, #12
 800ba6c:	f85d fb04 	ldr.w	pc, [sp], #4

0800ba70 <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM5)
 800ba70:	6802      	ldr	r2, [r0, #0]
 800ba72:	4b0e      	ldr	r3, [pc, #56]	; (800baac <HAL_TIM_PWM_MspInit+0x3c>)
 800ba74:	429a      	cmp	r2, r3
 800ba76:	d000      	beq.n	800ba7a <HAL_TIM_PWM_MspInit+0xa>
 800ba78:	4770      	bx	lr
{
 800ba7a:	b500      	push	{lr}
 800ba7c:	b083      	sub	sp, #12
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 800ba7e:	2100      	movs	r1, #0
 800ba80:	9101      	str	r1, [sp, #4]
 800ba82:	f503 330b 	add.w	r3, r3, #142336	; 0x22c00
 800ba86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ba88:	f042 0208 	orr.w	r2, r2, #8
 800ba8c:	641a      	str	r2, [r3, #64]	; 0x40
 800ba8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800ba90:	f003 0308 	and.w	r3, r3, #8
 800ba94:	9301      	str	r3, [sp, #4]
 800ba96:	9b01      	ldr	r3, [sp, #4]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800ba98:	460a      	mov	r2, r1
 800ba9a:	2032      	movs	r0, #50	; 0x32
 800ba9c:	f7f5 fe8a 	bl	80017b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800baa0:	2032      	movs	r0, #50	; 0x32
 800baa2:	f7f5 febb 	bl	800181c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800baa6:	b003      	add	sp, #12
 800baa8:	f85d fb04 	ldr.w	pc, [sp], #4
 800baac:	40000c00 	.word	0x40000c00

0800bab0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800bab0:	b500      	push	{lr}
 800bab2:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bab4:	2300      	movs	r3, #0
 800bab6:	9301      	str	r3, [sp, #4]
 800bab8:	9302      	str	r3, [sp, #8]
 800baba:	9303      	str	r3, [sp, #12]
 800babc:	9304      	str	r3, [sp, #16]
 800babe:	9305      	str	r3, [sp, #20]
  if(htim->Instance==TIM5)
 800bac0:	6802      	ldr	r2, [r0, #0]
 800bac2:	4b0f      	ldr	r3, [pc, #60]	; (800bb00 <HAL_TIM_MspPostInit+0x50>)
 800bac4:	429a      	cmp	r2, r3
 800bac6:	d002      	beq.n	800bace <HAL_TIM_MspPostInit+0x1e>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 800bac8:	b007      	add	sp, #28
 800baca:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bace:	2300      	movs	r3, #0
 800bad0:	9300      	str	r3, [sp, #0]
 800bad2:	4a0c      	ldr	r2, [pc, #48]	; (800bb04 <HAL_TIM_MspPostInit+0x54>)
 800bad4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800bad6:	f041 0101 	orr.w	r1, r1, #1
 800bada:	6311      	str	r1, [r2, #48]	; 0x30
 800badc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800bade:	f002 0201 	and.w	r2, r2, #1
 800bae2:	9200      	str	r2, [sp, #0]
 800bae4:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800bae6:	2208      	movs	r2, #8
 800bae8:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800baea:	2202      	movs	r2, #2
 800baec:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800baee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800baf0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800baf2:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800baf4:	a901      	add	r1, sp, #4
 800baf6:	4804      	ldr	r0, [pc, #16]	; (800bb08 <HAL_TIM_MspPostInit+0x58>)
 800baf8:	f7f6 f91a 	bl	8001d30 <HAL_GPIO_Init>
}
 800bafc:	e7e4      	b.n	800bac8 <HAL_TIM_MspPostInit+0x18>
 800bafe:	bf00      	nop
 800bb00:	40000c00 	.word	0x40000c00
 800bb04:	40023800 	.word	0x40023800
 800bb08:	40020000 	.word	0x40020000

0800bb0c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800bb0c:	b500      	push	{lr}
 800bb0e:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bb10:	2300      	movs	r3, #0
 800bb12:	9303      	str	r3, [sp, #12]
 800bb14:	9304      	str	r3, [sp, #16]
 800bb16:	9305      	str	r3, [sp, #20]
 800bb18:	9306      	str	r3, [sp, #24]
 800bb1a:	9307      	str	r3, [sp, #28]
  if(huart->Instance==USART1)
 800bb1c:	6802      	ldr	r2, [r0, #0]
 800bb1e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800bb22:	f503 3388 	add.w	r3, r3, #69632	; 0x11000
 800bb26:	429a      	cmp	r2, r3
 800bb28:	d002      	beq.n	800bb30 <HAL_UART_MspInit+0x24>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800bb2a:	b009      	add	sp, #36	; 0x24
 800bb2c:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_USART1_CLK_ENABLE();
 800bb30:	2200      	movs	r2, #0
 800bb32:	9201      	str	r2, [sp, #4]
 800bb34:	f503 3394 	add.w	r3, r3, #75776	; 0x12800
 800bb38:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800bb3a:	f041 0110 	orr.w	r1, r1, #16
 800bb3e:	6459      	str	r1, [r3, #68]	; 0x44
 800bb40:	6c59      	ldr	r1, [r3, #68]	; 0x44
 800bb42:	f001 0110 	and.w	r1, r1, #16
 800bb46:	9101      	str	r1, [sp, #4]
 800bb48:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bb4a:	9202      	str	r2, [sp, #8]
 800bb4c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800bb4e:	f041 0101 	orr.w	r1, r1, #1
 800bb52:	6319      	str	r1, [r3, #48]	; 0x30
 800bb54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bb56:	f003 0301 	and.w	r3, r3, #1
 800bb5a:	9302      	str	r3, [sp, #8]
 800bb5c:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_15;
 800bb5e:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 800bb62:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bb64:	2302      	movs	r3, #2
 800bb66:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bb68:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bb6a:	2303      	movs	r3, #3
 800bb6c:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800bb6e:	2307      	movs	r3, #7
 800bb70:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bb72:	a903      	add	r1, sp, #12
 800bb74:	4801      	ldr	r0, [pc, #4]	; (800bb7c <HAL_UART_MspInit+0x70>)
 800bb76:	f7f6 f8db 	bl	8001d30 <HAL_GPIO_Init>
}
 800bb7a:	e7d6      	b.n	800bb2a <HAL_UART_MspInit+0x1e>
 800bb7c:	40020000 	.word	0x40020000

0800bb80 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800bb80:	b508      	push	{r3, lr}
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800bb82:	f7f8 fe97 	bl	80048b4 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800bb86:	e7fe      	b.n	800bb86 <NMI_Handler+0x6>

0800bb88 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800bb88:	e7fe      	b.n	800bb88 <HardFault_Handler>

0800bb8a <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800bb8a:	e7fe      	b.n	800bb8a <MemManage_Handler>

0800bb8c <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800bb8c:	e7fe      	b.n	800bb8c <BusFault_Handler>

0800bb8e <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800bb8e:	e7fe      	b.n	800bb8e <UsageFault_Handler>

0800bb90 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800bb90:	4770      	bx	lr

0800bb92 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800bb92:	4770      	bx	lr

0800bb94 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800bb94:	4770      	bx	lr

0800bb96 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800bb96:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */
    AsynchronousTaskTimerUpdate();
 800bb98:	f7fe f88a 	bl	8009cb0 <AsynchronousTaskTimerUpdate>

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800bb9c:	f7f5 fafe 	bl	800119c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800bba0:	bd08      	pop	{r3, pc}
	...

0800bba4 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 800bba4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800bba6:	4802      	ldr	r0, [pc, #8]	; (800bbb0 <DMA1_Stream1_IRQHandler+0xc>)
 800bba8:	f7f5 ffce 	bl	8001b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800bbac:	bd08      	pop	{r3, pc}
 800bbae:	bf00      	nop
 800bbb0:	20002048 	.word	0x20002048

0800bbb4 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800bbb4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC_IRQn 0 */
	uint32_t u32Result;

	u32Result = HAL_ADC_GetValue(&hadc1);
 800bbb6:	4c05      	ldr	r4, [pc, #20]	; (800bbcc <ADC_IRQHandler+0x18>)
 800bbb8:	4620      	mov	r0, r4
 800bbba:	f7f5 fc67 	bl	800148c <HAL_ADC_GetValue>

	USB_SignalizeVBUSMeasurementReady(u32Result);
 800bbbe:	f7ff f831 	bl	800ac24 <USB_SignalizeVBUSMeasurementReady>

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800bbc2:	4620      	mov	r0, r4
 800bbc4:	f7f5 fc68 	bl	8001498 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 800bbc8:	bd10      	pop	{r4, pc}
 800bbca:	bf00      	nop
 800bbcc:	20002198 	.word	0x20002198

0800bbd0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800bbd0:	b508      	push	{r3, lr}
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_SET)
 800bbd2:	f44f 7180 	mov.w	r1, #256	; 0x100
 800bbd6:	4804      	ldr	r0, [pc, #16]	; (800bbe8 <EXTI9_5_IRQHandler+0x18>)
 800bbd8:	f7f6 fa0a 	bl	8001ff0 <HAL_GPIO_ReadPin>
	else
	{
//		CommManager_SetUSBConnectionState(USB_Disconnected);
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USB_VSENSE_Pin);
 800bbdc:	f44f 7080 	mov.w	r0, #256	; 0x100
 800bbe0:	f7f6 fa1e 	bl	8002020 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800bbe4:	bd08      	pop	{r3, pc}
 800bbe6:	bf00      	nop
 800bbe8:	40020000 	.word	0x40020000

0800bbec <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800bbec:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800bbee:	4804      	ldr	r0, [pc, #16]	; (800bc00 <TIM2_IRQHandler+0x14>)
 800bbf0:	f7f9 ffa0 	bl	8005b34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  TempCollect_ScheduleMeasurement();
 800bbf4:	f7fe fe64 	bl	800a8c0 <TempCollect_ScheduleMeasurement>
  DataSaver_TickAveragingPeriod();
 800bbf8:	f7fe fbaa 	bl	800a350 <DataSaver_TickAveragingPeriod>

  /* USER CODE END TIM2_IRQn 1 */
}
 800bbfc:	bd08      	pop	{r3, pc}
 800bbfe:	bf00      	nop
 800bc00:	20002328 	.word	0x20002328

0800bc04 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800bc04:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 800bc06:	4802      	ldr	r0, [pc, #8]	; (800bc10 <I2C1_EV_IRQHandler+0xc>)
 800bc08:	f7f7 fc46 	bl	8003498 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800bc0c:	bd08      	pop	{r3, pc}
 800bc0e:	bf00      	nop
 800bc10:	200020a8 	.word	0x200020a8

0800bc14 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800bc14:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */
	TempCollect_CommFaultOccured(eModule_I2CA);
 800bc16:	2000      	movs	r0, #0
 800bc18:	f7fe fe70 	bl	800a8fc <TempCollect_CommFaultOccured>
  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800bc1c:	4801      	ldr	r0, [pc, #4]	; (800bc24 <I2C1_ER_IRQHandler+0x10>)
 800bc1e:	f7f7 fd0b 	bl	8003638 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 800bc22:	bd08      	pop	{r3, pc}
 800bc24:	200020a8 	.word	0x200020a8

0800bc28 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 800bc28:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 800bc2a:	4802      	ldr	r0, [pc, #8]	; (800bc34 <I2C2_EV_IRQHandler+0xc>)
 800bc2c:	f7f7 fc34 	bl	8003498 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 800bc30:	bd08      	pop	{r3, pc}
 800bc32:	bf00      	nop
 800bc34:	200020fc 	.word	0x200020fc

0800bc38 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 800bc38:	b508      	push	{r3, lr}
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */
	TempCollect_CommFaultOccured(eModule_I2CB);
 800bc3a:	2001      	movs	r0, #1
 800bc3c:	f7fe fe5e 	bl	800a8fc <TempCollect_CommFaultOccured>
  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 800bc40:	4801      	ldr	r0, [pc, #4]	; (800bc48 <I2C2_ER_IRQHandler+0x10>)
 800bc42:	f7f7 fcf9 	bl	8003638 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 800bc46:	bd08      	pop	{r3, pc}
 800bc48:	200020fc 	.word	0x200020fc

0800bc4c <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 800bc4c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 800bc4e:	4802      	ldr	r0, [pc, #8]	; (800bc58 <SDIO_IRQHandler+0xc>)
 800bc50:	f7f9 fd8c 	bl	800576c <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 800bc54:	bd08      	pop	{r3, pc}
 800bc56:	bf00      	nop
 800bc58:	200022a4 	.word	0x200022a4

0800bc5c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800bc5c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN TIM5_IRQn 0 */

	PWMGenerator_RecalculatePWM();
 800bc5e:	f7f5 fa03 	bl	8001068 <PWMGenerator_RecalculatePWM>
	PWMGenerator_ApplyNewWidth();
 800bc62:	f7f5 fa4f 	bl	8001104 <PWMGenerator_ApplyNewWidth>



  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800bc66:	4802      	ldr	r0, [pc, #8]	; (800bc70 <TIM5_IRQHandler+0x14>)
 800bc68:	f7f9 ff64 	bl	8005b34 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800bc6c:	bd08      	pop	{r3, pc}
 800bc6e:	bf00      	nop
 800bc70:	20002150 	.word	0x20002150

0800bc74 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800bc74:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 800bc76:	4802      	ldr	r0, [pc, #8]	; (800bc80 <DMA2_Stream3_IRQHandler+0xc>)
 800bc78:	f7f5 ff66 	bl	8001b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800bc7c:	bd08      	pop	{r3, pc}
 800bc7e:	bf00      	nop
 800bc80:	20001fe8 	.word	0x20001fe8

0800bc84 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800bc84:	b508      	push	{r3, lr}
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800bc86:	4802      	ldr	r0, [pc, #8]	; (800bc90 <OTG_FS_IRQHandler+0xc>)
 800bc88:	f7f7 fefa 	bl	8003a80 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800bc8c:	bd08      	pop	{r3, pc}
 800bc8e:	bf00      	nop
 800bc90:	20003640 	.word	0x20003640

0800bc94 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 800bc94:	b508      	push	{r3, lr}
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 800bc96:	4802      	ldr	r0, [pc, #8]	; (800bca0 <DMA2_Stream6_IRQHandler+0xc>)
 800bc98:	f7f5 ff56 	bl	8001b48 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 800bc9c:	bd08      	pop	{r3, pc}
 800bc9e:	bf00      	nop
 800bca0:	20002244 	.word	0x20002244

0800bca4 <HAL_I2C_MemRxCpltCallback>:

/* USER CODE BEGIN 1 */

void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800bca4:	b508      	push	{r3, lr}
	if(hi2c == &hi2c1)
 800bca6:	4b08      	ldr	r3, [pc, #32]	; (800bcc8 <HAL_I2C_MemRxCpltCallback+0x24>)
 800bca8:	4298      	cmp	r0, r3
 800bcaa:	d006      	beq.n	800bcba <HAL_I2C_MemRxCpltCallback+0x16>
	{
		TempCollect_I2CA_Done();
	}
	else if ( hi2c == &hi2c2)
 800bcac:	4b07      	ldr	r3, [pc, #28]	; (800bccc <HAL_I2C_MemRxCpltCallback+0x28>)
 800bcae:	4298      	cmp	r0, r3
 800bcb0:	d006      	beq.n	800bcc0 <HAL_I2C_MemRxCpltCallback+0x1c>
	{
		TempCollect_I2CB_Done();
	}
	else
	{
		AssertError(eAppError_UndefinedError);
 800bcb2:	2008      	movs	r0, #8
 800bcb4:	f7fe ffe4 	bl	800ac80 <AssertError>
	}
}
 800bcb8:	bd08      	pop	{r3, pc}
		TempCollect_I2CA_Done();
 800bcba:	f7fe fe13 	bl	800a8e4 <TempCollect_I2CA_Done>
 800bcbe:	e7fb      	b.n	800bcb8 <HAL_I2C_MemRxCpltCallback+0x14>
		TempCollect_I2CB_Done();
 800bcc0:	f7fe fe16 	bl	800a8f0 <TempCollect_I2CB_Done>
 800bcc4:	e7f8      	b.n	800bcb8 <HAL_I2C_MemRxCpltCallback+0x14>
 800bcc6:	bf00      	nop
 800bcc8:	200020a8 	.word	0x200020a8
 800bccc:	200020fc 	.word	0x200020fc

0800bcd0 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800bcd0:	4a03      	ldr	r2, [pc, #12]	; (800bce0 <SystemInit+0x10>)
 800bcd2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800bcd6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800bcda:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800bcde:	4770      	bx	lr
 800bce0:	e000ed00 	.word	0xe000ed00

0800bce4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800bce4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800bce6:	2200      	movs	r2, #0
 800bce8:	490f      	ldr	r1, [pc, #60]	; (800bd28 <MX_USB_DEVICE_Init+0x44>)
 800bcea:	4810      	ldr	r0, [pc, #64]	; (800bd2c <MX_USB_DEVICE_Init+0x48>)
 800bcec:	f7fc f81d 	bl	8007d2a <USBD_Init>
 800bcf0:	b970      	cbnz	r0, 800bd10 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800bcf2:	490f      	ldr	r1, [pc, #60]	; (800bd30 <MX_USB_DEVICE_Init+0x4c>)
 800bcf4:	480d      	ldr	r0, [pc, #52]	; (800bd2c <MX_USB_DEVICE_Init+0x48>)
 800bcf6:	f7fc f82f 	bl	8007d58 <USBD_RegisterClass>
 800bcfa:	b960      	cbnz	r0, 800bd16 <MX_USB_DEVICE_Init+0x32>
  {
    Error_Handler();
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800bcfc:	490d      	ldr	r1, [pc, #52]	; (800bd34 <MX_USB_DEVICE_Init+0x50>)
 800bcfe:	480b      	ldr	r0, [pc, #44]	; (800bd2c <MX_USB_DEVICE_Init+0x48>)
 800bd00:	f7fb ffc5 	bl	8007c8e <USBD_CDC_RegisterInterface>
 800bd04:	b950      	cbnz	r0, 800bd1c <MX_USB_DEVICE_Init+0x38>
  {
    Error_Handler();
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800bd06:	4809      	ldr	r0, [pc, #36]	; (800bd2c <MX_USB_DEVICE_Init+0x48>)
 800bd08:	f7fc f83d 	bl	8007d86 <USBD_Start>
 800bd0c:	b948      	cbnz	r0, 800bd22 <MX_USB_DEVICE_Init+0x3e>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800bd0e:	bd08      	pop	{r3, pc}
    Error_Handler();
 800bd10:	f7ff f9a6 	bl	800b060 <Error_Handler>
 800bd14:	e7ed      	b.n	800bcf2 <MX_USB_DEVICE_Init+0xe>
    Error_Handler();
 800bd16:	f7ff f9a3 	bl	800b060 <Error_Handler>
 800bd1a:	e7ef      	b.n	800bcfc <MX_USB_DEVICE_Init+0x18>
    Error_Handler();
 800bd1c:	f7ff f9a0 	bl	800b060 <Error_Handler>
 800bd20:	e7f1      	b.n	800bd06 <MX_USB_DEVICE_Init+0x22>
    Error_Handler();
 800bd22:	f7ff f99d 	bl	800b060 <Error_Handler>
}
 800bd26:	e7f2      	b.n	800bd0e <MX_USB_DEVICE_Init+0x2a>
 800bd28:	20000130 	.word	0x20000130
 800bd2c:	20002370 	.word	0x20002370
 800bd30:	20000008 	.word	0x20000008
 800bd34:	2000011c 	.word	0x2000011c

0800bd38 <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
  /* USER CODE END 4 */
}
 800bd38:	2000      	movs	r0, #0
 800bd3a:	4770      	bx	lr

0800bd3c <CDC_Control_FS>:
    break;
  }

  return (USBD_OK);
  /* USER CODE END 5 */
}
 800bd3c:	2000      	movs	r0, #0
 800bd3e:	4770      	bx	lr

0800bd40 <CDC_TransmitCplt_FS>:
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800bd40:	2000      	movs	r0, #0
 800bd42:	4770      	bx	lr

0800bd44 <CDC_Receive_FS>:
{
 800bd44:	b510      	push	{r4, lr}
 800bd46:	4601      	mov	r1, r0
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800bd48:	4c04      	ldr	r4, [pc, #16]	; (800bd5c <CDC_Receive_FS+0x18>)
 800bd4a:	4620      	mov	r0, r4
 800bd4c:	f7fb ffb1 	bl	8007cb2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800bd50:	4620      	mov	r0, r4
 800bd52:	f7fb ffd1 	bl	8007cf8 <USBD_CDC_ReceivePacket>
}
 800bd56:	2000      	movs	r0, #0
 800bd58:	bd10      	pop	{r4, pc}
 800bd5a:	bf00      	nop
 800bd5c:	20002370 	.word	0x20002370

0800bd60 <CDC_Init_FS>:
{
 800bd60:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800bd62:	4c06      	ldr	r4, [pc, #24]	; (800bd7c <CDC_Init_FS+0x1c>)
 800bd64:	2200      	movs	r2, #0
 800bd66:	4906      	ldr	r1, [pc, #24]	; (800bd80 <CDC_Init_FS+0x20>)
 800bd68:	4620      	mov	r0, r4
 800bd6a:	f7fb ff97 	bl	8007c9c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800bd6e:	4905      	ldr	r1, [pc, #20]	; (800bd84 <CDC_Init_FS+0x24>)
 800bd70:	4620      	mov	r0, r4
 800bd72:	f7fb ff9e 	bl	8007cb2 <USBD_CDC_SetRxBuffer>
}
 800bd76:	2000      	movs	r0, #0
 800bd78:	bd10      	pop	{r4, pc}
 800bd7a:	bf00      	nop
 800bd7c:	20002370 	.word	0x20002370
 800bd80:	20002e40 	.word	0x20002e40
 800bd84:	20002640 	.word	0x20002640

0800bd88 <CDC_Transmit_FS>:
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800bd88:	4b09      	ldr	r3, [pc, #36]	; (800bdb0 <CDC_Transmit_FS+0x28>)
 800bd8a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
  if (hcdc->TxState != 0){
 800bd8e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800bd92:	b10b      	cbz	r3, 800bd98 <CDC_Transmit_FS+0x10>
    return USBD_BUSY;
 800bd94:	2001      	movs	r0, #1
}
 800bd96:	4770      	bx	lr
{
 800bd98:	b510      	push	{r4, lr}
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800bd9a:	4c05      	ldr	r4, [pc, #20]	; (800bdb0 <CDC_Transmit_FS+0x28>)
 800bd9c:	460a      	mov	r2, r1
 800bd9e:	4601      	mov	r1, r0
 800bda0:	4620      	mov	r0, r4
 800bda2:	f7fb ff7b 	bl	8007c9c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800bda6:	4620      	mov	r0, r4
 800bda8:	f7fb ff8c 	bl	8007cc4 <USBD_CDC_TransmitPacket>
}
 800bdac:	bd10      	pop	{r4, pc}
 800bdae:	bf00      	nop
 800bdb0:	20002370 	.word	0x20002370

0800bdb4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bdb4:	b530      	push	{r4, r5, lr}
 800bdb6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bdb8:	2300      	movs	r3, #0
 800bdba:	9303      	str	r3, [sp, #12]
 800bdbc:	9304      	str	r3, [sp, #16]
 800bdbe:	9305      	str	r3, [sp, #20]
 800bdc0:	9306      	str	r3, [sp, #24]
 800bdc2:	9307      	str	r3, [sp, #28]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bdc4:	6803      	ldr	r3, [r0, #0]
 800bdc6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bdca:	d001      	beq.n	800bdd0 <HAL_PCD_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bdcc:	b009      	add	sp, #36	; 0x24
 800bdce:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bdd0:	2500      	movs	r5, #0
 800bdd2:	9501      	str	r5, [sp, #4]
 800bdd4:	4c17      	ldr	r4, [pc, #92]	; (800be34 <HAL_PCD_MspInit+0x80>)
 800bdd6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bdd8:	f043 0301 	orr.w	r3, r3, #1
 800bddc:	6323      	str	r3, [r4, #48]	; 0x30
 800bdde:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800bde0:	f003 0301 	and.w	r3, r3, #1
 800bde4:	9301      	str	r3, [sp, #4]
 800bde6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bde8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800bdec:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bdee:	2302      	movs	r3, #2
 800bdf0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bdf2:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bdf4:	2303      	movs	r3, #3
 800bdf6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bdf8:	230a      	movs	r3, #10
 800bdfa:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bdfc:	a903      	add	r1, sp, #12
 800bdfe:	480e      	ldr	r0, [pc, #56]	; (800be38 <HAL_PCD_MspInit+0x84>)
 800be00:	f7f5 ff96 	bl	8001d30 <HAL_GPIO_Init>
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800be04:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800be06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800be0a:	6363      	str	r3, [r4, #52]	; 0x34
 800be0c:	9502      	str	r5, [sp, #8]
 800be0e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800be10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800be14:	6463      	str	r3, [r4, #68]	; 0x44
 800be16:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800be18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800be1c:	9302      	str	r3, [sp, #8]
 800be1e:	9b02      	ldr	r3, [sp, #8]
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800be20:	462a      	mov	r2, r5
 800be22:	4629      	mov	r1, r5
 800be24:	2043      	movs	r0, #67	; 0x43
 800be26:	f7f5 fcc5 	bl	80017b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800be2a:	2043      	movs	r0, #67	; 0x43
 800be2c:	f7f5 fcf6 	bl	800181c <HAL_NVIC_EnableIRQ>
}
 800be30:	e7cc      	b.n	800bdcc <HAL_PCD_MspInit+0x18>
 800be32:	bf00      	nop
 800be34:	40023800 	.word	0x40023800
 800be38:	40020000 	.word	0x40020000

0800be3c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be3c:	b508      	push	{r3, lr}
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800be3e:	f500 7171 	add.w	r1, r0, #964	; 0x3c4
 800be42:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800be46:	f7fb ffb3 	bl	8007db0 <USBD_LL_SetupStage>
}
 800be4a:	bd08      	pop	{r3, pc}

0800be4c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be4c:	b508      	push	{r3, lr}
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800be4e:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800be52:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800be56:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800be5a:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800be5e:	f7fb ffd3 	bl	8007e08 <USBD_LL_DataOutStage>
}
 800be62:	bd08      	pop	{r3, pc}

0800be64 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be64:	b508      	push	{r3, lr}
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800be66:	ebc1 03c1 	rsb	r3, r1, r1, lsl #3
 800be6a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800be6e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800be70:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800be74:	f7fc f804 	bl	8007e80 <USBD_LL_DataInStage>
}
 800be78:	bd08      	pop	{r3, pc}

0800be7a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be7a:	b508      	push	{r3, lr}
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800be7c:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800be80:	f7fc f8a4 	bl	8007fcc <USBD_LL_SOF>
}
 800be84:	bd08      	pop	{r3, pc}

0800be86 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be86:	b510      	push	{r4, lr}
 800be88:	4604      	mov	r4, r0
   USBD_SpeedTypeDef speed = USBD_SPEED_FULL;

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800be8a:	68c3      	ldr	r3, [r0, #12]
 800be8c:	2b02      	cmp	r3, #2
 800be8e:	d109      	bne.n	800bea4 <HAL_PCD_ResetCallback+0x1e>
  {
    Error_Handler();
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800be90:	2101      	movs	r1, #1
 800be92:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800be96:	f7fc f87f 	bl	8007f98 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800be9a:	f8d4 0404 	ldr.w	r0, [r4, #1028]	; 0x404
 800be9e:	f7fc f84e 	bl	8007f3e <USBD_LL_Reset>
}
 800bea2:	bd10      	pop	{r4, pc}
    Error_Handler();
 800bea4:	f7ff f8dc 	bl	800b060 <Error_Handler>
 800bea8:	e7f2      	b.n	800be90 <HAL_PCD_ResetCallback+0xa>
	...

0800beac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800beac:	b510      	push	{r4, lr}
 800beae:	4604      	mov	r4, r0
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800beb0:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800beb4:	f7fc f873 	bl	8007f9e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800beb8:	6822      	ldr	r2, [r4, #0]
 800beba:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
 800bebe:	f043 0301 	orr.w	r3, r3, #1
 800bec2:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bec6:	6a23      	ldr	r3, [r4, #32]
 800bec8:	b123      	cbz	r3, 800bed4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800beca:	4a03      	ldr	r2, [pc, #12]	; (800bed8 <HAL_PCD_SuspendCallback+0x2c>)
 800becc:	6913      	ldr	r3, [r2, #16]
 800bece:	f043 0306 	orr.w	r3, r3, #6
 800bed2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bed4:	bd10      	pop	{r4, pc}
 800bed6:	bf00      	nop
 800bed8:	e000ed00 	.word	0xe000ed00

0800bedc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bedc:	b508      	push	{r3, lr}
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bede:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bee2:	f7fc f866 	bl	8007fb2 <USBD_LL_Resume>
}
 800bee6:	bd08      	pop	{r3, pc}

0800bee8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bee8:	b508      	push	{r3, lr}
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800beea:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800beee:	f7fc f895 	bl	800801c <USBD_LL_IsoOUTIncomplete>
}
 800bef2:	bd08      	pop	{r3, pc}

0800bef4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bef4:	b508      	push	{r3, lr}
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bef6:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800befa:	f7fc f87b 	bl	8007ff4 <USBD_LL_IsoINIncomplete>
}
 800befe:	bd08      	pop	{r3, pc}

0800bf00 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf00:	b508      	push	{r3, lr}
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bf02:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bf06:	f7fc f89d 	bl	8008044 <USBD_LL_DevConnected>
}
 800bf0a:	bd08      	pop	{r3, pc}

0800bf0c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bf0c:	b508      	push	{r3, lr}
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bf0e:	f8d0 0404 	ldr.w	r0, [r0, #1028]	; 0x404
 800bf12:	f7fc f899 	bl	8008048 <USBD_LL_DevDisconnected>
}
 800bf16:	bd08      	pop	{r3, pc}

0800bf18 <USBD_LL_Init>:
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bf18:	7802      	ldrb	r2, [r0, #0]
 800bf1a:	b10a      	cbz	r2, 800bf20 <USBD_LL_Init+0x8>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
  }
  return USBD_OK;
}
 800bf1c:	2000      	movs	r0, #0
 800bf1e:	4770      	bx	lr
{
 800bf20:	b510      	push	{r4, lr}
 800bf22:	4603      	mov	r3, r0
  hpcd_USB_OTG_FS.pData = pdev;
 800bf24:	4815      	ldr	r0, [pc, #84]	; (800bf7c <USBD_LL_Init+0x64>)
 800bf26:	f8c0 3404 	str.w	r3, [r0, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800bf2a:	f8c3 02c4 	str.w	r0, [r3, #708]	; 0x2c4
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bf2e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800bf32:	6003      	str	r3, [r0, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bf34:	2304      	movs	r3, #4
 800bf36:	6043      	str	r3, [r0, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bf38:	2202      	movs	r2, #2
 800bf3a:	60c2      	str	r2, [r0, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bf3c:	2300      	movs	r3, #0
 800bf3e:	6103      	str	r3, [r0, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bf40:	6182      	str	r2, [r0, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bf42:	61c3      	str	r3, [r0, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bf44:	6203      	str	r3, [r0, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bf46:	6243      	str	r3, [r0, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bf48:	62c3      	str	r3, [r0, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bf4a:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bf4c:	f7f7 fc3f 	bl	80037ce <HAL_PCD_Init>
 800bf50:	b980      	cbnz	r0, 800bf74 <USBD_LL_Init+0x5c>
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bf52:	4c0a      	ldr	r4, [pc, #40]	; (800bf7c <USBD_LL_Init+0x64>)
 800bf54:	2180      	movs	r1, #128	; 0x80
 800bf56:	4620      	mov	r0, r4
 800bf58:	f7f8 f97e 	bl	8004258 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bf5c:	2240      	movs	r2, #64	; 0x40
 800bf5e:	2100      	movs	r1, #0
 800bf60:	4620      	mov	r0, r4
 800bf62:	f7f8 f955 	bl	8004210 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bf66:	2280      	movs	r2, #128	; 0x80
 800bf68:	2101      	movs	r1, #1
 800bf6a:	4620      	mov	r0, r4
 800bf6c:	f7f8 f950 	bl	8004210 <HAL_PCDEx_SetTxFiFo>
}
 800bf70:	2000      	movs	r0, #0
 800bf72:	bd10      	pop	{r4, pc}
    Error_Handler( );
 800bf74:	f7ff f874 	bl	800b060 <Error_Handler>
 800bf78:	e7eb      	b.n	800bf52 <USBD_LL_Init+0x3a>
 800bf7a:	bf00      	nop
 800bf7c:	20003640 	.word	0x20003640

0800bf80 <USBD_LL_IsStallEP>:
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bf80:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4

  if((ep_addr & 0x80) == 0x80)
 800bf84:	f011 0f80 	tst.w	r1, #128	; 0x80
 800bf88:	d108      	bne.n	800bf9c <USBD_LL_IsStallEP+0x1c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bf8a:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800bf8e:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800bf92:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800bf96:	f891 01fe 	ldrb.w	r0, [r1, #510]	; 0x1fe
  }
}
 800bf9a:	4770      	bx	lr
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bf9c:	f001 017f 	and.w	r1, r1, #127	; 0x7f
 800bfa0:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800bfa4:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800bfa8:	f891 003e 	ldrb.w	r0, [r1, #62]	; 0x3e
 800bfac:	4770      	bx	lr

0800bfae <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfae:	b508      	push	{r3, lr}
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800bfb0:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800bfb4:	f7f8 f879 	bl	80040aa <HAL_PCD_EP_GetRxCount>
}
 800bfb8:	bd08      	pop	{r3, pc}
	...

0800bfbc <USBD_static_malloc>:
  */
void *USBD_static_malloc(uint32_t size)
{
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
}
 800bfbc:	4800      	ldr	r0, [pc, #0]	; (800bfc0 <USBD_static_malloc+0x4>)
 800bfbe:	4770      	bx	lr
 800bfc0:	200017d0 	.word	0x200017d0

0800bfc4 <USBD_static_free>:
  * @retval None
  */
void USBD_static_free(void *p)
{

}
 800bfc4:	4770      	bx	lr

0800bfc6 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800bfc6:	2803      	cmp	r0, #3
 800bfc8:	d805      	bhi.n	800bfd6 <USBD_Get_USB_Status+0x10>
 800bfca:	e8df f000 	tbb	[pc, r0]
 800bfce:	0405      	.short	0x0405
 800bfd0:	0502      	.short	0x0502
    break;
    case HAL_ERROR :
      usb_status = USBD_FAIL;
    break;
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bfd2:	2001      	movs	r0, #1
    break;
 800bfd4:	4770      	bx	lr
      usb_status = USBD_FAIL;
 800bfd6:	2003      	movs	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800bfd8:	4770      	bx	lr

0800bfda <USBD_LL_Start>:
{
 800bfda:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800bfdc:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800bfe0:	f7f7 fc88 	bl	80038f4 <HAL_PCD_Start>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfe4:	f7ff ffef 	bl	800bfc6 <USBD_Get_USB_Status>
}
 800bfe8:	bd08      	pop	{r3, pc}

0800bfea <USBD_LL_OpenEP>:
{
 800bfea:	b510      	push	{r4, lr}
 800bfec:	4614      	mov	r4, r2
 800bfee:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bff0:	4623      	mov	r3, r4
 800bff2:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800bff6:	f7f7 ffad 	bl	8003f54 <HAL_PCD_EP_Open>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800bffa:	f7ff ffe4 	bl	800bfc6 <USBD_Get_USB_Status>
}
 800bffe:	bd10      	pop	{r4, pc}

0800c000 <USBD_LL_CloseEP>:
{
 800c000:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c002:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800c006:	f7f7 ffe8 	bl	8003fda <HAL_PCD_EP_Close>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c00a:	f7ff ffdc 	bl	800bfc6 <USBD_Get_USB_Status>
}
 800c00e:	bd08      	pop	{r3, pc}

0800c010 <USBD_LL_StallEP>:
{
 800c010:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c012:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800c016:	f7f8 f87c 	bl	8004112 <HAL_PCD_EP_SetStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c01a:	f7ff ffd4 	bl	800bfc6 <USBD_Get_USB_Status>
}
 800c01e:	bd08      	pop	{r3, pc}

0800c020 <USBD_LL_ClearStallEP>:
{
 800c020:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c022:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800c026:	f7f8 f8b8 	bl	800419a <HAL_PCD_EP_ClrStall>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c02a:	f7ff ffcc 	bl	800bfc6 <USBD_Get_USB_Status>
}
 800c02e:	bd08      	pop	{r3, pc}

0800c030 <USBD_LL_SetUSBAddress>:
{
 800c030:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c032:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800c036:	f7f7 ff79 	bl	8003f2c <HAL_PCD_SetAddress>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c03a:	f7ff ffc4 	bl	800bfc6 <USBD_Get_USB_Status>
}
 800c03e:	bd08      	pop	{r3, pc}

0800c040 <USBD_LL_Transmit>:
{
 800c040:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c042:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800c046:	f7f8 f839 	bl	80040bc <HAL_PCD_EP_Transmit>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c04a:	f7ff ffbc 	bl	800bfc6 <USBD_Get_USB_Status>
}
 800c04e:	bd08      	pop	{r3, pc}

0800c050 <USBD_LL_PrepareReceive>:
{
 800c050:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c052:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800c056:	f7f7 fff9 	bl	800404c <HAL_PCD_EP_Receive>
  usb_status =  USBD_Get_USB_Status(hal_status);
 800c05a:	f7ff ffb4 	bl	800bfc6 <USBD_Get_USB_Status>
}
 800c05e:	bd08      	pop	{r3, pc}

0800c060 <USBD_FS_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800c060:	2312      	movs	r3, #18
 800c062:	800b      	strh	r3, [r1, #0]
  return USBD_FS_DeviceDesc;
}
 800c064:	4800      	ldr	r0, [pc, #0]	; (800c068 <USBD_FS_DeviceDescriptor+0x8>)
 800c066:	4770      	bx	lr
 800c068:	2000014c 	.word	0x2000014c

0800c06c <USBD_FS_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800c06c:	2304      	movs	r3, #4
 800c06e:	800b      	strh	r3, [r1, #0]
  return USBD_LangIDDesc;
}
 800c070:	4800      	ldr	r0, [pc, #0]	; (800c074 <USBD_FS_LangIDStrDescriptor+0x8>)
 800c072:	4770      	bx	lr
 800c074:	20000160 	.word	0x20000160

0800c078 <IntToUnicode>:
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
  uint8_t idx = 0;

  for (idx = 0; idx < len; idx++)
 800c078:	2300      	movs	r3, #0
 800c07a:	4293      	cmp	r3, r2
 800c07c:	d217      	bcs.n	800c0ae <IntToUnicode+0x36>
{
 800c07e:	b430      	push	{r4, r5}
 800c080:	e00b      	b.n	800c09a <IntToUnicode+0x22>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800c082:	3437      	adds	r4, #55	; 0x37
 800c084:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    }

    value = value << 4;
 800c088:	0100      	lsls	r0, r0, #4

    pbuf[2 * idx + 1] = 0;
 800c08a:	005c      	lsls	r4, r3, #1
 800c08c:	3401      	adds	r4, #1
 800c08e:	2500      	movs	r5, #0
 800c090:	550d      	strb	r5, [r1, r4]
  for (idx = 0; idx < len; idx++)
 800c092:	3301      	adds	r3, #1
 800c094:	b2db      	uxtb	r3, r3
 800c096:	4293      	cmp	r3, r2
 800c098:	d207      	bcs.n	800c0aa <IntToUnicode+0x32>
    if (((value >> 28)) < 0xA)
 800c09a:	0f04      	lsrs	r4, r0, #28
 800c09c:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
 800c0a0:	d2ef      	bcs.n	800c082 <IntToUnicode+0xa>
      pbuf[2 * idx] = (value >> 28) + '0';
 800c0a2:	3430      	adds	r4, #48	; 0x30
 800c0a4:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
 800c0a8:	e7ee      	b.n	800c088 <IntToUnicode+0x10>
  }
}
 800c0aa:	bc30      	pop	{r4, r5}
 800c0ac:	4770      	bx	lr
 800c0ae:	4770      	bx	lr

0800c0b0 <Get_SerialNum>:
{
 800c0b0:	b538      	push	{r3, r4, r5, lr}
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800c0b2:	4b0a      	ldr	r3, [pc, #40]	; (800c0dc <Get_SerialNum+0x2c>)
 800c0b4:	6818      	ldr	r0, [r3, #0]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800c0b6:	3304      	adds	r3, #4
 800c0b8:	681c      	ldr	r4, [r3, #0]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800c0ba:	3304      	adds	r3, #4
 800c0bc:	681b      	ldr	r3, [r3, #0]
  if (deviceserial0 != 0)
 800c0be:	18c0      	adds	r0, r0, r3
 800c0c0:	d100      	bne.n	800c0c4 <Get_SerialNum+0x14>
}
 800c0c2:	bd38      	pop	{r3, r4, r5, pc}
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800c0c4:	4d06      	ldr	r5, [pc, #24]	; (800c0e0 <Get_SerialNum+0x30>)
 800c0c6:	2208      	movs	r2, #8
 800c0c8:	1ca9      	adds	r1, r5, #2
 800c0ca:	f7ff ffd5 	bl	800c078 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800c0ce:	2204      	movs	r2, #4
 800c0d0:	f105 0112 	add.w	r1, r5, #18
 800c0d4:	4620      	mov	r0, r4
 800c0d6:	f7ff ffcf 	bl	800c078 <IntToUnicode>
}
 800c0da:	e7f2      	b.n	800c0c2 <Get_SerialNum+0x12>
 800c0dc:	1fff7a10 	.word	0x1fff7a10
 800c0e0:	20000164 	.word	0x20000164

0800c0e4 <USBD_FS_SerialStrDescriptor>:
{
 800c0e4:	b508      	push	{r3, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800c0e6:	231a      	movs	r3, #26
 800c0e8:	800b      	strh	r3, [r1, #0]
  Get_SerialNum();
 800c0ea:	f7ff ffe1 	bl	800c0b0 <Get_SerialNum>
}
 800c0ee:	4801      	ldr	r0, [pc, #4]	; (800c0f4 <USBD_FS_SerialStrDescriptor+0x10>)
 800c0f0:	bd08      	pop	{r3, pc}
 800c0f2:	bf00      	nop
 800c0f4:	20000164 	.word	0x20000164

0800c0f8 <USBD_FS_ProductStrDescriptor>:
{
 800c0f8:	b508      	push	{r3, lr}
 800c0fa:	460a      	mov	r2, r1
  if(speed == 0)
 800c0fc:	b928      	cbnz	r0, 800c10a <USBD_FS_ProductStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c0fe:	4905      	ldr	r1, [pc, #20]	; (800c114 <USBD_FS_ProductStrDescriptor+0x1c>)
 800c100:	4805      	ldr	r0, [pc, #20]	; (800c118 <USBD_FS_ProductStrDescriptor+0x20>)
 800c102:	f7fc fae0 	bl	80086c6 <USBD_GetString>
}
 800c106:	4803      	ldr	r0, [pc, #12]	; (800c114 <USBD_FS_ProductStrDescriptor+0x1c>)
 800c108:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800c10a:	4902      	ldr	r1, [pc, #8]	; (800c114 <USBD_FS_ProductStrDescriptor+0x1c>)
 800c10c:	4802      	ldr	r0, [pc, #8]	; (800c118 <USBD_FS_ProductStrDescriptor+0x20>)
 800c10e:	f7fc fada 	bl	80086c6 <USBD_GetString>
 800c112:	e7f8      	b.n	800c106 <USBD_FS_ProductStrDescriptor+0xe>
 800c114:	20003a48 	.word	0x20003a48
 800c118:	0800f134 	.word	0x0800f134

0800c11c <USBD_FS_ManufacturerStrDescriptor>:
{
 800c11c:	b510      	push	{r4, lr}
 800c11e:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800c120:	4c03      	ldr	r4, [pc, #12]	; (800c130 <USBD_FS_ManufacturerStrDescriptor+0x14>)
 800c122:	4621      	mov	r1, r4
 800c124:	4803      	ldr	r0, [pc, #12]	; (800c134 <USBD_FS_ManufacturerStrDescriptor+0x18>)
 800c126:	f7fc face 	bl	80086c6 <USBD_GetString>
}
 800c12a:	4620      	mov	r0, r4
 800c12c:	bd10      	pop	{r4, pc}
 800c12e:	bf00      	nop
 800c130:	20003a48 	.word	0x20003a48
 800c134:	0800f14c 	.word	0x0800f14c

0800c138 <USBD_FS_ConfigStrDescriptor>:
{
 800c138:	b508      	push	{r3, lr}
 800c13a:	460a      	mov	r2, r1
  if(speed == USBD_SPEED_HIGH)
 800c13c:	b928      	cbnz	r0, 800c14a <USBD_FS_ConfigStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c13e:	4905      	ldr	r1, [pc, #20]	; (800c154 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800c140:	4805      	ldr	r0, [pc, #20]	; (800c158 <USBD_FS_ConfigStrDescriptor+0x20>)
 800c142:	f7fc fac0 	bl	80086c6 <USBD_GetString>
}
 800c146:	4803      	ldr	r0, [pc, #12]	; (800c154 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800c148:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800c14a:	4902      	ldr	r1, [pc, #8]	; (800c154 <USBD_FS_ConfigStrDescriptor+0x1c>)
 800c14c:	4802      	ldr	r0, [pc, #8]	; (800c158 <USBD_FS_ConfigStrDescriptor+0x20>)
 800c14e:	f7fc faba 	bl	80086c6 <USBD_GetString>
 800c152:	e7f8      	b.n	800c146 <USBD_FS_ConfigStrDescriptor+0xe>
 800c154:	20003a48 	.word	0x20003a48
 800c158:	0800f160 	.word	0x0800f160

0800c15c <USBD_FS_InterfaceStrDescriptor>:
{
 800c15c:	b508      	push	{r3, lr}
 800c15e:	460a      	mov	r2, r1
  if(speed == 0)
 800c160:	b928      	cbnz	r0, 800c16e <USBD_FS_InterfaceStrDescriptor+0x12>
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c162:	4905      	ldr	r1, [pc, #20]	; (800c178 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800c164:	4805      	ldr	r0, [pc, #20]	; (800c17c <USBD_FS_InterfaceStrDescriptor+0x20>)
 800c166:	f7fc faae 	bl	80086c6 <USBD_GetString>
}
 800c16a:	4803      	ldr	r0, [pc, #12]	; (800c178 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800c16c:	bd08      	pop	{r3, pc}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800c16e:	4902      	ldr	r1, [pc, #8]	; (800c178 <USBD_FS_InterfaceStrDescriptor+0x1c>)
 800c170:	4802      	ldr	r0, [pc, #8]	; (800c17c <USBD_FS_InterfaceStrDescriptor+0x20>)
 800c172:	f7fc faa8 	bl	80086c6 <USBD_GetString>
 800c176:	e7f8      	b.n	800c16a <USBD_FS_InterfaceStrDescriptor+0xe>
 800c178:	20003a48 	.word	0x20003a48
 800c17c:	0800f16c 	.word	0x0800f16c

0800c180 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800c180:	f8df d034 	ldr.w	sp, [pc, #52]	; 800c1b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800c184:	480d      	ldr	r0, [pc, #52]	; (800c1bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800c186:	490e      	ldr	r1, [pc, #56]	; (800c1c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800c188:	4a0e      	ldr	r2, [pc, #56]	; (800c1c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800c18a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800c18c:	e002      	b.n	800c194 <LoopCopyDataInit>

0800c18e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800c18e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800c190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800c192:	3304      	adds	r3, #4

0800c194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800c194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800c196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800c198:	d3f9      	bcc.n	800c18e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800c19a:	4a0b      	ldr	r2, [pc, #44]	; (800c1c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800c19c:	4c0b      	ldr	r4, [pc, #44]	; (800c1cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800c19e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800c1a0:	e001      	b.n	800c1a6 <LoopFillZerobss>

0800c1a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800c1a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800c1a4:	3204      	adds	r2, #4

0800c1a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800c1a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800c1a8:	d3fb      	bcc.n	800c1a2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800c1aa:	f7ff fd91 	bl	800bcd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800c1ae:	f000 f811 	bl	800c1d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800c1b2:	f7ff f8d9 	bl	800b368 <main>
  bx  lr    
 800c1b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800c1b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800c1bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800c1c0:	20000350 	.word	0x20000350
  ldr r2, =_sidata
 800c1c4:	0800f56c 	.word	0x0800f56c
  ldr r2, =_sbss
 800c1c8:	20000350 	.word	0x20000350
  ldr r4, =_ebss
 800c1cc:	20003c58 	.word	0x20003c58

0800c1d0 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800c1d0:	e7fe      	b.n	800c1d0 <DMA1_Stream0_IRQHandler>
	...

0800c1d4 <__libc_init_array>:
 800c1d4:	b570      	push	{r4, r5, r6, lr}
 800c1d6:	4d0d      	ldr	r5, [pc, #52]	; (800c20c <__libc_init_array+0x38>)
 800c1d8:	4c0d      	ldr	r4, [pc, #52]	; (800c210 <__libc_init_array+0x3c>)
 800c1da:	1b64      	subs	r4, r4, r5
 800c1dc:	10a4      	asrs	r4, r4, #2
 800c1de:	2600      	movs	r6, #0
 800c1e0:	42a6      	cmp	r6, r4
 800c1e2:	d109      	bne.n	800c1f8 <__libc_init_array+0x24>
 800c1e4:	4d0b      	ldr	r5, [pc, #44]	; (800c214 <__libc_init_array+0x40>)
 800c1e6:	4c0c      	ldr	r4, [pc, #48]	; (800c218 <__libc_init_array+0x44>)
 800c1e8:	f002 ff04 	bl	800eff4 <_init>
 800c1ec:	1b64      	subs	r4, r4, r5
 800c1ee:	10a4      	asrs	r4, r4, #2
 800c1f0:	2600      	movs	r6, #0
 800c1f2:	42a6      	cmp	r6, r4
 800c1f4:	d105      	bne.n	800c202 <__libc_init_array+0x2e>
 800c1f6:	bd70      	pop	{r4, r5, r6, pc}
 800c1f8:	f855 3b04 	ldr.w	r3, [r5], #4
 800c1fc:	4798      	blx	r3
 800c1fe:	3601      	adds	r6, #1
 800c200:	e7ee      	b.n	800c1e0 <__libc_init_array+0xc>
 800c202:	f855 3b04 	ldr.w	r3, [r5], #4
 800c206:	4798      	blx	r3
 800c208:	3601      	adds	r6, #1
 800c20a:	e7f2      	b.n	800c1f2 <__libc_init_array+0x1e>
 800c20c:	0800f564 	.word	0x0800f564
 800c210:	0800f564 	.word	0x0800f564
 800c214:	0800f564 	.word	0x0800f564
 800c218:	0800f568 	.word	0x0800f568

0800c21c <memset>:
 800c21c:	4402      	add	r2, r0
 800c21e:	4603      	mov	r3, r0
 800c220:	4293      	cmp	r3, r2
 800c222:	d100      	bne.n	800c226 <memset+0xa>
 800c224:	4770      	bx	lr
 800c226:	f803 1b01 	strb.w	r1, [r3], #1
 800c22a:	e7f9      	b.n	800c220 <memset+0x4>

0800c22c <__cvt>:
 800c22c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c230:	ec55 4b10 	vmov	r4, r5, d0
 800c234:	2d00      	cmp	r5, #0
 800c236:	460e      	mov	r6, r1
 800c238:	4619      	mov	r1, r3
 800c23a:	462b      	mov	r3, r5
 800c23c:	bfbb      	ittet	lt
 800c23e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c242:	461d      	movlt	r5, r3
 800c244:	2300      	movge	r3, #0
 800c246:	232d      	movlt	r3, #45	; 0x2d
 800c248:	700b      	strb	r3, [r1, #0]
 800c24a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c24c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c250:	4691      	mov	r9, r2
 800c252:	f023 0820 	bic.w	r8, r3, #32
 800c256:	bfbc      	itt	lt
 800c258:	4622      	movlt	r2, r4
 800c25a:	4614      	movlt	r4, r2
 800c25c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c260:	d005      	beq.n	800c26e <__cvt+0x42>
 800c262:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c266:	d100      	bne.n	800c26a <__cvt+0x3e>
 800c268:	3601      	adds	r6, #1
 800c26a:	2102      	movs	r1, #2
 800c26c:	e000      	b.n	800c270 <__cvt+0x44>
 800c26e:	2103      	movs	r1, #3
 800c270:	ab03      	add	r3, sp, #12
 800c272:	9301      	str	r3, [sp, #4]
 800c274:	ab02      	add	r3, sp, #8
 800c276:	9300      	str	r3, [sp, #0]
 800c278:	ec45 4b10 	vmov	d0, r4, r5
 800c27c:	4653      	mov	r3, sl
 800c27e:	4632      	mov	r2, r6
 800c280:	f000 fcea 	bl	800cc58 <_dtoa_r>
 800c284:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c288:	4607      	mov	r7, r0
 800c28a:	d102      	bne.n	800c292 <__cvt+0x66>
 800c28c:	f019 0f01 	tst.w	r9, #1
 800c290:	d022      	beq.n	800c2d8 <__cvt+0xac>
 800c292:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c296:	eb07 0906 	add.w	r9, r7, r6
 800c29a:	d110      	bne.n	800c2be <__cvt+0x92>
 800c29c:	783b      	ldrb	r3, [r7, #0]
 800c29e:	2b30      	cmp	r3, #48	; 0x30
 800c2a0:	d10a      	bne.n	800c2b8 <__cvt+0x8c>
 800c2a2:	2200      	movs	r2, #0
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	4620      	mov	r0, r4
 800c2a8:	4629      	mov	r1, r5
 800c2aa:	f7f4 fc15 	bl	8000ad8 <__aeabi_dcmpeq>
 800c2ae:	b918      	cbnz	r0, 800c2b8 <__cvt+0x8c>
 800c2b0:	f1c6 0601 	rsb	r6, r6, #1
 800c2b4:	f8ca 6000 	str.w	r6, [sl]
 800c2b8:	f8da 3000 	ldr.w	r3, [sl]
 800c2bc:	4499      	add	r9, r3
 800c2be:	2200      	movs	r2, #0
 800c2c0:	2300      	movs	r3, #0
 800c2c2:	4620      	mov	r0, r4
 800c2c4:	4629      	mov	r1, r5
 800c2c6:	f7f4 fc07 	bl	8000ad8 <__aeabi_dcmpeq>
 800c2ca:	b108      	cbz	r0, 800c2d0 <__cvt+0xa4>
 800c2cc:	f8cd 900c 	str.w	r9, [sp, #12]
 800c2d0:	2230      	movs	r2, #48	; 0x30
 800c2d2:	9b03      	ldr	r3, [sp, #12]
 800c2d4:	454b      	cmp	r3, r9
 800c2d6:	d307      	bcc.n	800c2e8 <__cvt+0xbc>
 800c2d8:	9b03      	ldr	r3, [sp, #12]
 800c2da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c2dc:	1bdb      	subs	r3, r3, r7
 800c2de:	4638      	mov	r0, r7
 800c2e0:	6013      	str	r3, [r2, #0]
 800c2e2:	b004      	add	sp, #16
 800c2e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2e8:	1c59      	adds	r1, r3, #1
 800c2ea:	9103      	str	r1, [sp, #12]
 800c2ec:	701a      	strb	r2, [r3, #0]
 800c2ee:	e7f0      	b.n	800c2d2 <__cvt+0xa6>

0800c2f0 <__exponent>:
 800c2f0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	2900      	cmp	r1, #0
 800c2f6:	bfb8      	it	lt
 800c2f8:	4249      	neglt	r1, r1
 800c2fa:	f803 2b02 	strb.w	r2, [r3], #2
 800c2fe:	bfb4      	ite	lt
 800c300:	222d      	movlt	r2, #45	; 0x2d
 800c302:	222b      	movge	r2, #43	; 0x2b
 800c304:	2909      	cmp	r1, #9
 800c306:	7042      	strb	r2, [r0, #1]
 800c308:	dd2a      	ble.n	800c360 <__exponent+0x70>
 800c30a:	f10d 0407 	add.w	r4, sp, #7
 800c30e:	46a4      	mov	ip, r4
 800c310:	270a      	movs	r7, #10
 800c312:	46a6      	mov	lr, r4
 800c314:	460a      	mov	r2, r1
 800c316:	fb91 f6f7 	sdiv	r6, r1, r7
 800c31a:	fb07 1516 	mls	r5, r7, r6, r1
 800c31e:	3530      	adds	r5, #48	; 0x30
 800c320:	2a63      	cmp	r2, #99	; 0x63
 800c322:	f104 34ff 	add.w	r4, r4, #4294967295
 800c326:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c32a:	4631      	mov	r1, r6
 800c32c:	dcf1      	bgt.n	800c312 <__exponent+0x22>
 800c32e:	3130      	adds	r1, #48	; 0x30
 800c330:	f1ae 0502 	sub.w	r5, lr, #2
 800c334:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c338:	1c44      	adds	r4, r0, #1
 800c33a:	4629      	mov	r1, r5
 800c33c:	4561      	cmp	r1, ip
 800c33e:	d30a      	bcc.n	800c356 <__exponent+0x66>
 800c340:	f10d 0209 	add.w	r2, sp, #9
 800c344:	eba2 020e 	sub.w	r2, r2, lr
 800c348:	4565      	cmp	r5, ip
 800c34a:	bf88      	it	hi
 800c34c:	2200      	movhi	r2, #0
 800c34e:	4413      	add	r3, r2
 800c350:	1a18      	subs	r0, r3, r0
 800c352:	b003      	add	sp, #12
 800c354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c356:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c35a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c35e:	e7ed      	b.n	800c33c <__exponent+0x4c>
 800c360:	2330      	movs	r3, #48	; 0x30
 800c362:	3130      	adds	r1, #48	; 0x30
 800c364:	7083      	strb	r3, [r0, #2]
 800c366:	70c1      	strb	r1, [r0, #3]
 800c368:	1d03      	adds	r3, r0, #4
 800c36a:	e7f1      	b.n	800c350 <__exponent+0x60>

0800c36c <_printf_float>:
 800c36c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c370:	ed2d 8b02 	vpush	{d8}
 800c374:	b08d      	sub	sp, #52	; 0x34
 800c376:	460c      	mov	r4, r1
 800c378:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c37c:	4616      	mov	r6, r2
 800c37e:	461f      	mov	r7, r3
 800c380:	4605      	mov	r5, r0
 800c382:	f001 fa55 	bl	800d830 <_localeconv_r>
 800c386:	f8d0 a000 	ldr.w	sl, [r0]
 800c38a:	4650      	mov	r0, sl
 800c38c:	f7f3 ff28 	bl	80001e0 <strlen>
 800c390:	2300      	movs	r3, #0
 800c392:	930a      	str	r3, [sp, #40]	; 0x28
 800c394:	6823      	ldr	r3, [r4, #0]
 800c396:	9305      	str	r3, [sp, #20]
 800c398:	f8d8 3000 	ldr.w	r3, [r8]
 800c39c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c3a0:	3307      	adds	r3, #7
 800c3a2:	f023 0307 	bic.w	r3, r3, #7
 800c3a6:	f103 0208 	add.w	r2, r3, #8
 800c3aa:	f8c8 2000 	str.w	r2, [r8]
 800c3ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c3b2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c3b6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c3ba:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c3be:	9307      	str	r3, [sp, #28]
 800c3c0:	f8cd 8018 	str.w	r8, [sp, #24]
 800c3c4:	ee08 0a10 	vmov	s16, r0
 800c3c8:	4b9f      	ldr	r3, [pc, #636]	; (800c648 <_printf_float+0x2dc>)
 800c3ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c3ce:	f04f 32ff 	mov.w	r2, #4294967295
 800c3d2:	f7f4 fbb3 	bl	8000b3c <__aeabi_dcmpun>
 800c3d6:	bb88      	cbnz	r0, 800c43c <_printf_float+0xd0>
 800c3d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c3dc:	4b9a      	ldr	r3, [pc, #616]	; (800c648 <_printf_float+0x2dc>)
 800c3de:	f04f 32ff 	mov.w	r2, #4294967295
 800c3e2:	f7f4 fb8d 	bl	8000b00 <__aeabi_dcmple>
 800c3e6:	bb48      	cbnz	r0, 800c43c <_printf_float+0xd0>
 800c3e8:	2200      	movs	r2, #0
 800c3ea:	2300      	movs	r3, #0
 800c3ec:	4640      	mov	r0, r8
 800c3ee:	4649      	mov	r1, r9
 800c3f0:	f7f4 fb7c 	bl	8000aec <__aeabi_dcmplt>
 800c3f4:	b110      	cbz	r0, 800c3fc <_printf_float+0x90>
 800c3f6:	232d      	movs	r3, #45	; 0x2d
 800c3f8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c3fc:	4b93      	ldr	r3, [pc, #588]	; (800c64c <_printf_float+0x2e0>)
 800c3fe:	4894      	ldr	r0, [pc, #592]	; (800c650 <_printf_float+0x2e4>)
 800c400:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c404:	bf94      	ite	ls
 800c406:	4698      	movls	r8, r3
 800c408:	4680      	movhi	r8, r0
 800c40a:	2303      	movs	r3, #3
 800c40c:	6123      	str	r3, [r4, #16]
 800c40e:	9b05      	ldr	r3, [sp, #20]
 800c410:	f023 0204 	bic.w	r2, r3, #4
 800c414:	6022      	str	r2, [r4, #0]
 800c416:	f04f 0900 	mov.w	r9, #0
 800c41a:	9700      	str	r7, [sp, #0]
 800c41c:	4633      	mov	r3, r6
 800c41e:	aa0b      	add	r2, sp, #44	; 0x2c
 800c420:	4621      	mov	r1, r4
 800c422:	4628      	mov	r0, r5
 800c424:	f000 f9d8 	bl	800c7d8 <_printf_common>
 800c428:	3001      	adds	r0, #1
 800c42a:	f040 8090 	bne.w	800c54e <_printf_float+0x1e2>
 800c42e:	f04f 30ff 	mov.w	r0, #4294967295
 800c432:	b00d      	add	sp, #52	; 0x34
 800c434:	ecbd 8b02 	vpop	{d8}
 800c438:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c43c:	4642      	mov	r2, r8
 800c43e:	464b      	mov	r3, r9
 800c440:	4640      	mov	r0, r8
 800c442:	4649      	mov	r1, r9
 800c444:	f7f4 fb7a 	bl	8000b3c <__aeabi_dcmpun>
 800c448:	b140      	cbz	r0, 800c45c <_printf_float+0xf0>
 800c44a:	464b      	mov	r3, r9
 800c44c:	2b00      	cmp	r3, #0
 800c44e:	bfbc      	itt	lt
 800c450:	232d      	movlt	r3, #45	; 0x2d
 800c452:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c456:	487f      	ldr	r0, [pc, #508]	; (800c654 <_printf_float+0x2e8>)
 800c458:	4b7f      	ldr	r3, [pc, #508]	; (800c658 <_printf_float+0x2ec>)
 800c45a:	e7d1      	b.n	800c400 <_printf_float+0x94>
 800c45c:	6863      	ldr	r3, [r4, #4]
 800c45e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c462:	9206      	str	r2, [sp, #24]
 800c464:	1c5a      	adds	r2, r3, #1
 800c466:	d13f      	bne.n	800c4e8 <_printf_float+0x17c>
 800c468:	2306      	movs	r3, #6
 800c46a:	6063      	str	r3, [r4, #4]
 800c46c:	9b05      	ldr	r3, [sp, #20]
 800c46e:	6861      	ldr	r1, [r4, #4]
 800c470:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c474:	2300      	movs	r3, #0
 800c476:	9303      	str	r3, [sp, #12]
 800c478:	ab0a      	add	r3, sp, #40	; 0x28
 800c47a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c47e:	ab09      	add	r3, sp, #36	; 0x24
 800c480:	ec49 8b10 	vmov	d0, r8, r9
 800c484:	9300      	str	r3, [sp, #0]
 800c486:	6022      	str	r2, [r4, #0]
 800c488:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c48c:	4628      	mov	r0, r5
 800c48e:	f7ff fecd 	bl	800c22c <__cvt>
 800c492:	9b06      	ldr	r3, [sp, #24]
 800c494:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c496:	2b47      	cmp	r3, #71	; 0x47
 800c498:	4680      	mov	r8, r0
 800c49a:	d108      	bne.n	800c4ae <_printf_float+0x142>
 800c49c:	1cc8      	adds	r0, r1, #3
 800c49e:	db02      	blt.n	800c4a6 <_printf_float+0x13a>
 800c4a0:	6863      	ldr	r3, [r4, #4]
 800c4a2:	4299      	cmp	r1, r3
 800c4a4:	dd41      	ble.n	800c52a <_printf_float+0x1be>
 800c4a6:	f1ab 0b02 	sub.w	fp, fp, #2
 800c4aa:	fa5f fb8b 	uxtb.w	fp, fp
 800c4ae:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c4b2:	d820      	bhi.n	800c4f6 <_printf_float+0x18a>
 800c4b4:	3901      	subs	r1, #1
 800c4b6:	465a      	mov	r2, fp
 800c4b8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c4bc:	9109      	str	r1, [sp, #36]	; 0x24
 800c4be:	f7ff ff17 	bl	800c2f0 <__exponent>
 800c4c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c4c4:	1813      	adds	r3, r2, r0
 800c4c6:	2a01      	cmp	r2, #1
 800c4c8:	4681      	mov	r9, r0
 800c4ca:	6123      	str	r3, [r4, #16]
 800c4cc:	dc02      	bgt.n	800c4d4 <_printf_float+0x168>
 800c4ce:	6822      	ldr	r2, [r4, #0]
 800c4d0:	07d2      	lsls	r2, r2, #31
 800c4d2:	d501      	bpl.n	800c4d8 <_printf_float+0x16c>
 800c4d4:	3301      	adds	r3, #1
 800c4d6:	6123      	str	r3, [r4, #16]
 800c4d8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d09c      	beq.n	800c41a <_printf_float+0xae>
 800c4e0:	232d      	movs	r3, #45	; 0x2d
 800c4e2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c4e6:	e798      	b.n	800c41a <_printf_float+0xae>
 800c4e8:	9a06      	ldr	r2, [sp, #24]
 800c4ea:	2a47      	cmp	r2, #71	; 0x47
 800c4ec:	d1be      	bne.n	800c46c <_printf_float+0x100>
 800c4ee:	2b00      	cmp	r3, #0
 800c4f0:	d1bc      	bne.n	800c46c <_printf_float+0x100>
 800c4f2:	2301      	movs	r3, #1
 800c4f4:	e7b9      	b.n	800c46a <_printf_float+0xfe>
 800c4f6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c4fa:	d118      	bne.n	800c52e <_printf_float+0x1c2>
 800c4fc:	2900      	cmp	r1, #0
 800c4fe:	6863      	ldr	r3, [r4, #4]
 800c500:	dd0b      	ble.n	800c51a <_printf_float+0x1ae>
 800c502:	6121      	str	r1, [r4, #16]
 800c504:	b913      	cbnz	r3, 800c50c <_printf_float+0x1a0>
 800c506:	6822      	ldr	r2, [r4, #0]
 800c508:	07d0      	lsls	r0, r2, #31
 800c50a:	d502      	bpl.n	800c512 <_printf_float+0x1a6>
 800c50c:	3301      	adds	r3, #1
 800c50e:	440b      	add	r3, r1
 800c510:	6123      	str	r3, [r4, #16]
 800c512:	65a1      	str	r1, [r4, #88]	; 0x58
 800c514:	f04f 0900 	mov.w	r9, #0
 800c518:	e7de      	b.n	800c4d8 <_printf_float+0x16c>
 800c51a:	b913      	cbnz	r3, 800c522 <_printf_float+0x1b6>
 800c51c:	6822      	ldr	r2, [r4, #0]
 800c51e:	07d2      	lsls	r2, r2, #31
 800c520:	d501      	bpl.n	800c526 <_printf_float+0x1ba>
 800c522:	3302      	adds	r3, #2
 800c524:	e7f4      	b.n	800c510 <_printf_float+0x1a4>
 800c526:	2301      	movs	r3, #1
 800c528:	e7f2      	b.n	800c510 <_printf_float+0x1a4>
 800c52a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c52e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c530:	4299      	cmp	r1, r3
 800c532:	db05      	blt.n	800c540 <_printf_float+0x1d4>
 800c534:	6823      	ldr	r3, [r4, #0]
 800c536:	6121      	str	r1, [r4, #16]
 800c538:	07d8      	lsls	r0, r3, #31
 800c53a:	d5ea      	bpl.n	800c512 <_printf_float+0x1a6>
 800c53c:	1c4b      	adds	r3, r1, #1
 800c53e:	e7e7      	b.n	800c510 <_printf_float+0x1a4>
 800c540:	2900      	cmp	r1, #0
 800c542:	bfd4      	ite	le
 800c544:	f1c1 0202 	rsble	r2, r1, #2
 800c548:	2201      	movgt	r2, #1
 800c54a:	4413      	add	r3, r2
 800c54c:	e7e0      	b.n	800c510 <_printf_float+0x1a4>
 800c54e:	6823      	ldr	r3, [r4, #0]
 800c550:	055a      	lsls	r2, r3, #21
 800c552:	d407      	bmi.n	800c564 <_printf_float+0x1f8>
 800c554:	6923      	ldr	r3, [r4, #16]
 800c556:	4642      	mov	r2, r8
 800c558:	4631      	mov	r1, r6
 800c55a:	4628      	mov	r0, r5
 800c55c:	47b8      	blx	r7
 800c55e:	3001      	adds	r0, #1
 800c560:	d12c      	bne.n	800c5bc <_printf_float+0x250>
 800c562:	e764      	b.n	800c42e <_printf_float+0xc2>
 800c564:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c568:	f240 80e0 	bls.w	800c72c <_printf_float+0x3c0>
 800c56c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c570:	2200      	movs	r2, #0
 800c572:	2300      	movs	r3, #0
 800c574:	f7f4 fab0 	bl	8000ad8 <__aeabi_dcmpeq>
 800c578:	2800      	cmp	r0, #0
 800c57a:	d034      	beq.n	800c5e6 <_printf_float+0x27a>
 800c57c:	4a37      	ldr	r2, [pc, #220]	; (800c65c <_printf_float+0x2f0>)
 800c57e:	2301      	movs	r3, #1
 800c580:	4631      	mov	r1, r6
 800c582:	4628      	mov	r0, r5
 800c584:	47b8      	blx	r7
 800c586:	3001      	adds	r0, #1
 800c588:	f43f af51 	beq.w	800c42e <_printf_float+0xc2>
 800c58c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c590:	429a      	cmp	r2, r3
 800c592:	db02      	blt.n	800c59a <_printf_float+0x22e>
 800c594:	6823      	ldr	r3, [r4, #0]
 800c596:	07d8      	lsls	r0, r3, #31
 800c598:	d510      	bpl.n	800c5bc <_printf_float+0x250>
 800c59a:	ee18 3a10 	vmov	r3, s16
 800c59e:	4652      	mov	r2, sl
 800c5a0:	4631      	mov	r1, r6
 800c5a2:	4628      	mov	r0, r5
 800c5a4:	47b8      	blx	r7
 800c5a6:	3001      	adds	r0, #1
 800c5a8:	f43f af41 	beq.w	800c42e <_printf_float+0xc2>
 800c5ac:	f04f 0800 	mov.w	r8, #0
 800c5b0:	f104 091a 	add.w	r9, r4, #26
 800c5b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5b6:	3b01      	subs	r3, #1
 800c5b8:	4543      	cmp	r3, r8
 800c5ba:	dc09      	bgt.n	800c5d0 <_printf_float+0x264>
 800c5bc:	6823      	ldr	r3, [r4, #0]
 800c5be:	079b      	lsls	r3, r3, #30
 800c5c0:	f100 8105 	bmi.w	800c7ce <_printf_float+0x462>
 800c5c4:	68e0      	ldr	r0, [r4, #12]
 800c5c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c5c8:	4298      	cmp	r0, r3
 800c5ca:	bfb8      	it	lt
 800c5cc:	4618      	movlt	r0, r3
 800c5ce:	e730      	b.n	800c432 <_printf_float+0xc6>
 800c5d0:	2301      	movs	r3, #1
 800c5d2:	464a      	mov	r2, r9
 800c5d4:	4631      	mov	r1, r6
 800c5d6:	4628      	mov	r0, r5
 800c5d8:	47b8      	blx	r7
 800c5da:	3001      	adds	r0, #1
 800c5dc:	f43f af27 	beq.w	800c42e <_printf_float+0xc2>
 800c5e0:	f108 0801 	add.w	r8, r8, #1
 800c5e4:	e7e6      	b.n	800c5b4 <_printf_float+0x248>
 800c5e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5e8:	2b00      	cmp	r3, #0
 800c5ea:	dc39      	bgt.n	800c660 <_printf_float+0x2f4>
 800c5ec:	4a1b      	ldr	r2, [pc, #108]	; (800c65c <_printf_float+0x2f0>)
 800c5ee:	2301      	movs	r3, #1
 800c5f0:	4631      	mov	r1, r6
 800c5f2:	4628      	mov	r0, r5
 800c5f4:	47b8      	blx	r7
 800c5f6:	3001      	adds	r0, #1
 800c5f8:	f43f af19 	beq.w	800c42e <_printf_float+0xc2>
 800c5fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c600:	4313      	orrs	r3, r2
 800c602:	d102      	bne.n	800c60a <_printf_float+0x29e>
 800c604:	6823      	ldr	r3, [r4, #0]
 800c606:	07d9      	lsls	r1, r3, #31
 800c608:	d5d8      	bpl.n	800c5bc <_printf_float+0x250>
 800c60a:	ee18 3a10 	vmov	r3, s16
 800c60e:	4652      	mov	r2, sl
 800c610:	4631      	mov	r1, r6
 800c612:	4628      	mov	r0, r5
 800c614:	47b8      	blx	r7
 800c616:	3001      	adds	r0, #1
 800c618:	f43f af09 	beq.w	800c42e <_printf_float+0xc2>
 800c61c:	f04f 0900 	mov.w	r9, #0
 800c620:	f104 0a1a 	add.w	sl, r4, #26
 800c624:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c626:	425b      	negs	r3, r3
 800c628:	454b      	cmp	r3, r9
 800c62a:	dc01      	bgt.n	800c630 <_printf_float+0x2c4>
 800c62c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c62e:	e792      	b.n	800c556 <_printf_float+0x1ea>
 800c630:	2301      	movs	r3, #1
 800c632:	4652      	mov	r2, sl
 800c634:	4631      	mov	r1, r6
 800c636:	4628      	mov	r0, r5
 800c638:	47b8      	blx	r7
 800c63a:	3001      	adds	r0, #1
 800c63c:	f43f aef7 	beq.w	800c42e <_printf_float+0xc2>
 800c640:	f109 0901 	add.w	r9, r9, #1
 800c644:	e7ee      	b.n	800c624 <_printf_float+0x2b8>
 800c646:	bf00      	nop
 800c648:	7fefffff 	.word	0x7fefffff
 800c64c:	0800f180 	.word	0x0800f180
 800c650:	0800f184 	.word	0x0800f184
 800c654:	0800f18c 	.word	0x0800f18c
 800c658:	0800f188 	.word	0x0800f188
 800c65c:	0800f190 	.word	0x0800f190
 800c660:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c662:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c664:	429a      	cmp	r2, r3
 800c666:	bfa8      	it	ge
 800c668:	461a      	movge	r2, r3
 800c66a:	2a00      	cmp	r2, #0
 800c66c:	4691      	mov	r9, r2
 800c66e:	dc37      	bgt.n	800c6e0 <_printf_float+0x374>
 800c670:	f04f 0b00 	mov.w	fp, #0
 800c674:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c678:	f104 021a 	add.w	r2, r4, #26
 800c67c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c67e:	9305      	str	r3, [sp, #20]
 800c680:	eba3 0309 	sub.w	r3, r3, r9
 800c684:	455b      	cmp	r3, fp
 800c686:	dc33      	bgt.n	800c6f0 <_printf_float+0x384>
 800c688:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c68c:	429a      	cmp	r2, r3
 800c68e:	db3b      	blt.n	800c708 <_printf_float+0x39c>
 800c690:	6823      	ldr	r3, [r4, #0]
 800c692:	07da      	lsls	r2, r3, #31
 800c694:	d438      	bmi.n	800c708 <_printf_float+0x39c>
 800c696:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c698:	9b05      	ldr	r3, [sp, #20]
 800c69a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c69c:	1ad3      	subs	r3, r2, r3
 800c69e:	eba2 0901 	sub.w	r9, r2, r1
 800c6a2:	4599      	cmp	r9, r3
 800c6a4:	bfa8      	it	ge
 800c6a6:	4699      	movge	r9, r3
 800c6a8:	f1b9 0f00 	cmp.w	r9, #0
 800c6ac:	dc35      	bgt.n	800c71a <_printf_float+0x3ae>
 800c6ae:	f04f 0800 	mov.w	r8, #0
 800c6b2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c6b6:	f104 0a1a 	add.w	sl, r4, #26
 800c6ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c6be:	1a9b      	subs	r3, r3, r2
 800c6c0:	eba3 0309 	sub.w	r3, r3, r9
 800c6c4:	4543      	cmp	r3, r8
 800c6c6:	f77f af79 	ble.w	800c5bc <_printf_float+0x250>
 800c6ca:	2301      	movs	r3, #1
 800c6cc:	4652      	mov	r2, sl
 800c6ce:	4631      	mov	r1, r6
 800c6d0:	4628      	mov	r0, r5
 800c6d2:	47b8      	blx	r7
 800c6d4:	3001      	adds	r0, #1
 800c6d6:	f43f aeaa 	beq.w	800c42e <_printf_float+0xc2>
 800c6da:	f108 0801 	add.w	r8, r8, #1
 800c6de:	e7ec      	b.n	800c6ba <_printf_float+0x34e>
 800c6e0:	4613      	mov	r3, r2
 800c6e2:	4631      	mov	r1, r6
 800c6e4:	4642      	mov	r2, r8
 800c6e6:	4628      	mov	r0, r5
 800c6e8:	47b8      	blx	r7
 800c6ea:	3001      	adds	r0, #1
 800c6ec:	d1c0      	bne.n	800c670 <_printf_float+0x304>
 800c6ee:	e69e      	b.n	800c42e <_printf_float+0xc2>
 800c6f0:	2301      	movs	r3, #1
 800c6f2:	4631      	mov	r1, r6
 800c6f4:	4628      	mov	r0, r5
 800c6f6:	9205      	str	r2, [sp, #20]
 800c6f8:	47b8      	blx	r7
 800c6fa:	3001      	adds	r0, #1
 800c6fc:	f43f ae97 	beq.w	800c42e <_printf_float+0xc2>
 800c700:	9a05      	ldr	r2, [sp, #20]
 800c702:	f10b 0b01 	add.w	fp, fp, #1
 800c706:	e7b9      	b.n	800c67c <_printf_float+0x310>
 800c708:	ee18 3a10 	vmov	r3, s16
 800c70c:	4652      	mov	r2, sl
 800c70e:	4631      	mov	r1, r6
 800c710:	4628      	mov	r0, r5
 800c712:	47b8      	blx	r7
 800c714:	3001      	adds	r0, #1
 800c716:	d1be      	bne.n	800c696 <_printf_float+0x32a>
 800c718:	e689      	b.n	800c42e <_printf_float+0xc2>
 800c71a:	9a05      	ldr	r2, [sp, #20]
 800c71c:	464b      	mov	r3, r9
 800c71e:	4442      	add	r2, r8
 800c720:	4631      	mov	r1, r6
 800c722:	4628      	mov	r0, r5
 800c724:	47b8      	blx	r7
 800c726:	3001      	adds	r0, #1
 800c728:	d1c1      	bne.n	800c6ae <_printf_float+0x342>
 800c72a:	e680      	b.n	800c42e <_printf_float+0xc2>
 800c72c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c72e:	2a01      	cmp	r2, #1
 800c730:	dc01      	bgt.n	800c736 <_printf_float+0x3ca>
 800c732:	07db      	lsls	r3, r3, #31
 800c734:	d538      	bpl.n	800c7a8 <_printf_float+0x43c>
 800c736:	2301      	movs	r3, #1
 800c738:	4642      	mov	r2, r8
 800c73a:	4631      	mov	r1, r6
 800c73c:	4628      	mov	r0, r5
 800c73e:	47b8      	blx	r7
 800c740:	3001      	adds	r0, #1
 800c742:	f43f ae74 	beq.w	800c42e <_printf_float+0xc2>
 800c746:	ee18 3a10 	vmov	r3, s16
 800c74a:	4652      	mov	r2, sl
 800c74c:	4631      	mov	r1, r6
 800c74e:	4628      	mov	r0, r5
 800c750:	47b8      	blx	r7
 800c752:	3001      	adds	r0, #1
 800c754:	f43f ae6b 	beq.w	800c42e <_printf_float+0xc2>
 800c758:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c75c:	2200      	movs	r2, #0
 800c75e:	2300      	movs	r3, #0
 800c760:	f7f4 f9ba 	bl	8000ad8 <__aeabi_dcmpeq>
 800c764:	b9d8      	cbnz	r0, 800c79e <_printf_float+0x432>
 800c766:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c768:	f108 0201 	add.w	r2, r8, #1
 800c76c:	3b01      	subs	r3, #1
 800c76e:	4631      	mov	r1, r6
 800c770:	4628      	mov	r0, r5
 800c772:	47b8      	blx	r7
 800c774:	3001      	adds	r0, #1
 800c776:	d10e      	bne.n	800c796 <_printf_float+0x42a>
 800c778:	e659      	b.n	800c42e <_printf_float+0xc2>
 800c77a:	2301      	movs	r3, #1
 800c77c:	4652      	mov	r2, sl
 800c77e:	4631      	mov	r1, r6
 800c780:	4628      	mov	r0, r5
 800c782:	47b8      	blx	r7
 800c784:	3001      	adds	r0, #1
 800c786:	f43f ae52 	beq.w	800c42e <_printf_float+0xc2>
 800c78a:	f108 0801 	add.w	r8, r8, #1
 800c78e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c790:	3b01      	subs	r3, #1
 800c792:	4543      	cmp	r3, r8
 800c794:	dcf1      	bgt.n	800c77a <_printf_float+0x40e>
 800c796:	464b      	mov	r3, r9
 800c798:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c79c:	e6dc      	b.n	800c558 <_printf_float+0x1ec>
 800c79e:	f04f 0800 	mov.w	r8, #0
 800c7a2:	f104 0a1a 	add.w	sl, r4, #26
 800c7a6:	e7f2      	b.n	800c78e <_printf_float+0x422>
 800c7a8:	2301      	movs	r3, #1
 800c7aa:	4642      	mov	r2, r8
 800c7ac:	e7df      	b.n	800c76e <_printf_float+0x402>
 800c7ae:	2301      	movs	r3, #1
 800c7b0:	464a      	mov	r2, r9
 800c7b2:	4631      	mov	r1, r6
 800c7b4:	4628      	mov	r0, r5
 800c7b6:	47b8      	blx	r7
 800c7b8:	3001      	adds	r0, #1
 800c7ba:	f43f ae38 	beq.w	800c42e <_printf_float+0xc2>
 800c7be:	f108 0801 	add.w	r8, r8, #1
 800c7c2:	68e3      	ldr	r3, [r4, #12]
 800c7c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c7c6:	1a5b      	subs	r3, r3, r1
 800c7c8:	4543      	cmp	r3, r8
 800c7ca:	dcf0      	bgt.n	800c7ae <_printf_float+0x442>
 800c7cc:	e6fa      	b.n	800c5c4 <_printf_float+0x258>
 800c7ce:	f04f 0800 	mov.w	r8, #0
 800c7d2:	f104 0919 	add.w	r9, r4, #25
 800c7d6:	e7f4      	b.n	800c7c2 <_printf_float+0x456>

0800c7d8 <_printf_common>:
 800c7d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c7dc:	4616      	mov	r6, r2
 800c7de:	4699      	mov	r9, r3
 800c7e0:	688a      	ldr	r2, [r1, #8]
 800c7e2:	690b      	ldr	r3, [r1, #16]
 800c7e4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c7e8:	4293      	cmp	r3, r2
 800c7ea:	bfb8      	it	lt
 800c7ec:	4613      	movlt	r3, r2
 800c7ee:	6033      	str	r3, [r6, #0]
 800c7f0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c7f4:	4607      	mov	r7, r0
 800c7f6:	460c      	mov	r4, r1
 800c7f8:	b10a      	cbz	r2, 800c7fe <_printf_common+0x26>
 800c7fa:	3301      	adds	r3, #1
 800c7fc:	6033      	str	r3, [r6, #0]
 800c7fe:	6823      	ldr	r3, [r4, #0]
 800c800:	0699      	lsls	r1, r3, #26
 800c802:	bf42      	ittt	mi
 800c804:	6833      	ldrmi	r3, [r6, #0]
 800c806:	3302      	addmi	r3, #2
 800c808:	6033      	strmi	r3, [r6, #0]
 800c80a:	6825      	ldr	r5, [r4, #0]
 800c80c:	f015 0506 	ands.w	r5, r5, #6
 800c810:	d106      	bne.n	800c820 <_printf_common+0x48>
 800c812:	f104 0a19 	add.w	sl, r4, #25
 800c816:	68e3      	ldr	r3, [r4, #12]
 800c818:	6832      	ldr	r2, [r6, #0]
 800c81a:	1a9b      	subs	r3, r3, r2
 800c81c:	42ab      	cmp	r3, r5
 800c81e:	dc26      	bgt.n	800c86e <_printf_common+0x96>
 800c820:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c824:	1e13      	subs	r3, r2, #0
 800c826:	6822      	ldr	r2, [r4, #0]
 800c828:	bf18      	it	ne
 800c82a:	2301      	movne	r3, #1
 800c82c:	0692      	lsls	r2, r2, #26
 800c82e:	d42b      	bmi.n	800c888 <_printf_common+0xb0>
 800c830:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c834:	4649      	mov	r1, r9
 800c836:	4638      	mov	r0, r7
 800c838:	47c0      	blx	r8
 800c83a:	3001      	adds	r0, #1
 800c83c:	d01e      	beq.n	800c87c <_printf_common+0xa4>
 800c83e:	6823      	ldr	r3, [r4, #0]
 800c840:	68e5      	ldr	r5, [r4, #12]
 800c842:	6832      	ldr	r2, [r6, #0]
 800c844:	f003 0306 	and.w	r3, r3, #6
 800c848:	2b04      	cmp	r3, #4
 800c84a:	bf08      	it	eq
 800c84c:	1aad      	subeq	r5, r5, r2
 800c84e:	68a3      	ldr	r3, [r4, #8]
 800c850:	6922      	ldr	r2, [r4, #16]
 800c852:	bf0c      	ite	eq
 800c854:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c858:	2500      	movne	r5, #0
 800c85a:	4293      	cmp	r3, r2
 800c85c:	bfc4      	itt	gt
 800c85e:	1a9b      	subgt	r3, r3, r2
 800c860:	18ed      	addgt	r5, r5, r3
 800c862:	2600      	movs	r6, #0
 800c864:	341a      	adds	r4, #26
 800c866:	42b5      	cmp	r5, r6
 800c868:	d11a      	bne.n	800c8a0 <_printf_common+0xc8>
 800c86a:	2000      	movs	r0, #0
 800c86c:	e008      	b.n	800c880 <_printf_common+0xa8>
 800c86e:	2301      	movs	r3, #1
 800c870:	4652      	mov	r2, sl
 800c872:	4649      	mov	r1, r9
 800c874:	4638      	mov	r0, r7
 800c876:	47c0      	blx	r8
 800c878:	3001      	adds	r0, #1
 800c87a:	d103      	bne.n	800c884 <_printf_common+0xac>
 800c87c:	f04f 30ff 	mov.w	r0, #4294967295
 800c880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c884:	3501      	adds	r5, #1
 800c886:	e7c6      	b.n	800c816 <_printf_common+0x3e>
 800c888:	18e1      	adds	r1, r4, r3
 800c88a:	1c5a      	adds	r2, r3, #1
 800c88c:	2030      	movs	r0, #48	; 0x30
 800c88e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c892:	4422      	add	r2, r4
 800c894:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c898:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c89c:	3302      	adds	r3, #2
 800c89e:	e7c7      	b.n	800c830 <_printf_common+0x58>
 800c8a0:	2301      	movs	r3, #1
 800c8a2:	4622      	mov	r2, r4
 800c8a4:	4649      	mov	r1, r9
 800c8a6:	4638      	mov	r0, r7
 800c8a8:	47c0      	blx	r8
 800c8aa:	3001      	adds	r0, #1
 800c8ac:	d0e6      	beq.n	800c87c <_printf_common+0xa4>
 800c8ae:	3601      	adds	r6, #1
 800c8b0:	e7d9      	b.n	800c866 <_printf_common+0x8e>
	...

0800c8b4 <_printf_i>:
 800c8b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c8b8:	460c      	mov	r4, r1
 800c8ba:	4691      	mov	r9, r2
 800c8bc:	7e27      	ldrb	r7, [r4, #24]
 800c8be:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c8c0:	2f78      	cmp	r7, #120	; 0x78
 800c8c2:	4680      	mov	r8, r0
 800c8c4:	469a      	mov	sl, r3
 800c8c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c8ca:	d807      	bhi.n	800c8dc <_printf_i+0x28>
 800c8cc:	2f62      	cmp	r7, #98	; 0x62
 800c8ce:	d80a      	bhi.n	800c8e6 <_printf_i+0x32>
 800c8d0:	2f00      	cmp	r7, #0
 800c8d2:	f000 80d8 	beq.w	800ca86 <_printf_i+0x1d2>
 800c8d6:	2f58      	cmp	r7, #88	; 0x58
 800c8d8:	f000 80a3 	beq.w	800ca22 <_printf_i+0x16e>
 800c8dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c8e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c8e4:	e03a      	b.n	800c95c <_printf_i+0xa8>
 800c8e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c8ea:	2b15      	cmp	r3, #21
 800c8ec:	d8f6      	bhi.n	800c8dc <_printf_i+0x28>
 800c8ee:	a001      	add	r0, pc, #4	; (adr r0, 800c8f4 <_printf_i+0x40>)
 800c8f0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c8f4:	0800c94d 	.word	0x0800c94d
 800c8f8:	0800c961 	.word	0x0800c961
 800c8fc:	0800c8dd 	.word	0x0800c8dd
 800c900:	0800c8dd 	.word	0x0800c8dd
 800c904:	0800c8dd 	.word	0x0800c8dd
 800c908:	0800c8dd 	.word	0x0800c8dd
 800c90c:	0800c961 	.word	0x0800c961
 800c910:	0800c8dd 	.word	0x0800c8dd
 800c914:	0800c8dd 	.word	0x0800c8dd
 800c918:	0800c8dd 	.word	0x0800c8dd
 800c91c:	0800c8dd 	.word	0x0800c8dd
 800c920:	0800ca6d 	.word	0x0800ca6d
 800c924:	0800c991 	.word	0x0800c991
 800c928:	0800ca4f 	.word	0x0800ca4f
 800c92c:	0800c8dd 	.word	0x0800c8dd
 800c930:	0800c8dd 	.word	0x0800c8dd
 800c934:	0800ca8f 	.word	0x0800ca8f
 800c938:	0800c8dd 	.word	0x0800c8dd
 800c93c:	0800c991 	.word	0x0800c991
 800c940:	0800c8dd 	.word	0x0800c8dd
 800c944:	0800c8dd 	.word	0x0800c8dd
 800c948:	0800ca57 	.word	0x0800ca57
 800c94c:	680b      	ldr	r3, [r1, #0]
 800c94e:	1d1a      	adds	r2, r3, #4
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	600a      	str	r2, [r1, #0]
 800c954:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c958:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c95c:	2301      	movs	r3, #1
 800c95e:	e0a3      	b.n	800caa8 <_printf_i+0x1f4>
 800c960:	6825      	ldr	r5, [r4, #0]
 800c962:	6808      	ldr	r0, [r1, #0]
 800c964:	062e      	lsls	r6, r5, #24
 800c966:	f100 0304 	add.w	r3, r0, #4
 800c96a:	d50a      	bpl.n	800c982 <_printf_i+0xce>
 800c96c:	6805      	ldr	r5, [r0, #0]
 800c96e:	600b      	str	r3, [r1, #0]
 800c970:	2d00      	cmp	r5, #0
 800c972:	da03      	bge.n	800c97c <_printf_i+0xc8>
 800c974:	232d      	movs	r3, #45	; 0x2d
 800c976:	426d      	negs	r5, r5
 800c978:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c97c:	485e      	ldr	r0, [pc, #376]	; (800caf8 <_printf_i+0x244>)
 800c97e:	230a      	movs	r3, #10
 800c980:	e019      	b.n	800c9b6 <_printf_i+0x102>
 800c982:	f015 0f40 	tst.w	r5, #64	; 0x40
 800c986:	6805      	ldr	r5, [r0, #0]
 800c988:	600b      	str	r3, [r1, #0]
 800c98a:	bf18      	it	ne
 800c98c:	b22d      	sxthne	r5, r5
 800c98e:	e7ef      	b.n	800c970 <_printf_i+0xbc>
 800c990:	680b      	ldr	r3, [r1, #0]
 800c992:	6825      	ldr	r5, [r4, #0]
 800c994:	1d18      	adds	r0, r3, #4
 800c996:	6008      	str	r0, [r1, #0]
 800c998:	0628      	lsls	r0, r5, #24
 800c99a:	d501      	bpl.n	800c9a0 <_printf_i+0xec>
 800c99c:	681d      	ldr	r5, [r3, #0]
 800c99e:	e002      	b.n	800c9a6 <_printf_i+0xf2>
 800c9a0:	0669      	lsls	r1, r5, #25
 800c9a2:	d5fb      	bpl.n	800c99c <_printf_i+0xe8>
 800c9a4:	881d      	ldrh	r5, [r3, #0]
 800c9a6:	4854      	ldr	r0, [pc, #336]	; (800caf8 <_printf_i+0x244>)
 800c9a8:	2f6f      	cmp	r7, #111	; 0x6f
 800c9aa:	bf0c      	ite	eq
 800c9ac:	2308      	moveq	r3, #8
 800c9ae:	230a      	movne	r3, #10
 800c9b0:	2100      	movs	r1, #0
 800c9b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c9b6:	6866      	ldr	r6, [r4, #4]
 800c9b8:	60a6      	str	r6, [r4, #8]
 800c9ba:	2e00      	cmp	r6, #0
 800c9bc:	bfa2      	ittt	ge
 800c9be:	6821      	ldrge	r1, [r4, #0]
 800c9c0:	f021 0104 	bicge.w	r1, r1, #4
 800c9c4:	6021      	strge	r1, [r4, #0]
 800c9c6:	b90d      	cbnz	r5, 800c9cc <_printf_i+0x118>
 800c9c8:	2e00      	cmp	r6, #0
 800c9ca:	d04d      	beq.n	800ca68 <_printf_i+0x1b4>
 800c9cc:	4616      	mov	r6, r2
 800c9ce:	fbb5 f1f3 	udiv	r1, r5, r3
 800c9d2:	fb03 5711 	mls	r7, r3, r1, r5
 800c9d6:	5dc7      	ldrb	r7, [r0, r7]
 800c9d8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c9dc:	462f      	mov	r7, r5
 800c9de:	42bb      	cmp	r3, r7
 800c9e0:	460d      	mov	r5, r1
 800c9e2:	d9f4      	bls.n	800c9ce <_printf_i+0x11a>
 800c9e4:	2b08      	cmp	r3, #8
 800c9e6:	d10b      	bne.n	800ca00 <_printf_i+0x14c>
 800c9e8:	6823      	ldr	r3, [r4, #0]
 800c9ea:	07df      	lsls	r7, r3, #31
 800c9ec:	d508      	bpl.n	800ca00 <_printf_i+0x14c>
 800c9ee:	6923      	ldr	r3, [r4, #16]
 800c9f0:	6861      	ldr	r1, [r4, #4]
 800c9f2:	4299      	cmp	r1, r3
 800c9f4:	bfde      	ittt	le
 800c9f6:	2330      	movle	r3, #48	; 0x30
 800c9f8:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c9fc:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ca00:	1b92      	subs	r2, r2, r6
 800ca02:	6122      	str	r2, [r4, #16]
 800ca04:	f8cd a000 	str.w	sl, [sp]
 800ca08:	464b      	mov	r3, r9
 800ca0a:	aa03      	add	r2, sp, #12
 800ca0c:	4621      	mov	r1, r4
 800ca0e:	4640      	mov	r0, r8
 800ca10:	f7ff fee2 	bl	800c7d8 <_printf_common>
 800ca14:	3001      	adds	r0, #1
 800ca16:	d14c      	bne.n	800cab2 <_printf_i+0x1fe>
 800ca18:	f04f 30ff 	mov.w	r0, #4294967295
 800ca1c:	b004      	add	sp, #16
 800ca1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca22:	4835      	ldr	r0, [pc, #212]	; (800caf8 <_printf_i+0x244>)
 800ca24:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ca28:	6823      	ldr	r3, [r4, #0]
 800ca2a:	680e      	ldr	r6, [r1, #0]
 800ca2c:	061f      	lsls	r7, r3, #24
 800ca2e:	f856 5b04 	ldr.w	r5, [r6], #4
 800ca32:	600e      	str	r6, [r1, #0]
 800ca34:	d514      	bpl.n	800ca60 <_printf_i+0x1ac>
 800ca36:	07d9      	lsls	r1, r3, #31
 800ca38:	bf44      	itt	mi
 800ca3a:	f043 0320 	orrmi.w	r3, r3, #32
 800ca3e:	6023      	strmi	r3, [r4, #0]
 800ca40:	b91d      	cbnz	r5, 800ca4a <_printf_i+0x196>
 800ca42:	6823      	ldr	r3, [r4, #0]
 800ca44:	f023 0320 	bic.w	r3, r3, #32
 800ca48:	6023      	str	r3, [r4, #0]
 800ca4a:	2310      	movs	r3, #16
 800ca4c:	e7b0      	b.n	800c9b0 <_printf_i+0xfc>
 800ca4e:	6823      	ldr	r3, [r4, #0]
 800ca50:	f043 0320 	orr.w	r3, r3, #32
 800ca54:	6023      	str	r3, [r4, #0]
 800ca56:	2378      	movs	r3, #120	; 0x78
 800ca58:	4828      	ldr	r0, [pc, #160]	; (800cafc <_printf_i+0x248>)
 800ca5a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ca5e:	e7e3      	b.n	800ca28 <_printf_i+0x174>
 800ca60:	065e      	lsls	r6, r3, #25
 800ca62:	bf48      	it	mi
 800ca64:	b2ad      	uxthmi	r5, r5
 800ca66:	e7e6      	b.n	800ca36 <_printf_i+0x182>
 800ca68:	4616      	mov	r6, r2
 800ca6a:	e7bb      	b.n	800c9e4 <_printf_i+0x130>
 800ca6c:	680b      	ldr	r3, [r1, #0]
 800ca6e:	6826      	ldr	r6, [r4, #0]
 800ca70:	6960      	ldr	r0, [r4, #20]
 800ca72:	1d1d      	adds	r5, r3, #4
 800ca74:	600d      	str	r5, [r1, #0]
 800ca76:	0635      	lsls	r5, r6, #24
 800ca78:	681b      	ldr	r3, [r3, #0]
 800ca7a:	d501      	bpl.n	800ca80 <_printf_i+0x1cc>
 800ca7c:	6018      	str	r0, [r3, #0]
 800ca7e:	e002      	b.n	800ca86 <_printf_i+0x1d2>
 800ca80:	0671      	lsls	r1, r6, #25
 800ca82:	d5fb      	bpl.n	800ca7c <_printf_i+0x1c8>
 800ca84:	8018      	strh	r0, [r3, #0]
 800ca86:	2300      	movs	r3, #0
 800ca88:	6123      	str	r3, [r4, #16]
 800ca8a:	4616      	mov	r6, r2
 800ca8c:	e7ba      	b.n	800ca04 <_printf_i+0x150>
 800ca8e:	680b      	ldr	r3, [r1, #0]
 800ca90:	1d1a      	adds	r2, r3, #4
 800ca92:	600a      	str	r2, [r1, #0]
 800ca94:	681e      	ldr	r6, [r3, #0]
 800ca96:	6862      	ldr	r2, [r4, #4]
 800ca98:	2100      	movs	r1, #0
 800ca9a:	4630      	mov	r0, r6
 800ca9c:	f7f3 fba8 	bl	80001f0 <memchr>
 800caa0:	b108      	cbz	r0, 800caa6 <_printf_i+0x1f2>
 800caa2:	1b80      	subs	r0, r0, r6
 800caa4:	6060      	str	r0, [r4, #4]
 800caa6:	6863      	ldr	r3, [r4, #4]
 800caa8:	6123      	str	r3, [r4, #16]
 800caaa:	2300      	movs	r3, #0
 800caac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800cab0:	e7a8      	b.n	800ca04 <_printf_i+0x150>
 800cab2:	6923      	ldr	r3, [r4, #16]
 800cab4:	4632      	mov	r2, r6
 800cab6:	4649      	mov	r1, r9
 800cab8:	4640      	mov	r0, r8
 800caba:	47d0      	blx	sl
 800cabc:	3001      	adds	r0, #1
 800cabe:	d0ab      	beq.n	800ca18 <_printf_i+0x164>
 800cac0:	6823      	ldr	r3, [r4, #0]
 800cac2:	079b      	lsls	r3, r3, #30
 800cac4:	d413      	bmi.n	800caee <_printf_i+0x23a>
 800cac6:	68e0      	ldr	r0, [r4, #12]
 800cac8:	9b03      	ldr	r3, [sp, #12]
 800caca:	4298      	cmp	r0, r3
 800cacc:	bfb8      	it	lt
 800cace:	4618      	movlt	r0, r3
 800cad0:	e7a4      	b.n	800ca1c <_printf_i+0x168>
 800cad2:	2301      	movs	r3, #1
 800cad4:	4632      	mov	r2, r6
 800cad6:	4649      	mov	r1, r9
 800cad8:	4640      	mov	r0, r8
 800cada:	47d0      	blx	sl
 800cadc:	3001      	adds	r0, #1
 800cade:	d09b      	beq.n	800ca18 <_printf_i+0x164>
 800cae0:	3501      	adds	r5, #1
 800cae2:	68e3      	ldr	r3, [r4, #12]
 800cae4:	9903      	ldr	r1, [sp, #12]
 800cae6:	1a5b      	subs	r3, r3, r1
 800cae8:	42ab      	cmp	r3, r5
 800caea:	dcf2      	bgt.n	800cad2 <_printf_i+0x21e>
 800caec:	e7eb      	b.n	800cac6 <_printf_i+0x212>
 800caee:	2500      	movs	r5, #0
 800caf0:	f104 0619 	add.w	r6, r4, #25
 800caf4:	e7f5      	b.n	800cae2 <_printf_i+0x22e>
 800caf6:	bf00      	nop
 800caf8:	0800f192 	.word	0x0800f192
 800cafc:	0800f1a3 	.word	0x0800f1a3

0800cb00 <siprintf>:
 800cb00:	b40e      	push	{r1, r2, r3}
 800cb02:	b500      	push	{lr}
 800cb04:	b09c      	sub	sp, #112	; 0x70
 800cb06:	ab1d      	add	r3, sp, #116	; 0x74
 800cb08:	9002      	str	r0, [sp, #8]
 800cb0a:	9006      	str	r0, [sp, #24]
 800cb0c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800cb10:	4809      	ldr	r0, [pc, #36]	; (800cb38 <siprintf+0x38>)
 800cb12:	9107      	str	r1, [sp, #28]
 800cb14:	9104      	str	r1, [sp, #16]
 800cb16:	4909      	ldr	r1, [pc, #36]	; (800cb3c <siprintf+0x3c>)
 800cb18:	f853 2b04 	ldr.w	r2, [r3], #4
 800cb1c:	9105      	str	r1, [sp, #20]
 800cb1e:	6800      	ldr	r0, [r0, #0]
 800cb20:	9301      	str	r3, [sp, #4]
 800cb22:	a902      	add	r1, sp, #8
 800cb24:	f001 fb32 	bl	800e18c <_svfiprintf_r>
 800cb28:	9b02      	ldr	r3, [sp, #8]
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	701a      	strb	r2, [r3, #0]
 800cb2e:	b01c      	add	sp, #112	; 0x70
 800cb30:	f85d eb04 	ldr.w	lr, [sp], #4
 800cb34:	b003      	add	sp, #12
 800cb36:	4770      	bx	lr
 800cb38:	20000180 	.word	0x20000180
 800cb3c:	ffff0208 	.word	0xffff0208

0800cb40 <quorem>:
 800cb40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb44:	6903      	ldr	r3, [r0, #16]
 800cb46:	690c      	ldr	r4, [r1, #16]
 800cb48:	42a3      	cmp	r3, r4
 800cb4a:	4607      	mov	r7, r0
 800cb4c:	f2c0 8081 	blt.w	800cc52 <quorem+0x112>
 800cb50:	3c01      	subs	r4, #1
 800cb52:	f101 0814 	add.w	r8, r1, #20
 800cb56:	f100 0514 	add.w	r5, r0, #20
 800cb5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb5e:	9301      	str	r3, [sp, #4]
 800cb60:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800cb64:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb68:	3301      	adds	r3, #1
 800cb6a:	429a      	cmp	r2, r3
 800cb6c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800cb70:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800cb74:	fbb2 f6f3 	udiv	r6, r2, r3
 800cb78:	d331      	bcc.n	800cbde <quorem+0x9e>
 800cb7a:	f04f 0e00 	mov.w	lr, #0
 800cb7e:	4640      	mov	r0, r8
 800cb80:	46ac      	mov	ip, r5
 800cb82:	46f2      	mov	sl, lr
 800cb84:	f850 2b04 	ldr.w	r2, [r0], #4
 800cb88:	b293      	uxth	r3, r2
 800cb8a:	fb06 e303 	mla	r3, r6, r3, lr
 800cb8e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800cb92:	b29b      	uxth	r3, r3
 800cb94:	ebaa 0303 	sub.w	r3, sl, r3
 800cb98:	0c12      	lsrs	r2, r2, #16
 800cb9a:	f8dc a000 	ldr.w	sl, [ip]
 800cb9e:	fb06 e202 	mla	r2, r6, r2, lr
 800cba2:	fa13 f38a 	uxtah	r3, r3, sl
 800cba6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800cbaa:	fa1f fa82 	uxth.w	sl, r2
 800cbae:	f8dc 2000 	ldr.w	r2, [ip]
 800cbb2:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800cbb6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cbba:	b29b      	uxth	r3, r3
 800cbbc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbc0:	4581      	cmp	r9, r0
 800cbc2:	f84c 3b04 	str.w	r3, [ip], #4
 800cbc6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800cbca:	d2db      	bcs.n	800cb84 <quorem+0x44>
 800cbcc:	f855 300b 	ldr.w	r3, [r5, fp]
 800cbd0:	b92b      	cbnz	r3, 800cbde <quorem+0x9e>
 800cbd2:	9b01      	ldr	r3, [sp, #4]
 800cbd4:	3b04      	subs	r3, #4
 800cbd6:	429d      	cmp	r5, r3
 800cbd8:	461a      	mov	r2, r3
 800cbda:	d32e      	bcc.n	800cc3a <quorem+0xfa>
 800cbdc:	613c      	str	r4, [r7, #16]
 800cbde:	4638      	mov	r0, r7
 800cbe0:	f001 f8be 	bl	800dd60 <__mcmp>
 800cbe4:	2800      	cmp	r0, #0
 800cbe6:	db24      	blt.n	800cc32 <quorem+0xf2>
 800cbe8:	3601      	adds	r6, #1
 800cbea:	4628      	mov	r0, r5
 800cbec:	f04f 0c00 	mov.w	ip, #0
 800cbf0:	f858 2b04 	ldr.w	r2, [r8], #4
 800cbf4:	f8d0 e000 	ldr.w	lr, [r0]
 800cbf8:	b293      	uxth	r3, r2
 800cbfa:	ebac 0303 	sub.w	r3, ip, r3
 800cbfe:	0c12      	lsrs	r2, r2, #16
 800cc00:	fa13 f38e 	uxtah	r3, r3, lr
 800cc04:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cc08:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc0c:	b29b      	uxth	r3, r3
 800cc0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc12:	45c1      	cmp	r9, r8
 800cc14:	f840 3b04 	str.w	r3, [r0], #4
 800cc18:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cc1c:	d2e8      	bcs.n	800cbf0 <quorem+0xb0>
 800cc1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cc22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cc26:	b922      	cbnz	r2, 800cc32 <quorem+0xf2>
 800cc28:	3b04      	subs	r3, #4
 800cc2a:	429d      	cmp	r5, r3
 800cc2c:	461a      	mov	r2, r3
 800cc2e:	d30a      	bcc.n	800cc46 <quorem+0x106>
 800cc30:	613c      	str	r4, [r7, #16]
 800cc32:	4630      	mov	r0, r6
 800cc34:	b003      	add	sp, #12
 800cc36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc3a:	6812      	ldr	r2, [r2, #0]
 800cc3c:	3b04      	subs	r3, #4
 800cc3e:	2a00      	cmp	r2, #0
 800cc40:	d1cc      	bne.n	800cbdc <quorem+0x9c>
 800cc42:	3c01      	subs	r4, #1
 800cc44:	e7c7      	b.n	800cbd6 <quorem+0x96>
 800cc46:	6812      	ldr	r2, [r2, #0]
 800cc48:	3b04      	subs	r3, #4
 800cc4a:	2a00      	cmp	r2, #0
 800cc4c:	d1f0      	bne.n	800cc30 <quorem+0xf0>
 800cc4e:	3c01      	subs	r4, #1
 800cc50:	e7eb      	b.n	800cc2a <quorem+0xea>
 800cc52:	2000      	movs	r0, #0
 800cc54:	e7ee      	b.n	800cc34 <quorem+0xf4>
	...

0800cc58 <_dtoa_r>:
 800cc58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc5c:	ed2d 8b02 	vpush	{d8}
 800cc60:	ec57 6b10 	vmov	r6, r7, d0
 800cc64:	b095      	sub	sp, #84	; 0x54
 800cc66:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cc68:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cc6c:	9105      	str	r1, [sp, #20]
 800cc6e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800cc72:	4604      	mov	r4, r0
 800cc74:	9209      	str	r2, [sp, #36]	; 0x24
 800cc76:	930f      	str	r3, [sp, #60]	; 0x3c
 800cc78:	b975      	cbnz	r5, 800cc98 <_dtoa_r+0x40>
 800cc7a:	2010      	movs	r0, #16
 800cc7c:	f000 fddc 	bl	800d838 <malloc>
 800cc80:	4602      	mov	r2, r0
 800cc82:	6260      	str	r0, [r4, #36]	; 0x24
 800cc84:	b920      	cbnz	r0, 800cc90 <_dtoa_r+0x38>
 800cc86:	4bb2      	ldr	r3, [pc, #712]	; (800cf50 <_dtoa_r+0x2f8>)
 800cc88:	21ea      	movs	r1, #234	; 0xea
 800cc8a:	48b2      	ldr	r0, [pc, #712]	; (800cf54 <_dtoa_r+0x2fc>)
 800cc8c:	f001 fb8e 	bl	800e3ac <__assert_func>
 800cc90:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cc94:	6005      	str	r5, [r0, #0]
 800cc96:	60c5      	str	r5, [r0, #12]
 800cc98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cc9a:	6819      	ldr	r1, [r3, #0]
 800cc9c:	b151      	cbz	r1, 800ccb4 <_dtoa_r+0x5c>
 800cc9e:	685a      	ldr	r2, [r3, #4]
 800cca0:	604a      	str	r2, [r1, #4]
 800cca2:	2301      	movs	r3, #1
 800cca4:	4093      	lsls	r3, r2
 800cca6:	608b      	str	r3, [r1, #8]
 800cca8:	4620      	mov	r0, r4
 800ccaa:	f000 fe1b 	bl	800d8e4 <_Bfree>
 800ccae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ccb0:	2200      	movs	r2, #0
 800ccb2:	601a      	str	r2, [r3, #0]
 800ccb4:	1e3b      	subs	r3, r7, #0
 800ccb6:	bfb9      	ittee	lt
 800ccb8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ccbc:	9303      	strlt	r3, [sp, #12]
 800ccbe:	2300      	movge	r3, #0
 800ccc0:	f8c8 3000 	strge.w	r3, [r8]
 800ccc4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ccc8:	4ba3      	ldr	r3, [pc, #652]	; (800cf58 <_dtoa_r+0x300>)
 800ccca:	bfbc      	itt	lt
 800cccc:	2201      	movlt	r2, #1
 800ccce:	f8c8 2000 	strlt.w	r2, [r8]
 800ccd2:	ea33 0309 	bics.w	r3, r3, r9
 800ccd6:	d11b      	bne.n	800cd10 <_dtoa_r+0xb8>
 800ccd8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ccda:	f242 730f 	movw	r3, #9999	; 0x270f
 800ccde:	6013      	str	r3, [r2, #0]
 800cce0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cce4:	4333      	orrs	r3, r6
 800cce6:	f000 857a 	beq.w	800d7de <_dtoa_r+0xb86>
 800ccea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccec:	b963      	cbnz	r3, 800cd08 <_dtoa_r+0xb0>
 800ccee:	4b9b      	ldr	r3, [pc, #620]	; (800cf5c <_dtoa_r+0x304>)
 800ccf0:	e024      	b.n	800cd3c <_dtoa_r+0xe4>
 800ccf2:	4b9b      	ldr	r3, [pc, #620]	; (800cf60 <_dtoa_r+0x308>)
 800ccf4:	9300      	str	r3, [sp, #0]
 800ccf6:	3308      	adds	r3, #8
 800ccf8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800ccfa:	6013      	str	r3, [r2, #0]
 800ccfc:	9800      	ldr	r0, [sp, #0]
 800ccfe:	b015      	add	sp, #84	; 0x54
 800cd00:	ecbd 8b02 	vpop	{d8}
 800cd04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd08:	4b94      	ldr	r3, [pc, #592]	; (800cf5c <_dtoa_r+0x304>)
 800cd0a:	9300      	str	r3, [sp, #0]
 800cd0c:	3303      	adds	r3, #3
 800cd0e:	e7f3      	b.n	800ccf8 <_dtoa_r+0xa0>
 800cd10:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cd14:	2200      	movs	r2, #0
 800cd16:	ec51 0b17 	vmov	r0, r1, d7
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800cd20:	f7f3 feda 	bl	8000ad8 <__aeabi_dcmpeq>
 800cd24:	4680      	mov	r8, r0
 800cd26:	b158      	cbz	r0, 800cd40 <_dtoa_r+0xe8>
 800cd28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800cd2a:	2301      	movs	r3, #1
 800cd2c:	6013      	str	r3, [r2, #0]
 800cd2e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	f000 8551 	beq.w	800d7d8 <_dtoa_r+0xb80>
 800cd36:	488b      	ldr	r0, [pc, #556]	; (800cf64 <_dtoa_r+0x30c>)
 800cd38:	6018      	str	r0, [r3, #0]
 800cd3a:	1e43      	subs	r3, r0, #1
 800cd3c:	9300      	str	r3, [sp, #0]
 800cd3e:	e7dd      	b.n	800ccfc <_dtoa_r+0xa4>
 800cd40:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800cd44:	aa12      	add	r2, sp, #72	; 0x48
 800cd46:	a913      	add	r1, sp, #76	; 0x4c
 800cd48:	4620      	mov	r0, r4
 800cd4a:	f001 f8ad 	bl	800dea8 <__d2b>
 800cd4e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cd52:	4683      	mov	fp, r0
 800cd54:	2d00      	cmp	r5, #0
 800cd56:	d07c      	beq.n	800ce52 <_dtoa_r+0x1fa>
 800cd58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cd5a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800cd5e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd62:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800cd66:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800cd6a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800cd6e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cd72:	4b7d      	ldr	r3, [pc, #500]	; (800cf68 <_dtoa_r+0x310>)
 800cd74:	2200      	movs	r2, #0
 800cd76:	4630      	mov	r0, r6
 800cd78:	4639      	mov	r1, r7
 800cd7a:	f7f3 fa8d 	bl	8000298 <__aeabi_dsub>
 800cd7e:	a36e      	add	r3, pc, #440	; (adr r3, 800cf38 <_dtoa_r+0x2e0>)
 800cd80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd84:	f7f3 fc40 	bl	8000608 <__aeabi_dmul>
 800cd88:	a36d      	add	r3, pc, #436	; (adr r3, 800cf40 <_dtoa_r+0x2e8>)
 800cd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8e:	f7f3 fa85 	bl	800029c <__adddf3>
 800cd92:	4606      	mov	r6, r0
 800cd94:	4628      	mov	r0, r5
 800cd96:	460f      	mov	r7, r1
 800cd98:	f7f3 fbcc 	bl	8000534 <__aeabi_i2d>
 800cd9c:	a36a      	add	r3, pc, #424	; (adr r3, 800cf48 <_dtoa_r+0x2f0>)
 800cd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cda2:	f7f3 fc31 	bl	8000608 <__aeabi_dmul>
 800cda6:	4602      	mov	r2, r0
 800cda8:	460b      	mov	r3, r1
 800cdaa:	4630      	mov	r0, r6
 800cdac:	4639      	mov	r1, r7
 800cdae:	f7f3 fa75 	bl	800029c <__adddf3>
 800cdb2:	4606      	mov	r6, r0
 800cdb4:	460f      	mov	r7, r1
 800cdb6:	f7f3 fed7 	bl	8000b68 <__aeabi_d2iz>
 800cdba:	2200      	movs	r2, #0
 800cdbc:	4682      	mov	sl, r0
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	4630      	mov	r0, r6
 800cdc2:	4639      	mov	r1, r7
 800cdc4:	f7f3 fe92 	bl	8000aec <__aeabi_dcmplt>
 800cdc8:	b148      	cbz	r0, 800cdde <_dtoa_r+0x186>
 800cdca:	4650      	mov	r0, sl
 800cdcc:	f7f3 fbb2 	bl	8000534 <__aeabi_i2d>
 800cdd0:	4632      	mov	r2, r6
 800cdd2:	463b      	mov	r3, r7
 800cdd4:	f7f3 fe80 	bl	8000ad8 <__aeabi_dcmpeq>
 800cdd8:	b908      	cbnz	r0, 800cdde <_dtoa_r+0x186>
 800cdda:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cdde:	f1ba 0f16 	cmp.w	sl, #22
 800cde2:	d854      	bhi.n	800ce8e <_dtoa_r+0x236>
 800cde4:	4b61      	ldr	r3, [pc, #388]	; (800cf6c <_dtoa_r+0x314>)
 800cde6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800cdea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdee:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cdf2:	f7f3 fe7b 	bl	8000aec <__aeabi_dcmplt>
 800cdf6:	2800      	cmp	r0, #0
 800cdf8:	d04b      	beq.n	800ce92 <_dtoa_r+0x23a>
 800cdfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cdfe:	2300      	movs	r3, #0
 800ce00:	930e      	str	r3, [sp, #56]	; 0x38
 800ce02:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800ce04:	1b5d      	subs	r5, r3, r5
 800ce06:	1e6b      	subs	r3, r5, #1
 800ce08:	9304      	str	r3, [sp, #16]
 800ce0a:	bf43      	ittte	mi
 800ce0c:	2300      	movmi	r3, #0
 800ce0e:	f1c5 0801 	rsbmi	r8, r5, #1
 800ce12:	9304      	strmi	r3, [sp, #16]
 800ce14:	f04f 0800 	movpl.w	r8, #0
 800ce18:	f1ba 0f00 	cmp.w	sl, #0
 800ce1c:	db3b      	blt.n	800ce96 <_dtoa_r+0x23e>
 800ce1e:	9b04      	ldr	r3, [sp, #16]
 800ce20:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800ce24:	4453      	add	r3, sl
 800ce26:	9304      	str	r3, [sp, #16]
 800ce28:	2300      	movs	r3, #0
 800ce2a:	9306      	str	r3, [sp, #24]
 800ce2c:	9b05      	ldr	r3, [sp, #20]
 800ce2e:	2b09      	cmp	r3, #9
 800ce30:	d869      	bhi.n	800cf06 <_dtoa_r+0x2ae>
 800ce32:	2b05      	cmp	r3, #5
 800ce34:	bfc4      	itt	gt
 800ce36:	3b04      	subgt	r3, #4
 800ce38:	9305      	strgt	r3, [sp, #20]
 800ce3a:	9b05      	ldr	r3, [sp, #20]
 800ce3c:	f1a3 0302 	sub.w	r3, r3, #2
 800ce40:	bfcc      	ite	gt
 800ce42:	2500      	movgt	r5, #0
 800ce44:	2501      	movle	r5, #1
 800ce46:	2b03      	cmp	r3, #3
 800ce48:	d869      	bhi.n	800cf1e <_dtoa_r+0x2c6>
 800ce4a:	e8df f003 	tbb	[pc, r3]
 800ce4e:	4e2c      	.short	0x4e2c
 800ce50:	5a4c      	.short	0x5a4c
 800ce52:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800ce56:	441d      	add	r5, r3
 800ce58:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ce5c:	2b20      	cmp	r3, #32
 800ce5e:	bfc1      	itttt	gt
 800ce60:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ce64:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ce68:	fa09 f303 	lslgt.w	r3, r9, r3
 800ce6c:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ce70:	bfda      	itte	le
 800ce72:	f1c3 0320 	rsble	r3, r3, #32
 800ce76:	fa06 f003 	lslle.w	r0, r6, r3
 800ce7a:	4318      	orrgt	r0, r3
 800ce7c:	f7f3 fb4a 	bl	8000514 <__aeabi_ui2d>
 800ce80:	2301      	movs	r3, #1
 800ce82:	4606      	mov	r6, r0
 800ce84:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800ce88:	3d01      	subs	r5, #1
 800ce8a:	9310      	str	r3, [sp, #64]	; 0x40
 800ce8c:	e771      	b.n	800cd72 <_dtoa_r+0x11a>
 800ce8e:	2301      	movs	r3, #1
 800ce90:	e7b6      	b.n	800ce00 <_dtoa_r+0x1a8>
 800ce92:	900e      	str	r0, [sp, #56]	; 0x38
 800ce94:	e7b5      	b.n	800ce02 <_dtoa_r+0x1aa>
 800ce96:	f1ca 0300 	rsb	r3, sl, #0
 800ce9a:	9306      	str	r3, [sp, #24]
 800ce9c:	2300      	movs	r3, #0
 800ce9e:	eba8 080a 	sub.w	r8, r8, sl
 800cea2:	930d      	str	r3, [sp, #52]	; 0x34
 800cea4:	e7c2      	b.n	800ce2c <_dtoa_r+0x1d4>
 800cea6:	2300      	movs	r3, #0
 800cea8:	9308      	str	r3, [sp, #32]
 800ceaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ceac:	2b00      	cmp	r3, #0
 800ceae:	dc39      	bgt.n	800cf24 <_dtoa_r+0x2cc>
 800ceb0:	f04f 0901 	mov.w	r9, #1
 800ceb4:	f8cd 9004 	str.w	r9, [sp, #4]
 800ceb8:	464b      	mov	r3, r9
 800ceba:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800cebe:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800cec0:	2200      	movs	r2, #0
 800cec2:	6042      	str	r2, [r0, #4]
 800cec4:	2204      	movs	r2, #4
 800cec6:	f102 0614 	add.w	r6, r2, #20
 800ceca:	429e      	cmp	r6, r3
 800cecc:	6841      	ldr	r1, [r0, #4]
 800cece:	d92f      	bls.n	800cf30 <_dtoa_r+0x2d8>
 800ced0:	4620      	mov	r0, r4
 800ced2:	f000 fcc7 	bl	800d864 <_Balloc>
 800ced6:	9000      	str	r0, [sp, #0]
 800ced8:	2800      	cmp	r0, #0
 800ceda:	d14b      	bne.n	800cf74 <_dtoa_r+0x31c>
 800cedc:	4b24      	ldr	r3, [pc, #144]	; (800cf70 <_dtoa_r+0x318>)
 800cede:	4602      	mov	r2, r0
 800cee0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800cee4:	e6d1      	b.n	800cc8a <_dtoa_r+0x32>
 800cee6:	2301      	movs	r3, #1
 800cee8:	e7de      	b.n	800cea8 <_dtoa_r+0x250>
 800ceea:	2300      	movs	r3, #0
 800ceec:	9308      	str	r3, [sp, #32]
 800ceee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cef0:	eb0a 0903 	add.w	r9, sl, r3
 800cef4:	f109 0301 	add.w	r3, r9, #1
 800cef8:	2b01      	cmp	r3, #1
 800cefa:	9301      	str	r3, [sp, #4]
 800cefc:	bfb8      	it	lt
 800cefe:	2301      	movlt	r3, #1
 800cf00:	e7dd      	b.n	800cebe <_dtoa_r+0x266>
 800cf02:	2301      	movs	r3, #1
 800cf04:	e7f2      	b.n	800ceec <_dtoa_r+0x294>
 800cf06:	2501      	movs	r5, #1
 800cf08:	2300      	movs	r3, #0
 800cf0a:	9305      	str	r3, [sp, #20]
 800cf0c:	9508      	str	r5, [sp, #32]
 800cf0e:	f04f 39ff 	mov.w	r9, #4294967295
 800cf12:	2200      	movs	r2, #0
 800cf14:	f8cd 9004 	str.w	r9, [sp, #4]
 800cf18:	2312      	movs	r3, #18
 800cf1a:	9209      	str	r2, [sp, #36]	; 0x24
 800cf1c:	e7cf      	b.n	800cebe <_dtoa_r+0x266>
 800cf1e:	2301      	movs	r3, #1
 800cf20:	9308      	str	r3, [sp, #32]
 800cf22:	e7f4      	b.n	800cf0e <_dtoa_r+0x2b6>
 800cf24:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800cf28:	f8cd 9004 	str.w	r9, [sp, #4]
 800cf2c:	464b      	mov	r3, r9
 800cf2e:	e7c6      	b.n	800cebe <_dtoa_r+0x266>
 800cf30:	3101      	adds	r1, #1
 800cf32:	6041      	str	r1, [r0, #4]
 800cf34:	0052      	lsls	r2, r2, #1
 800cf36:	e7c6      	b.n	800cec6 <_dtoa_r+0x26e>
 800cf38:	636f4361 	.word	0x636f4361
 800cf3c:	3fd287a7 	.word	0x3fd287a7
 800cf40:	8b60c8b3 	.word	0x8b60c8b3
 800cf44:	3fc68a28 	.word	0x3fc68a28
 800cf48:	509f79fb 	.word	0x509f79fb
 800cf4c:	3fd34413 	.word	0x3fd34413
 800cf50:	0800f1c1 	.word	0x0800f1c1
 800cf54:	0800f1d8 	.word	0x0800f1d8
 800cf58:	7ff00000 	.word	0x7ff00000
 800cf5c:	0800f1bd 	.word	0x0800f1bd
 800cf60:	0800f1b4 	.word	0x0800f1b4
 800cf64:	0800f191 	.word	0x0800f191
 800cf68:	3ff80000 	.word	0x3ff80000
 800cf6c:	0800f2d0 	.word	0x0800f2d0
 800cf70:	0800f237 	.word	0x0800f237
 800cf74:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cf76:	9a00      	ldr	r2, [sp, #0]
 800cf78:	601a      	str	r2, [r3, #0]
 800cf7a:	9b01      	ldr	r3, [sp, #4]
 800cf7c:	2b0e      	cmp	r3, #14
 800cf7e:	f200 80ad 	bhi.w	800d0dc <_dtoa_r+0x484>
 800cf82:	2d00      	cmp	r5, #0
 800cf84:	f000 80aa 	beq.w	800d0dc <_dtoa_r+0x484>
 800cf88:	f1ba 0f00 	cmp.w	sl, #0
 800cf8c:	dd36      	ble.n	800cffc <_dtoa_r+0x3a4>
 800cf8e:	4ac3      	ldr	r2, [pc, #780]	; (800d29c <_dtoa_r+0x644>)
 800cf90:	f00a 030f 	and.w	r3, sl, #15
 800cf94:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cf98:	ed93 7b00 	vldr	d7, [r3]
 800cf9c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800cfa0:	ea4f 172a 	mov.w	r7, sl, asr #4
 800cfa4:	eeb0 8a47 	vmov.f32	s16, s14
 800cfa8:	eef0 8a67 	vmov.f32	s17, s15
 800cfac:	d016      	beq.n	800cfdc <_dtoa_r+0x384>
 800cfae:	4bbc      	ldr	r3, [pc, #752]	; (800d2a0 <_dtoa_r+0x648>)
 800cfb0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800cfb4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cfb8:	f7f3 fc50 	bl	800085c <__aeabi_ddiv>
 800cfbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfc0:	f007 070f 	and.w	r7, r7, #15
 800cfc4:	2503      	movs	r5, #3
 800cfc6:	4eb6      	ldr	r6, [pc, #728]	; (800d2a0 <_dtoa_r+0x648>)
 800cfc8:	b957      	cbnz	r7, 800cfe0 <_dtoa_r+0x388>
 800cfca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cfce:	ec53 2b18 	vmov	r2, r3, d8
 800cfd2:	f7f3 fc43 	bl	800085c <__aeabi_ddiv>
 800cfd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cfda:	e029      	b.n	800d030 <_dtoa_r+0x3d8>
 800cfdc:	2502      	movs	r5, #2
 800cfde:	e7f2      	b.n	800cfc6 <_dtoa_r+0x36e>
 800cfe0:	07f9      	lsls	r1, r7, #31
 800cfe2:	d508      	bpl.n	800cff6 <_dtoa_r+0x39e>
 800cfe4:	ec51 0b18 	vmov	r0, r1, d8
 800cfe8:	e9d6 2300 	ldrd	r2, r3, [r6]
 800cfec:	f7f3 fb0c 	bl	8000608 <__aeabi_dmul>
 800cff0:	ec41 0b18 	vmov	d8, r0, r1
 800cff4:	3501      	adds	r5, #1
 800cff6:	107f      	asrs	r7, r7, #1
 800cff8:	3608      	adds	r6, #8
 800cffa:	e7e5      	b.n	800cfc8 <_dtoa_r+0x370>
 800cffc:	f000 80a6 	beq.w	800d14c <_dtoa_r+0x4f4>
 800d000:	f1ca 0600 	rsb	r6, sl, #0
 800d004:	4ba5      	ldr	r3, [pc, #660]	; (800d29c <_dtoa_r+0x644>)
 800d006:	4fa6      	ldr	r7, [pc, #664]	; (800d2a0 <_dtoa_r+0x648>)
 800d008:	f006 020f 	and.w	r2, r6, #15
 800d00c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d014:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d018:	f7f3 faf6 	bl	8000608 <__aeabi_dmul>
 800d01c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d020:	1136      	asrs	r6, r6, #4
 800d022:	2300      	movs	r3, #0
 800d024:	2502      	movs	r5, #2
 800d026:	2e00      	cmp	r6, #0
 800d028:	f040 8085 	bne.w	800d136 <_dtoa_r+0x4de>
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d1d2      	bne.n	800cfd6 <_dtoa_r+0x37e>
 800d030:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d032:	2b00      	cmp	r3, #0
 800d034:	f000 808c 	beq.w	800d150 <_dtoa_r+0x4f8>
 800d038:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d03c:	4b99      	ldr	r3, [pc, #612]	; (800d2a4 <_dtoa_r+0x64c>)
 800d03e:	2200      	movs	r2, #0
 800d040:	4630      	mov	r0, r6
 800d042:	4639      	mov	r1, r7
 800d044:	f7f3 fd52 	bl	8000aec <__aeabi_dcmplt>
 800d048:	2800      	cmp	r0, #0
 800d04a:	f000 8081 	beq.w	800d150 <_dtoa_r+0x4f8>
 800d04e:	9b01      	ldr	r3, [sp, #4]
 800d050:	2b00      	cmp	r3, #0
 800d052:	d07d      	beq.n	800d150 <_dtoa_r+0x4f8>
 800d054:	f1b9 0f00 	cmp.w	r9, #0
 800d058:	dd3c      	ble.n	800d0d4 <_dtoa_r+0x47c>
 800d05a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800d05e:	9307      	str	r3, [sp, #28]
 800d060:	2200      	movs	r2, #0
 800d062:	4b91      	ldr	r3, [pc, #580]	; (800d2a8 <_dtoa_r+0x650>)
 800d064:	4630      	mov	r0, r6
 800d066:	4639      	mov	r1, r7
 800d068:	f7f3 face 	bl	8000608 <__aeabi_dmul>
 800d06c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d070:	3501      	adds	r5, #1
 800d072:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800d076:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d07a:	4628      	mov	r0, r5
 800d07c:	f7f3 fa5a 	bl	8000534 <__aeabi_i2d>
 800d080:	4632      	mov	r2, r6
 800d082:	463b      	mov	r3, r7
 800d084:	f7f3 fac0 	bl	8000608 <__aeabi_dmul>
 800d088:	4b88      	ldr	r3, [pc, #544]	; (800d2ac <_dtoa_r+0x654>)
 800d08a:	2200      	movs	r2, #0
 800d08c:	f7f3 f906 	bl	800029c <__adddf3>
 800d090:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d094:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800d098:	9303      	str	r3, [sp, #12]
 800d09a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d09c:	2b00      	cmp	r3, #0
 800d09e:	d15c      	bne.n	800d15a <_dtoa_r+0x502>
 800d0a0:	4b83      	ldr	r3, [pc, #524]	; (800d2b0 <_dtoa_r+0x658>)
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	4630      	mov	r0, r6
 800d0a6:	4639      	mov	r1, r7
 800d0a8:	f7f3 f8f6 	bl	8000298 <__aeabi_dsub>
 800d0ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d0b0:	4606      	mov	r6, r0
 800d0b2:	460f      	mov	r7, r1
 800d0b4:	f7f3 fd38 	bl	8000b28 <__aeabi_dcmpgt>
 800d0b8:	2800      	cmp	r0, #0
 800d0ba:	f040 8296 	bne.w	800d5ea <_dtoa_r+0x992>
 800d0be:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800d0c2:	4630      	mov	r0, r6
 800d0c4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d0c8:	4639      	mov	r1, r7
 800d0ca:	f7f3 fd0f 	bl	8000aec <__aeabi_dcmplt>
 800d0ce:	2800      	cmp	r0, #0
 800d0d0:	f040 8288 	bne.w	800d5e4 <_dtoa_r+0x98c>
 800d0d4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d0d8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d0dc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	f2c0 8158 	blt.w	800d394 <_dtoa_r+0x73c>
 800d0e4:	f1ba 0f0e 	cmp.w	sl, #14
 800d0e8:	f300 8154 	bgt.w	800d394 <_dtoa_r+0x73c>
 800d0ec:	4b6b      	ldr	r3, [pc, #428]	; (800d29c <_dtoa_r+0x644>)
 800d0ee:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d0f2:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d0f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	f280 80e3 	bge.w	800d2c4 <_dtoa_r+0x66c>
 800d0fe:	9b01      	ldr	r3, [sp, #4]
 800d100:	2b00      	cmp	r3, #0
 800d102:	f300 80df 	bgt.w	800d2c4 <_dtoa_r+0x66c>
 800d106:	f040 826d 	bne.w	800d5e4 <_dtoa_r+0x98c>
 800d10a:	4b69      	ldr	r3, [pc, #420]	; (800d2b0 <_dtoa_r+0x658>)
 800d10c:	2200      	movs	r2, #0
 800d10e:	4640      	mov	r0, r8
 800d110:	4649      	mov	r1, r9
 800d112:	f7f3 fa79 	bl	8000608 <__aeabi_dmul>
 800d116:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d11a:	f7f3 fcfb 	bl	8000b14 <__aeabi_dcmpge>
 800d11e:	9e01      	ldr	r6, [sp, #4]
 800d120:	4637      	mov	r7, r6
 800d122:	2800      	cmp	r0, #0
 800d124:	f040 8243 	bne.w	800d5ae <_dtoa_r+0x956>
 800d128:	9d00      	ldr	r5, [sp, #0]
 800d12a:	2331      	movs	r3, #49	; 0x31
 800d12c:	f805 3b01 	strb.w	r3, [r5], #1
 800d130:	f10a 0a01 	add.w	sl, sl, #1
 800d134:	e23f      	b.n	800d5b6 <_dtoa_r+0x95e>
 800d136:	07f2      	lsls	r2, r6, #31
 800d138:	d505      	bpl.n	800d146 <_dtoa_r+0x4ee>
 800d13a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d13e:	f7f3 fa63 	bl	8000608 <__aeabi_dmul>
 800d142:	3501      	adds	r5, #1
 800d144:	2301      	movs	r3, #1
 800d146:	1076      	asrs	r6, r6, #1
 800d148:	3708      	adds	r7, #8
 800d14a:	e76c      	b.n	800d026 <_dtoa_r+0x3ce>
 800d14c:	2502      	movs	r5, #2
 800d14e:	e76f      	b.n	800d030 <_dtoa_r+0x3d8>
 800d150:	9b01      	ldr	r3, [sp, #4]
 800d152:	f8cd a01c 	str.w	sl, [sp, #28]
 800d156:	930c      	str	r3, [sp, #48]	; 0x30
 800d158:	e78d      	b.n	800d076 <_dtoa_r+0x41e>
 800d15a:	9900      	ldr	r1, [sp, #0]
 800d15c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800d15e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d160:	4b4e      	ldr	r3, [pc, #312]	; (800d29c <_dtoa_r+0x644>)
 800d162:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d166:	4401      	add	r1, r0
 800d168:	9102      	str	r1, [sp, #8]
 800d16a:	9908      	ldr	r1, [sp, #32]
 800d16c:	eeb0 8a47 	vmov.f32	s16, s14
 800d170:	eef0 8a67 	vmov.f32	s17, s15
 800d174:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d178:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d17c:	2900      	cmp	r1, #0
 800d17e:	d045      	beq.n	800d20c <_dtoa_r+0x5b4>
 800d180:	494c      	ldr	r1, [pc, #304]	; (800d2b4 <_dtoa_r+0x65c>)
 800d182:	2000      	movs	r0, #0
 800d184:	f7f3 fb6a 	bl	800085c <__aeabi_ddiv>
 800d188:	ec53 2b18 	vmov	r2, r3, d8
 800d18c:	f7f3 f884 	bl	8000298 <__aeabi_dsub>
 800d190:	9d00      	ldr	r5, [sp, #0]
 800d192:	ec41 0b18 	vmov	d8, r0, r1
 800d196:	4639      	mov	r1, r7
 800d198:	4630      	mov	r0, r6
 800d19a:	f7f3 fce5 	bl	8000b68 <__aeabi_d2iz>
 800d19e:	900c      	str	r0, [sp, #48]	; 0x30
 800d1a0:	f7f3 f9c8 	bl	8000534 <__aeabi_i2d>
 800d1a4:	4602      	mov	r2, r0
 800d1a6:	460b      	mov	r3, r1
 800d1a8:	4630      	mov	r0, r6
 800d1aa:	4639      	mov	r1, r7
 800d1ac:	f7f3 f874 	bl	8000298 <__aeabi_dsub>
 800d1b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d1b2:	3330      	adds	r3, #48	; 0x30
 800d1b4:	f805 3b01 	strb.w	r3, [r5], #1
 800d1b8:	ec53 2b18 	vmov	r2, r3, d8
 800d1bc:	4606      	mov	r6, r0
 800d1be:	460f      	mov	r7, r1
 800d1c0:	f7f3 fc94 	bl	8000aec <__aeabi_dcmplt>
 800d1c4:	2800      	cmp	r0, #0
 800d1c6:	d165      	bne.n	800d294 <_dtoa_r+0x63c>
 800d1c8:	4632      	mov	r2, r6
 800d1ca:	463b      	mov	r3, r7
 800d1cc:	4935      	ldr	r1, [pc, #212]	; (800d2a4 <_dtoa_r+0x64c>)
 800d1ce:	2000      	movs	r0, #0
 800d1d0:	f7f3 f862 	bl	8000298 <__aeabi_dsub>
 800d1d4:	ec53 2b18 	vmov	r2, r3, d8
 800d1d8:	f7f3 fc88 	bl	8000aec <__aeabi_dcmplt>
 800d1dc:	2800      	cmp	r0, #0
 800d1de:	f040 80b9 	bne.w	800d354 <_dtoa_r+0x6fc>
 800d1e2:	9b02      	ldr	r3, [sp, #8]
 800d1e4:	429d      	cmp	r5, r3
 800d1e6:	f43f af75 	beq.w	800d0d4 <_dtoa_r+0x47c>
 800d1ea:	4b2f      	ldr	r3, [pc, #188]	; (800d2a8 <_dtoa_r+0x650>)
 800d1ec:	ec51 0b18 	vmov	r0, r1, d8
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	f7f3 fa09 	bl	8000608 <__aeabi_dmul>
 800d1f6:	4b2c      	ldr	r3, [pc, #176]	; (800d2a8 <_dtoa_r+0x650>)
 800d1f8:	ec41 0b18 	vmov	d8, r0, r1
 800d1fc:	2200      	movs	r2, #0
 800d1fe:	4630      	mov	r0, r6
 800d200:	4639      	mov	r1, r7
 800d202:	f7f3 fa01 	bl	8000608 <__aeabi_dmul>
 800d206:	4606      	mov	r6, r0
 800d208:	460f      	mov	r7, r1
 800d20a:	e7c4      	b.n	800d196 <_dtoa_r+0x53e>
 800d20c:	ec51 0b17 	vmov	r0, r1, d7
 800d210:	f7f3 f9fa 	bl	8000608 <__aeabi_dmul>
 800d214:	9b02      	ldr	r3, [sp, #8]
 800d216:	9d00      	ldr	r5, [sp, #0]
 800d218:	930c      	str	r3, [sp, #48]	; 0x30
 800d21a:	ec41 0b18 	vmov	d8, r0, r1
 800d21e:	4639      	mov	r1, r7
 800d220:	4630      	mov	r0, r6
 800d222:	f7f3 fca1 	bl	8000b68 <__aeabi_d2iz>
 800d226:	9011      	str	r0, [sp, #68]	; 0x44
 800d228:	f7f3 f984 	bl	8000534 <__aeabi_i2d>
 800d22c:	4602      	mov	r2, r0
 800d22e:	460b      	mov	r3, r1
 800d230:	4630      	mov	r0, r6
 800d232:	4639      	mov	r1, r7
 800d234:	f7f3 f830 	bl	8000298 <__aeabi_dsub>
 800d238:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d23a:	3330      	adds	r3, #48	; 0x30
 800d23c:	f805 3b01 	strb.w	r3, [r5], #1
 800d240:	9b02      	ldr	r3, [sp, #8]
 800d242:	429d      	cmp	r5, r3
 800d244:	4606      	mov	r6, r0
 800d246:	460f      	mov	r7, r1
 800d248:	f04f 0200 	mov.w	r2, #0
 800d24c:	d134      	bne.n	800d2b8 <_dtoa_r+0x660>
 800d24e:	4b19      	ldr	r3, [pc, #100]	; (800d2b4 <_dtoa_r+0x65c>)
 800d250:	ec51 0b18 	vmov	r0, r1, d8
 800d254:	f7f3 f822 	bl	800029c <__adddf3>
 800d258:	4602      	mov	r2, r0
 800d25a:	460b      	mov	r3, r1
 800d25c:	4630      	mov	r0, r6
 800d25e:	4639      	mov	r1, r7
 800d260:	f7f3 fc62 	bl	8000b28 <__aeabi_dcmpgt>
 800d264:	2800      	cmp	r0, #0
 800d266:	d175      	bne.n	800d354 <_dtoa_r+0x6fc>
 800d268:	ec53 2b18 	vmov	r2, r3, d8
 800d26c:	4911      	ldr	r1, [pc, #68]	; (800d2b4 <_dtoa_r+0x65c>)
 800d26e:	2000      	movs	r0, #0
 800d270:	f7f3 f812 	bl	8000298 <__aeabi_dsub>
 800d274:	4602      	mov	r2, r0
 800d276:	460b      	mov	r3, r1
 800d278:	4630      	mov	r0, r6
 800d27a:	4639      	mov	r1, r7
 800d27c:	f7f3 fc36 	bl	8000aec <__aeabi_dcmplt>
 800d280:	2800      	cmp	r0, #0
 800d282:	f43f af27 	beq.w	800d0d4 <_dtoa_r+0x47c>
 800d286:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800d288:	1e6b      	subs	r3, r5, #1
 800d28a:	930c      	str	r3, [sp, #48]	; 0x30
 800d28c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d290:	2b30      	cmp	r3, #48	; 0x30
 800d292:	d0f8      	beq.n	800d286 <_dtoa_r+0x62e>
 800d294:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800d298:	e04a      	b.n	800d330 <_dtoa_r+0x6d8>
 800d29a:	bf00      	nop
 800d29c:	0800f2d0 	.word	0x0800f2d0
 800d2a0:	0800f2a8 	.word	0x0800f2a8
 800d2a4:	3ff00000 	.word	0x3ff00000
 800d2a8:	40240000 	.word	0x40240000
 800d2ac:	401c0000 	.word	0x401c0000
 800d2b0:	40140000 	.word	0x40140000
 800d2b4:	3fe00000 	.word	0x3fe00000
 800d2b8:	4baf      	ldr	r3, [pc, #700]	; (800d578 <_dtoa_r+0x920>)
 800d2ba:	f7f3 f9a5 	bl	8000608 <__aeabi_dmul>
 800d2be:	4606      	mov	r6, r0
 800d2c0:	460f      	mov	r7, r1
 800d2c2:	e7ac      	b.n	800d21e <_dtoa_r+0x5c6>
 800d2c4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800d2c8:	9d00      	ldr	r5, [sp, #0]
 800d2ca:	4642      	mov	r2, r8
 800d2cc:	464b      	mov	r3, r9
 800d2ce:	4630      	mov	r0, r6
 800d2d0:	4639      	mov	r1, r7
 800d2d2:	f7f3 fac3 	bl	800085c <__aeabi_ddiv>
 800d2d6:	f7f3 fc47 	bl	8000b68 <__aeabi_d2iz>
 800d2da:	9002      	str	r0, [sp, #8]
 800d2dc:	f7f3 f92a 	bl	8000534 <__aeabi_i2d>
 800d2e0:	4642      	mov	r2, r8
 800d2e2:	464b      	mov	r3, r9
 800d2e4:	f7f3 f990 	bl	8000608 <__aeabi_dmul>
 800d2e8:	4602      	mov	r2, r0
 800d2ea:	460b      	mov	r3, r1
 800d2ec:	4630      	mov	r0, r6
 800d2ee:	4639      	mov	r1, r7
 800d2f0:	f7f2 ffd2 	bl	8000298 <__aeabi_dsub>
 800d2f4:	9e02      	ldr	r6, [sp, #8]
 800d2f6:	9f01      	ldr	r7, [sp, #4]
 800d2f8:	3630      	adds	r6, #48	; 0x30
 800d2fa:	f805 6b01 	strb.w	r6, [r5], #1
 800d2fe:	9e00      	ldr	r6, [sp, #0]
 800d300:	1bae      	subs	r6, r5, r6
 800d302:	42b7      	cmp	r7, r6
 800d304:	4602      	mov	r2, r0
 800d306:	460b      	mov	r3, r1
 800d308:	d137      	bne.n	800d37a <_dtoa_r+0x722>
 800d30a:	f7f2 ffc7 	bl	800029c <__adddf3>
 800d30e:	4642      	mov	r2, r8
 800d310:	464b      	mov	r3, r9
 800d312:	4606      	mov	r6, r0
 800d314:	460f      	mov	r7, r1
 800d316:	f7f3 fc07 	bl	8000b28 <__aeabi_dcmpgt>
 800d31a:	b9c8      	cbnz	r0, 800d350 <_dtoa_r+0x6f8>
 800d31c:	4642      	mov	r2, r8
 800d31e:	464b      	mov	r3, r9
 800d320:	4630      	mov	r0, r6
 800d322:	4639      	mov	r1, r7
 800d324:	f7f3 fbd8 	bl	8000ad8 <__aeabi_dcmpeq>
 800d328:	b110      	cbz	r0, 800d330 <_dtoa_r+0x6d8>
 800d32a:	9b02      	ldr	r3, [sp, #8]
 800d32c:	07d9      	lsls	r1, r3, #31
 800d32e:	d40f      	bmi.n	800d350 <_dtoa_r+0x6f8>
 800d330:	4620      	mov	r0, r4
 800d332:	4659      	mov	r1, fp
 800d334:	f000 fad6 	bl	800d8e4 <_Bfree>
 800d338:	2300      	movs	r3, #0
 800d33a:	702b      	strb	r3, [r5, #0]
 800d33c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d33e:	f10a 0001 	add.w	r0, sl, #1
 800d342:	6018      	str	r0, [r3, #0]
 800d344:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d346:	2b00      	cmp	r3, #0
 800d348:	f43f acd8 	beq.w	800ccfc <_dtoa_r+0xa4>
 800d34c:	601d      	str	r5, [r3, #0]
 800d34e:	e4d5      	b.n	800ccfc <_dtoa_r+0xa4>
 800d350:	f8cd a01c 	str.w	sl, [sp, #28]
 800d354:	462b      	mov	r3, r5
 800d356:	461d      	mov	r5, r3
 800d358:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d35c:	2a39      	cmp	r2, #57	; 0x39
 800d35e:	d108      	bne.n	800d372 <_dtoa_r+0x71a>
 800d360:	9a00      	ldr	r2, [sp, #0]
 800d362:	429a      	cmp	r2, r3
 800d364:	d1f7      	bne.n	800d356 <_dtoa_r+0x6fe>
 800d366:	9a07      	ldr	r2, [sp, #28]
 800d368:	9900      	ldr	r1, [sp, #0]
 800d36a:	3201      	adds	r2, #1
 800d36c:	9207      	str	r2, [sp, #28]
 800d36e:	2230      	movs	r2, #48	; 0x30
 800d370:	700a      	strb	r2, [r1, #0]
 800d372:	781a      	ldrb	r2, [r3, #0]
 800d374:	3201      	adds	r2, #1
 800d376:	701a      	strb	r2, [r3, #0]
 800d378:	e78c      	b.n	800d294 <_dtoa_r+0x63c>
 800d37a:	4b7f      	ldr	r3, [pc, #508]	; (800d578 <_dtoa_r+0x920>)
 800d37c:	2200      	movs	r2, #0
 800d37e:	f7f3 f943 	bl	8000608 <__aeabi_dmul>
 800d382:	2200      	movs	r2, #0
 800d384:	2300      	movs	r3, #0
 800d386:	4606      	mov	r6, r0
 800d388:	460f      	mov	r7, r1
 800d38a:	f7f3 fba5 	bl	8000ad8 <__aeabi_dcmpeq>
 800d38e:	2800      	cmp	r0, #0
 800d390:	d09b      	beq.n	800d2ca <_dtoa_r+0x672>
 800d392:	e7cd      	b.n	800d330 <_dtoa_r+0x6d8>
 800d394:	9a08      	ldr	r2, [sp, #32]
 800d396:	2a00      	cmp	r2, #0
 800d398:	f000 80c4 	beq.w	800d524 <_dtoa_r+0x8cc>
 800d39c:	9a05      	ldr	r2, [sp, #20]
 800d39e:	2a01      	cmp	r2, #1
 800d3a0:	f300 80a8 	bgt.w	800d4f4 <_dtoa_r+0x89c>
 800d3a4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800d3a6:	2a00      	cmp	r2, #0
 800d3a8:	f000 80a0 	beq.w	800d4ec <_dtoa_r+0x894>
 800d3ac:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d3b0:	9e06      	ldr	r6, [sp, #24]
 800d3b2:	4645      	mov	r5, r8
 800d3b4:	9a04      	ldr	r2, [sp, #16]
 800d3b6:	2101      	movs	r1, #1
 800d3b8:	441a      	add	r2, r3
 800d3ba:	4620      	mov	r0, r4
 800d3bc:	4498      	add	r8, r3
 800d3be:	9204      	str	r2, [sp, #16]
 800d3c0:	f000 fb4c 	bl	800da5c <__i2b>
 800d3c4:	4607      	mov	r7, r0
 800d3c6:	2d00      	cmp	r5, #0
 800d3c8:	dd0b      	ble.n	800d3e2 <_dtoa_r+0x78a>
 800d3ca:	9b04      	ldr	r3, [sp, #16]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	dd08      	ble.n	800d3e2 <_dtoa_r+0x78a>
 800d3d0:	42ab      	cmp	r3, r5
 800d3d2:	9a04      	ldr	r2, [sp, #16]
 800d3d4:	bfa8      	it	ge
 800d3d6:	462b      	movge	r3, r5
 800d3d8:	eba8 0803 	sub.w	r8, r8, r3
 800d3dc:	1aed      	subs	r5, r5, r3
 800d3de:	1ad3      	subs	r3, r2, r3
 800d3e0:	9304      	str	r3, [sp, #16]
 800d3e2:	9b06      	ldr	r3, [sp, #24]
 800d3e4:	b1fb      	cbz	r3, 800d426 <_dtoa_r+0x7ce>
 800d3e6:	9b08      	ldr	r3, [sp, #32]
 800d3e8:	2b00      	cmp	r3, #0
 800d3ea:	f000 809f 	beq.w	800d52c <_dtoa_r+0x8d4>
 800d3ee:	2e00      	cmp	r6, #0
 800d3f0:	dd11      	ble.n	800d416 <_dtoa_r+0x7be>
 800d3f2:	4639      	mov	r1, r7
 800d3f4:	4632      	mov	r2, r6
 800d3f6:	4620      	mov	r0, r4
 800d3f8:	f000 fbec 	bl	800dbd4 <__pow5mult>
 800d3fc:	465a      	mov	r2, fp
 800d3fe:	4601      	mov	r1, r0
 800d400:	4607      	mov	r7, r0
 800d402:	4620      	mov	r0, r4
 800d404:	f000 fb40 	bl	800da88 <__multiply>
 800d408:	4659      	mov	r1, fp
 800d40a:	9007      	str	r0, [sp, #28]
 800d40c:	4620      	mov	r0, r4
 800d40e:	f000 fa69 	bl	800d8e4 <_Bfree>
 800d412:	9b07      	ldr	r3, [sp, #28]
 800d414:	469b      	mov	fp, r3
 800d416:	9b06      	ldr	r3, [sp, #24]
 800d418:	1b9a      	subs	r2, r3, r6
 800d41a:	d004      	beq.n	800d426 <_dtoa_r+0x7ce>
 800d41c:	4659      	mov	r1, fp
 800d41e:	4620      	mov	r0, r4
 800d420:	f000 fbd8 	bl	800dbd4 <__pow5mult>
 800d424:	4683      	mov	fp, r0
 800d426:	2101      	movs	r1, #1
 800d428:	4620      	mov	r0, r4
 800d42a:	f000 fb17 	bl	800da5c <__i2b>
 800d42e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d430:	2b00      	cmp	r3, #0
 800d432:	4606      	mov	r6, r0
 800d434:	dd7c      	ble.n	800d530 <_dtoa_r+0x8d8>
 800d436:	461a      	mov	r2, r3
 800d438:	4601      	mov	r1, r0
 800d43a:	4620      	mov	r0, r4
 800d43c:	f000 fbca 	bl	800dbd4 <__pow5mult>
 800d440:	9b05      	ldr	r3, [sp, #20]
 800d442:	2b01      	cmp	r3, #1
 800d444:	4606      	mov	r6, r0
 800d446:	dd76      	ble.n	800d536 <_dtoa_r+0x8de>
 800d448:	2300      	movs	r3, #0
 800d44a:	9306      	str	r3, [sp, #24]
 800d44c:	6933      	ldr	r3, [r6, #16]
 800d44e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800d452:	6918      	ldr	r0, [r3, #16]
 800d454:	f000 fab2 	bl	800d9bc <__hi0bits>
 800d458:	f1c0 0020 	rsb	r0, r0, #32
 800d45c:	9b04      	ldr	r3, [sp, #16]
 800d45e:	4418      	add	r0, r3
 800d460:	f010 001f 	ands.w	r0, r0, #31
 800d464:	f000 8086 	beq.w	800d574 <_dtoa_r+0x91c>
 800d468:	f1c0 0320 	rsb	r3, r0, #32
 800d46c:	2b04      	cmp	r3, #4
 800d46e:	dd7f      	ble.n	800d570 <_dtoa_r+0x918>
 800d470:	f1c0 001c 	rsb	r0, r0, #28
 800d474:	9b04      	ldr	r3, [sp, #16]
 800d476:	4403      	add	r3, r0
 800d478:	4480      	add	r8, r0
 800d47a:	4405      	add	r5, r0
 800d47c:	9304      	str	r3, [sp, #16]
 800d47e:	f1b8 0f00 	cmp.w	r8, #0
 800d482:	dd05      	ble.n	800d490 <_dtoa_r+0x838>
 800d484:	4659      	mov	r1, fp
 800d486:	4642      	mov	r2, r8
 800d488:	4620      	mov	r0, r4
 800d48a:	f000 fbfd 	bl	800dc88 <__lshift>
 800d48e:	4683      	mov	fp, r0
 800d490:	9b04      	ldr	r3, [sp, #16]
 800d492:	2b00      	cmp	r3, #0
 800d494:	dd05      	ble.n	800d4a2 <_dtoa_r+0x84a>
 800d496:	4631      	mov	r1, r6
 800d498:	461a      	mov	r2, r3
 800d49a:	4620      	mov	r0, r4
 800d49c:	f000 fbf4 	bl	800dc88 <__lshift>
 800d4a0:	4606      	mov	r6, r0
 800d4a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d069      	beq.n	800d57c <_dtoa_r+0x924>
 800d4a8:	4631      	mov	r1, r6
 800d4aa:	4658      	mov	r0, fp
 800d4ac:	f000 fc58 	bl	800dd60 <__mcmp>
 800d4b0:	2800      	cmp	r0, #0
 800d4b2:	da63      	bge.n	800d57c <_dtoa_r+0x924>
 800d4b4:	2300      	movs	r3, #0
 800d4b6:	4659      	mov	r1, fp
 800d4b8:	220a      	movs	r2, #10
 800d4ba:	4620      	mov	r0, r4
 800d4bc:	f000 fa34 	bl	800d928 <__multadd>
 800d4c0:	9b08      	ldr	r3, [sp, #32]
 800d4c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d4c6:	4683      	mov	fp, r0
 800d4c8:	2b00      	cmp	r3, #0
 800d4ca:	f000 818f 	beq.w	800d7ec <_dtoa_r+0xb94>
 800d4ce:	4639      	mov	r1, r7
 800d4d0:	2300      	movs	r3, #0
 800d4d2:	220a      	movs	r2, #10
 800d4d4:	4620      	mov	r0, r4
 800d4d6:	f000 fa27 	bl	800d928 <__multadd>
 800d4da:	f1b9 0f00 	cmp.w	r9, #0
 800d4de:	4607      	mov	r7, r0
 800d4e0:	f300 808e 	bgt.w	800d600 <_dtoa_r+0x9a8>
 800d4e4:	9b05      	ldr	r3, [sp, #20]
 800d4e6:	2b02      	cmp	r3, #2
 800d4e8:	dc50      	bgt.n	800d58c <_dtoa_r+0x934>
 800d4ea:	e089      	b.n	800d600 <_dtoa_r+0x9a8>
 800d4ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d4ee:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d4f2:	e75d      	b.n	800d3b0 <_dtoa_r+0x758>
 800d4f4:	9b01      	ldr	r3, [sp, #4]
 800d4f6:	1e5e      	subs	r6, r3, #1
 800d4f8:	9b06      	ldr	r3, [sp, #24]
 800d4fa:	42b3      	cmp	r3, r6
 800d4fc:	bfbf      	itttt	lt
 800d4fe:	9b06      	ldrlt	r3, [sp, #24]
 800d500:	9606      	strlt	r6, [sp, #24]
 800d502:	1af2      	sublt	r2, r6, r3
 800d504:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800d506:	bfb6      	itet	lt
 800d508:	189b      	addlt	r3, r3, r2
 800d50a:	1b9e      	subge	r6, r3, r6
 800d50c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800d50e:	9b01      	ldr	r3, [sp, #4]
 800d510:	bfb8      	it	lt
 800d512:	2600      	movlt	r6, #0
 800d514:	2b00      	cmp	r3, #0
 800d516:	bfb5      	itete	lt
 800d518:	eba8 0503 	sublt.w	r5, r8, r3
 800d51c:	9b01      	ldrge	r3, [sp, #4]
 800d51e:	2300      	movlt	r3, #0
 800d520:	4645      	movge	r5, r8
 800d522:	e747      	b.n	800d3b4 <_dtoa_r+0x75c>
 800d524:	9e06      	ldr	r6, [sp, #24]
 800d526:	9f08      	ldr	r7, [sp, #32]
 800d528:	4645      	mov	r5, r8
 800d52a:	e74c      	b.n	800d3c6 <_dtoa_r+0x76e>
 800d52c:	9a06      	ldr	r2, [sp, #24]
 800d52e:	e775      	b.n	800d41c <_dtoa_r+0x7c4>
 800d530:	9b05      	ldr	r3, [sp, #20]
 800d532:	2b01      	cmp	r3, #1
 800d534:	dc18      	bgt.n	800d568 <_dtoa_r+0x910>
 800d536:	9b02      	ldr	r3, [sp, #8]
 800d538:	b9b3      	cbnz	r3, 800d568 <_dtoa_r+0x910>
 800d53a:	9b03      	ldr	r3, [sp, #12]
 800d53c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d540:	b9a3      	cbnz	r3, 800d56c <_dtoa_r+0x914>
 800d542:	9b03      	ldr	r3, [sp, #12]
 800d544:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d548:	0d1b      	lsrs	r3, r3, #20
 800d54a:	051b      	lsls	r3, r3, #20
 800d54c:	b12b      	cbz	r3, 800d55a <_dtoa_r+0x902>
 800d54e:	9b04      	ldr	r3, [sp, #16]
 800d550:	3301      	adds	r3, #1
 800d552:	9304      	str	r3, [sp, #16]
 800d554:	f108 0801 	add.w	r8, r8, #1
 800d558:	2301      	movs	r3, #1
 800d55a:	9306      	str	r3, [sp, #24]
 800d55c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d55e:	2b00      	cmp	r3, #0
 800d560:	f47f af74 	bne.w	800d44c <_dtoa_r+0x7f4>
 800d564:	2001      	movs	r0, #1
 800d566:	e779      	b.n	800d45c <_dtoa_r+0x804>
 800d568:	2300      	movs	r3, #0
 800d56a:	e7f6      	b.n	800d55a <_dtoa_r+0x902>
 800d56c:	9b02      	ldr	r3, [sp, #8]
 800d56e:	e7f4      	b.n	800d55a <_dtoa_r+0x902>
 800d570:	d085      	beq.n	800d47e <_dtoa_r+0x826>
 800d572:	4618      	mov	r0, r3
 800d574:	301c      	adds	r0, #28
 800d576:	e77d      	b.n	800d474 <_dtoa_r+0x81c>
 800d578:	40240000 	.word	0x40240000
 800d57c:	9b01      	ldr	r3, [sp, #4]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	dc38      	bgt.n	800d5f4 <_dtoa_r+0x99c>
 800d582:	9b05      	ldr	r3, [sp, #20]
 800d584:	2b02      	cmp	r3, #2
 800d586:	dd35      	ble.n	800d5f4 <_dtoa_r+0x99c>
 800d588:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d58c:	f1b9 0f00 	cmp.w	r9, #0
 800d590:	d10d      	bne.n	800d5ae <_dtoa_r+0x956>
 800d592:	4631      	mov	r1, r6
 800d594:	464b      	mov	r3, r9
 800d596:	2205      	movs	r2, #5
 800d598:	4620      	mov	r0, r4
 800d59a:	f000 f9c5 	bl	800d928 <__multadd>
 800d59e:	4601      	mov	r1, r0
 800d5a0:	4606      	mov	r6, r0
 800d5a2:	4658      	mov	r0, fp
 800d5a4:	f000 fbdc 	bl	800dd60 <__mcmp>
 800d5a8:	2800      	cmp	r0, #0
 800d5aa:	f73f adbd 	bgt.w	800d128 <_dtoa_r+0x4d0>
 800d5ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5b0:	9d00      	ldr	r5, [sp, #0]
 800d5b2:	ea6f 0a03 	mvn.w	sl, r3
 800d5b6:	f04f 0800 	mov.w	r8, #0
 800d5ba:	4631      	mov	r1, r6
 800d5bc:	4620      	mov	r0, r4
 800d5be:	f000 f991 	bl	800d8e4 <_Bfree>
 800d5c2:	2f00      	cmp	r7, #0
 800d5c4:	f43f aeb4 	beq.w	800d330 <_dtoa_r+0x6d8>
 800d5c8:	f1b8 0f00 	cmp.w	r8, #0
 800d5cc:	d005      	beq.n	800d5da <_dtoa_r+0x982>
 800d5ce:	45b8      	cmp	r8, r7
 800d5d0:	d003      	beq.n	800d5da <_dtoa_r+0x982>
 800d5d2:	4641      	mov	r1, r8
 800d5d4:	4620      	mov	r0, r4
 800d5d6:	f000 f985 	bl	800d8e4 <_Bfree>
 800d5da:	4639      	mov	r1, r7
 800d5dc:	4620      	mov	r0, r4
 800d5de:	f000 f981 	bl	800d8e4 <_Bfree>
 800d5e2:	e6a5      	b.n	800d330 <_dtoa_r+0x6d8>
 800d5e4:	2600      	movs	r6, #0
 800d5e6:	4637      	mov	r7, r6
 800d5e8:	e7e1      	b.n	800d5ae <_dtoa_r+0x956>
 800d5ea:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800d5ec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800d5f0:	4637      	mov	r7, r6
 800d5f2:	e599      	b.n	800d128 <_dtoa_r+0x4d0>
 800d5f4:	9b08      	ldr	r3, [sp, #32]
 800d5f6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	f000 80fd 	beq.w	800d7fa <_dtoa_r+0xba2>
 800d600:	2d00      	cmp	r5, #0
 800d602:	dd05      	ble.n	800d610 <_dtoa_r+0x9b8>
 800d604:	4639      	mov	r1, r7
 800d606:	462a      	mov	r2, r5
 800d608:	4620      	mov	r0, r4
 800d60a:	f000 fb3d 	bl	800dc88 <__lshift>
 800d60e:	4607      	mov	r7, r0
 800d610:	9b06      	ldr	r3, [sp, #24]
 800d612:	2b00      	cmp	r3, #0
 800d614:	d05c      	beq.n	800d6d0 <_dtoa_r+0xa78>
 800d616:	6879      	ldr	r1, [r7, #4]
 800d618:	4620      	mov	r0, r4
 800d61a:	f000 f923 	bl	800d864 <_Balloc>
 800d61e:	4605      	mov	r5, r0
 800d620:	b928      	cbnz	r0, 800d62e <_dtoa_r+0x9d6>
 800d622:	4b80      	ldr	r3, [pc, #512]	; (800d824 <_dtoa_r+0xbcc>)
 800d624:	4602      	mov	r2, r0
 800d626:	f240 21ea 	movw	r1, #746	; 0x2ea
 800d62a:	f7ff bb2e 	b.w	800cc8a <_dtoa_r+0x32>
 800d62e:	693a      	ldr	r2, [r7, #16]
 800d630:	3202      	adds	r2, #2
 800d632:	0092      	lsls	r2, r2, #2
 800d634:	f107 010c 	add.w	r1, r7, #12
 800d638:	300c      	adds	r0, #12
 800d63a:	f000 f905 	bl	800d848 <memcpy>
 800d63e:	2201      	movs	r2, #1
 800d640:	4629      	mov	r1, r5
 800d642:	4620      	mov	r0, r4
 800d644:	f000 fb20 	bl	800dc88 <__lshift>
 800d648:	9b00      	ldr	r3, [sp, #0]
 800d64a:	3301      	adds	r3, #1
 800d64c:	9301      	str	r3, [sp, #4]
 800d64e:	9b00      	ldr	r3, [sp, #0]
 800d650:	444b      	add	r3, r9
 800d652:	9307      	str	r3, [sp, #28]
 800d654:	9b02      	ldr	r3, [sp, #8]
 800d656:	f003 0301 	and.w	r3, r3, #1
 800d65a:	46b8      	mov	r8, r7
 800d65c:	9306      	str	r3, [sp, #24]
 800d65e:	4607      	mov	r7, r0
 800d660:	9b01      	ldr	r3, [sp, #4]
 800d662:	4631      	mov	r1, r6
 800d664:	3b01      	subs	r3, #1
 800d666:	4658      	mov	r0, fp
 800d668:	9302      	str	r3, [sp, #8]
 800d66a:	f7ff fa69 	bl	800cb40 <quorem>
 800d66e:	4603      	mov	r3, r0
 800d670:	3330      	adds	r3, #48	; 0x30
 800d672:	9004      	str	r0, [sp, #16]
 800d674:	4641      	mov	r1, r8
 800d676:	4658      	mov	r0, fp
 800d678:	9308      	str	r3, [sp, #32]
 800d67a:	f000 fb71 	bl	800dd60 <__mcmp>
 800d67e:	463a      	mov	r2, r7
 800d680:	4681      	mov	r9, r0
 800d682:	4631      	mov	r1, r6
 800d684:	4620      	mov	r0, r4
 800d686:	f000 fb87 	bl	800dd98 <__mdiff>
 800d68a:	68c2      	ldr	r2, [r0, #12]
 800d68c:	9b08      	ldr	r3, [sp, #32]
 800d68e:	4605      	mov	r5, r0
 800d690:	bb02      	cbnz	r2, 800d6d4 <_dtoa_r+0xa7c>
 800d692:	4601      	mov	r1, r0
 800d694:	4658      	mov	r0, fp
 800d696:	f000 fb63 	bl	800dd60 <__mcmp>
 800d69a:	9b08      	ldr	r3, [sp, #32]
 800d69c:	4602      	mov	r2, r0
 800d69e:	4629      	mov	r1, r5
 800d6a0:	4620      	mov	r0, r4
 800d6a2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800d6a6:	f000 f91d 	bl	800d8e4 <_Bfree>
 800d6aa:	9b05      	ldr	r3, [sp, #20]
 800d6ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d6ae:	9d01      	ldr	r5, [sp, #4]
 800d6b0:	ea43 0102 	orr.w	r1, r3, r2
 800d6b4:	9b06      	ldr	r3, [sp, #24]
 800d6b6:	430b      	orrs	r3, r1
 800d6b8:	9b08      	ldr	r3, [sp, #32]
 800d6ba:	d10d      	bne.n	800d6d8 <_dtoa_r+0xa80>
 800d6bc:	2b39      	cmp	r3, #57	; 0x39
 800d6be:	d029      	beq.n	800d714 <_dtoa_r+0xabc>
 800d6c0:	f1b9 0f00 	cmp.w	r9, #0
 800d6c4:	dd01      	ble.n	800d6ca <_dtoa_r+0xa72>
 800d6c6:	9b04      	ldr	r3, [sp, #16]
 800d6c8:	3331      	adds	r3, #49	; 0x31
 800d6ca:	9a02      	ldr	r2, [sp, #8]
 800d6cc:	7013      	strb	r3, [r2, #0]
 800d6ce:	e774      	b.n	800d5ba <_dtoa_r+0x962>
 800d6d0:	4638      	mov	r0, r7
 800d6d2:	e7b9      	b.n	800d648 <_dtoa_r+0x9f0>
 800d6d4:	2201      	movs	r2, #1
 800d6d6:	e7e2      	b.n	800d69e <_dtoa_r+0xa46>
 800d6d8:	f1b9 0f00 	cmp.w	r9, #0
 800d6dc:	db06      	blt.n	800d6ec <_dtoa_r+0xa94>
 800d6de:	9905      	ldr	r1, [sp, #20]
 800d6e0:	ea41 0909 	orr.w	r9, r1, r9
 800d6e4:	9906      	ldr	r1, [sp, #24]
 800d6e6:	ea59 0101 	orrs.w	r1, r9, r1
 800d6ea:	d120      	bne.n	800d72e <_dtoa_r+0xad6>
 800d6ec:	2a00      	cmp	r2, #0
 800d6ee:	ddec      	ble.n	800d6ca <_dtoa_r+0xa72>
 800d6f0:	4659      	mov	r1, fp
 800d6f2:	2201      	movs	r2, #1
 800d6f4:	4620      	mov	r0, r4
 800d6f6:	9301      	str	r3, [sp, #4]
 800d6f8:	f000 fac6 	bl	800dc88 <__lshift>
 800d6fc:	4631      	mov	r1, r6
 800d6fe:	4683      	mov	fp, r0
 800d700:	f000 fb2e 	bl	800dd60 <__mcmp>
 800d704:	2800      	cmp	r0, #0
 800d706:	9b01      	ldr	r3, [sp, #4]
 800d708:	dc02      	bgt.n	800d710 <_dtoa_r+0xab8>
 800d70a:	d1de      	bne.n	800d6ca <_dtoa_r+0xa72>
 800d70c:	07da      	lsls	r2, r3, #31
 800d70e:	d5dc      	bpl.n	800d6ca <_dtoa_r+0xa72>
 800d710:	2b39      	cmp	r3, #57	; 0x39
 800d712:	d1d8      	bne.n	800d6c6 <_dtoa_r+0xa6e>
 800d714:	9a02      	ldr	r2, [sp, #8]
 800d716:	2339      	movs	r3, #57	; 0x39
 800d718:	7013      	strb	r3, [r2, #0]
 800d71a:	462b      	mov	r3, r5
 800d71c:	461d      	mov	r5, r3
 800d71e:	3b01      	subs	r3, #1
 800d720:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d724:	2a39      	cmp	r2, #57	; 0x39
 800d726:	d050      	beq.n	800d7ca <_dtoa_r+0xb72>
 800d728:	3201      	adds	r2, #1
 800d72a:	701a      	strb	r2, [r3, #0]
 800d72c:	e745      	b.n	800d5ba <_dtoa_r+0x962>
 800d72e:	2a00      	cmp	r2, #0
 800d730:	dd03      	ble.n	800d73a <_dtoa_r+0xae2>
 800d732:	2b39      	cmp	r3, #57	; 0x39
 800d734:	d0ee      	beq.n	800d714 <_dtoa_r+0xabc>
 800d736:	3301      	adds	r3, #1
 800d738:	e7c7      	b.n	800d6ca <_dtoa_r+0xa72>
 800d73a:	9a01      	ldr	r2, [sp, #4]
 800d73c:	9907      	ldr	r1, [sp, #28]
 800d73e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800d742:	428a      	cmp	r2, r1
 800d744:	d02a      	beq.n	800d79c <_dtoa_r+0xb44>
 800d746:	4659      	mov	r1, fp
 800d748:	2300      	movs	r3, #0
 800d74a:	220a      	movs	r2, #10
 800d74c:	4620      	mov	r0, r4
 800d74e:	f000 f8eb 	bl	800d928 <__multadd>
 800d752:	45b8      	cmp	r8, r7
 800d754:	4683      	mov	fp, r0
 800d756:	f04f 0300 	mov.w	r3, #0
 800d75a:	f04f 020a 	mov.w	r2, #10
 800d75e:	4641      	mov	r1, r8
 800d760:	4620      	mov	r0, r4
 800d762:	d107      	bne.n	800d774 <_dtoa_r+0xb1c>
 800d764:	f000 f8e0 	bl	800d928 <__multadd>
 800d768:	4680      	mov	r8, r0
 800d76a:	4607      	mov	r7, r0
 800d76c:	9b01      	ldr	r3, [sp, #4]
 800d76e:	3301      	adds	r3, #1
 800d770:	9301      	str	r3, [sp, #4]
 800d772:	e775      	b.n	800d660 <_dtoa_r+0xa08>
 800d774:	f000 f8d8 	bl	800d928 <__multadd>
 800d778:	4639      	mov	r1, r7
 800d77a:	4680      	mov	r8, r0
 800d77c:	2300      	movs	r3, #0
 800d77e:	220a      	movs	r2, #10
 800d780:	4620      	mov	r0, r4
 800d782:	f000 f8d1 	bl	800d928 <__multadd>
 800d786:	4607      	mov	r7, r0
 800d788:	e7f0      	b.n	800d76c <_dtoa_r+0xb14>
 800d78a:	f1b9 0f00 	cmp.w	r9, #0
 800d78e:	9a00      	ldr	r2, [sp, #0]
 800d790:	bfcc      	ite	gt
 800d792:	464d      	movgt	r5, r9
 800d794:	2501      	movle	r5, #1
 800d796:	4415      	add	r5, r2
 800d798:	f04f 0800 	mov.w	r8, #0
 800d79c:	4659      	mov	r1, fp
 800d79e:	2201      	movs	r2, #1
 800d7a0:	4620      	mov	r0, r4
 800d7a2:	9301      	str	r3, [sp, #4]
 800d7a4:	f000 fa70 	bl	800dc88 <__lshift>
 800d7a8:	4631      	mov	r1, r6
 800d7aa:	4683      	mov	fp, r0
 800d7ac:	f000 fad8 	bl	800dd60 <__mcmp>
 800d7b0:	2800      	cmp	r0, #0
 800d7b2:	dcb2      	bgt.n	800d71a <_dtoa_r+0xac2>
 800d7b4:	d102      	bne.n	800d7bc <_dtoa_r+0xb64>
 800d7b6:	9b01      	ldr	r3, [sp, #4]
 800d7b8:	07db      	lsls	r3, r3, #31
 800d7ba:	d4ae      	bmi.n	800d71a <_dtoa_r+0xac2>
 800d7bc:	462b      	mov	r3, r5
 800d7be:	461d      	mov	r5, r3
 800d7c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d7c4:	2a30      	cmp	r2, #48	; 0x30
 800d7c6:	d0fa      	beq.n	800d7be <_dtoa_r+0xb66>
 800d7c8:	e6f7      	b.n	800d5ba <_dtoa_r+0x962>
 800d7ca:	9a00      	ldr	r2, [sp, #0]
 800d7cc:	429a      	cmp	r2, r3
 800d7ce:	d1a5      	bne.n	800d71c <_dtoa_r+0xac4>
 800d7d0:	f10a 0a01 	add.w	sl, sl, #1
 800d7d4:	2331      	movs	r3, #49	; 0x31
 800d7d6:	e779      	b.n	800d6cc <_dtoa_r+0xa74>
 800d7d8:	4b13      	ldr	r3, [pc, #76]	; (800d828 <_dtoa_r+0xbd0>)
 800d7da:	f7ff baaf 	b.w	800cd3c <_dtoa_r+0xe4>
 800d7de:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d7e0:	2b00      	cmp	r3, #0
 800d7e2:	f47f aa86 	bne.w	800ccf2 <_dtoa_r+0x9a>
 800d7e6:	4b11      	ldr	r3, [pc, #68]	; (800d82c <_dtoa_r+0xbd4>)
 800d7e8:	f7ff baa8 	b.w	800cd3c <_dtoa_r+0xe4>
 800d7ec:	f1b9 0f00 	cmp.w	r9, #0
 800d7f0:	dc03      	bgt.n	800d7fa <_dtoa_r+0xba2>
 800d7f2:	9b05      	ldr	r3, [sp, #20]
 800d7f4:	2b02      	cmp	r3, #2
 800d7f6:	f73f aec9 	bgt.w	800d58c <_dtoa_r+0x934>
 800d7fa:	9d00      	ldr	r5, [sp, #0]
 800d7fc:	4631      	mov	r1, r6
 800d7fe:	4658      	mov	r0, fp
 800d800:	f7ff f99e 	bl	800cb40 <quorem>
 800d804:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800d808:	f805 3b01 	strb.w	r3, [r5], #1
 800d80c:	9a00      	ldr	r2, [sp, #0]
 800d80e:	1aaa      	subs	r2, r5, r2
 800d810:	4591      	cmp	r9, r2
 800d812:	ddba      	ble.n	800d78a <_dtoa_r+0xb32>
 800d814:	4659      	mov	r1, fp
 800d816:	2300      	movs	r3, #0
 800d818:	220a      	movs	r2, #10
 800d81a:	4620      	mov	r0, r4
 800d81c:	f000 f884 	bl	800d928 <__multadd>
 800d820:	4683      	mov	fp, r0
 800d822:	e7eb      	b.n	800d7fc <_dtoa_r+0xba4>
 800d824:	0800f237 	.word	0x0800f237
 800d828:	0800f190 	.word	0x0800f190
 800d82c:	0800f1b4 	.word	0x0800f1b4

0800d830 <_localeconv_r>:
 800d830:	4800      	ldr	r0, [pc, #0]	; (800d834 <_localeconv_r+0x4>)
 800d832:	4770      	bx	lr
 800d834:	200002d4 	.word	0x200002d4

0800d838 <malloc>:
 800d838:	4b02      	ldr	r3, [pc, #8]	; (800d844 <malloc+0xc>)
 800d83a:	4601      	mov	r1, r0
 800d83c:	6818      	ldr	r0, [r3, #0]
 800d83e:	f000 bbef 	b.w	800e020 <_malloc_r>
 800d842:	bf00      	nop
 800d844:	20000180 	.word	0x20000180

0800d848 <memcpy>:
 800d848:	440a      	add	r2, r1
 800d84a:	4291      	cmp	r1, r2
 800d84c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d850:	d100      	bne.n	800d854 <memcpy+0xc>
 800d852:	4770      	bx	lr
 800d854:	b510      	push	{r4, lr}
 800d856:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d85a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d85e:	4291      	cmp	r1, r2
 800d860:	d1f9      	bne.n	800d856 <memcpy+0xe>
 800d862:	bd10      	pop	{r4, pc}

0800d864 <_Balloc>:
 800d864:	b570      	push	{r4, r5, r6, lr}
 800d866:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d868:	4604      	mov	r4, r0
 800d86a:	460d      	mov	r5, r1
 800d86c:	b976      	cbnz	r6, 800d88c <_Balloc+0x28>
 800d86e:	2010      	movs	r0, #16
 800d870:	f7ff ffe2 	bl	800d838 <malloc>
 800d874:	4602      	mov	r2, r0
 800d876:	6260      	str	r0, [r4, #36]	; 0x24
 800d878:	b920      	cbnz	r0, 800d884 <_Balloc+0x20>
 800d87a:	4b18      	ldr	r3, [pc, #96]	; (800d8dc <_Balloc+0x78>)
 800d87c:	4818      	ldr	r0, [pc, #96]	; (800d8e0 <_Balloc+0x7c>)
 800d87e:	2166      	movs	r1, #102	; 0x66
 800d880:	f000 fd94 	bl	800e3ac <__assert_func>
 800d884:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d888:	6006      	str	r6, [r0, #0]
 800d88a:	60c6      	str	r6, [r0, #12]
 800d88c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d88e:	68f3      	ldr	r3, [r6, #12]
 800d890:	b183      	cbz	r3, 800d8b4 <_Balloc+0x50>
 800d892:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d894:	68db      	ldr	r3, [r3, #12]
 800d896:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d89a:	b9b8      	cbnz	r0, 800d8cc <_Balloc+0x68>
 800d89c:	2101      	movs	r1, #1
 800d89e:	fa01 f605 	lsl.w	r6, r1, r5
 800d8a2:	1d72      	adds	r2, r6, #5
 800d8a4:	0092      	lsls	r2, r2, #2
 800d8a6:	4620      	mov	r0, r4
 800d8a8:	f000 fb5a 	bl	800df60 <_calloc_r>
 800d8ac:	b160      	cbz	r0, 800d8c8 <_Balloc+0x64>
 800d8ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d8b2:	e00e      	b.n	800d8d2 <_Balloc+0x6e>
 800d8b4:	2221      	movs	r2, #33	; 0x21
 800d8b6:	2104      	movs	r1, #4
 800d8b8:	4620      	mov	r0, r4
 800d8ba:	f000 fb51 	bl	800df60 <_calloc_r>
 800d8be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d8c0:	60f0      	str	r0, [r6, #12]
 800d8c2:	68db      	ldr	r3, [r3, #12]
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d1e4      	bne.n	800d892 <_Balloc+0x2e>
 800d8c8:	2000      	movs	r0, #0
 800d8ca:	bd70      	pop	{r4, r5, r6, pc}
 800d8cc:	6802      	ldr	r2, [r0, #0]
 800d8ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d8d2:	2300      	movs	r3, #0
 800d8d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d8d8:	e7f7      	b.n	800d8ca <_Balloc+0x66>
 800d8da:	bf00      	nop
 800d8dc:	0800f1c1 	.word	0x0800f1c1
 800d8e0:	0800f248 	.word	0x0800f248

0800d8e4 <_Bfree>:
 800d8e4:	b570      	push	{r4, r5, r6, lr}
 800d8e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d8e8:	4605      	mov	r5, r0
 800d8ea:	460c      	mov	r4, r1
 800d8ec:	b976      	cbnz	r6, 800d90c <_Bfree+0x28>
 800d8ee:	2010      	movs	r0, #16
 800d8f0:	f7ff ffa2 	bl	800d838 <malloc>
 800d8f4:	4602      	mov	r2, r0
 800d8f6:	6268      	str	r0, [r5, #36]	; 0x24
 800d8f8:	b920      	cbnz	r0, 800d904 <_Bfree+0x20>
 800d8fa:	4b09      	ldr	r3, [pc, #36]	; (800d920 <_Bfree+0x3c>)
 800d8fc:	4809      	ldr	r0, [pc, #36]	; (800d924 <_Bfree+0x40>)
 800d8fe:	218a      	movs	r1, #138	; 0x8a
 800d900:	f000 fd54 	bl	800e3ac <__assert_func>
 800d904:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d908:	6006      	str	r6, [r0, #0]
 800d90a:	60c6      	str	r6, [r0, #12]
 800d90c:	b13c      	cbz	r4, 800d91e <_Bfree+0x3a>
 800d90e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d910:	6862      	ldr	r2, [r4, #4]
 800d912:	68db      	ldr	r3, [r3, #12]
 800d914:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d918:	6021      	str	r1, [r4, #0]
 800d91a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d91e:	bd70      	pop	{r4, r5, r6, pc}
 800d920:	0800f1c1 	.word	0x0800f1c1
 800d924:	0800f248 	.word	0x0800f248

0800d928 <__multadd>:
 800d928:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d92c:	690e      	ldr	r6, [r1, #16]
 800d92e:	4607      	mov	r7, r0
 800d930:	4698      	mov	r8, r3
 800d932:	460c      	mov	r4, r1
 800d934:	f101 0014 	add.w	r0, r1, #20
 800d938:	2300      	movs	r3, #0
 800d93a:	6805      	ldr	r5, [r0, #0]
 800d93c:	b2a9      	uxth	r1, r5
 800d93e:	fb02 8101 	mla	r1, r2, r1, r8
 800d942:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800d946:	0c2d      	lsrs	r5, r5, #16
 800d948:	fb02 c505 	mla	r5, r2, r5, ip
 800d94c:	b289      	uxth	r1, r1
 800d94e:	3301      	adds	r3, #1
 800d950:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800d954:	429e      	cmp	r6, r3
 800d956:	f840 1b04 	str.w	r1, [r0], #4
 800d95a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800d95e:	dcec      	bgt.n	800d93a <__multadd+0x12>
 800d960:	f1b8 0f00 	cmp.w	r8, #0
 800d964:	d022      	beq.n	800d9ac <__multadd+0x84>
 800d966:	68a3      	ldr	r3, [r4, #8]
 800d968:	42b3      	cmp	r3, r6
 800d96a:	dc19      	bgt.n	800d9a0 <__multadd+0x78>
 800d96c:	6861      	ldr	r1, [r4, #4]
 800d96e:	4638      	mov	r0, r7
 800d970:	3101      	adds	r1, #1
 800d972:	f7ff ff77 	bl	800d864 <_Balloc>
 800d976:	4605      	mov	r5, r0
 800d978:	b928      	cbnz	r0, 800d986 <__multadd+0x5e>
 800d97a:	4602      	mov	r2, r0
 800d97c:	4b0d      	ldr	r3, [pc, #52]	; (800d9b4 <__multadd+0x8c>)
 800d97e:	480e      	ldr	r0, [pc, #56]	; (800d9b8 <__multadd+0x90>)
 800d980:	21b5      	movs	r1, #181	; 0xb5
 800d982:	f000 fd13 	bl	800e3ac <__assert_func>
 800d986:	6922      	ldr	r2, [r4, #16]
 800d988:	3202      	adds	r2, #2
 800d98a:	f104 010c 	add.w	r1, r4, #12
 800d98e:	0092      	lsls	r2, r2, #2
 800d990:	300c      	adds	r0, #12
 800d992:	f7ff ff59 	bl	800d848 <memcpy>
 800d996:	4621      	mov	r1, r4
 800d998:	4638      	mov	r0, r7
 800d99a:	f7ff ffa3 	bl	800d8e4 <_Bfree>
 800d99e:	462c      	mov	r4, r5
 800d9a0:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800d9a4:	3601      	adds	r6, #1
 800d9a6:	f8c3 8014 	str.w	r8, [r3, #20]
 800d9aa:	6126      	str	r6, [r4, #16]
 800d9ac:	4620      	mov	r0, r4
 800d9ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d9b2:	bf00      	nop
 800d9b4:	0800f237 	.word	0x0800f237
 800d9b8:	0800f248 	.word	0x0800f248

0800d9bc <__hi0bits>:
 800d9bc:	0c03      	lsrs	r3, r0, #16
 800d9be:	041b      	lsls	r3, r3, #16
 800d9c0:	b9d3      	cbnz	r3, 800d9f8 <__hi0bits+0x3c>
 800d9c2:	0400      	lsls	r0, r0, #16
 800d9c4:	2310      	movs	r3, #16
 800d9c6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d9ca:	bf04      	itt	eq
 800d9cc:	0200      	lsleq	r0, r0, #8
 800d9ce:	3308      	addeq	r3, #8
 800d9d0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d9d4:	bf04      	itt	eq
 800d9d6:	0100      	lsleq	r0, r0, #4
 800d9d8:	3304      	addeq	r3, #4
 800d9da:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d9de:	bf04      	itt	eq
 800d9e0:	0080      	lsleq	r0, r0, #2
 800d9e2:	3302      	addeq	r3, #2
 800d9e4:	2800      	cmp	r0, #0
 800d9e6:	db05      	blt.n	800d9f4 <__hi0bits+0x38>
 800d9e8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d9ec:	f103 0301 	add.w	r3, r3, #1
 800d9f0:	bf08      	it	eq
 800d9f2:	2320      	moveq	r3, #32
 800d9f4:	4618      	mov	r0, r3
 800d9f6:	4770      	bx	lr
 800d9f8:	2300      	movs	r3, #0
 800d9fa:	e7e4      	b.n	800d9c6 <__hi0bits+0xa>

0800d9fc <__lo0bits>:
 800d9fc:	6803      	ldr	r3, [r0, #0]
 800d9fe:	f013 0207 	ands.w	r2, r3, #7
 800da02:	4601      	mov	r1, r0
 800da04:	d00b      	beq.n	800da1e <__lo0bits+0x22>
 800da06:	07da      	lsls	r2, r3, #31
 800da08:	d424      	bmi.n	800da54 <__lo0bits+0x58>
 800da0a:	0798      	lsls	r0, r3, #30
 800da0c:	bf49      	itett	mi
 800da0e:	085b      	lsrmi	r3, r3, #1
 800da10:	089b      	lsrpl	r3, r3, #2
 800da12:	2001      	movmi	r0, #1
 800da14:	600b      	strmi	r3, [r1, #0]
 800da16:	bf5c      	itt	pl
 800da18:	600b      	strpl	r3, [r1, #0]
 800da1a:	2002      	movpl	r0, #2
 800da1c:	4770      	bx	lr
 800da1e:	b298      	uxth	r0, r3
 800da20:	b9b0      	cbnz	r0, 800da50 <__lo0bits+0x54>
 800da22:	0c1b      	lsrs	r3, r3, #16
 800da24:	2010      	movs	r0, #16
 800da26:	f013 0fff 	tst.w	r3, #255	; 0xff
 800da2a:	bf04      	itt	eq
 800da2c:	0a1b      	lsreq	r3, r3, #8
 800da2e:	3008      	addeq	r0, #8
 800da30:	071a      	lsls	r2, r3, #28
 800da32:	bf04      	itt	eq
 800da34:	091b      	lsreq	r3, r3, #4
 800da36:	3004      	addeq	r0, #4
 800da38:	079a      	lsls	r2, r3, #30
 800da3a:	bf04      	itt	eq
 800da3c:	089b      	lsreq	r3, r3, #2
 800da3e:	3002      	addeq	r0, #2
 800da40:	07da      	lsls	r2, r3, #31
 800da42:	d403      	bmi.n	800da4c <__lo0bits+0x50>
 800da44:	085b      	lsrs	r3, r3, #1
 800da46:	f100 0001 	add.w	r0, r0, #1
 800da4a:	d005      	beq.n	800da58 <__lo0bits+0x5c>
 800da4c:	600b      	str	r3, [r1, #0]
 800da4e:	4770      	bx	lr
 800da50:	4610      	mov	r0, r2
 800da52:	e7e8      	b.n	800da26 <__lo0bits+0x2a>
 800da54:	2000      	movs	r0, #0
 800da56:	4770      	bx	lr
 800da58:	2020      	movs	r0, #32
 800da5a:	4770      	bx	lr

0800da5c <__i2b>:
 800da5c:	b510      	push	{r4, lr}
 800da5e:	460c      	mov	r4, r1
 800da60:	2101      	movs	r1, #1
 800da62:	f7ff feff 	bl	800d864 <_Balloc>
 800da66:	4602      	mov	r2, r0
 800da68:	b928      	cbnz	r0, 800da76 <__i2b+0x1a>
 800da6a:	4b05      	ldr	r3, [pc, #20]	; (800da80 <__i2b+0x24>)
 800da6c:	4805      	ldr	r0, [pc, #20]	; (800da84 <__i2b+0x28>)
 800da6e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800da72:	f000 fc9b 	bl	800e3ac <__assert_func>
 800da76:	2301      	movs	r3, #1
 800da78:	6144      	str	r4, [r0, #20]
 800da7a:	6103      	str	r3, [r0, #16]
 800da7c:	bd10      	pop	{r4, pc}
 800da7e:	bf00      	nop
 800da80:	0800f237 	.word	0x0800f237
 800da84:	0800f248 	.word	0x0800f248

0800da88 <__multiply>:
 800da88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da8c:	4614      	mov	r4, r2
 800da8e:	690a      	ldr	r2, [r1, #16]
 800da90:	6923      	ldr	r3, [r4, #16]
 800da92:	429a      	cmp	r2, r3
 800da94:	bfb8      	it	lt
 800da96:	460b      	movlt	r3, r1
 800da98:	460d      	mov	r5, r1
 800da9a:	bfbc      	itt	lt
 800da9c:	4625      	movlt	r5, r4
 800da9e:	461c      	movlt	r4, r3
 800daa0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800daa4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800daa8:	68ab      	ldr	r3, [r5, #8]
 800daaa:	6869      	ldr	r1, [r5, #4]
 800daac:	eb0a 0709 	add.w	r7, sl, r9
 800dab0:	42bb      	cmp	r3, r7
 800dab2:	b085      	sub	sp, #20
 800dab4:	bfb8      	it	lt
 800dab6:	3101      	addlt	r1, #1
 800dab8:	f7ff fed4 	bl	800d864 <_Balloc>
 800dabc:	b930      	cbnz	r0, 800dacc <__multiply+0x44>
 800dabe:	4602      	mov	r2, r0
 800dac0:	4b42      	ldr	r3, [pc, #264]	; (800dbcc <__multiply+0x144>)
 800dac2:	4843      	ldr	r0, [pc, #268]	; (800dbd0 <__multiply+0x148>)
 800dac4:	f240 115d 	movw	r1, #349	; 0x15d
 800dac8:	f000 fc70 	bl	800e3ac <__assert_func>
 800dacc:	f100 0614 	add.w	r6, r0, #20
 800dad0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800dad4:	4633      	mov	r3, r6
 800dad6:	2200      	movs	r2, #0
 800dad8:	4543      	cmp	r3, r8
 800dada:	d31e      	bcc.n	800db1a <__multiply+0x92>
 800dadc:	f105 0c14 	add.w	ip, r5, #20
 800dae0:	f104 0314 	add.w	r3, r4, #20
 800dae4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800dae8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800daec:	9202      	str	r2, [sp, #8]
 800daee:	ebac 0205 	sub.w	r2, ip, r5
 800daf2:	3a15      	subs	r2, #21
 800daf4:	f022 0203 	bic.w	r2, r2, #3
 800daf8:	3204      	adds	r2, #4
 800dafa:	f105 0115 	add.w	r1, r5, #21
 800dafe:	458c      	cmp	ip, r1
 800db00:	bf38      	it	cc
 800db02:	2204      	movcc	r2, #4
 800db04:	9201      	str	r2, [sp, #4]
 800db06:	9a02      	ldr	r2, [sp, #8]
 800db08:	9303      	str	r3, [sp, #12]
 800db0a:	429a      	cmp	r2, r3
 800db0c:	d808      	bhi.n	800db20 <__multiply+0x98>
 800db0e:	2f00      	cmp	r7, #0
 800db10:	dc55      	bgt.n	800dbbe <__multiply+0x136>
 800db12:	6107      	str	r7, [r0, #16]
 800db14:	b005      	add	sp, #20
 800db16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db1a:	f843 2b04 	str.w	r2, [r3], #4
 800db1e:	e7db      	b.n	800dad8 <__multiply+0x50>
 800db20:	f8b3 a000 	ldrh.w	sl, [r3]
 800db24:	f1ba 0f00 	cmp.w	sl, #0
 800db28:	d020      	beq.n	800db6c <__multiply+0xe4>
 800db2a:	f105 0e14 	add.w	lr, r5, #20
 800db2e:	46b1      	mov	r9, r6
 800db30:	2200      	movs	r2, #0
 800db32:	f85e 4b04 	ldr.w	r4, [lr], #4
 800db36:	f8d9 b000 	ldr.w	fp, [r9]
 800db3a:	b2a1      	uxth	r1, r4
 800db3c:	fa1f fb8b 	uxth.w	fp, fp
 800db40:	fb0a b101 	mla	r1, sl, r1, fp
 800db44:	4411      	add	r1, r2
 800db46:	f8d9 2000 	ldr.w	r2, [r9]
 800db4a:	0c24      	lsrs	r4, r4, #16
 800db4c:	0c12      	lsrs	r2, r2, #16
 800db4e:	fb0a 2404 	mla	r4, sl, r4, r2
 800db52:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800db56:	b289      	uxth	r1, r1
 800db58:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800db5c:	45f4      	cmp	ip, lr
 800db5e:	f849 1b04 	str.w	r1, [r9], #4
 800db62:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800db66:	d8e4      	bhi.n	800db32 <__multiply+0xaa>
 800db68:	9901      	ldr	r1, [sp, #4]
 800db6a:	5072      	str	r2, [r6, r1]
 800db6c:	9a03      	ldr	r2, [sp, #12]
 800db6e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800db72:	3304      	adds	r3, #4
 800db74:	f1b9 0f00 	cmp.w	r9, #0
 800db78:	d01f      	beq.n	800dbba <__multiply+0x132>
 800db7a:	6834      	ldr	r4, [r6, #0]
 800db7c:	f105 0114 	add.w	r1, r5, #20
 800db80:	46b6      	mov	lr, r6
 800db82:	f04f 0a00 	mov.w	sl, #0
 800db86:	880a      	ldrh	r2, [r1, #0]
 800db88:	f8be b002 	ldrh.w	fp, [lr, #2]
 800db8c:	fb09 b202 	mla	r2, r9, r2, fp
 800db90:	4492      	add	sl, r2
 800db92:	b2a4      	uxth	r4, r4
 800db94:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800db98:	f84e 4b04 	str.w	r4, [lr], #4
 800db9c:	f851 4b04 	ldr.w	r4, [r1], #4
 800dba0:	f8be 2000 	ldrh.w	r2, [lr]
 800dba4:	0c24      	lsrs	r4, r4, #16
 800dba6:	fb09 2404 	mla	r4, r9, r4, r2
 800dbaa:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800dbae:	458c      	cmp	ip, r1
 800dbb0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800dbb4:	d8e7      	bhi.n	800db86 <__multiply+0xfe>
 800dbb6:	9a01      	ldr	r2, [sp, #4]
 800dbb8:	50b4      	str	r4, [r6, r2]
 800dbba:	3604      	adds	r6, #4
 800dbbc:	e7a3      	b.n	800db06 <__multiply+0x7e>
 800dbbe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d1a5      	bne.n	800db12 <__multiply+0x8a>
 800dbc6:	3f01      	subs	r7, #1
 800dbc8:	e7a1      	b.n	800db0e <__multiply+0x86>
 800dbca:	bf00      	nop
 800dbcc:	0800f237 	.word	0x0800f237
 800dbd0:	0800f248 	.word	0x0800f248

0800dbd4 <__pow5mult>:
 800dbd4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dbd8:	4615      	mov	r5, r2
 800dbda:	f012 0203 	ands.w	r2, r2, #3
 800dbde:	4606      	mov	r6, r0
 800dbe0:	460f      	mov	r7, r1
 800dbe2:	d007      	beq.n	800dbf4 <__pow5mult+0x20>
 800dbe4:	4c25      	ldr	r4, [pc, #148]	; (800dc7c <__pow5mult+0xa8>)
 800dbe6:	3a01      	subs	r2, #1
 800dbe8:	2300      	movs	r3, #0
 800dbea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800dbee:	f7ff fe9b 	bl	800d928 <__multadd>
 800dbf2:	4607      	mov	r7, r0
 800dbf4:	10ad      	asrs	r5, r5, #2
 800dbf6:	d03d      	beq.n	800dc74 <__pow5mult+0xa0>
 800dbf8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800dbfa:	b97c      	cbnz	r4, 800dc1c <__pow5mult+0x48>
 800dbfc:	2010      	movs	r0, #16
 800dbfe:	f7ff fe1b 	bl	800d838 <malloc>
 800dc02:	4602      	mov	r2, r0
 800dc04:	6270      	str	r0, [r6, #36]	; 0x24
 800dc06:	b928      	cbnz	r0, 800dc14 <__pow5mult+0x40>
 800dc08:	4b1d      	ldr	r3, [pc, #116]	; (800dc80 <__pow5mult+0xac>)
 800dc0a:	481e      	ldr	r0, [pc, #120]	; (800dc84 <__pow5mult+0xb0>)
 800dc0c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800dc10:	f000 fbcc 	bl	800e3ac <__assert_func>
 800dc14:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800dc18:	6004      	str	r4, [r0, #0]
 800dc1a:	60c4      	str	r4, [r0, #12]
 800dc1c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800dc20:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800dc24:	b94c      	cbnz	r4, 800dc3a <__pow5mult+0x66>
 800dc26:	f240 2171 	movw	r1, #625	; 0x271
 800dc2a:	4630      	mov	r0, r6
 800dc2c:	f7ff ff16 	bl	800da5c <__i2b>
 800dc30:	2300      	movs	r3, #0
 800dc32:	f8c8 0008 	str.w	r0, [r8, #8]
 800dc36:	4604      	mov	r4, r0
 800dc38:	6003      	str	r3, [r0, #0]
 800dc3a:	f04f 0900 	mov.w	r9, #0
 800dc3e:	07eb      	lsls	r3, r5, #31
 800dc40:	d50a      	bpl.n	800dc58 <__pow5mult+0x84>
 800dc42:	4639      	mov	r1, r7
 800dc44:	4622      	mov	r2, r4
 800dc46:	4630      	mov	r0, r6
 800dc48:	f7ff ff1e 	bl	800da88 <__multiply>
 800dc4c:	4639      	mov	r1, r7
 800dc4e:	4680      	mov	r8, r0
 800dc50:	4630      	mov	r0, r6
 800dc52:	f7ff fe47 	bl	800d8e4 <_Bfree>
 800dc56:	4647      	mov	r7, r8
 800dc58:	106d      	asrs	r5, r5, #1
 800dc5a:	d00b      	beq.n	800dc74 <__pow5mult+0xa0>
 800dc5c:	6820      	ldr	r0, [r4, #0]
 800dc5e:	b938      	cbnz	r0, 800dc70 <__pow5mult+0x9c>
 800dc60:	4622      	mov	r2, r4
 800dc62:	4621      	mov	r1, r4
 800dc64:	4630      	mov	r0, r6
 800dc66:	f7ff ff0f 	bl	800da88 <__multiply>
 800dc6a:	6020      	str	r0, [r4, #0]
 800dc6c:	f8c0 9000 	str.w	r9, [r0]
 800dc70:	4604      	mov	r4, r0
 800dc72:	e7e4      	b.n	800dc3e <__pow5mult+0x6a>
 800dc74:	4638      	mov	r0, r7
 800dc76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dc7a:	bf00      	nop
 800dc7c:	0800f398 	.word	0x0800f398
 800dc80:	0800f1c1 	.word	0x0800f1c1
 800dc84:	0800f248 	.word	0x0800f248

0800dc88 <__lshift>:
 800dc88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dc8c:	460c      	mov	r4, r1
 800dc8e:	6849      	ldr	r1, [r1, #4]
 800dc90:	6923      	ldr	r3, [r4, #16]
 800dc92:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800dc96:	68a3      	ldr	r3, [r4, #8]
 800dc98:	4607      	mov	r7, r0
 800dc9a:	4691      	mov	r9, r2
 800dc9c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800dca0:	f108 0601 	add.w	r6, r8, #1
 800dca4:	42b3      	cmp	r3, r6
 800dca6:	db0b      	blt.n	800dcc0 <__lshift+0x38>
 800dca8:	4638      	mov	r0, r7
 800dcaa:	f7ff fddb 	bl	800d864 <_Balloc>
 800dcae:	4605      	mov	r5, r0
 800dcb0:	b948      	cbnz	r0, 800dcc6 <__lshift+0x3e>
 800dcb2:	4602      	mov	r2, r0
 800dcb4:	4b28      	ldr	r3, [pc, #160]	; (800dd58 <__lshift+0xd0>)
 800dcb6:	4829      	ldr	r0, [pc, #164]	; (800dd5c <__lshift+0xd4>)
 800dcb8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800dcbc:	f000 fb76 	bl	800e3ac <__assert_func>
 800dcc0:	3101      	adds	r1, #1
 800dcc2:	005b      	lsls	r3, r3, #1
 800dcc4:	e7ee      	b.n	800dca4 <__lshift+0x1c>
 800dcc6:	2300      	movs	r3, #0
 800dcc8:	f100 0114 	add.w	r1, r0, #20
 800dccc:	f100 0210 	add.w	r2, r0, #16
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	4553      	cmp	r3, sl
 800dcd4:	db33      	blt.n	800dd3e <__lshift+0xb6>
 800dcd6:	6920      	ldr	r0, [r4, #16]
 800dcd8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800dcdc:	f104 0314 	add.w	r3, r4, #20
 800dce0:	f019 091f 	ands.w	r9, r9, #31
 800dce4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800dce8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800dcec:	d02b      	beq.n	800dd46 <__lshift+0xbe>
 800dcee:	f1c9 0e20 	rsb	lr, r9, #32
 800dcf2:	468a      	mov	sl, r1
 800dcf4:	2200      	movs	r2, #0
 800dcf6:	6818      	ldr	r0, [r3, #0]
 800dcf8:	fa00 f009 	lsl.w	r0, r0, r9
 800dcfc:	4302      	orrs	r2, r0
 800dcfe:	f84a 2b04 	str.w	r2, [sl], #4
 800dd02:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd06:	459c      	cmp	ip, r3
 800dd08:	fa22 f20e 	lsr.w	r2, r2, lr
 800dd0c:	d8f3      	bhi.n	800dcf6 <__lshift+0x6e>
 800dd0e:	ebac 0304 	sub.w	r3, ip, r4
 800dd12:	3b15      	subs	r3, #21
 800dd14:	f023 0303 	bic.w	r3, r3, #3
 800dd18:	3304      	adds	r3, #4
 800dd1a:	f104 0015 	add.w	r0, r4, #21
 800dd1e:	4584      	cmp	ip, r0
 800dd20:	bf38      	it	cc
 800dd22:	2304      	movcc	r3, #4
 800dd24:	50ca      	str	r2, [r1, r3]
 800dd26:	b10a      	cbz	r2, 800dd2c <__lshift+0xa4>
 800dd28:	f108 0602 	add.w	r6, r8, #2
 800dd2c:	3e01      	subs	r6, #1
 800dd2e:	4638      	mov	r0, r7
 800dd30:	612e      	str	r6, [r5, #16]
 800dd32:	4621      	mov	r1, r4
 800dd34:	f7ff fdd6 	bl	800d8e4 <_Bfree>
 800dd38:	4628      	mov	r0, r5
 800dd3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dd3e:	f842 0f04 	str.w	r0, [r2, #4]!
 800dd42:	3301      	adds	r3, #1
 800dd44:	e7c5      	b.n	800dcd2 <__lshift+0x4a>
 800dd46:	3904      	subs	r1, #4
 800dd48:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd4c:	f841 2f04 	str.w	r2, [r1, #4]!
 800dd50:	459c      	cmp	ip, r3
 800dd52:	d8f9      	bhi.n	800dd48 <__lshift+0xc0>
 800dd54:	e7ea      	b.n	800dd2c <__lshift+0xa4>
 800dd56:	bf00      	nop
 800dd58:	0800f237 	.word	0x0800f237
 800dd5c:	0800f248 	.word	0x0800f248

0800dd60 <__mcmp>:
 800dd60:	b530      	push	{r4, r5, lr}
 800dd62:	6902      	ldr	r2, [r0, #16]
 800dd64:	690c      	ldr	r4, [r1, #16]
 800dd66:	1b12      	subs	r2, r2, r4
 800dd68:	d10e      	bne.n	800dd88 <__mcmp+0x28>
 800dd6a:	f100 0314 	add.w	r3, r0, #20
 800dd6e:	3114      	adds	r1, #20
 800dd70:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800dd74:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800dd78:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800dd7c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800dd80:	42a5      	cmp	r5, r4
 800dd82:	d003      	beq.n	800dd8c <__mcmp+0x2c>
 800dd84:	d305      	bcc.n	800dd92 <__mcmp+0x32>
 800dd86:	2201      	movs	r2, #1
 800dd88:	4610      	mov	r0, r2
 800dd8a:	bd30      	pop	{r4, r5, pc}
 800dd8c:	4283      	cmp	r3, r0
 800dd8e:	d3f3      	bcc.n	800dd78 <__mcmp+0x18>
 800dd90:	e7fa      	b.n	800dd88 <__mcmp+0x28>
 800dd92:	f04f 32ff 	mov.w	r2, #4294967295
 800dd96:	e7f7      	b.n	800dd88 <__mcmp+0x28>

0800dd98 <__mdiff>:
 800dd98:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd9c:	460c      	mov	r4, r1
 800dd9e:	4606      	mov	r6, r0
 800dda0:	4611      	mov	r1, r2
 800dda2:	4620      	mov	r0, r4
 800dda4:	4617      	mov	r7, r2
 800dda6:	f7ff ffdb 	bl	800dd60 <__mcmp>
 800ddaa:	1e05      	subs	r5, r0, #0
 800ddac:	d110      	bne.n	800ddd0 <__mdiff+0x38>
 800ddae:	4629      	mov	r1, r5
 800ddb0:	4630      	mov	r0, r6
 800ddb2:	f7ff fd57 	bl	800d864 <_Balloc>
 800ddb6:	b930      	cbnz	r0, 800ddc6 <__mdiff+0x2e>
 800ddb8:	4b39      	ldr	r3, [pc, #228]	; (800dea0 <__mdiff+0x108>)
 800ddba:	4602      	mov	r2, r0
 800ddbc:	f240 2132 	movw	r1, #562	; 0x232
 800ddc0:	4838      	ldr	r0, [pc, #224]	; (800dea4 <__mdiff+0x10c>)
 800ddc2:	f000 faf3 	bl	800e3ac <__assert_func>
 800ddc6:	2301      	movs	r3, #1
 800ddc8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ddcc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddd0:	bfa4      	itt	ge
 800ddd2:	463b      	movge	r3, r7
 800ddd4:	4627      	movge	r7, r4
 800ddd6:	4630      	mov	r0, r6
 800ddd8:	6879      	ldr	r1, [r7, #4]
 800ddda:	bfa6      	itte	ge
 800dddc:	461c      	movge	r4, r3
 800ddde:	2500      	movge	r5, #0
 800dde0:	2501      	movlt	r5, #1
 800dde2:	f7ff fd3f 	bl	800d864 <_Balloc>
 800dde6:	b920      	cbnz	r0, 800ddf2 <__mdiff+0x5a>
 800dde8:	4b2d      	ldr	r3, [pc, #180]	; (800dea0 <__mdiff+0x108>)
 800ddea:	4602      	mov	r2, r0
 800ddec:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ddf0:	e7e6      	b.n	800ddc0 <__mdiff+0x28>
 800ddf2:	693e      	ldr	r6, [r7, #16]
 800ddf4:	60c5      	str	r5, [r0, #12]
 800ddf6:	6925      	ldr	r5, [r4, #16]
 800ddf8:	f107 0114 	add.w	r1, r7, #20
 800ddfc:	f104 0914 	add.w	r9, r4, #20
 800de00:	f100 0e14 	add.w	lr, r0, #20
 800de04:	f107 0210 	add.w	r2, r7, #16
 800de08:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800de0c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800de10:	46f2      	mov	sl, lr
 800de12:	2700      	movs	r7, #0
 800de14:	f859 3b04 	ldr.w	r3, [r9], #4
 800de18:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800de1c:	fa1f f883 	uxth.w	r8, r3
 800de20:	fa17 f78b 	uxtah	r7, r7, fp
 800de24:	0c1b      	lsrs	r3, r3, #16
 800de26:	eba7 0808 	sub.w	r8, r7, r8
 800de2a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800de2e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800de32:	fa1f f888 	uxth.w	r8, r8
 800de36:	141f      	asrs	r7, r3, #16
 800de38:	454d      	cmp	r5, r9
 800de3a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800de3e:	f84a 3b04 	str.w	r3, [sl], #4
 800de42:	d8e7      	bhi.n	800de14 <__mdiff+0x7c>
 800de44:	1b2b      	subs	r3, r5, r4
 800de46:	3b15      	subs	r3, #21
 800de48:	f023 0303 	bic.w	r3, r3, #3
 800de4c:	3304      	adds	r3, #4
 800de4e:	3415      	adds	r4, #21
 800de50:	42a5      	cmp	r5, r4
 800de52:	bf38      	it	cc
 800de54:	2304      	movcc	r3, #4
 800de56:	4419      	add	r1, r3
 800de58:	4473      	add	r3, lr
 800de5a:	469e      	mov	lr, r3
 800de5c:	460d      	mov	r5, r1
 800de5e:	4565      	cmp	r5, ip
 800de60:	d30e      	bcc.n	800de80 <__mdiff+0xe8>
 800de62:	f10c 0203 	add.w	r2, ip, #3
 800de66:	1a52      	subs	r2, r2, r1
 800de68:	f022 0203 	bic.w	r2, r2, #3
 800de6c:	3903      	subs	r1, #3
 800de6e:	458c      	cmp	ip, r1
 800de70:	bf38      	it	cc
 800de72:	2200      	movcc	r2, #0
 800de74:	441a      	add	r2, r3
 800de76:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800de7a:	b17b      	cbz	r3, 800de9c <__mdiff+0x104>
 800de7c:	6106      	str	r6, [r0, #16]
 800de7e:	e7a5      	b.n	800ddcc <__mdiff+0x34>
 800de80:	f855 8b04 	ldr.w	r8, [r5], #4
 800de84:	fa17 f488 	uxtah	r4, r7, r8
 800de88:	1422      	asrs	r2, r4, #16
 800de8a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800de8e:	b2a4      	uxth	r4, r4
 800de90:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800de94:	f84e 4b04 	str.w	r4, [lr], #4
 800de98:	1417      	asrs	r7, r2, #16
 800de9a:	e7e0      	b.n	800de5e <__mdiff+0xc6>
 800de9c:	3e01      	subs	r6, #1
 800de9e:	e7ea      	b.n	800de76 <__mdiff+0xde>
 800dea0:	0800f237 	.word	0x0800f237
 800dea4:	0800f248 	.word	0x0800f248

0800dea8 <__d2b>:
 800dea8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800deac:	4689      	mov	r9, r1
 800deae:	2101      	movs	r1, #1
 800deb0:	ec57 6b10 	vmov	r6, r7, d0
 800deb4:	4690      	mov	r8, r2
 800deb6:	f7ff fcd5 	bl	800d864 <_Balloc>
 800deba:	4604      	mov	r4, r0
 800debc:	b930      	cbnz	r0, 800decc <__d2b+0x24>
 800debe:	4602      	mov	r2, r0
 800dec0:	4b25      	ldr	r3, [pc, #148]	; (800df58 <__d2b+0xb0>)
 800dec2:	4826      	ldr	r0, [pc, #152]	; (800df5c <__d2b+0xb4>)
 800dec4:	f240 310a 	movw	r1, #778	; 0x30a
 800dec8:	f000 fa70 	bl	800e3ac <__assert_func>
 800decc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800ded0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ded4:	bb35      	cbnz	r5, 800df24 <__d2b+0x7c>
 800ded6:	2e00      	cmp	r6, #0
 800ded8:	9301      	str	r3, [sp, #4]
 800deda:	d028      	beq.n	800df2e <__d2b+0x86>
 800dedc:	4668      	mov	r0, sp
 800dede:	9600      	str	r6, [sp, #0]
 800dee0:	f7ff fd8c 	bl	800d9fc <__lo0bits>
 800dee4:	9900      	ldr	r1, [sp, #0]
 800dee6:	b300      	cbz	r0, 800df2a <__d2b+0x82>
 800dee8:	9a01      	ldr	r2, [sp, #4]
 800deea:	f1c0 0320 	rsb	r3, r0, #32
 800deee:	fa02 f303 	lsl.w	r3, r2, r3
 800def2:	430b      	orrs	r3, r1
 800def4:	40c2      	lsrs	r2, r0
 800def6:	6163      	str	r3, [r4, #20]
 800def8:	9201      	str	r2, [sp, #4]
 800defa:	9b01      	ldr	r3, [sp, #4]
 800defc:	61a3      	str	r3, [r4, #24]
 800defe:	2b00      	cmp	r3, #0
 800df00:	bf14      	ite	ne
 800df02:	2202      	movne	r2, #2
 800df04:	2201      	moveq	r2, #1
 800df06:	6122      	str	r2, [r4, #16]
 800df08:	b1d5      	cbz	r5, 800df40 <__d2b+0x98>
 800df0a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800df0e:	4405      	add	r5, r0
 800df10:	f8c9 5000 	str.w	r5, [r9]
 800df14:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800df18:	f8c8 0000 	str.w	r0, [r8]
 800df1c:	4620      	mov	r0, r4
 800df1e:	b003      	add	sp, #12
 800df20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800df24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800df28:	e7d5      	b.n	800ded6 <__d2b+0x2e>
 800df2a:	6161      	str	r1, [r4, #20]
 800df2c:	e7e5      	b.n	800defa <__d2b+0x52>
 800df2e:	a801      	add	r0, sp, #4
 800df30:	f7ff fd64 	bl	800d9fc <__lo0bits>
 800df34:	9b01      	ldr	r3, [sp, #4]
 800df36:	6163      	str	r3, [r4, #20]
 800df38:	2201      	movs	r2, #1
 800df3a:	6122      	str	r2, [r4, #16]
 800df3c:	3020      	adds	r0, #32
 800df3e:	e7e3      	b.n	800df08 <__d2b+0x60>
 800df40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800df44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800df48:	f8c9 0000 	str.w	r0, [r9]
 800df4c:	6918      	ldr	r0, [r3, #16]
 800df4e:	f7ff fd35 	bl	800d9bc <__hi0bits>
 800df52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800df56:	e7df      	b.n	800df18 <__d2b+0x70>
 800df58:	0800f237 	.word	0x0800f237
 800df5c:	0800f248 	.word	0x0800f248

0800df60 <_calloc_r>:
 800df60:	b513      	push	{r0, r1, r4, lr}
 800df62:	434a      	muls	r2, r1
 800df64:	4611      	mov	r1, r2
 800df66:	9201      	str	r2, [sp, #4]
 800df68:	f000 f85a 	bl	800e020 <_malloc_r>
 800df6c:	4604      	mov	r4, r0
 800df6e:	b118      	cbz	r0, 800df78 <_calloc_r+0x18>
 800df70:	9a01      	ldr	r2, [sp, #4]
 800df72:	2100      	movs	r1, #0
 800df74:	f7fe f952 	bl	800c21c <memset>
 800df78:	4620      	mov	r0, r4
 800df7a:	b002      	add	sp, #8
 800df7c:	bd10      	pop	{r4, pc}
	...

0800df80 <_free_r>:
 800df80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800df82:	2900      	cmp	r1, #0
 800df84:	d048      	beq.n	800e018 <_free_r+0x98>
 800df86:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800df8a:	9001      	str	r0, [sp, #4]
 800df8c:	2b00      	cmp	r3, #0
 800df8e:	f1a1 0404 	sub.w	r4, r1, #4
 800df92:	bfb8      	it	lt
 800df94:	18e4      	addlt	r4, r4, r3
 800df96:	f000 fa65 	bl	800e464 <__malloc_lock>
 800df9a:	4a20      	ldr	r2, [pc, #128]	; (800e01c <_free_r+0x9c>)
 800df9c:	9801      	ldr	r0, [sp, #4]
 800df9e:	6813      	ldr	r3, [r2, #0]
 800dfa0:	4615      	mov	r5, r2
 800dfa2:	b933      	cbnz	r3, 800dfb2 <_free_r+0x32>
 800dfa4:	6063      	str	r3, [r4, #4]
 800dfa6:	6014      	str	r4, [r2, #0]
 800dfa8:	b003      	add	sp, #12
 800dfaa:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800dfae:	f000 ba5f 	b.w	800e470 <__malloc_unlock>
 800dfb2:	42a3      	cmp	r3, r4
 800dfb4:	d90b      	bls.n	800dfce <_free_r+0x4e>
 800dfb6:	6821      	ldr	r1, [r4, #0]
 800dfb8:	1862      	adds	r2, r4, r1
 800dfba:	4293      	cmp	r3, r2
 800dfbc:	bf04      	itt	eq
 800dfbe:	681a      	ldreq	r2, [r3, #0]
 800dfc0:	685b      	ldreq	r3, [r3, #4]
 800dfc2:	6063      	str	r3, [r4, #4]
 800dfc4:	bf04      	itt	eq
 800dfc6:	1852      	addeq	r2, r2, r1
 800dfc8:	6022      	streq	r2, [r4, #0]
 800dfca:	602c      	str	r4, [r5, #0]
 800dfcc:	e7ec      	b.n	800dfa8 <_free_r+0x28>
 800dfce:	461a      	mov	r2, r3
 800dfd0:	685b      	ldr	r3, [r3, #4]
 800dfd2:	b10b      	cbz	r3, 800dfd8 <_free_r+0x58>
 800dfd4:	42a3      	cmp	r3, r4
 800dfd6:	d9fa      	bls.n	800dfce <_free_r+0x4e>
 800dfd8:	6811      	ldr	r1, [r2, #0]
 800dfda:	1855      	adds	r5, r2, r1
 800dfdc:	42a5      	cmp	r5, r4
 800dfde:	d10b      	bne.n	800dff8 <_free_r+0x78>
 800dfe0:	6824      	ldr	r4, [r4, #0]
 800dfe2:	4421      	add	r1, r4
 800dfe4:	1854      	adds	r4, r2, r1
 800dfe6:	42a3      	cmp	r3, r4
 800dfe8:	6011      	str	r1, [r2, #0]
 800dfea:	d1dd      	bne.n	800dfa8 <_free_r+0x28>
 800dfec:	681c      	ldr	r4, [r3, #0]
 800dfee:	685b      	ldr	r3, [r3, #4]
 800dff0:	6053      	str	r3, [r2, #4]
 800dff2:	4421      	add	r1, r4
 800dff4:	6011      	str	r1, [r2, #0]
 800dff6:	e7d7      	b.n	800dfa8 <_free_r+0x28>
 800dff8:	d902      	bls.n	800e000 <_free_r+0x80>
 800dffa:	230c      	movs	r3, #12
 800dffc:	6003      	str	r3, [r0, #0]
 800dffe:	e7d3      	b.n	800dfa8 <_free_r+0x28>
 800e000:	6825      	ldr	r5, [r4, #0]
 800e002:	1961      	adds	r1, r4, r5
 800e004:	428b      	cmp	r3, r1
 800e006:	bf04      	itt	eq
 800e008:	6819      	ldreq	r1, [r3, #0]
 800e00a:	685b      	ldreq	r3, [r3, #4]
 800e00c:	6063      	str	r3, [r4, #4]
 800e00e:	bf04      	itt	eq
 800e010:	1949      	addeq	r1, r1, r5
 800e012:	6021      	streq	r1, [r4, #0]
 800e014:	6054      	str	r4, [r2, #4]
 800e016:	e7c7      	b.n	800dfa8 <_free_r+0x28>
 800e018:	b003      	add	sp, #12
 800e01a:	bd30      	pop	{r4, r5, pc}
 800e01c:	200019f0 	.word	0x200019f0

0800e020 <_malloc_r>:
 800e020:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e022:	1ccd      	adds	r5, r1, #3
 800e024:	f025 0503 	bic.w	r5, r5, #3
 800e028:	3508      	adds	r5, #8
 800e02a:	2d0c      	cmp	r5, #12
 800e02c:	bf38      	it	cc
 800e02e:	250c      	movcc	r5, #12
 800e030:	2d00      	cmp	r5, #0
 800e032:	4606      	mov	r6, r0
 800e034:	db01      	blt.n	800e03a <_malloc_r+0x1a>
 800e036:	42a9      	cmp	r1, r5
 800e038:	d903      	bls.n	800e042 <_malloc_r+0x22>
 800e03a:	230c      	movs	r3, #12
 800e03c:	6033      	str	r3, [r6, #0]
 800e03e:	2000      	movs	r0, #0
 800e040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e042:	f000 fa0f 	bl	800e464 <__malloc_lock>
 800e046:	4921      	ldr	r1, [pc, #132]	; (800e0cc <_malloc_r+0xac>)
 800e048:	680a      	ldr	r2, [r1, #0]
 800e04a:	4614      	mov	r4, r2
 800e04c:	b99c      	cbnz	r4, 800e076 <_malloc_r+0x56>
 800e04e:	4f20      	ldr	r7, [pc, #128]	; (800e0d0 <_malloc_r+0xb0>)
 800e050:	683b      	ldr	r3, [r7, #0]
 800e052:	b923      	cbnz	r3, 800e05e <_malloc_r+0x3e>
 800e054:	4621      	mov	r1, r4
 800e056:	4630      	mov	r0, r6
 800e058:	f000 f998 	bl	800e38c <_sbrk_r>
 800e05c:	6038      	str	r0, [r7, #0]
 800e05e:	4629      	mov	r1, r5
 800e060:	4630      	mov	r0, r6
 800e062:	f000 f993 	bl	800e38c <_sbrk_r>
 800e066:	1c43      	adds	r3, r0, #1
 800e068:	d123      	bne.n	800e0b2 <_malloc_r+0x92>
 800e06a:	230c      	movs	r3, #12
 800e06c:	6033      	str	r3, [r6, #0]
 800e06e:	4630      	mov	r0, r6
 800e070:	f000 f9fe 	bl	800e470 <__malloc_unlock>
 800e074:	e7e3      	b.n	800e03e <_malloc_r+0x1e>
 800e076:	6823      	ldr	r3, [r4, #0]
 800e078:	1b5b      	subs	r3, r3, r5
 800e07a:	d417      	bmi.n	800e0ac <_malloc_r+0x8c>
 800e07c:	2b0b      	cmp	r3, #11
 800e07e:	d903      	bls.n	800e088 <_malloc_r+0x68>
 800e080:	6023      	str	r3, [r4, #0]
 800e082:	441c      	add	r4, r3
 800e084:	6025      	str	r5, [r4, #0]
 800e086:	e004      	b.n	800e092 <_malloc_r+0x72>
 800e088:	6863      	ldr	r3, [r4, #4]
 800e08a:	42a2      	cmp	r2, r4
 800e08c:	bf0c      	ite	eq
 800e08e:	600b      	streq	r3, [r1, #0]
 800e090:	6053      	strne	r3, [r2, #4]
 800e092:	4630      	mov	r0, r6
 800e094:	f000 f9ec 	bl	800e470 <__malloc_unlock>
 800e098:	f104 000b 	add.w	r0, r4, #11
 800e09c:	1d23      	adds	r3, r4, #4
 800e09e:	f020 0007 	bic.w	r0, r0, #7
 800e0a2:	1ac2      	subs	r2, r0, r3
 800e0a4:	d0cc      	beq.n	800e040 <_malloc_r+0x20>
 800e0a6:	1a1b      	subs	r3, r3, r0
 800e0a8:	50a3      	str	r3, [r4, r2]
 800e0aa:	e7c9      	b.n	800e040 <_malloc_r+0x20>
 800e0ac:	4622      	mov	r2, r4
 800e0ae:	6864      	ldr	r4, [r4, #4]
 800e0b0:	e7cc      	b.n	800e04c <_malloc_r+0x2c>
 800e0b2:	1cc4      	adds	r4, r0, #3
 800e0b4:	f024 0403 	bic.w	r4, r4, #3
 800e0b8:	42a0      	cmp	r0, r4
 800e0ba:	d0e3      	beq.n	800e084 <_malloc_r+0x64>
 800e0bc:	1a21      	subs	r1, r4, r0
 800e0be:	4630      	mov	r0, r6
 800e0c0:	f000 f964 	bl	800e38c <_sbrk_r>
 800e0c4:	3001      	adds	r0, #1
 800e0c6:	d1dd      	bne.n	800e084 <_malloc_r+0x64>
 800e0c8:	e7cf      	b.n	800e06a <_malloc_r+0x4a>
 800e0ca:	bf00      	nop
 800e0cc:	200019f0 	.word	0x200019f0
 800e0d0:	200019f4 	.word	0x200019f4

0800e0d4 <__ssputs_r>:
 800e0d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e0d8:	688e      	ldr	r6, [r1, #8]
 800e0da:	429e      	cmp	r6, r3
 800e0dc:	4682      	mov	sl, r0
 800e0de:	460c      	mov	r4, r1
 800e0e0:	4690      	mov	r8, r2
 800e0e2:	461f      	mov	r7, r3
 800e0e4:	d838      	bhi.n	800e158 <__ssputs_r+0x84>
 800e0e6:	898a      	ldrh	r2, [r1, #12]
 800e0e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800e0ec:	d032      	beq.n	800e154 <__ssputs_r+0x80>
 800e0ee:	6825      	ldr	r5, [r4, #0]
 800e0f0:	6909      	ldr	r1, [r1, #16]
 800e0f2:	eba5 0901 	sub.w	r9, r5, r1
 800e0f6:	6965      	ldr	r5, [r4, #20]
 800e0f8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e0fc:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e100:	3301      	adds	r3, #1
 800e102:	444b      	add	r3, r9
 800e104:	106d      	asrs	r5, r5, #1
 800e106:	429d      	cmp	r5, r3
 800e108:	bf38      	it	cc
 800e10a:	461d      	movcc	r5, r3
 800e10c:	0553      	lsls	r3, r2, #21
 800e10e:	d531      	bpl.n	800e174 <__ssputs_r+0xa0>
 800e110:	4629      	mov	r1, r5
 800e112:	f7ff ff85 	bl	800e020 <_malloc_r>
 800e116:	4606      	mov	r6, r0
 800e118:	b950      	cbnz	r0, 800e130 <__ssputs_r+0x5c>
 800e11a:	230c      	movs	r3, #12
 800e11c:	f8ca 3000 	str.w	r3, [sl]
 800e120:	89a3      	ldrh	r3, [r4, #12]
 800e122:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e126:	81a3      	strh	r3, [r4, #12]
 800e128:	f04f 30ff 	mov.w	r0, #4294967295
 800e12c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e130:	6921      	ldr	r1, [r4, #16]
 800e132:	464a      	mov	r2, r9
 800e134:	f7ff fb88 	bl	800d848 <memcpy>
 800e138:	89a3      	ldrh	r3, [r4, #12]
 800e13a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800e13e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e142:	81a3      	strh	r3, [r4, #12]
 800e144:	6126      	str	r6, [r4, #16]
 800e146:	6165      	str	r5, [r4, #20]
 800e148:	444e      	add	r6, r9
 800e14a:	eba5 0509 	sub.w	r5, r5, r9
 800e14e:	6026      	str	r6, [r4, #0]
 800e150:	60a5      	str	r5, [r4, #8]
 800e152:	463e      	mov	r6, r7
 800e154:	42be      	cmp	r6, r7
 800e156:	d900      	bls.n	800e15a <__ssputs_r+0x86>
 800e158:	463e      	mov	r6, r7
 800e15a:	4632      	mov	r2, r6
 800e15c:	6820      	ldr	r0, [r4, #0]
 800e15e:	4641      	mov	r1, r8
 800e160:	f000 f966 	bl	800e430 <memmove>
 800e164:	68a3      	ldr	r3, [r4, #8]
 800e166:	6822      	ldr	r2, [r4, #0]
 800e168:	1b9b      	subs	r3, r3, r6
 800e16a:	4432      	add	r2, r6
 800e16c:	60a3      	str	r3, [r4, #8]
 800e16e:	6022      	str	r2, [r4, #0]
 800e170:	2000      	movs	r0, #0
 800e172:	e7db      	b.n	800e12c <__ssputs_r+0x58>
 800e174:	462a      	mov	r2, r5
 800e176:	f000 f981 	bl	800e47c <_realloc_r>
 800e17a:	4606      	mov	r6, r0
 800e17c:	2800      	cmp	r0, #0
 800e17e:	d1e1      	bne.n	800e144 <__ssputs_r+0x70>
 800e180:	6921      	ldr	r1, [r4, #16]
 800e182:	4650      	mov	r0, sl
 800e184:	f7ff fefc 	bl	800df80 <_free_r>
 800e188:	e7c7      	b.n	800e11a <__ssputs_r+0x46>
	...

0800e18c <_svfiprintf_r>:
 800e18c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e190:	4698      	mov	r8, r3
 800e192:	898b      	ldrh	r3, [r1, #12]
 800e194:	061b      	lsls	r3, r3, #24
 800e196:	b09d      	sub	sp, #116	; 0x74
 800e198:	4607      	mov	r7, r0
 800e19a:	460d      	mov	r5, r1
 800e19c:	4614      	mov	r4, r2
 800e19e:	d50e      	bpl.n	800e1be <_svfiprintf_r+0x32>
 800e1a0:	690b      	ldr	r3, [r1, #16]
 800e1a2:	b963      	cbnz	r3, 800e1be <_svfiprintf_r+0x32>
 800e1a4:	2140      	movs	r1, #64	; 0x40
 800e1a6:	f7ff ff3b 	bl	800e020 <_malloc_r>
 800e1aa:	6028      	str	r0, [r5, #0]
 800e1ac:	6128      	str	r0, [r5, #16]
 800e1ae:	b920      	cbnz	r0, 800e1ba <_svfiprintf_r+0x2e>
 800e1b0:	230c      	movs	r3, #12
 800e1b2:	603b      	str	r3, [r7, #0]
 800e1b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e1b8:	e0d1      	b.n	800e35e <_svfiprintf_r+0x1d2>
 800e1ba:	2340      	movs	r3, #64	; 0x40
 800e1bc:	616b      	str	r3, [r5, #20]
 800e1be:	2300      	movs	r3, #0
 800e1c0:	9309      	str	r3, [sp, #36]	; 0x24
 800e1c2:	2320      	movs	r3, #32
 800e1c4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e1c8:	f8cd 800c 	str.w	r8, [sp, #12]
 800e1cc:	2330      	movs	r3, #48	; 0x30
 800e1ce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800e378 <_svfiprintf_r+0x1ec>
 800e1d2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e1d6:	f04f 0901 	mov.w	r9, #1
 800e1da:	4623      	mov	r3, r4
 800e1dc:	469a      	mov	sl, r3
 800e1de:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e1e2:	b10a      	cbz	r2, 800e1e8 <_svfiprintf_r+0x5c>
 800e1e4:	2a25      	cmp	r2, #37	; 0x25
 800e1e6:	d1f9      	bne.n	800e1dc <_svfiprintf_r+0x50>
 800e1e8:	ebba 0b04 	subs.w	fp, sl, r4
 800e1ec:	d00b      	beq.n	800e206 <_svfiprintf_r+0x7a>
 800e1ee:	465b      	mov	r3, fp
 800e1f0:	4622      	mov	r2, r4
 800e1f2:	4629      	mov	r1, r5
 800e1f4:	4638      	mov	r0, r7
 800e1f6:	f7ff ff6d 	bl	800e0d4 <__ssputs_r>
 800e1fa:	3001      	adds	r0, #1
 800e1fc:	f000 80aa 	beq.w	800e354 <_svfiprintf_r+0x1c8>
 800e200:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e202:	445a      	add	r2, fp
 800e204:	9209      	str	r2, [sp, #36]	; 0x24
 800e206:	f89a 3000 	ldrb.w	r3, [sl]
 800e20a:	2b00      	cmp	r3, #0
 800e20c:	f000 80a2 	beq.w	800e354 <_svfiprintf_r+0x1c8>
 800e210:	2300      	movs	r3, #0
 800e212:	f04f 32ff 	mov.w	r2, #4294967295
 800e216:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e21a:	f10a 0a01 	add.w	sl, sl, #1
 800e21e:	9304      	str	r3, [sp, #16]
 800e220:	9307      	str	r3, [sp, #28]
 800e222:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e226:	931a      	str	r3, [sp, #104]	; 0x68
 800e228:	4654      	mov	r4, sl
 800e22a:	2205      	movs	r2, #5
 800e22c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e230:	4851      	ldr	r0, [pc, #324]	; (800e378 <_svfiprintf_r+0x1ec>)
 800e232:	f7f1 ffdd 	bl	80001f0 <memchr>
 800e236:	9a04      	ldr	r2, [sp, #16]
 800e238:	b9d8      	cbnz	r0, 800e272 <_svfiprintf_r+0xe6>
 800e23a:	06d0      	lsls	r0, r2, #27
 800e23c:	bf44      	itt	mi
 800e23e:	2320      	movmi	r3, #32
 800e240:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e244:	0711      	lsls	r1, r2, #28
 800e246:	bf44      	itt	mi
 800e248:	232b      	movmi	r3, #43	; 0x2b
 800e24a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e24e:	f89a 3000 	ldrb.w	r3, [sl]
 800e252:	2b2a      	cmp	r3, #42	; 0x2a
 800e254:	d015      	beq.n	800e282 <_svfiprintf_r+0xf6>
 800e256:	9a07      	ldr	r2, [sp, #28]
 800e258:	4654      	mov	r4, sl
 800e25a:	2000      	movs	r0, #0
 800e25c:	f04f 0c0a 	mov.w	ip, #10
 800e260:	4621      	mov	r1, r4
 800e262:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e266:	3b30      	subs	r3, #48	; 0x30
 800e268:	2b09      	cmp	r3, #9
 800e26a:	d94e      	bls.n	800e30a <_svfiprintf_r+0x17e>
 800e26c:	b1b0      	cbz	r0, 800e29c <_svfiprintf_r+0x110>
 800e26e:	9207      	str	r2, [sp, #28]
 800e270:	e014      	b.n	800e29c <_svfiprintf_r+0x110>
 800e272:	eba0 0308 	sub.w	r3, r0, r8
 800e276:	fa09 f303 	lsl.w	r3, r9, r3
 800e27a:	4313      	orrs	r3, r2
 800e27c:	9304      	str	r3, [sp, #16]
 800e27e:	46a2      	mov	sl, r4
 800e280:	e7d2      	b.n	800e228 <_svfiprintf_r+0x9c>
 800e282:	9b03      	ldr	r3, [sp, #12]
 800e284:	1d19      	adds	r1, r3, #4
 800e286:	681b      	ldr	r3, [r3, #0]
 800e288:	9103      	str	r1, [sp, #12]
 800e28a:	2b00      	cmp	r3, #0
 800e28c:	bfbb      	ittet	lt
 800e28e:	425b      	neglt	r3, r3
 800e290:	f042 0202 	orrlt.w	r2, r2, #2
 800e294:	9307      	strge	r3, [sp, #28]
 800e296:	9307      	strlt	r3, [sp, #28]
 800e298:	bfb8      	it	lt
 800e29a:	9204      	strlt	r2, [sp, #16]
 800e29c:	7823      	ldrb	r3, [r4, #0]
 800e29e:	2b2e      	cmp	r3, #46	; 0x2e
 800e2a0:	d10c      	bne.n	800e2bc <_svfiprintf_r+0x130>
 800e2a2:	7863      	ldrb	r3, [r4, #1]
 800e2a4:	2b2a      	cmp	r3, #42	; 0x2a
 800e2a6:	d135      	bne.n	800e314 <_svfiprintf_r+0x188>
 800e2a8:	9b03      	ldr	r3, [sp, #12]
 800e2aa:	1d1a      	adds	r2, r3, #4
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	9203      	str	r2, [sp, #12]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	bfb8      	it	lt
 800e2b4:	f04f 33ff 	movlt.w	r3, #4294967295
 800e2b8:	3402      	adds	r4, #2
 800e2ba:	9305      	str	r3, [sp, #20]
 800e2bc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800e388 <_svfiprintf_r+0x1fc>
 800e2c0:	7821      	ldrb	r1, [r4, #0]
 800e2c2:	2203      	movs	r2, #3
 800e2c4:	4650      	mov	r0, sl
 800e2c6:	f7f1 ff93 	bl	80001f0 <memchr>
 800e2ca:	b140      	cbz	r0, 800e2de <_svfiprintf_r+0x152>
 800e2cc:	2340      	movs	r3, #64	; 0x40
 800e2ce:	eba0 000a 	sub.w	r0, r0, sl
 800e2d2:	fa03 f000 	lsl.w	r0, r3, r0
 800e2d6:	9b04      	ldr	r3, [sp, #16]
 800e2d8:	4303      	orrs	r3, r0
 800e2da:	3401      	adds	r4, #1
 800e2dc:	9304      	str	r3, [sp, #16]
 800e2de:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2e2:	4826      	ldr	r0, [pc, #152]	; (800e37c <_svfiprintf_r+0x1f0>)
 800e2e4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e2e8:	2206      	movs	r2, #6
 800e2ea:	f7f1 ff81 	bl	80001f0 <memchr>
 800e2ee:	2800      	cmp	r0, #0
 800e2f0:	d038      	beq.n	800e364 <_svfiprintf_r+0x1d8>
 800e2f2:	4b23      	ldr	r3, [pc, #140]	; (800e380 <_svfiprintf_r+0x1f4>)
 800e2f4:	bb1b      	cbnz	r3, 800e33e <_svfiprintf_r+0x1b2>
 800e2f6:	9b03      	ldr	r3, [sp, #12]
 800e2f8:	3307      	adds	r3, #7
 800e2fa:	f023 0307 	bic.w	r3, r3, #7
 800e2fe:	3308      	adds	r3, #8
 800e300:	9303      	str	r3, [sp, #12]
 800e302:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e304:	4433      	add	r3, r6
 800e306:	9309      	str	r3, [sp, #36]	; 0x24
 800e308:	e767      	b.n	800e1da <_svfiprintf_r+0x4e>
 800e30a:	fb0c 3202 	mla	r2, ip, r2, r3
 800e30e:	460c      	mov	r4, r1
 800e310:	2001      	movs	r0, #1
 800e312:	e7a5      	b.n	800e260 <_svfiprintf_r+0xd4>
 800e314:	2300      	movs	r3, #0
 800e316:	3401      	adds	r4, #1
 800e318:	9305      	str	r3, [sp, #20]
 800e31a:	4619      	mov	r1, r3
 800e31c:	f04f 0c0a 	mov.w	ip, #10
 800e320:	4620      	mov	r0, r4
 800e322:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e326:	3a30      	subs	r2, #48	; 0x30
 800e328:	2a09      	cmp	r2, #9
 800e32a:	d903      	bls.n	800e334 <_svfiprintf_r+0x1a8>
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d0c5      	beq.n	800e2bc <_svfiprintf_r+0x130>
 800e330:	9105      	str	r1, [sp, #20]
 800e332:	e7c3      	b.n	800e2bc <_svfiprintf_r+0x130>
 800e334:	fb0c 2101 	mla	r1, ip, r1, r2
 800e338:	4604      	mov	r4, r0
 800e33a:	2301      	movs	r3, #1
 800e33c:	e7f0      	b.n	800e320 <_svfiprintf_r+0x194>
 800e33e:	ab03      	add	r3, sp, #12
 800e340:	9300      	str	r3, [sp, #0]
 800e342:	462a      	mov	r2, r5
 800e344:	4b0f      	ldr	r3, [pc, #60]	; (800e384 <_svfiprintf_r+0x1f8>)
 800e346:	a904      	add	r1, sp, #16
 800e348:	4638      	mov	r0, r7
 800e34a:	f7fe f80f 	bl	800c36c <_printf_float>
 800e34e:	1c42      	adds	r2, r0, #1
 800e350:	4606      	mov	r6, r0
 800e352:	d1d6      	bne.n	800e302 <_svfiprintf_r+0x176>
 800e354:	89ab      	ldrh	r3, [r5, #12]
 800e356:	065b      	lsls	r3, r3, #25
 800e358:	f53f af2c 	bmi.w	800e1b4 <_svfiprintf_r+0x28>
 800e35c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e35e:	b01d      	add	sp, #116	; 0x74
 800e360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e364:	ab03      	add	r3, sp, #12
 800e366:	9300      	str	r3, [sp, #0]
 800e368:	462a      	mov	r2, r5
 800e36a:	4b06      	ldr	r3, [pc, #24]	; (800e384 <_svfiprintf_r+0x1f8>)
 800e36c:	a904      	add	r1, sp, #16
 800e36e:	4638      	mov	r0, r7
 800e370:	f7fe faa0 	bl	800c8b4 <_printf_i>
 800e374:	e7eb      	b.n	800e34e <_svfiprintf_r+0x1c2>
 800e376:	bf00      	nop
 800e378:	0800f3a4 	.word	0x0800f3a4
 800e37c:	0800f3ae 	.word	0x0800f3ae
 800e380:	0800c36d 	.word	0x0800c36d
 800e384:	0800e0d5 	.word	0x0800e0d5
 800e388:	0800f3aa 	.word	0x0800f3aa

0800e38c <_sbrk_r>:
 800e38c:	b538      	push	{r3, r4, r5, lr}
 800e38e:	4d06      	ldr	r5, [pc, #24]	; (800e3a8 <_sbrk_r+0x1c>)
 800e390:	2300      	movs	r3, #0
 800e392:	4604      	mov	r4, r0
 800e394:	4608      	mov	r0, r1
 800e396:	602b      	str	r3, [r5, #0]
 800e398:	f000 fe14 	bl	800efc4 <_sbrk>
 800e39c:	1c43      	adds	r3, r0, #1
 800e39e:	d102      	bne.n	800e3a6 <_sbrk_r+0x1a>
 800e3a0:	682b      	ldr	r3, [r5, #0]
 800e3a2:	b103      	cbz	r3, 800e3a6 <_sbrk_r+0x1a>
 800e3a4:	6023      	str	r3, [r4, #0]
 800e3a6:	bd38      	pop	{r3, r4, r5, pc}
 800e3a8:	20003c48 	.word	0x20003c48

0800e3ac <__assert_func>:
 800e3ac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e3ae:	4614      	mov	r4, r2
 800e3b0:	461a      	mov	r2, r3
 800e3b2:	4b09      	ldr	r3, [pc, #36]	; (800e3d8 <__assert_func+0x2c>)
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	4605      	mov	r5, r0
 800e3b8:	68d8      	ldr	r0, [r3, #12]
 800e3ba:	b14c      	cbz	r4, 800e3d0 <__assert_func+0x24>
 800e3bc:	4b07      	ldr	r3, [pc, #28]	; (800e3dc <__assert_func+0x30>)
 800e3be:	9100      	str	r1, [sp, #0]
 800e3c0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e3c4:	4906      	ldr	r1, [pc, #24]	; (800e3e0 <__assert_func+0x34>)
 800e3c6:	462b      	mov	r3, r5
 800e3c8:	f000 f80e 	bl	800e3e8 <fiprintf>
 800e3cc:	f000 faa4 	bl	800e918 <abort>
 800e3d0:	4b04      	ldr	r3, [pc, #16]	; (800e3e4 <__assert_func+0x38>)
 800e3d2:	461c      	mov	r4, r3
 800e3d4:	e7f3      	b.n	800e3be <__assert_func+0x12>
 800e3d6:	bf00      	nop
 800e3d8:	20000180 	.word	0x20000180
 800e3dc:	0800f3b5 	.word	0x0800f3b5
 800e3e0:	0800f3c2 	.word	0x0800f3c2
 800e3e4:	0800f3f0 	.word	0x0800f3f0

0800e3e8 <fiprintf>:
 800e3e8:	b40e      	push	{r1, r2, r3}
 800e3ea:	b503      	push	{r0, r1, lr}
 800e3ec:	4601      	mov	r1, r0
 800e3ee:	ab03      	add	r3, sp, #12
 800e3f0:	4805      	ldr	r0, [pc, #20]	; (800e408 <fiprintf+0x20>)
 800e3f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800e3f6:	6800      	ldr	r0, [r0, #0]
 800e3f8:	9301      	str	r3, [sp, #4]
 800e3fa:	f000 f88f 	bl	800e51c <_vfiprintf_r>
 800e3fe:	b002      	add	sp, #8
 800e400:	f85d eb04 	ldr.w	lr, [sp], #4
 800e404:	b003      	add	sp, #12
 800e406:	4770      	bx	lr
 800e408:	20000180 	.word	0x20000180

0800e40c <__ascii_mbtowc>:
 800e40c:	b082      	sub	sp, #8
 800e40e:	b901      	cbnz	r1, 800e412 <__ascii_mbtowc+0x6>
 800e410:	a901      	add	r1, sp, #4
 800e412:	b142      	cbz	r2, 800e426 <__ascii_mbtowc+0x1a>
 800e414:	b14b      	cbz	r3, 800e42a <__ascii_mbtowc+0x1e>
 800e416:	7813      	ldrb	r3, [r2, #0]
 800e418:	600b      	str	r3, [r1, #0]
 800e41a:	7812      	ldrb	r2, [r2, #0]
 800e41c:	1e10      	subs	r0, r2, #0
 800e41e:	bf18      	it	ne
 800e420:	2001      	movne	r0, #1
 800e422:	b002      	add	sp, #8
 800e424:	4770      	bx	lr
 800e426:	4610      	mov	r0, r2
 800e428:	e7fb      	b.n	800e422 <__ascii_mbtowc+0x16>
 800e42a:	f06f 0001 	mvn.w	r0, #1
 800e42e:	e7f8      	b.n	800e422 <__ascii_mbtowc+0x16>

0800e430 <memmove>:
 800e430:	4288      	cmp	r0, r1
 800e432:	b510      	push	{r4, lr}
 800e434:	eb01 0402 	add.w	r4, r1, r2
 800e438:	d902      	bls.n	800e440 <memmove+0x10>
 800e43a:	4284      	cmp	r4, r0
 800e43c:	4623      	mov	r3, r4
 800e43e:	d807      	bhi.n	800e450 <memmove+0x20>
 800e440:	1e43      	subs	r3, r0, #1
 800e442:	42a1      	cmp	r1, r4
 800e444:	d008      	beq.n	800e458 <memmove+0x28>
 800e446:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e44a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e44e:	e7f8      	b.n	800e442 <memmove+0x12>
 800e450:	4402      	add	r2, r0
 800e452:	4601      	mov	r1, r0
 800e454:	428a      	cmp	r2, r1
 800e456:	d100      	bne.n	800e45a <memmove+0x2a>
 800e458:	bd10      	pop	{r4, pc}
 800e45a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e45e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e462:	e7f7      	b.n	800e454 <memmove+0x24>

0800e464 <__malloc_lock>:
 800e464:	4801      	ldr	r0, [pc, #4]	; (800e46c <__malloc_lock+0x8>)
 800e466:	f000 bc17 	b.w	800ec98 <__retarget_lock_acquire_recursive>
 800e46a:	bf00      	nop
 800e46c:	20003c50 	.word	0x20003c50

0800e470 <__malloc_unlock>:
 800e470:	4801      	ldr	r0, [pc, #4]	; (800e478 <__malloc_unlock+0x8>)
 800e472:	f000 bc12 	b.w	800ec9a <__retarget_lock_release_recursive>
 800e476:	bf00      	nop
 800e478:	20003c50 	.word	0x20003c50

0800e47c <_realloc_r>:
 800e47c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e47e:	4607      	mov	r7, r0
 800e480:	4614      	mov	r4, r2
 800e482:	460e      	mov	r6, r1
 800e484:	b921      	cbnz	r1, 800e490 <_realloc_r+0x14>
 800e486:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800e48a:	4611      	mov	r1, r2
 800e48c:	f7ff bdc8 	b.w	800e020 <_malloc_r>
 800e490:	b922      	cbnz	r2, 800e49c <_realloc_r+0x20>
 800e492:	f7ff fd75 	bl	800df80 <_free_r>
 800e496:	4625      	mov	r5, r4
 800e498:	4628      	mov	r0, r5
 800e49a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e49c:	f000 fc62 	bl	800ed64 <_malloc_usable_size_r>
 800e4a0:	42a0      	cmp	r0, r4
 800e4a2:	d20f      	bcs.n	800e4c4 <_realloc_r+0x48>
 800e4a4:	4621      	mov	r1, r4
 800e4a6:	4638      	mov	r0, r7
 800e4a8:	f7ff fdba 	bl	800e020 <_malloc_r>
 800e4ac:	4605      	mov	r5, r0
 800e4ae:	2800      	cmp	r0, #0
 800e4b0:	d0f2      	beq.n	800e498 <_realloc_r+0x1c>
 800e4b2:	4631      	mov	r1, r6
 800e4b4:	4622      	mov	r2, r4
 800e4b6:	f7ff f9c7 	bl	800d848 <memcpy>
 800e4ba:	4631      	mov	r1, r6
 800e4bc:	4638      	mov	r0, r7
 800e4be:	f7ff fd5f 	bl	800df80 <_free_r>
 800e4c2:	e7e9      	b.n	800e498 <_realloc_r+0x1c>
 800e4c4:	4635      	mov	r5, r6
 800e4c6:	e7e7      	b.n	800e498 <_realloc_r+0x1c>

0800e4c8 <__sfputc_r>:
 800e4c8:	6893      	ldr	r3, [r2, #8]
 800e4ca:	3b01      	subs	r3, #1
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	b410      	push	{r4}
 800e4d0:	6093      	str	r3, [r2, #8]
 800e4d2:	da08      	bge.n	800e4e6 <__sfputc_r+0x1e>
 800e4d4:	6994      	ldr	r4, [r2, #24]
 800e4d6:	42a3      	cmp	r3, r4
 800e4d8:	db01      	blt.n	800e4de <__sfputc_r+0x16>
 800e4da:	290a      	cmp	r1, #10
 800e4dc:	d103      	bne.n	800e4e6 <__sfputc_r+0x1e>
 800e4de:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4e2:	f000 b94b 	b.w	800e77c <__swbuf_r>
 800e4e6:	6813      	ldr	r3, [r2, #0]
 800e4e8:	1c58      	adds	r0, r3, #1
 800e4ea:	6010      	str	r0, [r2, #0]
 800e4ec:	7019      	strb	r1, [r3, #0]
 800e4ee:	4608      	mov	r0, r1
 800e4f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e4f4:	4770      	bx	lr

0800e4f6 <__sfputs_r>:
 800e4f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4f8:	4606      	mov	r6, r0
 800e4fa:	460f      	mov	r7, r1
 800e4fc:	4614      	mov	r4, r2
 800e4fe:	18d5      	adds	r5, r2, r3
 800e500:	42ac      	cmp	r4, r5
 800e502:	d101      	bne.n	800e508 <__sfputs_r+0x12>
 800e504:	2000      	movs	r0, #0
 800e506:	e007      	b.n	800e518 <__sfputs_r+0x22>
 800e508:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e50c:	463a      	mov	r2, r7
 800e50e:	4630      	mov	r0, r6
 800e510:	f7ff ffda 	bl	800e4c8 <__sfputc_r>
 800e514:	1c43      	adds	r3, r0, #1
 800e516:	d1f3      	bne.n	800e500 <__sfputs_r+0xa>
 800e518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e51c <_vfiprintf_r>:
 800e51c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e520:	460d      	mov	r5, r1
 800e522:	b09d      	sub	sp, #116	; 0x74
 800e524:	4614      	mov	r4, r2
 800e526:	4698      	mov	r8, r3
 800e528:	4606      	mov	r6, r0
 800e52a:	b118      	cbz	r0, 800e534 <_vfiprintf_r+0x18>
 800e52c:	6983      	ldr	r3, [r0, #24]
 800e52e:	b90b      	cbnz	r3, 800e534 <_vfiprintf_r+0x18>
 800e530:	f000 fb14 	bl	800eb5c <__sinit>
 800e534:	4b89      	ldr	r3, [pc, #548]	; (800e75c <_vfiprintf_r+0x240>)
 800e536:	429d      	cmp	r5, r3
 800e538:	d11b      	bne.n	800e572 <_vfiprintf_r+0x56>
 800e53a:	6875      	ldr	r5, [r6, #4]
 800e53c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e53e:	07d9      	lsls	r1, r3, #31
 800e540:	d405      	bmi.n	800e54e <_vfiprintf_r+0x32>
 800e542:	89ab      	ldrh	r3, [r5, #12]
 800e544:	059a      	lsls	r2, r3, #22
 800e546:	d402      	bmi.n	800e54e <_vfiprintf_r+0x32>
 800e548:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e54a:	f000 fba5 	bl	800ec98 <__retarget_lock_acquire_recursive>
 800e54e:	89ab      	ldrh	r3, [r5, #12]
 800e550:	071b      	lsls	r3, r3, #28
 800e552:	d501      	bpl.n	800e558 <_vfiprintf_r+0x3c>
 800e554:	692b      	ldr	r3, [r5, #16]
 800e556:	b9eb      	cbnz	r3, 800e594 <_vfiprintf_r+0x78>
 800e558:	4629      	mov	r1, r5
 800e55a:	4630      	mov	r0, r6
 800e55c:	f000 f96e 	bl	800e83c <__swsetup_r>
 800e560:	b1c0      	cbz	r0, 800e594 <_vfiprintf_r+0x78>
 800e562:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e564:	07dc      	lsls	r4, r3, #31
 800e566:	d50e      	bpl.n	800e586 <_vfiprintf_r+0x6a>
 800e568:	f04f 30ff 	mov.w	r0, #4294967295
 800e56c:	b01d      	add	sp, #116	; 0x74
 800e56e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e572:	4b7b      	ldr	r3, [pc, #492]	; (800e760 <_vfiprintf_r+0x244>)
 800e574:	429d      	cmp	r5, r3
 800e576:	d101      	bne.n	800e57c <_vfiprintf_r+0x60>
 800e578:	68b5      	ldr	r5, [r6, #8]
 800e57a:	e7df      	b.n	800e53c <_vfiprintf_r+0x20>
 800e57c:	4b79      	ldr	r3, [pc, #484]	; (800e764 <_vfiprintf_r+0x248>)
 800e57e:	429d      	cmp	r5, r3
 800e580:	bf08      	it	eq
 800e582:	68f5      	ldreq	r5, [r6, #12]
 800e584:	e7da      	b.n	800e53c <_vfiprintf_r+0x20>
 800e586:	89ab      	ldrh	r3, [r5, #12]
 800e588:	0598      	lsls	r0, r3, #22
 800e58a:	d4ed      	bmi.n	800e568 <_vfiprintf_r+0x4c>
 800e58c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e58e:	f000 fb84 	bl	800ec9a <__retarget_lock_release_recursive>
 800e592:	e7e9      	b.n	800e568 <_vfiprintf_r+0x4c>
 800e594:	2300      	movs	r3, #0
 800e596:	9309      	str	r3, [sp, #36]	; 0x24
 800e598:	2320      	movs	r3, #32
 800e59a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e59e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e5a2:	2330      	movs	r3, #48	; 0x30
 800e5a4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e768 <_vfiprintf_r+0x24c>
 800e5a8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e5ac:	f04f 0901 	mov.w	r9, #1
 800e5b0:	4623      	mov	r3, r4
 800e5b2:	469a      	mov	sl, r3
 800e5b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e5b8:	b10a      	cbz	r2, 800e5be <_vfiprintf_r+0xa2>
 800e5ba:	2a25      	cmp	r2, #37	; 0x25
 800e5bc:	d1f9      	bne.n	800e5b2 <_vfiprintf_r+0x96>
 800e5be:	ebba 0b04 	subs.w	fp, sl, r4
 800e5c2:	d00b      	beq.n	800e5dc <_vfiprintf_r+0xc0>
 800e5c4:	465b      	mov	r3, fp
 800e5c6:	4622      	mov	r2, r4
 800e5c8:	4629      	mov	r1, r5
 800e5ca:	4630      	mov	r0, r6
 800e5cc:	f7ff ff93 	bl	800e4f6 <__sfputs_r>
 800e5d0:	3001      	adds	r0, #1
 800e5d2:	f000 80aa 	beq.w	800e72a <_vfiprintf_r+0x20e>
 800e5d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e5d8:	445a      	add	r2, fp
 800e5da:	9209      	str	r2, [sp, #36]	; 0x24
 800e5dc:	f89a 3000 	ldrb.w	r3, [sl]
 800e5e0:	2b00      	cmp	r3, #0
 800e5e2:	f000 80a2 	beq.w	800e72a <_vfiprintf_r+0x20e>
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	f04f 32ff 	mov.w	r2, #4294967295
 800e5ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e5f0:	f10a 0a01 	add.w	sl, sl, #1
 800e5f4:	9304      	str	r3, [sp, #16]
 800e5f6:	9307      	str	r3, [sp, #28]
 800e5f8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e5fc:	931a      	str	r3, [sp, #104]	; 0x68
 800e5fe:	4654      	mov	r4, sl
 800e600:	2205      	movs	r2, #5
 800e602:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e606:	4858      	ldr	r0, [pc, #352]	; (800e768 <_vfiprintf_r+0x24c>)
 800e608:	f7f1 fdf2 	bl	80001f0 <memchr>
 800e60c:	9a04      	ldr	r2, [sp, #16]
 800e60e:	b9d8      	cbnz	r0, 800e648 <_vfiprintf_r+0x12c>
 800e610:	06d1      	lsls	r1, r2, #27
 800e612:	bf44      	itt	mi
 800e614:	2320      	movmi	r3, #32
 800e616:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e61a:	0713      	lsls	r3, r2, #28
 800e61c:	bf44      	itt	mi
 800e61e:	232b      	movmi	r3, #43	; 0x2b
 800e620:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e624:	f89a 3000 	ldrb.w	r3, [sl]
 800e628:	2b2a      	cmp	r3, #42	; 0x2a
 800e62a:	d015      	beq.n	800e658 <_vfiprintf_r+0x13c>
 800e62c:	9a07      	ldr	r2, [sp, #28]
 800e62e:	4654      	mov	r4, sl
 800e630:	2000      	movs	r0, #0
 800e632:	f04f 0c0a 	mov.w	ip, #10
 800e636:	4621      	mov	r1, r4
 800e638:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e63c:	3b30      	subs	r3, #48	; 0x30
 800e63e:	2b09      	cmp	r3, #9
 800e640:	d94e      	bls.n	800e6e0 <_vfiprintf_r+0x1c4>
 800e642:	b1b0      	cbz	r0, 800e672 <_vfiprintf_r+0x156>
 800e644:	9207      	str	r2, [sp, #28]
 800e646:	e014      	b.n	800e672 <_vfiprintf_r+0x156>
 800e648:	eba0 0308 	sub.w	r3, r0, r8
 800e64c:	fa09 f303 	lsl.w	r3, r9, r3
 800e650:	4313      	orrs	r3, r2
 800e652:	9304      	str	r3, [sp, #16]
 800e654:	46a2      	mov	sl, r4
 800e656:	e7d2      	b.n	800e5fe <_vfiprintf_r+0xe2>
 800e658:	9b03      	ldr	r3, [sp, #12]
 800e65a:	1d19      	adds	r1, r3, #4
 800e65c:	681b      	ldr	r3, [r3, #0]
 800e65e:	9103      	str	r1, [sp, #12]
 800e660:	2b00      	cmp	r3, #0
 800e662:	bfbb      	ittet	lt
 800e664:	425b      	neglt	r3, r3
 800e666:	f042 0202 	orrlt.w	r2, r2, #2
 800e66a:	9307      	strge	r3, [sp, #28]
 800e66c:	9307      	strlt	r3, [sp, #28]
 800e66e:	bfb8      	it	lt
 800e670:	9204      	strlt	r2, [sp, #16]
 800e672:	7823      	ldrb	r3, [r4, #0]
 800e674:	2b2e      	cmp	r3, #46	; 0x2e
 800e676:	d10c      	bne.n	800e692 <_vfiprintf_r+0x176>
 800e678:	7863      	ldrb	r3, [r4, #1]
 800e67a:	2b2a      	cmp	r3, #42	; 0x2a
 800e67c:	d135      	bne.n	800e6ea <_vfiprintf_r+0x1ce>
 800e67e:	9b03      	ldr	r3, [sp, #12]
 800e680:	1d1a      	adds	r2, r3, #4
 800e682:	681b      	ldr	r3, [r3, #0]
 800e684:	9203      	str	r2, [sp, #12]
 800e686:	2b00      	cmp	r3, #0
 800e688:	bfb8      	it	lt
 800e68a:	f04f 33ff 	movlt.w	r3, #4294967295
 800e68e:	3402      	adds	r4, #2
 800e690:	9305      	str	r3, [sp, #20]
 800e692:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e778 <_vfiprintf_r+0x25c>
 800e696:	7821      	ldrb	r1, [r4, #0]
 800e698:	2203      	movs	r2, #3
 800e69a:	4650      	mov	r0, sl
 800e69c:	f7f1 fda8 	bl	80001f0 <memchr>
 800e6a0:	b140      	cbz	r0, 800e6b4 <_vfiprintf_r+0x198>
 800e6a2:	2340      	movs	r3, #64	; 0x40
 800e6a4:	eba0 000a 	sub.w	r0, r0, sl
 800e6a8:	fa03 f000 	lsl.w	r0, r3, r0
 800e6ac:	9b04      	ldr	r3, [sp, #16]
 800e6ae:	4303      	orrs	r3, r0
 800e6b0:	3401      	adds	r4, #1
 800e6b2:	9304      	str	r3, [sp, #16]
 800e6b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e6b8:	482c      	ldr	r0, [pc, #176]	; (800e76c <_vfiprintf_r+0x250>)
 800e6ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e6be:	2206      	movs	r2, #6
 800e6c0:	f7f1 fd96 	bl	80001f0 <memchr>
 800e6c4:	2800      	cmp	r0, #0
 800e6c6:	d03f      	beq.n	800e748 <_vfiprintf_r+0x22c>
 800e6c8:	4b29      	ldr	r3, [pc, #164]	; (800e770 <_vfiprintf_r+0x254>)
 800e6ca:	bb1b      	cbnz	r3, 800e714 <_vfiprintf_r+0x1f8>
 800e6cc:	9b03      	ldr	r3, [sp, #12]
 800e6ce:	3307      	adds	r3, #7
 800e6d0:	f023 0307 	bic.w	r3, r3, #7
 800e6d4:	3308      	adds	r3, #8
 800e6d6:	9303      	str	r3, [sp, #12]
 800e6d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e6da:	443b      	add	r3, r7
 800e6dc:	9309      	str	r3, [sp, #36]	; 0x24
 800e6de:	e767      	b.n	800e5b0 <_vfiprintf_r+0x94>
 800e6e0:	fb0c 3202 	mla	r2, ip, r2, r3
 800e6e4:	460c      	mov	r4, r1
 800e6e6:	2001      	movs	r0, #1
 800e6e8:	e7a5      	b.n	800e636 <_vfiprintf_r+0x11a>
 800e6ea:	2300      	movs	r3, #0
 800e6ec:	3401      	adds	r4, #1
 800e6ee:	9305      	str	r3, [sp, #20]
 800e6f0:	4619      	mov	r1, r3
 800e6f2:	f04f 0c0a 	mov.w	ip, #10
 800e6f6:	4620      	mov	r0, r4
 800e6f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e6fc:	3a30      	subs	r2, #48	; 0x30
 800e6fe:	2a09      	cmp	r2, #9
 800e700:	d903      	bls.n	800e70a <_vfiprintf_r+0x1ee>
 800e702:	2b00      	cmp	r3, #0
 800e704:	d0c5      	beq.n	800e692 <_vfiprintf_r+0x176>
 800e706:	9105      	str	r1, [sp, #20]
 800e708:	e7c3      	b.n	800e692 <_vfiprintf_r+0x176>
 800e70a:	fb0c 2101 	mla	r1, ip, r1, r2
 800e70e:	4604      	mov	r4, r0
 800e710:	2301      	movs	r3, #1
 800e712:	e7f0      	b.n	800e6f6 <_vfiprintf_r+0x1da>
 800e714:	ab03      	add	r3, sp, #12
 800e716:	9300      	str	r3, [sp, #0]
 800e718:	462a      	mov	r2, r5
 800e71a:	4b16      	ldr	r3, [pc, #88]	; (800e774 <_vfiprintf_r+0x258>)
 800e71c:	a904      	add	r1, sp, #16
 800e71e:	4630      	mov	r0, r6
 800e720:	f7fd fe24 	bl	800c36c <_printf_float>
 800e724:	4607      	mov	r7, r0
 800e726:	1c78      	adds	r0, r7, #1
 800e728:	d1d6      	bne.n	800e6d8 <_vfiprintf_r+0x1bc>
 800e72a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e72c:	07d9      	lsls	r1, r3, #31
 800e72e:	d405      	bmi.n	800e73c <_vfiprintf_r+0x220>
 800e730:	89ab      	ldrh	r3, [r5, #12]
 800e732:	059a      	lsls	r2, r3, #22
 800e734:	d402      	bmi.n	800e73c <_vfiprintf_r+0x220>
 800e736:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e738:	f000 faaf 	bl	800ec9a <__retarget_lock_release_recursive>
 800e73c:	89ab      	ldrh	r3, [r5, #12]
 800e73e:	065b      	lsls	r3, r3, #25
 800e740:	f53f af12 	bmi.w	800e568 <_vfiprintf_r+0x4c>
 800e744:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e746:	e711      	b.n	800e56c <_vfiprintf_r+0x50>
 800e748:	ab03      	add	r3, sp, #12
 800e74a:	9300      	str	r3, [sp, #0]
 800e74c:	462a      	mov	r2, r5
 800e74e:	4b09      	ldr	r3, [pc, #36]	; (800e774 <_vfiprintf_r+0x258>)
 800e750:	a904      	add	r1, sp, #16
 800e752:	4630      	mov	r0, r6
 800e754:	f7fe f8ae 	bl	800c8b4 <_printf_i>
 800e758:	e7e4      	b.n	800e724 <_vfiprintf_r+0x208>
 800e75a:	bf00      	nop
 800e75c:	0800f51c 	.word	0x0800f51c
 800e760:	0800f53c 	.word	0x0800f53c
 800e764:	0800f4fc 	.word	0x0800f4fc
 800e768:	0800f3a4 	.word	0x0800f3a4
 800e76c:	0800f3ae 	.word	0x0800f3ae
 800e770:	0800c36d 	.word	0x0800c36d
 800e774:	0800e4f7 	.word	0x0800e4f7
 800e778:	0800f3aa 	.word	0x0800f3aa

0800e77c <__swbuf_r>:
 800e77c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e77e:	460e      	mov	r6, r1
 800e780:	4614      	mov	r4, r2
 800e782:	4605      	mov	r5, r0
 800e784:	b118      	cbz	r0, 800e78e <__swbuf_r+0x12>
 800e786:	6983      	ldr	r3, [r0, #24]
 800e788:	b90b      	cbnz	r3, 800e78e <__swbuf_r+0x12>
 800e78a:	f000 f9e7 	bl	800eb5c <__sinit>
 800e78e:	4b21      	ldr	r3, [pc, #132]	; (800e814 <__swbuf_r+0x98>)
 800e790:	429c      	cmp	r4, r3
 800e792:	d12b      	bne.n	800e7ec <__swbuf_r+0x70>
 800e794:	686c      	ldr	r4, [r5, #4]
 800e796:	69a3      	ldr	r3, [r4, #24]
 800e798:	60a3      	str	r3, [r4, #8]
 800e79a:	89a3      	ldrh	r3, [r4, #12]
 800e79c:	071a      	lsls	r2, r3, #28
 800e79e:	d52f      	bpl.n	800e800 <__swbuf_r+0x84>
 800e7a0:	6923      	ldr	r3, [r4, #16]
 800e7a2:	b36b      	cbz	r3, 800e800 <__swbuf_r+0x84>
 800e7a4:	6923      	ldr	r3, [r4, #16]
 800e7a6:	6820      	ldr	r0, [r4, #0]
 800e7a8:	1ac0      	subs	r0, r0, r3
 800e7aa:	6963      	ldr	r3, [r4, #20]
 800e7ac:	b2f6      	uxtb	r6, r6
 800e7ae:	4283      	cmp	r3, r0
 800e7b0:	4637      	mov	r7, r6
 800e7b2:	dc04      	bgt.n	800e7be <__swbuf_r+0x42>
 800e7b4:	4621      	mov	r1, r4
 800e7b6:	4628      	mov	r0, r5
 800e7b8:	f000 f93c 	bl	800ea34 <_fflush_r>
 800e7bc:	bb30      	cbnz	r0, 800e80c <__swbuf_r+0x90>
 800e7be:	68a3      	ldr	r3, [r4, #8]
 800e7c0:	3b01      	subs	r3, #1
 800e7c2:	60a3      	str	r3, [r4, #8]
 800e7c4:	6823      	ldr	r3, [r4, #0]
 800e7c6:	1c5a      	adds	r2, r3, #1
 800e7c8:	6022      	str	r2, [r4, #0]
 800e7ca:	701e      	strb	r6, [r3, #0]
 800e7cc:	6963      	ldr	r3, [r4, #20]
 800e7ce:	3001      	adds	r0, #1
 800e7d0:	4283      	cmp	r3, r0
 800e7d2:	d004      	beq.n	800e7de <__swbuf_r+0x62>
 800e7d4:	89a3      	ldrh	r3, [r4, #12]
 800e7d6:	07db      	lsls	r3, r3, #31
 800e7d8:	d506      	bpl.n	800e7e8 <__swbuf_r+0x6c>
 800e7da:	2e0a      	cmp	r6, #10
 800e7dc:	d104      	bne.n	800e7e8 <__swbuf_r+0x6c>
 800e7de:	4621      	mov	r1, r4
 800e7e0:	4628      	mov	r0, r5
 800e7e2:	f000 f927 	bl	800ea34 <_fflush_r>
 800e7e6:	b988      	cbnz	r0, 800e80c <__swbuf_r+0x90>
 800e7e8:	4638      	mov	r0, r7
 800e7ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e7ec:	4b0a      	ldr	r3, [pc, #40]	; (800e818 <__swbuf_r+0x9c>)
 800e7ee:	429c      	cmp	r4, r3
 800e7f0:	d101      	bne.n	800e7f6 <__swbuf_r+0x7a>
 800e7f2:	68ac      	ldr	r4, [r5, #8]
 800e7f4:	e7cf      	b.n	800e796 <__swbuf_r+0x1a>
 800e7f6:	4b09      	ldr	r3, [pc, #36]	; (800e81c <__swbuf_r+0xa0>)
 800e7f8:	429c      	cmp	r4, r3
 800e7fa:	bf08      	it	eq
 800e7fc:	68ec      	ldreq	r4, [r5, #12]
 800e7fe:	e7ca      	b.n	800e796 <__swbuf_r+0x1a>
 800e800:	4621      	mov	r1, r4
 800e802:	4628      	mov	r0, r5
 800e804:	f000 f81a 	bl	800e83c <__swsetup_r>
 800e808:	2800      	cmp	r0, #0
 800e80a:	d0cb      	beq.n	800e7a4 <__swbuf_r+0x28>
 800e80c:	f04f 37ff 	mov.w	r7, #4294967295
 800e810:	e7ea      	b.n	800e7e8 <__swbuf_r+0x6c>
 800e812:	bf00      	nop
 800e814:	0800f51c 	.word	0x0800f51c
 800e818:	0800f53c 	.word	0x0800f53c
 800e81c:	0800f4fc 	.word	0x0800f4fc

0800e820 <__ascii_wctomb>:
 800e820:	b149      	cbz	r1, 800e836 <__ascii_wctomb+0x16>
 800e822:	2aff      	cmp	r2, #255	; 0xff
 800e824:	bf85      	ittet	hi
 800e826:	238a      	movhi	r3, #138	; 0x8a
 800e828:	6003      	strhi	r3, [r0, #0]
 800e82a:	700a      	strbls	r2, [r1, #0]
 800e82c:	f04f 30ff 	movhi.w	r0, #4294967295
 800e830:	bf98      	it	ls
 800e832:	2001      	movls	r0, #1
 800e834:	4770      	bx	lr
 800e836:	4608      	mov	r0, r1
 800e838:	4770      	bx	lr
	...

0800e83c <__swsetup_r>:
 800e83c:	4b32      	ldr	r3, [pc, #200]	; (800e908 <__swsetup_r+0xcc>)
 800e83e:	b570      	push	{r4, r5, r6, lr}
 800e840:	681d      	ldr	r5, [r3, #0]
 800e842:	4606      	mov	r6, r0
 800e844:	460c      	mov	r4, r1
 800e846:	b125      	cbz	r5, 800e852 <__swsetup_r+0x16>
 800e848:	69ab      	ldr	r3, [r5, #24]
 800e84a:	b913      	cbnz	r3, 800e852 <__swsetup_r+0x16>
 800e84c:	4628      	mov	r0, r5
 800e84e:	f000 f985 	bl	800eb5c <__sinit>
 800e852:	4b2e      	ldr	r3, [pc, #184]	; (800e90c <__swsetup_r+0xd0>)
 800e854:	429c      	cmp	r4, r3
 800e856:	d10f      	bne.n	800e878 <__swsetup_r+0x3c>
 800e858:	686c      	ldr	r4, [r5, #4]
 800e85a:	89a3      	ldrh	r3, [r4, #12]
 800e85c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e860:	0719      	lsls	r1, r3, #28
 800e862:	d42c      	bmi.n	800e8be <__swsetup_r+0x82>
 800e864:	06dd      	lsls	r5, r3, #27
 800e866:	d411      	bmi.n	800e88c <__swsetup_r+0x50>
 800e868:	2309      	movs	r3, #9
 800e86a:	6033      	str	r3, [r6, #0]
 800e86c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e870:	81a3      	strh	r3, [r4, #12]
 800e872:	f04f 30ff 	mov.w	r0, #4294967295
 800e876:	e03e      	b.n	800e8f6 <__swsetup_r+0xba>
 800e878:	4b25      	ldr	r3, [pc, #148]	; (800e910 <__swsetup_r+0xd4>)
 800e87a:	429c      	cmp	r4, r3
 800e87c:	d101      	bne.n	800e882 <__swsetup_r+0x46>
 800e87e:	68ac      	ldr	r4, [r5, #8]
 800e880:	e7eb      	b.n	800e85a <__swsetup_r+0x1e>
 800e882:	4b24      	ldr	r3, [pc, #144]	; (800e914 <__swsetup_r+0xd8>)
 800e884:	429c      	cmp	r4, r3
 800e886:	bf08      	it	eq
 800e888:	68ec      	ldreq	r4, [r5, #12]
 800e88a:	e7e6      	b.n	800e85a <__swsetup_r+0x1e>
 800e88c:	0758      	lsls	r0, r3, #29
 800e88e:	d512      	bpl.n	800e8b6 <__swsetup_r+0x7a>
 800e890:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e892:	b141      	cbz	r1, 800e8a6 <__swsetup_r+0x6a>
 800e894:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e898:	4299      	cmp	r1, r3
 800e89a:	d002      	beq.n	800e8a2 <__swsetup_r+0x66>
 800e89c:	4630      	mov	r0, r6
 800e89e:	f7ff fb6f 	bl	800df80 <_free_r>
 800e8a2:	2300      	movs	r3, #0
 800e8a4:	6363      	str	r3, [r4, #52]	; 0x34
 800e8a6:	89a3      	ldrh	r3, [r4, #12]
 800e8a8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e8ac:	81a3      	strh	r3, [r4, #12]
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	6063      	str	r3, [r4, #4]
 800e8b2:	6923      	ldr	r3, [r4, #16]
 800e8b4:	6023      	str	r3, [r4, #0]
 800e8b6:	89a3      	ldrh	r3, [r4, #12]
 800e8b8:	f043 0308 	orr.w	r3, r3, #8
 800e8bc:	81a3      	strh	r3, [r4, #12]
 800e8be:	6923      	ldr	r3, [r4, #16]
 800e8c0:	b94b      	cbnz	r3, 800e8d6 <__swsetup_r+0x9a>
 800e8c2:	89a3      	ldrh	r3, [r4, #12]
 800e8c4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e8c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e8cc:	d003      	beq.n	800e8d6 <__swsetup_r+0x9a>
 800e8ce:	4621      	mov	r1, r4
 800e8d0:	4630      	mov	r0, r6
 800e8d2:	f000 fa07 	bl	800ece4 <__smakebuf_r>
 800e8d6:	89a0      	ldrh	r0, [r4, #12]
 800e8d8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e8dc:	f010 0301 	ands.w	r3, r0, #1
 800e8e0:	d00a      	beq.n	800e8f8 <__swsetup_r+0xbc>
 800e8e2:	2300      	movs	r3, #0
 800e8e4:	60a3      	str	r3, [r4, #8]
 800e8e6:	6963      	ldr	r3, [r4, #20]
 800e8e8:	425b      	negs	r3, r3
 800e8ea:	61a3      	str	r3, [r4, #24]
 800e8ec:	6923      	ldr	r3, [r4, #16]
 800e8ee:	b943      	cbnz	r3, 800e902 <__swsetup_r+0xc6>
 800e8f0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e8f4:	d1ba      	bne.n	800e86c <__swsetup_r+0x30>
 800e8f6:	bd70      	pop	{r4, r5, r6, pc}
 800e8f8:	0781      	lsls	r1, r0, #30
 800e8fa:	bf58      	it	pl
 800e8fc:	6963      	ldrpl	r3, [r4, #20]
 800e8fe:	60a3      	str	r3, [r4, #8]
 800e900:	e7f4      	b.n	800e8ec <__swsetup_r+0xb0>
 800e902:	2000      	movs	r0, #0
 800e904:	e7f7      	b.n	800e8f6 <__swsetup_r+0xba>
 800e906:	bf00      	nop
 800e908:	20000180 	.word	0x20000180
 800e90c:	0800f51c 	.word	0x0800f51c
 800e910:	0800f53c 	.word	0x0800f53c
 800e914:	0800f4fc 	.word	0x0800f4fc

0800e918 <abort>:
 800e918:	b508      	push	{r3, lr}
 800e91a:	2006      	movs	r0, #6
 800e91c:	f000 fa52 	bl	800edc4 <raise>
 800e920:	2001      	movs	r0, #1
 800e922:	f000 fb65 	bl	800eff0 <_exit>
	...

0800e928 <__sflush_r>:
 800e928:	898a      	ldrh	r2, [r1, #12]
 800e92a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e92e:	4605      	mov	r5, r0
 800e930:	0710      	lsls	r0, r2, #28
 800e932:	460c      	mov	r4, r1
 800e934:	d458      	bmi.n	800e9e8 <__sflush_r+0xc0>
 800e936:	684b      	ldr	r3, [r1, #4]
 800e938:	2b00      	cmp	r3, #0
 800e93a:	dc05      	bgt.n	800e948 <__sflush_r+0x20>
 800e93c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e93e:	2b00      	cmp	r3, #0
 800e940:	dc02      	bgt.n	800e948 <__sflush_r+0x20>
 800e942:	2000      	movs	r0, #0
 800e944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e948:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e94a:	2e00      	cmp	r6, #0
 800e94c:	d0f9      	beq.n	800e942 <__sflush_r+0x1a>
 800e94e:	2300      	movs	r3, #0
 800e950:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e954:	682f      	ldr	r7, [r5, #0]
 800e956:	602b      	str	r3, [r5, #0]
 800e958:	d032      	beq.n	800e9c0 <__sflush_r+0x98>
 800e95a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e95c:	89a3      	ldrh	r3, [r4, #12]
 800e95e:	075a      	lsls	r2, r3, #29
 800e960:	d505      	bpl.n	800e96e <__sflush_r+0x46>
 800e962:	6863      	ldr	r3, [r4, #4]
 800e964:	1ac0      	subs	r0, r0, r3
 800e966:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e968:	b10b      	cbz	r3, 800e96e <__sflush_r+0x46>
 800e96a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e96c:	1ac0      	subs	r0, r0, r3
 800e96e:	2300      	movs	r3, #0
 800e970:	4602      	mov	r2, r0
 800e972:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e974:	6a21      	ldr	r1, [r4, #32]
 800e976:	4628      	mov	r0, r5
 800e978:	47b0      	blx	r6
 800e97a:	1c43      	adds	r3, r0, #1
 800e97c:	89a3      	ldrh	r3, [r4, #12]
 800e97e:	d106      	bne.n	800e98e <__sflush_r+0x66>
 800e980:	6829      	ldr	r1, [r5, #0]
 800e982:	291d      	cmp	r1, #29
 800e984:	d82c      	bhi.n	800e9e0 <__sflush_r+0xb8>
 800e986:	4a2a      	ldr	r2, [pc, #168]	; (800ea30 <__sflush_r+0x108>)
 800e988:	40ca      	lsrs	r2, r1
 800e98a:	07d6      	lsls	r6, r2, #31
 800e98c:	d528      	bpl.n	800e9e0 <__sflush_r+0xb8>
 800e98e:	2200      	movs	r2, #0
 800e990:	6062      	str	r2, [r4, #4]
 800e992:	04d9      	lsls	r1, r3, #19
 800e994:	6922      	ldr	r2, [r4, #16]
 800e996:	6022      	str	r2, [r4, #0]
 800e998:	d504      	bpl.n	800e9a4 <__sflush_r+0x7c>
 800e99a:	1c42      	adds	r2, r0, #1
 800e99c:	d101      	bne.n	800e9a2 <__sflush_r+0x7a>
 800e99e:	682b      	ldr	r3, [r5, #0]
 800e9a0:	b903      	cbnz	r3, 800e9a4 <__sflush_r+0x7c>
 800e9a2:	6560      	str	r0, [r4, #84]	; 0x54
 800e9a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e9a6:	602f      	str	r7, [r5, #0]
 800e9a8:	2900      	cmp	r1, #0
 800e9aa:	d0ca      	beq.n	800e942 <__sflush_r+0x1a>
 800e9ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e9b0:	4299      	cmp	r1, r3
 800e9b2:	d002      	beq.n	800e9ba <__sflush_r+0x92>
 800e9b4:	4628      	mov	r0, r5
 800e9b6:	f7ff fae3 	bl	800df80 <_free_r>
 800e9ba:	2000      	movs	r0, #0
 800e9bc:	6360      	str	r0, [r4, #52]	; 0x34
 800e9be:	e7c1      	b.n	800e944 <__sflush_r+0x1c>
 800e9c0:	6a21      	ldr	r1, [r4, #32]
 800e9c2:	2301      	movs	r3, #1
 800e9c4:	4628      	mov	r0, r5
 800e9c6:	47b0      	blx	r6
 800e9c8:	1c41      	adds	r1, r0, #1
 800e9ca:	d1c7      	bne.n	800e95c <__sflush_r+0x34>
 800e9cc:	682b      	ldr	r3, [r5, #0]
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	d0c4      	beq.n	800e95c <__sflush_r+0x34>
 800e9d2:	2b1d      	cmp	r3, #29
 800e9d4:	d001      	beq.n	800e9da <__sflush_r+0xb2>
 800e9d6:	2b16      	cmp	r3, #22
 800e9d8:	d101      	bne.n	800e9de <__sflush_r+0xb6>
 800e9da:	602f      	str	r7, [r5, #0]
 800e9dc:	e7b1      	b.n	800e942 <__sflush_r+0x1a>
 800e9de:	89a3      	ldrh	r3, [r4, #12]
 800e9e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e9e4:	81a3      	strh	r3, [r4, #12]
 800e9e6:	e7ad      	b.n	800e944 <__sflush_r+0x1c>
 800e9e8:	690f      	ldr	r7, [r1, #16]
 800e9ea:	2f00      	cmp	r7, #0
 800e9ec:	d0a9      	beq.n	800e942 <__sflush_r+0x1a>
 800e9ee:	0793      	lsls	r3, r2, #30
 800e9f0:	680e      	ldr	r6, [r1, #0]
 800e9f2:	bf08      	it	eq
 800e9f4:	694b      	ldreq	r3, [r1, #20]
 800e9f6:	600f      	str	r7, [r1, #0]
 800e9f8:	bf18      	it	ne
 800e9fa:	2300      	movne	r3, #0
 800e9fc:	eba6 0807 	sub.w	r8, r6, r7
 800ea00:	608b      	str	r3, [r1, #8]
 800ea02:	f1b8 0f00 	cmp.w	r8, #0
 800ea06:	dd9c      	ble.n	800e942 <__sflush_r+0x1a>
 800ea08:	6a21      	ldr	r1, [r4, #32]
 800ea0a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ea0c:	4643      	mov	r3, r8
 800ea0e:	463a      	mov	r2, r7
 800ea10:	4628      	mov	r0, r5
 800ea12:	47b0      	blx	r6
 800ea14:	2800      	cmp	r0, #0
 800ea16:	dc06      	bgt.n	800ea26 <__sflush_r+0xfe>
 800ea18:	89a3      	ldrh	r3, [r4, #12]
 800ea1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ea1e:	81a3      	strh	r3, [r4, #12]
 800ea20:	f04f 30ff 	mov.w	r0, #4294967295
 800ea24:	e78e      	b.n	800e944 <__sflush_r+0x1c>
 800ea26:	4407      	add	r7, r0
 800ea28:	eba8 0800 	sub.w	r8, r8, r0
 800ea2c:	e7e9      	b.n	800ea02 <__sflush_r+0xda>
 800ea2e:	bf00      	nop
 800ea30:	20400001 	.word	0x20400001

0800ea34 <_fflush_r>:
 800ea34:	b538      	push	{r3, r4, r5, lr}
 800ea36:	690b      	ldr	r3, [r1, #16]
 800ea38:	4605      	mov	r5, r0
 800ea3a:	460c      	mov	r4, r1
 800ea3c:	b913      	cbnz	r3, 800ea44 <_fflush_r+0x10>
 800ea3e:	2500      	movs	r5, #0
 800ea40:	4628      	mov	r0, r5
 800ea42:	bd38      	pop	{r3, r4, r5, pc}
 800ea44:	b118      	cbz	r0, 800ea4e <_fflush_r+0x1a>
 800ea46:	6983      	ldr	r3, [r0, #24]
 800ea48:	b90b      	cbnz	r3, 800ea4e <_fflush_r+0x1a>
 800ea4a:	f000 f887 	bl	800eb5c <__sinit>
 800ea4e:	4b14      	ldr	r3, [pc, #80]	; (800eaa0 <_fflush_r+0x6c>)
 800ea50:	429c      	cmp	r4, r3
 800ea52:	d11b      	bne.n	800ea8c <_fflush_r+0x58>
 800ea54:	686c      	ldr	r4, [r5, #4]
 800ea56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea5a:	2b00      	cmp	r3, #0
 800ea5c:	d0ef      	beq.n	800ea3e <_fflush_r+0xa>
 800ea5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ea60:	07d0      	lsls	r0, r2, #31
 800ea62:	d404      	bmi.n	800ea6e <_fflush_r+0x3a>
 800ea64:	0599      	lsls	r1, r3, #22
 800ea66:	d402      	bmi.n	800ea6e <_fflush_r+0x3a>
 800ea68:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ea6a:	f000 f915 	bl	800ec98 <__retarget_lock_acquire_recursive>
 800ea6e:	4628      	mov	r0, r5
 800ea70:	4621      	mov	r1, r4
 800ea72:	f7ff ff59 	bl	800e928 <__sflush_r>
 800ea76:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ea78:	07da      	lsls	r2, r3, #31
 800ea7a:	4605      	mov	r5, r0
 800ea7c:	d4e0      	bmi.n	800ea40 <_fflush_r+0xc>
 800ea7e:	89a3      	ldrh	r3, [r4, #12]
 800ea80:	059b      	lsls	r3, r3, #22
 800ea82:	d4dd      	bmi.n	800ea40 <_fflush_r+0xc>
 800ea84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ea86:	f000 f908 	bl	800ec9a <__retarget_lock_release_recursive>
 800ea8a:	e7d9      	b.n	800ea40 <_fflush_r+0xc>
 800ea8c:	4b05      	ldr	r3, [pc, #20]	; (800eaa4 <_fflush_r+0x70>)
 800ea8e:	429c      	cmp	r4, r3
 800ea90:	d101      	bne.n	800ea96 <_fflush_r+0x62>
 800ea92:	68ac      	ldr	r4, [r5, #8]
 800ea94:	e7df      	b.n	800ea56 <_fflush_r+0x22>
 800ea96:	4b04      	ldr	r3, [pc, #16]	; (800eaa8 <_fflush_r+0x74>)
 800ea98:	429c      	cmp	r4, r3
 800ea9a:	bf08      	it	eq
 800ea9c:	68ec      	ldreq	r4, [r5, #12]
 800ea9e:	e7da      	b.n	800ea56 <_fflush_r+0x22>
 800eaa0:	0800f51c 	.word	0x0800f51c
 800eaa4:	0800f53c 	.word	0x0800f53c
 800eaa8:	0800f4fc 	.word	0x0800f4fc

0800eaac <std>:
 800eaac:	2300      	movs	r3, #0
 800eaae:	b510      	push	{r4, lr}
 800eab0:	4604      	mov	r4, r0
 800eab2:	e9c0 3300 	strd	r3, r3, [r0]
 800eab6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800eaba:	6083      	str	r3, [r0, #8]
 800eabc:	8181      	strh	r1, [r0, #12]
 800eabe:	6643      	str	r3, [r0, #100]	; 0x64
 800eac0:	81c2      	strh	r2, [r0, #14]
 800eac2:	6183      	str	r3, [r0, #24]
 800eac4:	4619      	mov	r1, r3
 800eac6:	2208      	movs	r2, #8
 800eac8:	305c      	adds	r0, #92	; 0x5c
 800eaca:	f7fd fba7 	bl	800c21c <memset>
 800eace:	4b05      	ldr	r3, [pc, #20]	; (800eae4 <std+0x38>)
 800ead0:	6263      	str	r3, [r4, #36]	; 0x24
 800ead2:	4b05      	ldr	r3, [pc, #20]	; (800eae8 <std+0x3c>)
 800ead4:	62a3      	str	r3, [r4, #40]	; 0x28
 800ead6:	4b05      	ldr	r3, [pc, #20]	; (800eaec <std+0x40>)
 800ead8:	62e3      	str	r3, [r4, #44]	; 0x2c
 800eada:	4b05      	ldr	r3, [pc, #20]	; (800eaf0 <std+0x44>)
 800eadc:	6224      	str	r4, [r4, #32]
 800eade:	6323      	str	r3, [r4, #48]	; 0x30
 800eae0:	bd10      	pop	{r4, pc}
 800eae2:	bf00      	nop
 800eae4:	0800edfd 	.word	0x0800edfd
 800eae8:	0800ee1f 	.word	0x0800ee1f
 800eaec:	0800ee57 	.word	0x0800ee57
 800eaf0:	0800ee7b 	.word	0x0800ee7b

0800eaf4 <_cleanup_r>:
 800eaf4:	4901      	ldr	r1, [pc, #4]	; (800eafc <_cleanup_r+0x8>)
 800eaf6:	f000 b8af 	b.w	800ec58 <_fwalk_reent>
 800eafa:	bf00      	nop
 800eafc:	0800ea35 	.word	0x0800ea35

0800eb00 <__sfmoreglue>:
 800eb00:	b570      	push	{r4, r5, r6, lr}
 800eb02:	1e4a      	subs	r2, r1, #1
 800eb04:	2568      	movs	r5, #104	; 0x68
 800eb06:	4355      	muls	r5, r2
 800eb08:	460e      	mov	r6, r1
 800eb0a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800eb0e:	f7ff fa87 	bl	800e020 <_malloc_r>
 800eb12:	4604      	mov	r4, r0
 800eb14:	b140      	cbz	r0, 800eb28 <__sfmoreglue+0x28>
 800eb16:	2100      	movs	r1, #0
 800eb18:	e9c0 1600 	strd	r1, r6, [r0]
 800eb1c:	300c      	adds	r0, #12
 800eb1e:	60a0      	str	r0, [r4, #8]
 800eb20:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800eb24:	f7fd fb7a 	bl	800c21c <memset>
 800eb28:	4620      	mov	r0, r4
 800eb2a:	bd70      	pop	{r4, r5, r6, pc}

0800eb2c <__sfp_lock_acquire>:
 800eb2c:	4801      	ldr	r0, [pc, #4]	; (800eb34 <__sfp_lock_acquire+0x8>)
 800eb2e:	f000 b8b3 	b.w	800ec98 <__retarget_lock_acquire_recursive>
 800eb32:	bf00      	nop
 800eb34:	20003c54 	.word	0x20003c54

0800eb38 <__sfp_lock_release>:
 800eb38:	4801      	ldr	r0, [pc, #4]	; (800eb40 <__sfp_lock_release+0x8>)
 800eb3a:	f000 b8ae 	b.w	800ec9a <__retarget_lock_release_recursive>
 800eb3e:	bf00      	nop
 800eb40:	20003c54 	.word	0x20003c54

0800eb44 <__sinit_lock_acquire>:
 800eb44:	4801      	ldr	r0, [pc, #4]	; (800eb4c <__sinit_lock_acquire+0x8>)
 800eb46:	f000 b8a7 	b.w	800ec98 <__retarget_lock_acquire_recursive>
 800eb4a:	bf00      	nop
 800eb4c:	20003c4f 	.word	0x20003c4f

0800eb50 <__sinit_lock_release>:
 800eb50:	4801      	ldr	r0, [pc, #4]	; (800eb58 <__sinit_lock_release+0x8>)
 800eb52:	f000 b8a2 	b.w	800ec9a <__retarget_lock_release_recursive>
 800eb56:	bf00      	nop
 800eb58:	20003c4f 	.word	0x20003c4f

0800eb5c <__sinit>:
 800eb5c:	b510      	push	{r4, lr}
 800eb5e:	4604      	mov	r4, r0
 800eb60:	f7ff fff0 	bl	800eb44 <__sinit_lock_acquire>
 800eb64:	69a3      	ldr	r3, [r4, #24]
 800eb66:	b11b      	cbz	r3, 800eb70 <__sinit+0x14>
 800eb68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800eb6c:	f7ff bff0 	b.w	800eb50 <__sinit_lock_release>
 800eb70:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800eb74:	6523      	str	r3, [r4, #80]	; 0x50
 800eb76:	4b13      	ldr	r3, [pc, #76]	; (800ebc4 <__sinit+0x68>)
 800eb78:	4a13      	ldr	r2, [pc, #76]	; (800ebc8 <__sinit+0x6c>)
 800eb7a:	681b      	ldr	r3, [r3, #0]
 800eb7c:	62a2      	str	r2, [r4, #40]	; 0x28
 800eb7e:	42a3      	cmp	r3, r4
 800eb80:	bf04      	itt	eq
 800eb82:	2301      	moveq	r3, #1
 800eb84:	61a3      	streq	r3, [r4, #24]
 800eb86:	4620      	mov	r0, r4
 800eb88:	f000 f820 	bl	800ebcc <__sfp>
 800eb8c:	6060      	str	r0, [r4, #4]
 800eb8e:	4620      	mov	r0, r4
 800eb90:	f000 f81c 	bl	800ebcc <__sfp>
 800eb94:	60a0      	str	r0, [r4, #8]
 800eb96:	4620      	mov	r0, r4
 800eb98:	f000 f818 	bl	800ebcc <__sfp>
 800eb9c:	2200      	movs	r2, #0
 800eb9e:	60e0      	str	r0, [r4, #12]
 800eba0:	2104      	movs	r1, #4
 800eba2:	6860      	ldr	r0, [r4, #4]
 800eba4:	f7ff ff82 	bl	800eaac <std>
 800eba8:	68a0      	ldr	r0, [r4, #8]
 800ebaa:	2201      	movs	r2, #1
 800ebac:	2109      	movs	r1, #9
 800ebae:	f7ff ff7d 	bl	800eaac <std>
 800ebb2:	68e0      	ldr	r0, [r4, #12]
 800ebb4:	2202      	movs	r2, #2
 800ebb6:	2112      	movs	r1, #18
 800ebb8:	f7ff ff78 	bl	800eaac <std>
 800ebbc:	2301      	movs	r3, #1
 800ebbe:	61a3      	str	r3, [r4, #24]
 800ebc0:	e7d2      	b.n	800eb68 <__sinit+0xc>
 800ebc2:	bf00      	nop
 800ebc4:	0800f17c 	.word	0x0800f17c
 800ebc8:	0800eaf5 	.word	0x0800eaf5

0800ebcc <__sfp>:
 800ebcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebce:	4607      	mov	r7, r0
 800ebd0:	f7ff ffac 	bl	800eb2c <__sfp_lock_acquire>
 800ebd4:	4b1e      	ldr	r3, [pc, #120]	; (800ec50 <__sfp+0x84>)
 800ebd6:	681e      	ldr	r6, [r3, #0]
 800ebd8:	69b3      	ldr	r3, [r6, #24]
 800ebda:	b913      	cbnz	r3, 800ebe2 <__sfp+0x16>
 800ebdc:	4630      	mov	r0, r6
 800ebde:	f7ff ffbd 	bl	800eb5c <__sinit>
 800ebe2:	3648      	adds	r6, #72	; 0x48
 800ebe4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ebe8:	3b01      	subs	r3, #1
 800ebea:	d503      	bpl.n	800ebf4 <__sfp+0x28>
 800ebec:	6833      	ldr	r3, [r6, #0]
 800ebee:	b30b      	cbz	r3, 800ec34 <__sfp+0x68>
 800ebf0:	6836      	ldr	r6, [r6, #0]
 800ebf2:	e7f7      	b.n	800ebe4 <__sfp+0x18>
 800ebf4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ebf8:	b9d5      	cbnz	r5, 800ec30 <__sfp+0x64>
 800ebfa:	4b16      	ldr	r3, [pc, #88]	; (800ec54 <__sfp+0x88>)
 800ebfc:	60e3      	str	r3, [r4, #12]
 800ebfe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ec02:	6665      	str	r5, [r4, #100]	; 0x64
 800ec04:	f000 f847 	bl	800ec96 <__retarget_lock_init_recursive>
 800ec08:	f7ff ff96 	bl	800eb38 <__sfp_lock_release>
 800ec0c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ec10:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ec14:	6025      	str	r5, [r4, #0]
 800ec16:	61a5      	str	r5, [r4, #24]
 800ec18:	2208      	movs	r2, #8
 800ec1a:	4629      	mov	r1, r5
 800ec1c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ec20:	f7fd fafc 	bl	800c21c <memset>
 800ec24:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ec28:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ec2c:	4620      	mov	r0, r4
 800ec2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec30:	3468      	adds	r4, #104	; 0x68
 800ec32:	e7d9      	b.n	800ebe8 <__sfp+0x1c>
 800ec34:	2104      	movs	r1, #4
 800ec36:	4638      	mov	r0, r7
 800ec38:	f7ff ff62 	bl	800eb00 <__sfmoreglue>
 800ec3c:	4604      	mov	r4, r0
 800ec3e:	6030      	str	r0, [r6, #0]
 800ec40:	2800      	cmp	r0, #0
 800ec42:	d1d5      	bne.n	800ebf0 <__sfp+0x24>
 800ec44:	f7ff ff78 	bl	800eb38 <__sfp_lock_release>
 800ec48:	230c      	movs	r3, #12
 800ec4a:	603b      	str	r3, [r7, #0]
 800ec4c:	e7ee      	b.n	800ec2c <__sfp+0x60>
 800ec4e:	bf00      	nop
 800ec50:	0800f17c 	.word	0x0800f17c
 800ec54:	ffff0001 	.word	0xffff0001

0800ec58 <_fwalk_reent>:
 800ec58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ec5c:	4606      	mov	r6, r0
 800ec5e:	4688      	mov	r8, r1
 800ec60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800ec64:	2700      	movs	r7, #0
 800ec66:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ec6a:	f1b9 0901 	subs.w	r9, r9, #1
 800ec6e:	d505      	bpl.n	800ec7c <_fwalk_reent+0x24>
 800ec70:	6824      	ldr	r4, [r4, #0]
 800ec72:	2c00      	cmp	r4, #0
 800ec74:	d1f7      	bne.n	800ec66 <_fwalk_reent+0xe>
 800ec76:	4638      	mov	r0, r7
 800ec78:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ec7c:	89ab      	ldrh	r3, [r5, #12]
 800ec7e:	2b01      	cmp	r3, #1
 800ec80:	d907      	bls.n	800ec92 <_fwalk_reent+0x3a>
 800ec82:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ec86:	3301      	adds	r3, #1
 800ec88:	d003      	beq.n	800ec92 <_fwalk_reent+0x3a>
 800ec8a:	4629      	mov	r1, r5
 800ec8c:	4630      	mov	r0, r6
 800ec8e:	47c0      	blx	r8
 800ec90:	4307      	orrs	r7, r0
 800ec92:	3568      	adds	r5, #104	; 0x68
 800ec94:	e7e9      	b.n	800ec6a <_fwalk_reent+0x12>

0800ec96 <__retarget_lock_init_recursive>:
 800ec96:	4770      	bx	lr

0800ec98 <__retarget_lock_acquire_recursive>:
 800ec98:	4770      	bx	lr

0800ec9a <__retarget_lock_release_recursive>:
 800ec9a:	4770      	bx	lr

0800ec9c <__swhatbuf_r>:
 800ec9c:	b570      	push	{r4, r5, r6, lr}
 800ec9e:	460e      	mov	r6, r1
 800eca0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800eca4:	2900      	cmp	r1, #0
 800eca6:	b096      	sub	sp, #88	; 0x58
 800eca8:	4614      	mov	r4, r2
 800ecaa:	461d      	mov	r5, r3
 800ecac:	da07      	bge.n	800ecbe <__swhatbuf_r+0x22>
 800ecae:	2300      	movs	r3, #0
 800ecb0:	602b      	str	r3, [r5, #0]
 800ecb2:	89b3      	ldrh	r3, [r6, #12]
 800ecb4:	061a      	lsls	r2, r3, #24
 800ecb6:	d410      	bmi.n	800ecda <__swhatbuf_r+0x3e>
 800ecb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ecbc:	e00e      	b.n	800ecdc <__swhatbuf_r+0x40>
 800ecbe:	466a      	mov	r2, sp
 800ecc0:	f000 f902 	bl	800eec8 <_fstat_r>
 800ecc4:	2800      	cmp	r0, #0
 800ecc6:	dbf2      	blt.n	800ecae <__swhatbuf_r+0x12>
 800ecc8:	9a01      	ldr	r2, [sp, #4]
 800ecca:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ecce:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ecd2:	425a      	negs	r2, r3
 800ecd4:	415a      	adcs	r2, r3
 800ecd6:	602a      	str	r2, [r5, #0]
 800ecd8:	e7ee      	b.n	800ecb8 <__swhatbuf_r+0x1c>
 800ecda:	2340      	movs	r3, #64	; 0x40
 800ecdc:	2000      	movs	r0, #0
 800ecde:	6023      	str	r3, [r4, #0]
 800ece0:	b016      	add	sp, #88	; 0x58
 800ece2:	bd70      	pop	{r4, r5, r6, pc}

0800ece4 <__smakebuf_r>:
 800ece4:	898b      	ldrh	r3, [r1, #12]
 800ece6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ece8:	079d      	lsls	r5, r3, #30
 800ecea:	4606      	mov	r6, r0
 800ecec:	460c      	mov	r4, r1
 800ecee:	d507      	bpl.n	800ed00 <__smakebuf_r+0x1c>
 800ecf0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ecf4:	6023      	str	r3, [r4, #0]
 800ecf6:	6123      	str	r3, [r4, #16]
 800ecf8:	2301      	movs	r3, #1
 800ecfa:	6163      	str	r3, [r4, #20]
 800ecfc:	b002      	add	sp, #8
 800ecfe:	bd70      	pop	{r4, r5, r6, pc}
 800ed00:	ab01      	add	r3, sp, #4
 800ed02:	466a      	mov	r2, sp
 800ed04:	f7ff ffca 	bl	800ec9c <__swhatbuf_r>
 800ed08:	9900      	ldr	r1, [sp, #0]
 800ed0a:	4605      	mov	r5, r0
 800ed0c:	4630      	mov	r0, r6
 800ed0e:	f7ff f987 	bl	800e020 <_malloc_r>
 800ed12:	b948      	cbnz	r0, 800ed28 <__smakebuf_r+0x44>
 800ed14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed18:	059a      	lsls	r2, r3, #22
 800ed1a:	d4ef      	bmi.n	800ecfc <__smakebuf_r+0x18>
 800ed1c:	f023 0303 	bic.w	r3, r3, #3
 800ed20:	f043 0302 	orr.w	r3, r3, #2
 800ed24:	81a3      	strh	r3, [r4, #12]
 800ed26:	e7e3      	b.n	800ecf0 <__smakebuf_r+0xc>
 800ed28:	4b0d      	ldr	r3, [pc, #52]	; (800ed60 <__smakebuf_r+0x7c>)
 800ed2a:	62b3      	str	r3, [r6, #40]	; 0x28
 800ed2c:	89a3      	ldrh	r3, [r4, #12]
 800ed2e:	6020      	str	r0, [r4, #0]
 800ed30:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ed34:	81a3      	strh	r3, [r4, #12]
 800ed36:	9b00      	ldr	r3, [sp, #0]
 800ed38:	6163      	str	r3, [r4, #20]
 800ed3a:	9b01      	ldr	r3, [sp, #4]
 800ed3c:	6120      	str	r0, [r4, #16]
 800ed3e:	b15b      	cbz	r3, 800ed58 <__smakebuf_r+0x74>
 800ed40:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed44:	4630      	mov	r0, r6
 800ed46:	f000 f8d1 	bl	800eeec <_isatty_r>
 800ed4a:	b128      	cbz	r0, 800ed58 <__smakebuf_r+0x74>
 800ed4c:	89a3      	ldrh	r3, [r4, #12]
 800ed4e:	f023 0303 	bic.w	r3, r3, #3
 800ed52:	f043 0301 	orr.w	r3, r3, #1
 800ed56:	81a3      	strh	r3, [r4, #12]
 800ed58:	89a0      	ldrh	r0, [r4, #12]
 800ed5a:	4305      	orrs	r5, r0
 800ed5c:	81a5      	strh	r5, [r4, #12]
 800ed5e:	e7cd      	b.n	800ecfc <__smakebuf_r+0x18>
 800ed60:	0800eaf5 	.word	0x0800eaf5

0800ed64 <_malloc_usable_size_r>:
 800ed64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ed68:	1f18      	subs	r0, r3, #4
 800ed6a:	2b00      	cmp	r3, #0
 800ed6c:	bfbc      	itt	lt
 800ed6e:	580b      	ldrlt	r3, [r1, r0]
 800ed70:	18c0      	addlt	r0, r0, r3
 800ed72:	4770      	bx	lr

0800ed74 <_raise_r>:
 800ed74:	291f      	cmp	r1, #31
 800ed76:	b538      	push	{r3, r4, r5, lr}
 800ed78:	4604      	mov	r4, r0
 800ed7a:	460d      	mov	r5, r1
 800ed7c:	d904      	bls.n	800ed88 <_raise_r+0x14>
 800ed7e:	2316      	movs	r3, #22
 800ed80:	6003      	str	r3, [r0, #0]
 800ed82:	f04f 30ff 	mov.w	r0, #4294967295
 800ed86:	bd38      	pop	{r3, r4, r5, pc}
 800ed88:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ed8a:	b112      	cbz	r2, 800ed92 <_raise_r+0x1e>
 800ed8c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ed90:	b94b      	cbnz	r3, 800eda6 <_raise_r+0x32>
 800ed92:	4620      	mov	r0, r4
 800ed94:	f000 f830 	bl	800edf8 <_getpid_r>
 800ed98:	462a      	mov	r2, r5
 800ed9a:	4601      	mov	r1, r0
 800ed9c:	4620      	mov	r0, r4
 800ed9e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eda2:	f000 b817 	b.w	800edd4 <_kill_r>
 800eda6:	2b01      	cmp	r3, #1
 800eda8:	d00a      	beq.n	800edc0 <_raise_r+0x4c>
 800edaa:	1c59      	adds	r1, r3, #1
 800edac:	d103      	bne.n	800edb6 <_raise_r+0x42>
 800edae:	2316      	movs	r3, #22
 800edb0:	6003      	str	r3, [r0, #0]
 800edb2:	2001      	movs	r0, #1
 800edb4:	e7e7      	b.n	800ed86 <_raise_r+0x12>
 800edb6:	2400      	movs	r4, #0
 800edb8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800edbc:	4628      	mov	r0, r5
 800edbe:	4798      	blx	r3
 800edc0:	2000      	movs	r0, #0
 800edc2:	e7e0      	b.n	800ed86 <_raise_r+0x12>

0800edc4 <raise>:
 800edc4:	4b02      	ldr	r3, [pc, #8]	; (800edd0 <raise+0xc>)
 800edc6:	4601      	mov	r1, r0
 800edc8:	6818      	ldr	r0, [r3, #0]
 800edca:	f7ff bfd3 	b.w	800ed74 <_raise_r>
 800edce:	bf00      	nop
 800edd0:	20000180 	.word	0x20000180

0800edd4 <_kill_r>:
 800edd4:	b538      	push	{r3, r4, r5, lr}
 800edd6:	4d07      	ldr	r5, [pc, #28]	; (800edf4 <_kill_r+0x20>)
 800edd8:	2300      	movs	r3, #0
 800edda:	4604      	mov	r4, r0
 800eddc:	4608      	mov	r0, r1
 800edde:	4611      	mov	r1, r2
 800ede0:	602b      	str	r3, [r5, #0]
 800ede2:	f000 f8d7 	bl	800ef94 <_kill>
 800ede6:	1c43      	adds	r3, r0, #1
 800ede8:	d102      	bne.n	800edf0 <_kill_r+0x1c>
 800edea:	682b      	ldr	r3, [r5, #0]
 800edec:	b103      	cbz	r3, 800edf0 <_kill_r+0x1c>
 800edee:	6023      	str	r3, [r4, #0]
 800edf0:	bd38      	pop	{r3, r4, r5, pc}
 800edf2:	bf00      	nop
 800edf4:	20003c48 	.word	0x20003c48

0800edf8 <_getpid_r>:
 800edf8:	f000 b8bc 	b.w	800ef74 <_getpid>

0800edfc <__sread>:
 800edfc:	b510      	push	{r4, lr}
 800edfe:	460c      	mov	r4, r1
 800ee00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee04:	f000 f894 	bl	800ef30 <_read_r>
 800ee08:	2800      	cmp	r0, #0
 800ee0a:	bfab      	itete	ge
 800ee0c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800ee0e:	89a3      	ldrhlt	r3, [r4, #12]
 800ee10:	181b      	addge	r3, r3, r0
 800ee12:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ee16:	bfac      	ite	ge
 800ee18:	6563      	strge	r3, [r4, #84]	; 0x54
 800ee1a:	81a3      	strhlt	r3, [r4, #12]
 800ee1c:	bd10      	pop	{r4, pc}

0800ee1e <__swrite>:
 800ee1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ee22:	461f      	mov	r7, r3
 800ee24:	898b      	ldrh	r3, [r1, #12]
 800ee26:	05db      	lsls	r3, r3, #23
 800ee28:	4605      	mov	r5, r0
 800ee2a:	460c      	mov	r4, r1
 800ee2c:	4616      	mov	r6, r2
 800ee2e:	d505      	bpl.n	800ee3c <__swrite+0x1e>
 800ee30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee34:	2302      	movs	r3, #2
 800ee36:	2200      	movs	r2, #0
 800ee38:	f000 f868 	bl	800ef0c <_lseek_r>
 800ee3c:	89a3      	ldrh	r3, [r4, #12]
 800ee3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ee42:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ee46:	81a3      	strh	r3, [r4, #12]
 800ee48:	4632      	mov	r2, r6
 800ee4a:	463b      	mov	r3, r7
 800ee4c:	4628      	mov	r0, r5
 800ee4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ee52:	f000 b817 	b.w	800ee84 <_write_r>

0800ee56 <__sseek>:
 800ee56:	b510      	push	{r4, lr}
 800ee58:	460c      	mov	r4, r1
 800ee5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee5e:	f000 f855 	bl	800ef0c <_lseek_r>
 800ee62:	1c43      	adds	r3, r0, #1
 800ee64:	89a3      	ldrh	r3, [r4, #12]
 800ee66:	bf15      	itete	ne
 800ee68:	6560      	strne	r0, [r4, #84]	; 0x54
 800ee6a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ee6e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ee72:	81a3      	strheq	r3, [r4, #12]
 800ee74:	bf18      	it	ne
 800ee76:	81a3      	strhne	r3, [r4, #12]
 800ee78:	bd10      	pop	{r4, pc}

0800ee7a <__sclose>:
 800ee7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ee7e:	f000 b813 	b.w	800eea8 <_close_r>
	...

0800ee84 <_write_r>:
 800ee84:	b538      	push	{r3, r4, r5, lr}
 800ee86:	4d07      	ldr	r5, [pc, #28]	; (800eea4 <_write_r+0x20>)
 800ee88:	4604      	mov	r4, r0
 800ee8a:	4608      	mov	r0, r1
 800ee8c:	4611      	mov	r1, r2
 800ee8e:	2200      	movs	r2, #0
 800ee90:	602a      	str	r2, [r5, #0]
 800ee92:	461a      	mov	r2, r3
 800ee94:	f000 f8a4 	bl	800efe0 <_write>
 800ee98:	1c43      	adds	r3, r0, #1
 800ee9a:	d102      	bne.n	800eea2 <_write_r+0x1e>
 800ee9c:	682b      	ldr	r3, [r5, #0]
 800ee9e:	b103      	cbz	r3, 800eea2 <_write_r+0x1e>
 800eea0:	6023      	str	r3, [r4, #0]
 800eea2:	bd38      	pop	{r3, r4, r5, pc}
 800eea4:	20003c48 	.word	0x20003c48

0800eea8 <_close_r>:
 800eea8:	b538      	push	{r3, r4, r5, lr}
 800eeaa:	4d06      	ldr	r5, [pc, #24]	; (800eec4 <_close_r+0x1c>)
 800eeac:	2300      	movs	r3, #0
 800eeae:	4604      	mov	r4, r0
 800eeb0:	4608      	mov	r0, r1
 800eeb2:	602b      	str	r3, [r5, #0]
 800eeb4:	f000 f84e 	bl	800ef54 <_close>
 800eeb8:	1c43      	adds	r3, r0, #1
 800eeba:	d102      	bne.n	800eec2 <_close_r+0x1a>
 800eebc:	682b      	ldr	r3, [r5, #0]
 800eebe:	b103      	cbz	r3, 800eec2 <_close_r+0x1a>
 800eec0:	6023      	str	r3, [r4, #0]
 800eec2:	bd38      	pop	{r3, r4, r5, pc}
 800eec4:	20003c48 	.word	0x20003c48

0800eec8 <_fstat_r>:
 800eec8:	b538      	push	{r3, r4, r5, lr}
 800eeca:	4d07      	ldr	r5, [pc, #28]	; (800eee8 <_fstat_r+0x20>)
 800eecc:	2300      	movs	r3, #0
 800eece:	4604      	mov	r4, r0
 800eed0:	4608      	mov	r0, r1
 800eed2:	4611      	mov	r1, r2
 800eed4:	602b      	str	r3, [r5, #0]
 800eed6:	f000 f845 	bl	800ef64 <_fstat>
 800eeda:	1c43      	adds	r3, r0, #1
 800eedc:	d102      	bne.n	800eee4 <_fstat_r+0x1c>
 800eede:	682b      	ldr	r3, [r5, #0]
 800eee0:	b103      	cbz	r3, 800eee4 <_fstat_r+0x1c>
 800eee2:	6023      	str	r3, [r4, #0]
 800eee4:	bd38      	pop	{r3, r4, r5, pc}
 800eee6:	bf00      	nop
 800eee8:	20003c48 	.word	0x20003c48

0800eeec <_isatty_r>:
 800eeec:	b538      	push	{r3, r4, r5, lr}
 800eeee:	4d06      	ldr	r5, [pc, #24]	; (800ef08 <_isatty_r+0x1c>)
 800eef0:	2300      	movs	r3, #0
 800eef2:	4604      	mov	r4, r0
 800eef4:	4608      	mov	r0, r1
 800eef6:	602b      	str	r3, [r5, #0]
 800eef8:	f000 f844 	bl	800ef84 <_isatty>
 800eefc:	1c43      	adds	r3, r0, #1
 800eefe:	d102      	bne.n	800ef06 <_isatty_r+0x1a>
 800ef00:	682b      	ldr	r3, [r5, #0]
 800ef02:	b103      	cbz	r3, 800ef06 <_isatty_r+0x1a>
 800ef04:	6023      	str	r3, [r4, #0]
 800ef06:	bd38      	pop	{r3, r4, r5, pc}
 800ef08:	20003c48 	.word	0x20003c48

0800ef0c <_lseek_r>:
 800ef0c:	b538      	push	{r3, r4, r5, lr}
 800ef0e:	4d07      	ldr	r5, [pc, #28]	; (800ef2c <_lseek_r+0x20>)
 800ef10:	4604      	mov	r4, r0
 800ef12:	4608      	mov	r0, r1
 800ef14:	4611      	mov	r1, r2
 800ef16:	2200      	movs	r2, #0
 800ef18:	602a      	str	r2, [r5, #0]
 800ef1a:	461a      	mov	r2, r3
 800ef1c:	f000 f842 	bl	800efa4 <_lseek>
 800ef20:	1c43      	adds	r3, r0, #1
 800ef22:	d102      	bne.n	800ef2a <_lseek_r+0x1e>
 800ef24:	682b      	ldr	r3, [r5, #0]
 800ef26:	b103      	cbz	r3, 800ef2a <_lseek_r+0x1e>
 800ef28:	6023      	str	r3, [r4, #0]
 800ef2a:	bd38      	pop	{r3, r4, r5, pc}
 800ef2c:	20003c48 	.word	0x20003c48

0800ef30 <_read_r>:
 800ef30:	b538      	push	{r3, r4, r5, lr}
 800ef32:	4d07      	ldr	r5, [pc, #28]	; (800ef50 <_read_r+0x20>)
 800ef34:	4604      	mov	r4, r0
 800ef36:	4608      	mov	r0, r1
 800ef38:	4611      	mov	r1, r2
 800ef3a:	2200      	movs	r2, #0
 800ef3c:	602a      	str	r2, [r5, #0]
 800ef3e:	461a      	mov	r2, r3
 800ef40:	f000 f838 	bl	800efb4 <_read>
 800ef44:	1c43      	adds	r3, r0, #1
 800ef46:	d102      	bne.n	800ef4e <_read_r+0x1e>
 800ef48:	682b      	ldr	r3, [r5, #0]
 800ef4a:	b103      	cbz	r3, 800ef4e <_read_r+0x1e>
 800ef4c:	6023      	str	r3, [r4, #0]
 800ef4e:	bd38      	pop	{r3, r4, r5, pc}
 800ef50:	20003c48 	.word	0x20003c48

0800ef54 <_close>:
 800ef54:	4b02      	ldr	r3, [pc, #8]	; (800ef60 <_close+0xc>)
 800ef56:	2258      	movs	r2, #88	; 0x58
 800ef58:	601a      	str	r2, [r3, #0]
 800ef5a:	f04f 30ff 	mov.w	r0, #4294967295
 800ef5e:	4770      	bx	lr
 800ef60:	20003c48 	.word	0x20003c48

0800ef64 <_fstat>:
 800ef64:	4b02      	ldr	r3, [pc, #8]	; (800ef70 <_fstat+0xc>)
 800ef66:	2258      	movs	r2, #88	; 0x58
 800ef68:	601a      	str	r2, [r3, #0]
 800ef6a:	f04f 30ff 	mov.w	r0, #4294967295
 800ef6e:	4770      	bx	lr
 800ef70:	20003c48 	.word	0x20003c48

0800ef74 <_getpid>:
 800ef74:	4b02      	ldr	r3, [pc, #8]	; (800ef80 <_getpid+0xc>)
 800ef76:	2258      	movs	r2, #88	; 0x58
 800ef78:	601a      	str	r2, [r3, #0]
 800ef7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ef7e:	4770      	bx	lr
 800ef80:	20003c48 	.word	0x20003c48

0800ef84 <_isatty>:
 800ef84:	4b02      	ldr	r3, [pc, #8]	; (800ef90 <_isatty+0xc>)
 800ef86:	2258      	movs	r2, #88	; 0x58
 800ef88:	601a      	str	r2, [r3, #0]
 800ef8a:	2000      	movs	r0, #0
 800ef8c:	4770      	bx	lr
 800ef8e:	bf00      	nop
 800ef90:	20003c48 	.word	0x20003c48

0800ef94 <_kill>:
 800ef94:	4b02      	ldr	r3, [pc, #8]	; (800efa0 <_kill+0xc>)
 800ef96:	2258      	movs	r2, #88	; 0x58
 800ef98:	601a      	str	r2, [r3, #0]
 800ef9a:	f04f 30ff 	mov.w	r0, #4294967295
 800ef9e:	4770      	bx	lr
 800efa0:	20003c48 	.word	0x20003c48

0800efa4 <_lseek>:
 800efa4:	4b02      	ldr	r3, [pc, #8]	; (800efb0 <_lseek+0xc>)
 800efa6:	2258      	movs	r2, #88	; 0x58
 800efa8:	601a      	str	r2, [r3, #0]
 800efaa:	f04f 30ff 	mov.w	r0, #4294967295
 800efae:	4770      	bx	lr
 800efb0:	20003c48 	.word	0x20003c48

0800efb4 <_read>:
 800efb4:	4b02      	ldr	r3, [pc, #8]	; (800efc0 <_read+0xc>)
 800efb6:	2258      	movs	r2, #88	; 0x58
 800efb8:	601a      	str	r2, [r3, #0]
 800efba:	f04f 30ff 	mov.w	r0, #4294967295
 800efbe:	4770      	bx	lr
 800efc0:	20003c48 	.word	0x20003c48

0800efc4 <_sbrk>:
 800efc4:	4b04      	ldr	r3, [pc, #16]	; (800efd8 <_sbrk+0x14>)
 800efc6:	6819      	ldr	r1, [r3, #0]
 800efc8:	4602      	mov	r2, r0
 800efca:	b909      	cbnz	r1, 800efd0 <_sbrk+0xc>
 800efcc:	4903      	ldr	r1, [pc, #12]	; (800efdc <_sbrk+0x18>)
 800efce:	6019      	str	r1, [r3, #0]
 800efd0:	6818      	ldr	r0, [r3, #0]
 800efd2:	4402      	add	r2, r0
 800efd4:	601a      	str	r2, [r3, #0]
 800efd6:	4770      	bx	lr
 800efd8:	200019f8 	.word	0x200019f8
 800efdc:	20003c58 	.word	0x20003c58

0800efe0 <_write>:
 800efe0:	4b02      	ldr	r3, [pc, #8]	; (800efec <_write+0xc>)
 800efe2:	2258      	movs	r2, #88	; 0x58
 800efe4:	601a      	str	r2, [r3, #0]
 800efe6:	f04f 30ff 	mov.w	r0, #4294967295
 800efea:	4770      	bx	lr
 800efec:	20003c48 	.word	0x20003c48

0800eff0 <_exit>:
 800eff0:	e7fe      	b.n	800eff0 <_exit>
	...

0800eff4 <_init>:
 800eff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eff6:	bf00      	nop
 800eff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800effa:	bc08      	pop	{r3}
 800effc:	469e      	mov	lr, r3
 800effe:	4770      	bx	lr

0800f000 <_fini>:
 800f000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f002:	bf00      	nop
 800f004:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f006:	bc08      	pop	{r3}
 800f008:	469e      	mov	lr, r3
 800f00a:	4770      	bx	lr
