;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @1, @2
	SUB @1, @2
	MOV @-111, <-80
	ADD 211, 60
	ADD 211, 60
	SUB @121, 103
	SUB @121, @106
	JMN 1, #21
	MOV @-127, 100
	JMP @72, #201
	SUB @121, @166
	JMP @72, #201
	SUB @-187, @104
	SUB @-187, @104
	SUB @121, @166
	SUB @-127, 100
	JMN <127, 106
	SUB @127, 106
	SLT @11, 0
	MOV -7, <-20
	ADD 12, @10
	SLT @11, 0
	SUB @121, @106
	SPL 0, <-54
	MOV -1, <-20
	SLT @11, 0
	SUB #4, -14
	SUB @121, 103
	SUB #12, @206
	SLT 20, @262
	CMP 300, 90
	SUB @127, 106
	SUB @121, @106
	SUB @121, @106
	JMN @12, #200
	SUB 1, @21
	DAT <12, <206
	SLT 300, 90
	SPL 0, <-54
	SLT 300, 90
	ADD 211, 60
	ADD 211, 60
	MOV -15, @-10
	JMN @12, #200
	MOV -1, <-20
	SUB #12, @206
