
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000047                       # Number of seconds simulated
sim_ticks                                    46772500                       # Number of ticks simulated
final_tick                                   46772500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 164867                       # Simulator instruction rate (inst/s)
host_op_rate                                   172402                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               27485909                       # Simulator tick rate (ticks/s)
host_mem_usage                                 686112                       # Number of bytes of host memory used
host_seconds                                     1.70                       # Real time elapsed on the host
sim_insts                                      280545                       # Number of instructions simulated
sim_ops                                        293372                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          31936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          23168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst            704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              59264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        31936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34112                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 926                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         682794377                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         495333797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          15051579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5473302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          21893206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data           6841627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1368325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data           6841627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           4104976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data           6841627                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data           5473302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst           1368325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data           5473302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst           2736651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data           5473302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1267069325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    682794377                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     15051579                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     21893206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1368325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      4104976                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst      1368325                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst      2736651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        729317441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        682794377                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        495333797                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         15051579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5473302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         21893206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data          6841627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1368325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data          6841627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          4104976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data          6841627                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data          5473302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst          1368325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data          5473302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst          2736651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data          5473302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1267069325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  59264                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   59328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           18                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                52                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      46733000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     499                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.381818                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   156.500244                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   307.401511                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          100     45.45%     45.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           45     20.45%     65.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           23     10.45%     76.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      4.09%     80.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            7      3.18%     83.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      4.09%     87.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.27%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.36%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      8.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          220                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     11531500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                28894000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4630000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12439.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4994.61                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31169.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1267.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1268.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.90                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.90                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.77                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      706                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      50413.16                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1428840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   779625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5928000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31681170                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               396000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               43264995                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            920.972700                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       479500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44951750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   234360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   127875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1294800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             26405820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              5025000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               36139215                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            769.246807                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      8207250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      37225500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                   9597                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             7390                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1016                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                7146                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   3944                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            55.191716                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    864                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 251                       # Number of system calls
system.cpu0.numCycles                           93546                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             19785                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         56849                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                       9597                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              4808                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        30971                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2175                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     6914                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  619                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             51845                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.271212                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.682802                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   40656     78.42%     78.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     828      1.60%     80.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1049      2.02%     82.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     665      1.28%     83.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     869      1.68%     85.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     552      1.06%     86.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     816      1.57%     87.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1427      2.75%     90.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4983      9.61%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               51845                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.102591                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.607712                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   15798                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                25597                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                     8880                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  789                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   781                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 909                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  319                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 58625                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1163                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   781                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   16566                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2506                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10426                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                     8849                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                12717                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 56519                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                   111                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                    89                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 12199                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              64806                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               269545                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups           75184                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                46013                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   18793                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               146                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           146                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3792                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads                8410                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8032                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              638                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             588                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     52949                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                286                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    47449                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               55                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        34053                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            83                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        51845                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.915209                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.795530                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              37015     71.40%     71.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               3924      7.57%     78.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2455      4.74%     83.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               2625      5.06%     88.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               2432      4.69%     93.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1227      2.37%     95.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                904      1.74%     97.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                651      1.26%     98.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                612      1.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          51845                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    282     25.90%     25.90% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   406     37.28%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     63.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   182     16.71%     79.89% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  219     20.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                30121     63.48%     63.48% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                2132      4.49%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.97% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.01%     67.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     67.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.98% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.98% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead                7935     16.72%     84.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7258     15.30%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 47449                       # Type of FU issued
system.cpu0.iq.rate                          0.507226                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       1089                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.022951                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            147825                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            66469                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        45340                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 62                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 48504                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             109                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         2701                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1330                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          133                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   781                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2007                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  488                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              53242                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              239                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                 8410                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8032                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               136                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  471                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            69                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           198                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          593                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 791                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                46447                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                 7576                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1002                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       14683                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    6145                       # Number of branches executed
system.cpu0.iew.exec_stores                      7107                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.496515                       # Inst execution rate
system.cpu0.iew.wb_sent                         45615                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        45368                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    26693                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    55689                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.484981                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.479323                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          13206                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              710                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        49776                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.804384                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.877656                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        37964     76.27%     76.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         3956      7.95%     84.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2147      4.31%     88.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          656      1.32%     89.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1353      2.72%     92.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         1248      2.51%     95.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          587      1.18%     96.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          273      0.55%     96.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         1592      3.20%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        49776                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               34395                       # Number of instructions committed
system.cpu0.commit.committedOps                 40039                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         12411                       # Number of memory references committed
system.cpu0.commit.loads                         5709                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                      5162                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    35434                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 318                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           25547     63.81%     63.81% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           2078      5.19%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.01%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead           5709     14.26%     83.26% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6702     16.74%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            40039                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 1592                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      101038                       # The number of ROB reads
system.cpu0.rob.rob_writes                     108569                       # The number of ROB writes
system.cpu0.timesIdled                            405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          41701                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      34395                       # Number of Instructions Simulated
system.cpu0.committedOps                        40039                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.719756                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.719756                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.367680                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.367680                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   59635                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  28641                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   159618                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   23478                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  15645                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   123                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               32                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          194.217438                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              10456                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              379                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.588391                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   194.217438                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.189665                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.189665                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.338867                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            28033                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           28033                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data         6854                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total           6854                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3476                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3476                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        10330                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           10330                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        10335                       # number of overall hits
system.cpu0.dcache.overall_hits::total          10335                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          284                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          284                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         3072                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         3072                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            4                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3356                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3356                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3357                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3357                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     17045225                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     17045225                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    221674522                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    221674522                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       205499                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       205499                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        71502                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        71502                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    238719747                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    238719747                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    238719747                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    238719747                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data         7138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total         7138                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6548                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6548                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           57                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           55                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           55                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        13686                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        13686                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        13692                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        13692                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.039787                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039787                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.469151                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.469151                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.087719                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.087719                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.072727                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.072727                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.245214                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.245214                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.245180                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.245180                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 60018.397887                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 60018.397887                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 72159.675130                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72159.675130                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 41099.800000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41099.800000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 17875.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17875.500000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 71132.224970                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 71132.224970                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 71111.035746                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 71111.035746                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          694                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.571429                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu0.dcache.writebacks::total               16                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          118                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          118                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2802                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2802                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2920                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2920                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2920                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          166                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          270                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          270                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            4                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          436                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          436                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     10965025                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     10965025                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     20195980                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     20195980                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       196001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       196001                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        66998                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        66998                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     31161005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     31161005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     31237255                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     31237255                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.023256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.023256                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.041234                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.041234                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.087719                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.087719                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.072727                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.072727                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.031857                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.031857                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.031916                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.031916                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 66054.367470                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66054.367470                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 74799.925926                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74799.925926                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 39200.200000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39200.200000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 16749.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16749.500000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 71470.194954                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71470.194954                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 71481.132723                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71481.132723                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              221                       # number of replacements
system.cpu0.icache.tags.tagsinuse          242.074977                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6122                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              602                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            10.169435                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   242.074977                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.472803                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.472803                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            14430                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           14430                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6122                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6122                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6122                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6122                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6122                       # number of overall hits
system.cpu0.icache.overall_hits::total           6122                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          792                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          792                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          792                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           792                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          792                       # number of overall misses
system.cpu0.icache.overall_misses::total          792                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53016726                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53016726                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53016726                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53016726                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53016726                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53016726                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         6914                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         6914                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         6914                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         6914                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         6914                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         6914                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.114550                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.114550                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.114550                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.114550                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.114550                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.114550                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 66940.310606                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 66940.310606                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 66940.310606                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 66940.310606                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 66940.310606                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 66940.310606                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          188                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          188                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          188                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          188                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          188                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          188                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          604                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          604                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          604                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          604                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          604                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     41343524                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     41343524                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     41343524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     41343524                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     41343524                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     41343524                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.087359                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.087359                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.087359                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.087359                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.087359                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.087359                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68449.543046                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68449.543046                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68449.543046                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68449.543046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68449.543046                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68449.543046                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                   9265                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             8707                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              178                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                5646                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   4874                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            86.326603                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    220                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           14610                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              3404                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         44762                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                       9265                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              5094                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                         8243                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    439                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     2108                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   75                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             11874                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.957554                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.820276                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    5394     45.43%     45.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     180      1.52%     46.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                      57      0.48%     47.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     223      1.88%     49.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     170      1.43%     50.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     199      1.68%     52.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     145      1.22%     53.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     564      4.75%     58.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4942     41.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               11874                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.634155                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.063792                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    2959                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2782                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     5417                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  526                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   189                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 263                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 44211                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  119                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   189                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    3333                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    636                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1636                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     5534                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  545                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 43191                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                   277                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              71239                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               210036                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           60522                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                63231                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    7993                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                58                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            56                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2480                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads                7034                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1178                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              453                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             468                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     41937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 95                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    40219                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued               40                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        11212                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        11874                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.387148                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       3.065874                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               3951     33.27%     33.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1                999      8.41%     41.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2                605      5.10%     46.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               1082      9.11%     55.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                192      1.62%     57.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                283      2.38%     59.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1241     10.45%     70.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               3033     25.54%     95.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                488      4.11%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          11874                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2237     80.47%     80.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                   391     14.06%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     94.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   101      3.63%     98.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   51      1.83%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                30746     76.45%     76.45% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                1540      3.83%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6992     17.38%     97.66% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite                941      2.34%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 40219                       # Type of FU issued
system.cpu1.iq.rate                          2.752841                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       2780                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.069122                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads             95132                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            46411                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        39643                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 42999                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads          758                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          414                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   189                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    427                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              42035                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts               56                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                 7034                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1178                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                44                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect            74                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           80                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 154                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                39991                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                 6907                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              228                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                        7807                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    7930                       # Number of branches executed
system.cpu1.iew.exec_stores                       900                       # Number of stores executed
system.cpu1.iew.exec_rate                    2.737235                       # Inst execution rate
system.cpu1.iew.wb_sent                         39729                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        39643                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    29128                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    54111                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.713415                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.538301                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4295                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             83                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              148                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        11257                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.346096                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.535378                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4030     35.80%     35.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         2121     18.84%     54.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          310      2.75%     57.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          198      1.76%     59.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           78      0.69%     59.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          502      4.46%     64.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6           71      0.63%     64.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          492      4.37%     69.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         3455     30.69%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        11257                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               36614                       # Number of instructions committed
system.cpu1.commit.committedOps                 37667                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                          7040                       # Number of memory references committed
system.cpu1.commit.loads                         6276                       # Number of loads committed
system.cpu1.commit.membars                         42                       # Number of memory barriers committed
system.cpu1.commit.branches                      7559                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    30286                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 110                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           29088     77.22%     77.22% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           1539      4.09%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.31% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           6276     16.66%     97.97% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite           764      2.03%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            37667                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 3455                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       49348                       # The number of ROB reads
system.cpu1.rob.rob_writes                      84625                       # The number of ROB writes
system.cpu1.timesIdled                             33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           2736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       78935                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      36614                       # Number of Instructions Simulated
system.cpu1.committedOps                        37667                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.399028                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.399028                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.506092                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.506092                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   55780                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  20916                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   139926                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   45418                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                   8346                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    39                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse            7.734470                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               7379                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           105.414286                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     7.734470                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.007553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.007553                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            15258                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           15258                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data         6653                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           6653                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           723                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::cpu1.data         7376                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            7376                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data         7378                       # number of overall hits
system.cpu1.dcache.overall_hits::total           7378                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          156                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           29                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            9                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            3                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          185                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           185                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          189                       # number of overall misses
system.cpu1.dcache.overall_misses::total          189                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      4328687                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      4328687                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      2184750                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2184750                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        37500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        37500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      6513437                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      6513437                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      6513437                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      6513437                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data         6809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         6809                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data          752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total          752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data         7561                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total         7561                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data         7567                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total         7567                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.022911                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022911                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.038564                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.038564                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.024468                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.024468                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.024977                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024977                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 27747.993590                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27747.993590                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 75336.206897                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 75336.206897                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data  4166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  4166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 35207.767568                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35207.767568                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 34462.629630                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 34462.629630                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            6                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          293                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs            3                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          293                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           79                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data           96                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data           96                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           77                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           77                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            9                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data           89                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total           89                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data           92                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       690041                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       690041                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       631500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       631500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data      1321541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total      1321541                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data      1338041                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total      1338041                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.011309                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.011309                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.015957                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.015957                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.011771                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.011771                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.012158                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.012158                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  8961.571429                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8961.571429                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data        52625                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        52625                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         5500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 14848.775281                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14848.775281                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14543.923913                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14543.923913                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            6.693062                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               2026                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            35.543860                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     6.693062                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.013072                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.013072                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses             4273                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses            4273                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         2026                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           2026                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         2026                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            2026                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         2026                       # number of overall hits
system.cpu1.icache.overall_hits::total           2026                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           82                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           82                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            82                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           82                       # number of overall misses
system.cpu1.icache.overall_misses::total           82                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      4807679                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4807679                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      4807679                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4807679                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      4807679                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4807679                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         2108                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         2108                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         2108                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         2108                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         2108                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         2108                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.038899                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.038899                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.038899                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.038899                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.038899                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.038899                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 58630.231707                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 58630.231707                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 58630.231707                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 58630.231707                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 58630.231707                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 58630.231707                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           25                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           25                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           57                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           57                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           57                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      3045295                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3045295                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      3045295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3045295                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      3045295                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3045295                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.027040                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.027040                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.027040                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.027040                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.027040                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.027040                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 53426.228070                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53426.228070                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 53426.228070                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53426.228070                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 53426.228070                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53426.228070                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                   9568                       # Number of BP lookups
system.cpu2.branchPred.condPredicted             9010                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              171                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups                5892                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                   5041                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            85.556687                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    223                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                           14060                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              3353                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                         45923                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                       9568                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches              5264                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                         8229                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                    429                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu2.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                     2103                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   70                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples             11804                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             4.079803                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            3.819764                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                    5180     43.88%     43.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                     179      1.52%     45.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                      59      0.50%     45.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     223      1.89%     47.79% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                     177      1.50%     49.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     182      1.54%     50.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                     149      1.26%     52.09% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                     560      4.74%     56.84% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    5095     43.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               11804                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.680512                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       3.266216                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                    2944                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                 2586                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                     5541                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                  546                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   186                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 262                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                 45337                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                  109                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   186                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                    3326                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                    450                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          1599                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                     5668                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                  574                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                 44320                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                   293                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                     6                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenamedOperands              73391                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups               215538                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups           62071                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps                65242                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    8134                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                54                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            52                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                     2620                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads                7184                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               1192                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              466                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             476                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                     43101                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                 89                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                    41361                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued               38                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           4383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        11302                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             8                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples        11804                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        3.503982                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       3.055376                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0               3705     31.39%     31.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                983      8.33%     39.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                611      5.18%     44.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3               1095      9.28%     54.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                197      1.67%     55.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                288      2.44%     58.28% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6               1317     11.16%     69.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7               3123     26.46%     95.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                485      4.11%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          11804                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                   2288     80.82%     80.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                   389     13.74%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     94.56% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   102      3.60%     98.16% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   52      1.84%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                31705     76.65%     76.65% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                1540      3.72%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.38% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                7150     17.29%     97.66% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                966      2.34%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 41361                       # Type of FU issued
system.cpu2.iq.rate                          2.941750                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                       2831                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.068446                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads             97395                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes            47587                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses        40787                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                 44192                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads          745                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          398                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           26                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   186                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                    430                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts              43193                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               24                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts                 7184                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                1192                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                40                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect            76                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 149                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts                41139                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts                 7074                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              222                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            3                       # number of nop insts executed
system.cpu2.iew.exec_refs                        7995                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                    8191                       # Number of branches executed
system.cpu2.iew.exec_stores                       921                       # Number of stores executed
system.cpu2.iew.exec_rate                    2.925960                       # Inst execution rate
system.cpu2.iew.wb_sent                         40878                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                        40787                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                    29941                       # num instructions producing a value
system.cpu2.iew.wb_consumers                    55772                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      2.900925                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.536846                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4321                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls             81                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              143                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples        11187                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     3.468937                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     3.550710                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0         3804     34.00%     34.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         2136     19.09%     53.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2          304      2.72%     55.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          204      1.82%     57.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4           82      0.73%     58.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          491      4.39%     62.76% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6           74      0.66%     63.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          512      4.58%     68.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         3580     32.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        11187                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts               37696                       # Number of instructions committed
system.cpu2.commit.committedOps                 38807                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                          7233                       # Number of memory references committed
system.cpu2.commit.loads                         6439                       # Number of loads committed
system.cpu2.commit.membars                         44                       # Number of memory barriers committed
system.cpu2.commit.branches                      7825                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                    31170                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 116                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           30035     77.40%     77.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult           1539      3.97%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           6439     16.59%     97.95% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite           794      2.05%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            38807                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                 3580                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                       50293                       # The number of ROB reads
system.cpu2.rob.rob_writes                      86948                       # The number of ROB writes
system.cpu2.timesIdled                             31                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           2256                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       79485                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                      37696                       # Number of Instructions Simulated
system.cpu2.committedOps                        38807                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.372984                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.372984                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              2.681081                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        2.681081                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                   57330                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  21408                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                   143853                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                   46993                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                   8504                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse            7.875585                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               7569                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           106.605634                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     7.875585                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.007691                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.007691                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.069336                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            15658                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           15658                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data         6812                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           6812                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data          756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           756                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::cpu2.data            2                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::cpu2.data         7568                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            7568                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data         7570                       # number of overall hits
system.cpu2.dcache.overall_hits::total           7570                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data          169                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          169                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data           32                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            4                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data          201                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           201                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data          205                       # number of overall misses
system.cpu2.dcache.overall_misses::total          205                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data      2677718                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      2677718                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data      1507750                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1507750                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        12000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        12000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data      4185468                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      4185468                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data      4185468                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      4185468                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data         6981                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         6981                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data          788                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          788                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data         7769                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         7769                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data         7775                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         7775                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.024209                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.024209                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.040609                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.040609                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.025872                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.025872                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.026367                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.026367                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 15844.485207                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 15844.485207                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 47117.187500                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 47117.187500                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 20823.223881                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 20823.223881                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 20416.917073                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 20416.917073                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            2                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          104                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          104                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data           90                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           90                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data          110                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data          110                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data           79                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data           91                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data           94                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data       625773                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total       625773                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data       435000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       435000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total         7500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data      1060773                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      1060773                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data      1077273                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      1077273                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.011316                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011316                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.015228                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.015228                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.011713                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.011713                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.012090                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012090                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data  7921.177215                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  7921.177215                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data        36250                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        36250                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 11656.846154                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 11656.846154                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 11460.351064                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 11460.351064                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse            6.497606                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               2029                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            37.574074                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     6.497606                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.012691                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.012691                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             4260                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            4260                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst         2029                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           2029                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst         2029                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            2029                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst         2029                       # number of overall hits
system.cpu2.icache.overall_hits::total           2029                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           74                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           74                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            74                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           74                       # number of overall misses
system.cpu2.icache.overall_misses::total           74                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      4201727                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4201727                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      4201727                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4201727                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      4201727                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4201727                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst         2103                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         2103                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst         2103                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         2103                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst         2103                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         2103                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.035188                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.035188                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.035188                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.035188                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.035188                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.035188                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 56780.094595                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56780.094595                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 56780.094595                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56780.094595                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 56780.094595                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56780.094595                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           20                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           20                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           54                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           54                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      2718269                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2718269                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      2718269                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2718269                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      2718269                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2718269                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.025678                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.025678                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.025678                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.025678                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.025678                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.025678                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 50338.314815                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50338.314815                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 50338.314815                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50338.314815                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 50338.314815                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50338.314815                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                   9369                       # Number of BP lookups
system.cpu3.branchPred.condPredicted             8804                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              171                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups                5906                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                   4922                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            83.338977                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    230                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                           13428                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              3110                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                         45093                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                       9369                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches              5152                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                         8559                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                    427                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu3.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu3.fetch.CacheLines                     2110                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   68                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples             11890                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             3.980067                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            3.819309                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                    5350     45.00%     45.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                     203      1.71%     46.70% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                      63      0.53%     47.23% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     214      1.80%     49.03% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                     167      1.40%     50.44% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     195      1.64%     52.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                     150      1.26%     53.34% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                     575      4.84%     58.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4973     41.83%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               11890                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.697721                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       3.358132                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                    2833                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                 2898                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                     5441                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                  533                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   184                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 261                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                 44483                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                  114                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   184                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                    3205                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                    533                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          1853                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                     5567                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                  547                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                 43487                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                   277                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.RenamedOperands              71883                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups               211452                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups           60914                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps                63910                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    7958                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                58                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            57                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                     2522                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads                7089                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               1159                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              460                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             445                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                     42241                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                 95                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                    40508                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued               40                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           4286                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        11176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved            12                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples        11890                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        3.406897                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       3.065761                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0               3931     33.06%     33.06% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                990      8.33%     41.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                591      4.97%     46.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3               1102      9.27%     55.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                189      1.59%     57.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                287      2.41%     59.63% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6               1247     10.49%     70.12% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7               3067     25.79%     95.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                486      4.09%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          11890                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                   2305     80.82%     80.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                   397     13.92%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     94.74% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   100      3.51%     98.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   50      1.75%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                31002     76.53%     76.53% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                1540      3.80%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.33% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                7024     17.34%     97.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                942      2.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 40508                       # Type of FU issued
system.cpu3.iq.rate                          3.016682                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                       2852                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.070406                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads             95798                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes            46636                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses        39955                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                 43360                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads               7                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads          762                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          383                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           45                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           23                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   184                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                    420                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts              42339                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts               48                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts                 7089                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                1159                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                45                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect            74                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 147                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts                40294                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts                 6944                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              214                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                        7845                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                    8001                       # Number of branches executed
system.cpu3.iew.exec_stores                       901                       # Number of stores executed
system.cpu3.iew.exec_rate                    3.000745                       # Inst execution rate
system.cpu3.iew.wb_sent                         40041                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                        39955                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                    29359                       # num instructions producing a value
system.cpu3.iew.wb_consumers                    54600                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      2.975499                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.537711                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4216                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls             83                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              142                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples        11285                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     3.371732                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     3.542840                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0         4011     35.54%     35.54% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         2129     18.87%     54.41% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2          306      2.71%     57.12% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          193      1.71%     58.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4           76      0.67%     59.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          500      4.43%     63.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6           76      0.67%     64.61% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          482      4.27%     68.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         3512     31.12%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        11285                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts               36977                       # Number of instructions committed
system.cpu3.commit.committedOps                 38050                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                          7103                       # Number of memory references committed
system.cpu3.commit.loads                         6327                       # Number of loads committed
system.cpu3.commit.membars                         42                       # Number of memory barriers committed
system.cpu3.commit.branches                      7648                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                    30584                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 112                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           29408     77.29%     77.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult           1539      4.04%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.33% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           6327     16.63%     97.96% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite           776      2.04%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            38050                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                 3512                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                       49610                       # The number of ROB reads
system.cpu3.rob.rob_writes                      85220                       # The number of ROB writes
system.cpu3.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           1538                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                       80117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                      36977                       # Number of Instructions Simulated
system.cpu3.committedOps                        38050                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.363145                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.363145                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              2.753724                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        2.753724                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                   56198                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  21053                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                   140970                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                   45871                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                   8387                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    35                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements                0                       # number of replacements
system.cpu3.dcache.tags.tagsinuse            7.788097                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               7433                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           104.690141                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     7.788097                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.007606                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.007606                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.069336                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15384                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15384                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data         6698                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           6698                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data          733                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total           733                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::cpu3.data            2                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::cpu3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.demand_hits::cpu3.data         7431                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            7431                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data         7433                       # number of overall hits
system.cpu3.dcache.overall_hits::total           7433                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data          157                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          157                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data           32                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            4                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            6                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            6                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data          189                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           189                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data          193                       # number of overall misses
system.cpu3.dcache.overall_misses::total          193                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data      3537659                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total      3537659                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data      2012250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2012250                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        26001                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        26001                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        42001                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        42001                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::cpu3.data        16501                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        16501                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data      5549909                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total      5549909                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data      5549909                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total      5549909                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data         6855                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         6855                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data          765                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total          765                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            6                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data         7620                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7620                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data         7626                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7626                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.022903                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022903                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.041830                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.041830                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.024803                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.024803                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.025308                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.025308                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 22532.859873                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 22532.859873                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 62882.812500                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62882.812500                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data  4333.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  4333.500000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data  7000.166667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7000.166667                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 29364.597884                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29364.597884                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 28756.005181                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 28756.005181                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          199                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          199                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data           78                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data           98                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total           98                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data           98                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total           98                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data           79                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            6                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            6                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data           91                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data           94                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data       617566                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total       617566                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data       515750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       515750                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        16999                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        16999                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        37499                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::cpu3.data        11999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        11999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data      1133316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total      1133316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data      1149816                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total      1149816                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.011524                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.011524                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.015686                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.015686                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.011942                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.011942                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.012326                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.012326                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data  7817.291139                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  7817.291139                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 42979.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 42979.166667                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data  2833.166667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2833.166667                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data  6249.833333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6249.833333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 12454.021978                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 12454.021978                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 12232.085106                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 12232.085106                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse            6.452028                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               2037                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               54                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            37.722222                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     6.452028                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.012602                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.012602                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses             4274                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses            4274                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst         2037                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           2037                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst         2037                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            2037                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst         2037                       # number of overall hits
system.cpu3.icache.overall_hits::total           2037                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           73                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           73                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           73                       # number of overall misses
system.cpu3.icache.overall_misses::total           73                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      3239932                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3239932                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      3239932                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3239932                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      3239932                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3239932                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst         2110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         2110                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst         2110                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         2110                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst         2110                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         2110                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.034597                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.034597                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.034597                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.034597                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.034597                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.034597                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 44382.630137                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 44382.630137                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 44382.630137                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 44382.630137                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 44382.630137                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 44382.630137                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           19                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           19                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           54                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           54                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      1931549                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      1931549                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      1931549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      1931549                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      1931549                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      1931549                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.025592                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.025592                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.025592                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.025592                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.025592                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.025592                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 35769.425926                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 35769.425926                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 35769.425926                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 35769.425926                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 35769.425926                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 35769.425926                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                   9105                       # Number of BP lookups
system.cpu4.branchPred.condPredicted             8554                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              171                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups                5467                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                   4800                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            87.799524                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    218                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                           12866                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              3047                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                         44135                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                       9105                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches              5018                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                         8405                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                    425                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu4.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu4.fetch.CacheLines                     2100                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   67                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples             11672                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             3.973441                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            3.817979                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                    5263     45.09%     45.09% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                     186      1.59%     46.68% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                      68      0.58%     47.27% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                     215      1.84%     49.11% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::4                     172      1.47%     50.58% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::5                     189      1.62%     52.20% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::6                     146      1.25%     53.45% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::7                     562      4.81%     58.27% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::8                    4871     41.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total               11672                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.707679                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       3.430359                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                    2775                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                 2848                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                     5353                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                  512                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   183                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 254                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                 43547                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                  120                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   183                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                    3148                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                    515                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          1837                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                     5456                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                  532                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                 42494                       # Number of instructions processed by rename
system.cpu4.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.IQFullEvents                   272                       # Number of times rename has blocked due to IQ full
system.cpu4.rename.RenamedOperands              69992                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups               206677                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups           59586                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps                62220                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    7769                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                56                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            55                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                     2461                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads                6957                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               1141                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              462                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             426                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                     41238                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                 93                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                    39574                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued               40                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           4215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        10889                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples        11672                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        3.390507                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       3.060077                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0               3858     33.05%     33.05% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1                963      8.25%     41.30% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2                624      5.35%     46.65% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3               1098      9.41%     56.06% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4                184      1.58%     57.63% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                279      2.39%     60.02% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6               1215     10.41%     70.43% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7               2960     25.36%     95.79% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                491      4.21%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total          11672                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                   2191     79.85%     79.85% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                   404     14.72%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     94.57% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                   102      3.72%     98.29% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                   47      1.71%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu                30193     76.30%     76.30% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult                1540      3.89%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     80.19% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead                6918     17.48%     97.67% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite                923      2.33%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                 39574                       # Type of FU issued
system.cpu4.iq.rate                          3.075859                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                       2744                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.069338                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads             93604                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes            45560                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses        39010                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                 42318                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads               8                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads          751                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          380                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           51                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   183                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                    410                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts              41334                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts               32                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts                 6957                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                1141                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                43                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect            76                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 147                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts                39364                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts                 6843                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts              210                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                        7725                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                    7775                       # Number of branches executed
system.cpu4.iew.exec_stores                       882                       # Number of stores executed
system.cpu4.iew.exec_rate                    3.059537                       # Inst execution rate
system.cpu4.iew.wb_sent                         39099                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                        39010                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                    28676                       # num instructions producing a value
system.cpu4.iew.wb_consumers                    53165                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      3.032022                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.539377                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           4137                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls             80                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              142                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples        11078                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     3.350424                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     3.532100                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0         3935     35.52%     35.52% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1         2106     19.01%     54.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2          313      2.83%     57.36% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3          195      1.76%     59.12% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4           76      0.69%     59.80% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5          502      4.53%     64.33% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6           75      0.68%     65.01% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7          473      4.27%     69.28% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8         3403     30.72%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total        11078                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts               36063                       # Number of instructions committed
system.cpu4.commit.committedOps                 37116                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                          6967                       # Number of memory references committed
system.cpu4.commit.loads                         6206                       # Number of loads committed
system.cpu4.commit.membars                         42                       # Number of memory barriers committed
system.cpu4.commit.branches                      7422                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                    29872                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                 110                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu           28610     77.08%     77.08% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult           1539      4.15%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.23% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead           6206     16.72%     97.95% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite           761      2.05%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total            37116                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                 3403                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                       48512                       # The number of ROB reads
system.cpu4.rob.rob_writes                      83188                       # The number of ROB writes
system.cpu4.timesIdled                             26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           1194                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                       80679                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                      36063                       # Number of Instructions Simulated
system.cpu4.committedOps                        37116                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.356765                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.356765                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              2.802969                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        2.802969                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                   54910                       # number of integer regfile reads
system.cpu4.int_regfile_writes                  20683                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                   137835                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                   44509                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                   8243                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse            7.654370                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               7311                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs               71                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs           102.971831                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data     7.654370                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.007475                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.007475                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           71                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.069336                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            15125                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           15125                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data         6590                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           6590                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data          720                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           720                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::cpu4.data            2                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::cpu4.data            2                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu4.dcache.demand_hits::cpu4.data         7310                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total            7310                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data         7312                       # number of overall hits
system.cpu4.dcache.overall_hits::total           7312                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data          154                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          154                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data           32                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            4                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            6                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data          186                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           186                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data          190                       # number of overall misses
system.cpu4.dcache.overall_misses::total          190                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data      3334425                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total      3334425                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data      2370000                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2370000                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        48500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        48500                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        12500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data      5704425                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total      5704425                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data      5704425                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total      5704425                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data         6744                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         6744                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data          752                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          752                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data         7496                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total         7496                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data         7502                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total         7502                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.022835                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022835                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.042553                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.042553                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.024813                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.024813                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.025327                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.025327                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 21652.110390                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 21652.110390                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 74062.500000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 74062.500000                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data  8083.333333                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total  8083.333333                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data  4166.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 30668.951613                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 30668.951613                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 30023.289474                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 30023.289474                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs            2                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          188                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data           75                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data           95                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total           95                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data           95                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total           95                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data           79                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            3                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            6                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data           91                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data           94                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total           94                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data       488062                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total       488062                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data       711500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       711500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        39500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        39500                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data      1199562                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total      1199562                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data      1216062                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total      1216062                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.011714                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.011714                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.015957                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.015957                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.012140                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.012140                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.012530                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.012530                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data         6178                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total         6178                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 59291.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 59291.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data         5500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data  6583.333333                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6583.333333                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data        13182                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total        13182                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 12936.829787                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 12936.829787                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse            6.481405                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs               2031                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs            36.267857                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     6.481405                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.012659                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.012659                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             4256                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            4256                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst         2031                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           2031                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst         2031                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            2031                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst         2031                       # number of overall hits
system.cpu4.icache.overall_hits::total           2031                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           69                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           69                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           69                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           69                       # number of overall misses
system.cpu4.icache.overall_misses::total           69                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      1800453                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      1800453                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      1800453                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      1800453                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      1800453                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      1800453                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst         2100                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         2100                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst         2100                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         2100                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst         2100                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         2100                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.032857                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.032857                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.032857                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.032857                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.032857                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.032857                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 26093.521739                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 26093.521739                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 26093.521739                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 26093.521739                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 26093.521739                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 26093.521739                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           13                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           13                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           56                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           56                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           56                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      1537541                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      1537541                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      1537541                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      1537541                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      1537541                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      1537541                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.026667                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.026667                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.026667                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.026667                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.026667                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.026667                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 27456.089286                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 27456.089286                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 27456.089286                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 27456.089286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 27456.089286                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 27456.089286                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                   8551                       # Number of BP lookups
system.cpu5.branchPred.condPredicted             7975                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              182                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups                4929                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                   4468                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            90.647190                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    219                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                           12322                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              3034                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                         41971                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                       8551                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches              4687                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                         7864                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                    441                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu5.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu5.fetch.CacheLines                     2113                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   70                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples             11126                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             3.979597                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            3.810717                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                    4979     44.75%     44.75% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                     196      1.76%     46.51% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                      70      0.63%     47.14% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                     207      1.86%     49.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::4                     163      1.47%     50.47% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::5                     183      1.64%     52.11% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::6                     154      1.38%     53.50% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::7                     563      5.06%     58.56% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::8                    4611     41.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total               11126                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.693962                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       3.406184                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                    2730                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                 2598                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                     5117                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                  490                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   190                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 268                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                 41561                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                  118                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   190                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                    3087                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                    460                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          1688                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                     5217                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                  483                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                 40510                       # Number of instructions processed by rename
system.cpu5.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.IQFullEvents                   245                       # Number of times rename has blocked due to IQ full
system.cpu5.rename.RenamedOperands              66056                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups               196961                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups           56855                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps                58388                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    7668                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                57                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            56                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                     2261                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads                6710                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               1212                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              407                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores             439                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                     39260                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                 84                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                    37527                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued               48                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           4369                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        11452                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.iqSquashedNonSpecRemoved            10                       # Number of squashed non-spec instructions that were removed
system.cpu5.iq.issued_per_cycle::samples        11126                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        3.372910                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       3.050140                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0               3640     32.72%     32.72% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1                966      8.68%     41.40% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2                596      5.36%     46.76% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3               1091      9.81%     56.56% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4                186      1.67%     58.23% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                274      2.46%     60.70% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6               1119     10.06%     70.75% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7               2764     24.84%     95.60% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                490      4.40%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total          11126                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                   2101     79.64%     79.64% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                   393     14.90%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     94.54% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                    98      3.71%     98.26% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                   46      1.74%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu                28416     75.72%     75.72% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult                1540      4.10%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.83% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead                6654     17.73%     97.56% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite                917      2.44%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                 37527                       # Type of FU issued
system.cpu5.iq.rate                          3.045528                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                       2638                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.070296                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads             88866                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes            43727                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses        36901                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                 40165                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads          804                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          493                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           43                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked           40                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   190                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                    445                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts              39347                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts                 6710                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                1212                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                40                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents            14                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect            70                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect           90                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 160                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts                37262                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts                 6564                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts              265                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            3                       # number of nop insts executed
system.cpu5.iew.exec_refs                        7424                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                    7263                       # Number of branches executed
system.cpu5.iew.exec_stores                       860                       # Number of stores executed
system.cpu5.iew.exec_rate                    3.024022                       # Inst execution rate
system.cpu5.iew.wb_sent                         36990                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                        36901                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                    27141                       # num instructions producing a value
system.cpu5.iew.wb_consumers                    50132                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      2.994725                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.541391                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           4371                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls             74                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              152                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples        10490                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     3.334128                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     3.519932                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0         3695     35.22%     35.22% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1         2036     19.41%     54.63% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2          306      2.92%     57.55% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3          194      1.85%     59.40% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4           67      0.64%     60.04% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5          490      4.67%     64.71% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6           74      0.71%     65.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7          441      4.20%     69.62% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8         3187     30.38%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total        10490                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts               33992                       # Number of instructions committed
system.cpu5.commit.committedOps                 34975                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                          6625                       # Number of memory references committed
system.cpu5.commit.loads                         5906                       # Number of loads committed
system.cpu5.commit.membars                         39                       # Number of memory barriers committed
system.cpu5.commit.branches                      6912                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                    28229                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                 103                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu           26811     76.66%     76.66% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult           1539      4.40%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.06% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead           5906     16.89%     97.94% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite           719      2.06%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total            34975                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                 3187                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                       46267                       # The number of ROB reads
system.cpu5.rob.rob_writes                      79331                       # The number of ROB writes
system.cpu5.timesIdled                             24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           1196                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                       81223                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                      33992                       # Number of Instructions Simulated
system.cpu5.committedOps                        34975                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.362497                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.362497                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              2.758643                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        2.758643                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                   52045                       # number of integer regfile reads
system.cpu5.int_regfile_writes                  19880                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                   130668                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                   41412                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                   7924                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse            7.380705                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs               7002                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           100.028571                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     7.380705                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.007208                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.007208                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            14481                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           14481                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data         6322                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           6322                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data          679                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           679                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            2                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data         7001                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total            7001                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data         7003                       # number of overall hits
system.cpu5.dcache.overall_hits::total           7003                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data          145                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          145                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data           32                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            4                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            6                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data          177                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           177                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data          181                       # number of overall misses
system.cpu5.dcache.overall_misses::total          181                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data      2743723                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total      2743723                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data      2271000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      2271000                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        39498                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        39498                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        12500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        12500                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data      5014723                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total      5014723                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data      5014723                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total      5014723                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data         6467                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         6467                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data          711                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          711                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data         7178                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total         7178                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data         7184                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total         7184                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.022422                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.022422                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.045007                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.045007                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.024659                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.024659                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.025195                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.025195                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 18922.227586                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 18922.227586                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 70968.750000                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 70968.750000                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data         6583                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total         6583                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data  4166.666667                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  4166.666667                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 28331.768362                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 28331.768362                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 27705.651934                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 27705.651934                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets          100                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs     2.500000                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          100                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data           70                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data           90                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total           90                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data           90                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total           90                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data           75                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            3                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            6                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data           87                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data           90                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total           90                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data       558775                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total       558775                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data       628250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       628250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        29502                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        29502                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total         8000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data      1187025                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total      1187025                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data      1203525                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total      1203525                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.011597                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.011597                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.016878                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.016878                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.012120                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.012120                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.012528                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.012528                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data  7450.333333                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  7450.333333                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 52354.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 52354.166667                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data         5500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data         4917                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4917                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total  2666.666667                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 13643.965517                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 13643.965517                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 13372.500000                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 13372.500000                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse            6.270880                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               2043                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            36.482143                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     6.270880                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.012248                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.012248                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4282                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4282                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst         2043                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           2043                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst         2043                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            2043                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst         2043                       # number of overall hits
system.cpu5.icache.overall_hits::total           2043                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           70                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           70                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           70                       # number of overall misses
system.cpu5.icache.overall_misses::total           70                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      1730686                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      1730686                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      1730686                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      1730686                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      1730686                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      1730686                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst         2113                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2113                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst         2113                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2113                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst         2113                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2113                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.033128                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.033128                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.033128                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.033128                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.033128                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.033128                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 24724.085714                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 24724.085714                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 24724.085714                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 24724.085714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 24724.085714                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 24724.085714                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           56                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           56                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           56                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      1295793                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      1295793                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      1295793                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      1295793                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      1295793                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      1295793                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.026503                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.026503                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.026503                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.026503                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.026503                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.026503                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 23139.160714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 23139.160714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 23139.160714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 23139.160714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 23139.160714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 23139.160714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                   8245                       # Number of BP lookups
system.cpu6.branchPred.condPredicted             7812                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              176                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups                7954                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                   4356                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            54.764898                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    182                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                           11732                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2900                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                         41417                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                       8245                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches              4538                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                         7509                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                    429                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu6.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu6.fetch.CacheLines                     1976                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   61                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples             10631                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             4.064340                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            3.822865                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                    4687     44.09%     44.09% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                     178      1.67%     45.76% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                      52      0.49%     46.25% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                     160      1.51%     47.76% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::4                     195      1.83%     49.59% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::5                     149      1.40%     50.99% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::6                     118      1.11%     52.10% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::7                     523      4.92%     57.02% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::8                    4569     42.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total               10631                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.702779                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       3.530259                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                    2628                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                 2355                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                     4966                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                  496                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   185                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 181                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                 40643                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                  106                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   185                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                    2982                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                    399                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          1495                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                     5044                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                  525                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                 39567                       # Number of instructions processed by rename
system.cpu6.rename.ROBFullEvents                    2                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.IQFullEvents                   253                       # Number of times rename has blocked due to IQ full
system.cpu6.rename.RenamedOperands              64756                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups               192764                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups           56044                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps                57003                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                    7752                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            37                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                     2473                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads                6637                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores                992                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              399                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores             144                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                     38056                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                 79                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                    36252                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued               22                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           3918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        11752                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples        10631                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        3.410027                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       3.043580                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0               3360     31.61%     31.61% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1                974      9.16%     40.77% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2                600      5.64%     46.41% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3               1042      9.80%     56.21% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4                155      1.46%     57.67% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                282      2.65%     60.32% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6               1093     10.28%     70.60% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7               2636     24.80%     95.40% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                489      4.60%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total          10631                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                   1998     77.62%     77.62% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                   390     15.15%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     92.77% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                   120      4.66%     97.44% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                   66      2.56%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu                27410     75.61%     75.61% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult                1540      4.25%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.86% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead                6529     18.01%     97.87% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite                773      2.13%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                 36252                       # Type of FU issued
system.cpu6.iq.rate                          3.090010                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                       2574                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.071003                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads             85731                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes            42064                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses        35671                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                 38826                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads               5                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads          833                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          278                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked           32                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   185                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                    382                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts              38138                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts               40                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts                 6637                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                 992                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                37                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect            66                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect           83                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 149                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts                36048                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts                 6426                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts              204                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                        7190                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                    6967                       # Number of branches executed
system.cpu6.iew.exec_stores                       764                       # Number of stores executed
system.cpu6.iew.exec_rate                    3.072622                       # Inst execution rate
system.cpu6.iew.wb_sent                         35760                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                        35671                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                    26342                       # num instructions producing a value
system.cpu6.iew.wb_consumers                    48575                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      3.040488                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.542295                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           3842                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls             73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              147                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples        10063                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     3.400278                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     3.519541                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0         3455     34.33%     34.33% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1         1905     18.93%     53.26% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2          314      3.12%     56.38% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3          215      2.14%     58.52% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4           71      0.71%     59.23% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5          501      4.98%     64.21% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6           96      0.95%     65.16% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7          374      3.72%     68.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8         3132     31.12%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total        10063                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts               33240                       # Number of instructions committed
system.cpu6.commit.committedOps                 34217                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                          6518                       # Number of memory references committed
system.cpu6.commit.loads                         5804                       # Number of loads committed
system.cpu6.commit.membars                         38                       # Number of memory barriers committed
system.cpu6.commit.branches                      6725                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                    27658                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                 102                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu           26160     76.45%     76.45% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult           1539      4.50%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.95% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead           5804     16.96%     97.91% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite           714      2.09%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total            34217                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                 3132                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                       44600                       # The number of ROB reads
system.cpu6.rob.rob_writes                      76773                       # The number of ROB writes
system.cpu6.timesIdled                             25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           1101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                       81813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                      33240                       # Number of Instructions Simulated
system.cpu6.committedOps                        34217                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.352948                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.352948                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              2.833277                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        2.833277                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                   50617                       # number of integer regfile reads
system.cpu6.int_regfile_writes                  19235                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                   126558                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                   40209                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                   7643                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse            7.224380                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               6853                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               70                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            97.900000                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data     7.224380                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.007055                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.007055                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           70                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.068359                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            14163                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           14163                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data         6178                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           6178                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data          674                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           674                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::cpu6.data            2                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::cpu6.data            1                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu6.dcache.demand_hits::cpu6.data         6852                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            6852                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data         6854                       # number of overall hits
system.cpu6.dcache.overall_hits::total           6854                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data          138                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          138                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data           32                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           32                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            4                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            5                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            3                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data          170                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           170                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data          174                       # number of overall misses
system.cpu6.dcache.overall_misses::total          174                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data      2657994                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total      2657994                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data      2229750                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2229750                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data        20000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total        20000                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data      4887744                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total      4887744                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data      4887744                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total      4887744                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data         6316                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         6316                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data          706                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          706                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data         7022                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total         7022                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data         7028                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total         7028                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.021849                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021849                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.045326                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.045326                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.833333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.024210                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.024210                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.024758                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.024758                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 19260.826087                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 19260.826087                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 69679.687500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 69679.687500                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data         4000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 28751.435294                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 28751.435294                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 28090.482759                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 28090.482759                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            9                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          101                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs     2.250000                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data           68                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total           68                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data           88                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total           88                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data           88                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total           88                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data           70                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total           70                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            3                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            5                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data           82                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data           85                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data       428505                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total       428505                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data       628750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       628750                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data      1057255                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total      1057255                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data      1073755                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total      1073755                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.011083                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.011083                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.016997                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016997                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.011678                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.011678                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.012094                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.012094                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data  6121.500000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  6121.500000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 52395.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 52395.833333                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data         5500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 12893.353659                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 12893.353659                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 12632.411765                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 12632.411765                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse            5.947427                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               1906                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            34.654545                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst     5.947427                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.011616                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.011616                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4007                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4007                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst         1906                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1906                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst         1906                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1906                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst         1906                       # number of overall hits
system.cpu6.icache.overall_hits::total           1906                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           70                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           70                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           70                       # number of overall misses
system.cpu6.icache.overall_misses::total           70                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      1715449                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      1715449                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      1715449                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      1715449                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      1715449                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      1715449                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst         1976                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         1976                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst         1976                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         1976                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst         1976                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         1976                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.035425                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.035425                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.035425                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.035425                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.035425                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.035425                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 24506.414286                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 24506.414286                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 24506.414286                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 24506.414286                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 24506.414286                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 24506.414286                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           55                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           55                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      1288533                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      1288533                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      1288533                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      1288533                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      1288533                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      1288533                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.027834                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.027834                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.027834                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.027834                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.027834                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.027834                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 23427.872727                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 23427.872727                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 23427.872727                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 23427.872727                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 23427.872727                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 23427.872727                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                   7727                       # Number of BP lookups
system.cpu7.branchPred.condPredicted             7277                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              162                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups                7424                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                   4064                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            54.741379                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    213                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                           11390                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2789                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                         38580                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                       7727                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches              4277                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                         7424                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                    397                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu7.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu7.fetch.CacheLines                     1958                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   56                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples             10419                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             3.874844                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            3.816772                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                    4799     46.06%     46.06% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                     198      1.90%     47.96% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                     105      1.01%     48.97% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                     147      1.41%     50.38% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::4                     147      1.41%     51.79% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::5                     148      1.42%     53.21% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::6                     142      1.36%     54.57% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::7                     521      5.00%     59.57% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::8                    4212     40.43%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total               10419                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.678402                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       3.387182                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    2619                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                 2476                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                     4702                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                  452                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   169                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 187                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                 37925                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   169                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                    2951                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                    346                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          1702                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                     4795                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                  455                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                 37093                       # Number of instructions processed by rename
system.cpu7.rename.IQFullEvents                   236                       # Number of times rename has blocked due to IQ full
system.cpu7.rename.RenamedOperands              60758                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups               180669                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups           52505                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps                53871                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    6883                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                39                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            39                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                     2039                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads                6314                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores                928                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              340                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores             135                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                     35925                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                 79                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                    34406                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued                5                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           3503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        10241                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             7                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples        10419                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        3.302236                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       3.051790                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0               3505     33.64%     33.64% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1                911      8.74%     42.38% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2                565      5.42%     47.81% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3               1060     10.17%     57.98% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4                151      1.45%     59.43% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                250      2.40%     61.83% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6               1007      9.67%     71.49% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7               2471     23.72%     95.21% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                499      4.79%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total          10419                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                   1863     76.04%     76.04% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                   400     16.33%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     92.37% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                   124      5.06%     97.43% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                   63      2.57%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu                25828     75.07%     75.07% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult                1540      4.48%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     79.54% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead                6300     18.31%     97.86% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite                738      2.14%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                 34406                       # Type of FU issued
system.cpu7.iq.rate                          3.020720                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                       2450                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.071209                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads             81686                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes            39518                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses        33801                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                 36856                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads               6                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads          744                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          234                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           58                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   169                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                    347                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts              36007                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                8                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts                 6314                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                 928                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                38                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect            64                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 139                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts                34178                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts                 6184                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts              228                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                        6920                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                    6510                       # Number of branches executed
system.cpu7.iew.exec_stores                       736                       # Number of stores executed
system.cpu7.iew.exec_rate                    3.000702                       # Inst execution rate
system.cpu7.iew.wb_sent                         33916                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                        33801                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                    25003                       # num instructions producing a value
system.cpu7.iew.wb_consumers                    45902                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      2.967603                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.544704                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           3504                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls             72                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              133                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples         9902                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     3.282266                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     3.504338                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0         3579     36.14%     36.14% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1         1846     18.64%     54.79% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2          310      3.13%     57.92% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3          203      2.05%     59.97% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4           64      0.65%     60.61% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5          501      5.06%     65.67% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6           86      0.87%     66.54% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7          355      3.59%     70.13% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8         2958     29.87%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total         9902                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts               31568                       # Number of instructions committed
system.cpu7.commit.committedOps                 32501                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                          6264                       # Number of memory references committed
system.cpu7.commit.loads                         5570                       # Number of loads committed
system.cpu7.commit.membars                         37                       # Number of memory barriers committed
system.cpu7.commit.branches                      6305                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                    26352                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                  97                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu           24698     75.99%     75.99% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult           1539      4.74%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.73% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead           5570     17.14%     97.86% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite           694      2.14%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total            32501                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                 2958                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                       42572                       # The number of ROB reads
system.cpu7.rob.rob_writes                      72529                       # The number of ROB writes
system.cpu7.timesIdled                             27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                            971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                       82155                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                      31568                       # Number of Instructions Simulated
system.cpu7.committedOps                        32501                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.360808                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.360808                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              2.771554                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        2.771554                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                   48163                       # number of integer regfile reads
system.cpu7.int_regfile_writes                  18501                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                   120300                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                   37604                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                   7442                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    23                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse            7.380599                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               6642                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               74                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            89.756757                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     7.380599                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.007208                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.007208                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           74                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.072266                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            13706                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           13706                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data         5987                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           5987                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data          652                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           652                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::cpu7.data            2                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::cpu7.data            1                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu7.dcache.demand_hits::cpu7.data         6639                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            6639                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data         6641                       # number of overall hits
system.cpu7.dcache.overall_hits::total           6641                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data          121                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          121                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data           33                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           33                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            4                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            6                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data          154                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           154                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data          158                       # number of overall misses
system.cpu7.dcache.overall_misses::total          158                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data      1550488                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      1550488                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data      2272248                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2272248                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data        25000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total        25000                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        12000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        12000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data      3822736                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      3822736                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data      3822736                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      3822736                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data         6108                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         6108                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data          685                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          685                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data         6793                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         6793                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data         6799                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         6799                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.019810                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.019810                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.048175                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.048175                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.022670                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.022670                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.023239                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.023239                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 12813.950413                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 12813.950413                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data        68856                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total        68856                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data  4166.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total  4166.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data         4000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 24822.961039                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 24822.961039                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 24194.531646                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 24194.531646                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data           53                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data           19                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           19                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data           72                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total           72                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data           72                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total           72                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data           68                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            3                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data           82                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data           85                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data       378259                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total       378259                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data       675251                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       675251                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        17500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        16000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total         7500                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data      1053510                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      1053510                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data      1071010                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      1071010                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.011133                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.011133                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.020438                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.020438                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.012071                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.012071                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.012502                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.012502                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data  5562.632353                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  5562.632353                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 48232.214286                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 48232.214286                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  5833.333333                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total  2666.666667                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         2500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 12847.682927                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 12847.682927                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 12600.117647                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 12600.117647                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse            5.292069                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs               1899                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               51                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            37.235294                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     5.292069                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.010336                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.010336                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             3967                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            3967                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst         1899                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1899                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst         1899                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1899                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst         1899                       # number of overall hits
system.cpu7.icache.overall_hits::total           1899                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           59                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           59                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           59                       # number of overall misses
system.cpu7.icache.overall_misses::total           59                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      1326725                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      1326725                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      1326725                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      1326725                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      1326725                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      1326725                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst         1958                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         1958                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst         1958                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         1958                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst         1958                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         1958                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.030133                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.030133                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.030133                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.030133                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.030133                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.030133                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 22486.864407                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 22486.864407                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 22486.864407                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 22486.864407                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 22486.864407                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 22486.864407                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           51                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           51                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      1079768                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      1079768                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      1079768                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      1079768                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      1079768                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      1079768                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.026047                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.026047                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.026047                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.026047                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.026047                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.026047                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 21171.921569                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 21171.921569                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 21171.921569                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 21171.921569                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 21171.921569                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 21171.921569                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   383.245978                       # Cycle average of tags in use
system.l2.tags.total_refs                         462                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       660                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.700000                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.668972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       298.893772                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        77.386991                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.540654                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         1.924181                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.131413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.134091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.063045                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst         0.189107                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.inst         0.107280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu7.inst         0.206473                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002362                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000059                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.inst        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu7.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.011696                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           660                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          518                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.020142                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13382                       # Number of tag accesses
system.l2.tags.data_accesses                    13382                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  98                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  38                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  22                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                   7                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                  26                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.inst                  32                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu3.data                   9                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.inst                  41                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu4.data                  10                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.inst                  46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu5.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.inst                  48                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu6.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.inst                  46                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu7.data                  12                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     469                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks               16                       # number of Writeback hits
system.l2.Writeback_hits::total                    16                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   98                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   40                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   22                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                    7                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.inst                   32                       # number of demand (read+write) hits
system.l2.demand_hits::cpu3.data                    9                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::cpu4.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu5.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.inst                   48                       # number of demand (read+write) hits
system.l2.demand_hits::cpu6.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::cpu7.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                      471                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  98                       # number of overall hits
system.l2.overall_hits::cpu0.data                  40                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  22                       # number of overall hits
system.l2.overall_hits::cpu1.data                   7                       # number of overall hits
system.l2.overall_hits::cpu2.inst                  26                       # number of overall hits
system.l2.overall_hits::cpu2.data                  11                       # number of overall hits
system.l2.overall_hits::cpu3.inst                  32                       # number of overall hits
system.l2.overall_hits::cpu3.data                   9                       # number of overall hits
system.l2.overall_hits::cpu4.inst                  41                       # number of overall hits
system.l2.overall_hits::cpu4.data                  10                       # number of overall hits
system.l2.overall_hits::cpu5.inst                  46                       # number of overall hits
system.l2.overall_hits::cpu5.data                  11                       # number of overall hits
system.l2.overall_hits::cpu6.inst                  48                       # number of overall hits
system.l2.overall_hits::cpu6.data                  12                       # number of overall hits
system.l2.overall_hits::cpu7.inst                  46                       # number of overall hits
system.l2.overall_hits::cpu7.data                  12                       # number of overall hits
system.l2.overall_hits::total                     471                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               506                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               129                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                35                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 4                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst                28                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu3.data                 3                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.inst                15                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu4.data                 2                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.inst                10                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu5.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu6.inst                 7                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.inst                 5                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu7.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   770                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data             15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 15                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             248                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu3.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu4.data               5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu5.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu6.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu7.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 277                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                506                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                377                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 35                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  8                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                 28                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data                  6                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu3.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.inst                 15                       # number of demand (read+write) misses
system.l2.demand_misses::cpu4.data                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.inst                 10                       # number of demand (read+write) misses
system.l2.demand_misses::cpu5.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.inst                  7                       # number of demand (read+write) misses
system.l2.demand_misses::cpu6.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.inst                  5                       # number of demand (read+write) misses
system.l2.demand_misses::cpu7.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1047                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               506                       # number of overall misses
system.l2.overall_misses::cpu0.data               377                       # number of overall misses
system.l2.overall_misses::cpu1.inst                35                       # number of overall misses
system.l2.overall_misses::cpu1.data                 8                       # number of overall misses
system.l2.overall_misses::cpu2.inst                28                       # number of overall misses
system.l2.overall_misses::cpu2.data                 6                       # number of overall misses
system.l2.overall_misses::cpu3.inst                22                       # number of overall misses
system.l2.overall_misses::cpu3.data                 7                       # number of overall misses
system.l2.overall_misses::cpu4.inst                15                       # number of overall misses
system.l2.overall_misses::cpu4.data                 7                       # number of overall misses
system.l2.overall_misses::cpu5.inst                10                       # number of overall misses
system.l2.overall_misses::cpu5.data                 5                       # number of overall misses
system.l2.overall_misses::cpu6.inst                 7                       # number of overall misses
system.l2.overall_misses::cpu6.data                 4                       # number of overall misses
system.l2.overall_misses::cpu7.inst                 5                       # number of overall misses
system.l2.overall_misses::cpu7.data                 5                       # number of overall misses
system.l2.overall_misses::total                  1047                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     39703250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10627250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      2737500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       277500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst      2379500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data       138250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.inst      1517250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu3.data       206000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.inst      1028750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu4.data        97000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.inst       729500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu5.data        63750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu6.inst       617000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.inst       503250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu7.data        37750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        60663500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     19394750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       599000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data       404000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu3.data       484250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu4.data       684500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu5.data       600750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu6.data       600250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu7.data       644750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23412250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     39703250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     30022000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      2737500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       876500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst      2379500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data       542250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.inst      1517250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu3.data       690250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.inst      1028750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu4.data       781500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.inst       729500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu5.data       664500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.inst       617000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu6.data       600250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.inst       503250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu7.data       682500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         84075750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     39703250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     30022000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      2737500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       876500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst      2379500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data       542250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.inst      1517250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu3.data       690250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.inst      1028750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu4.data       781500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.inst       729500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu5.data       664500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.inst       617000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu6.data       600250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.inst       503250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu7.data       682500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        84075750                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             167                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              57                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.inst              54                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu3.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu4.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.inst              56                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu5.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.inst              55                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu6.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.inst              51                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu7.data              13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1239                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks           16                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                16                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               18                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu3.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu4.data             5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu5.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu6.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu7.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               279                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              604                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              417                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               57                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               15                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.inst               54                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu3.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu4.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.inst               56                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu5.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.inst               55                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu6.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.inst               51                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu7.data               17                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1518                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             604                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             417                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              57                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              15                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.inst              54                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu3.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu4.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.inst              56                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu5.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.inst              55                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu6.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.inst              51                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu7.data              17                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1518                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.837748                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.772455                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.614035                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.363636                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.518519                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.153846                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.inst       0.407407                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu3.data       0.250000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.inst       0.267857                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu4.data       0.166667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.inst       0.178571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu5.data       0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu6.inst       0.127273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.inst       0.098039                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu7.data       0.076923                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.621469                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.833333                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.992000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu4.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992832                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.837748                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.904077                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.614035                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.533333                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.518519                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.352941                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.inst        0.407407                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu3.data        0.437500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.inst        0.267857                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu4.data        0.411765                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.inst        0.178571                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu5.data        0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.inst        0.127273                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu6.data        0.250000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.inst        0.098039                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu7.data        0.294118                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.689723                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.837748                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.904077                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.614035                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.533333                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.518519                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.352941                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.inst       0.407407                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu3.data       0.437500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.inst       0.267857                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu4.data       0.411765                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.inst       0.178571                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu5.data       0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.inst       0.127273                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu6.data       0.250000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.inst       0.098039                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu7.data       0.294118                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.689723                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78464.920949                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 82381.782946                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 78214.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        69375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 84982.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data        69125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.inst 68965.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu3.data 68666.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.inst 68583.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu4.data        48500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.inst        72950                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu5.data        63750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu6.inst 88142.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.inst       100650                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu7.data        37750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 78783.766234                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 78204.637097                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data       149750                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data       101000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu3.data 121062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu4.data       136900                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu5.data 150187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu6.data 150062.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu7.data 161187.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84520.758123                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78464.920949                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 79633.952255                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 78214.285714                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 109562.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 84982.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data        90375                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.inst 68965.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu3.data 98607.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.inst 68583.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu4.data 111642.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.inst        72950                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu5.data       132900                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.inst 88142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu6.data 150062.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.inst       100650                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu7.data       136500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80301.575931                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78464.920949                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 79633.952255                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 78214.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 109562.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 84982.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data        90375                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.inst 68965.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu3.data 98607.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.inst 68583.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu4.data 111642.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.inst        72950                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu5.data       132900                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.inst 88142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu6.data 150062.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.inst       100650                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu7.data       136500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80301.575931                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets               87                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       1                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets           87                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             24                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.inst             21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu3.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.inst             12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu4.data              2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.inst             10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu5.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu6.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu7.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                119                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.inst              21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu3.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.inst              12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu4.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.inst              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu5.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu6.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu7.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 119                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.inst             21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu3.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.inst             12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu4.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.inst             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu5.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu6.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu7.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                119                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          501                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu3.data            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu4.inst            3                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu6.inst            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu7.inst            2                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              651                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            15                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu3.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          248                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu3.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu4.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu5.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu6.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu7.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            277                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           501                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst            16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu3.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu4.data             5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu5.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.inst             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu6.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.inst             2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu7.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               928                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          501                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu3.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu4.data            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu5.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu6.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu7.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              928                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     33241250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8209000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       797750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      1222250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data        60000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.inst        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu3.data        56750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu4.inst       174500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu6.inst        56250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu7.inst       127750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44002250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data       266015                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       266015                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu3.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     16304250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       549000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data       353500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu3.data       433250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu4.data       622500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu5.data       549750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu6.data       549250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu7.data       593750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     19955250                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     33241250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     24513250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       797750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       549000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      1222250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data       413500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.inst        56750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu3.data       490000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.inst       174500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu4.data       622500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu5.data       549750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.inst        56250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu6.data       549250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.inst       127750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu7.data       593750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     63957500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     33241250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     24513250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       797750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       549000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      1222250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data       413500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.inst        56750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu3.data       490000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.inst       174500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu4.data       622500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu5.data       549750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.inst        56250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu6.data       549250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.inst       127750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu7.data       593750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     63957500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.829470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.682635                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.192982                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.296296                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.076923                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.inst     0.018519                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu3.data     0.083333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu4.inst     0.053571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.525424                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.992000                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992832                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.829470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.868106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.192982                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.266667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.296296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.inst     0.018519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.inst     0.053571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu4.data     0.294118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu5.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu6.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu7.data     0.235294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.611331                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.829470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.868106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.192982                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.266667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.296296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.inst     0.018519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu3.data     0.312500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.inst     0.053571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu4.data     0.294118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu5.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.inst     0.018182                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu6.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.inst     0.039216                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu7.data     0.235294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.611331                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 66349.800399                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 72008.771930                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 72522.727273                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 76390.625000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data        60000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.inst        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu3.data        56750                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu4.inst 58166.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu6.inst        56250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu7.inst        63875                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67591.781874                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17734.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17734.333333                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu3.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 65742.943548                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data       137250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data        88375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu3.data 108312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu4.data       124500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu5.data 137437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu6.data 137312.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu7.data 148437.500000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72040.613718                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 66349.800399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 67716.160221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 72522.727273                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data       137250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 76390.625000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data        82700                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.inst        56750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu3.data        98000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.inst 58166.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu4.data       124500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu5.data 137437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.inst        56250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu6.data 137312.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.inst        63875                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu7.data 148437.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68919.719828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 66349.800399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 67716.160221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 72522.727273                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data       137250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 76390.625000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data        82700                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.inst        56750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu3.data        98000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.inst 58166.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu4.data       124500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu5.data 137437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.inst        56250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu6.data 137312.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.inst        63875                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu7.data 148437.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68919.719828                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 650                       # Transaction distribution
system.membus.trans_dist::ReadResp                649                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               24                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             24                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              18                       # Transaction distribution
system.membus.trans_dist::ReadExReq               277                       # Transaction distribution
system.membus.trans_dist::ReadExResp              277                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        59264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   59264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               30                       # Total snoops (count)
system.membus.snoop_fanout::samples               975                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     975    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 975                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1156000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4941982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1748                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1746                       # Transaction distribution
system.tol2bus.trans_dist::Writeback               16                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              27                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            24                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             51                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            4                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            4                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             329                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          114                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          119                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side          108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side          123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side          120                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          115                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        27712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side         3520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side         3264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  98048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             593                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             2149                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  15                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                  2149    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             15                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2149                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1091747                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            999476                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            718491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             96705                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            164959                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy             86731                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy            154227                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy            89951                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy           169187                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy            88959                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy           159938                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy            87707                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy           149473                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy            85467                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy           137245                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy            78232                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy           137990                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
