

================================================================
== Synthesis Summary Report of 'seg_7_driver'
================================================================
+ General Information: 
    * Date:           Sun Jan 15 13:36:57 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        seg_7_driver
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a100t-csg324-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |     Modules    | Issue|       | Latency | Latency| Iteration|         | Trip |          |      |    |          |          |     |
    |     & Loops    | Type | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +----------------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ seg_7_driver  |    II|  23.11|        1|  40.000|         -|        1|     -|       yes|     -|   -|  17 (~0%)|  99 (~0%)|    -|
    +----------------+------+-------+---------+--------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+----------------+---------+----------+
| Interface      | Mode    | Bitwidth |
+----------------+---------+----------+
| digit1         | ap_none | 4        |
| digit2         | ap_none | 4        |
| refresh_signal | ap_none | 1        |
| seg_7_data     | ap_none | 8        |
| seg_7_enable   | ap_none | 4        |
+----------------+---------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+-------------+
| Argument       | Direction | Datatype    |
+----------------+-----------+-------------+
| refresh_signal | in        | bool        |
| digit1         | in        | ap_uint<4>  |
| digit2         | in        | ap_uint<4>  |
| seg_7_data     | out       | ap_uint<8>& |
| seg_7_enable   | out       | ap_uint<4>& |
+----------------+-----------+-------------+

* SW-to-HW Mapping
+----------------+----------------+---------+
| Argument       | HW Interface   | HW Type |
+----------------+----------------+---------+
| refresh_signal | refresh_signal | port    |
| digit1         | digit1         | port    |
| digit2         | digit2         | port    |
| seg_7_data     | seg_7_data     | port    |
| seg_7_enable   | seg_7_enable   | port    |
+----------------+----------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
+------------------+------+------+--------+--------------+---------+------+---------+
| Name             | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+------------------+------+------+--------+--------------+---------+------+---------+
| + seg_7_driver   | 0    | 0    |        |              |         |      |         |
|   seg_7_code_V_U | -    | -    |        | seg_7_code_V | rom_1p  | auto | 1       |
+------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------------+------------------------------------------------------------------+
| Type      | Options                     | Location                                                         |
+-----------+-----------------------------+------------------------------------------------------------------+
| pipeline  |                             | seg_7_driver/seg_7_driver.cpp:14 in seg_7_driver                 |
| interface | ap_ctrl_none port=return    | seg_7_driver/seg_7_driver.cpp:17 in seg_7_driver, return         |
| interface | ap_none port=digit1         | seg_7_driver/seg_7_driver.cpp:18 in seg_7_driver, digit1         |
| interface | ap_none port=digit2         | seg_7_driver/seg_7_driver.cpp:19 in seg_7_driver, digit2         |
| interface | ap_none port=refresh_signal | seg_7_driver/seg_7_driver.cpp:20 in seg_7_driver, refresh_signal |
| interface | ap_none port=seg_7_data     | seg_7_driver/seg_7_driver.cpp:21 in seg_7_driver, seg_7_data     |
| interface | ap_none port=seg_7_enable   | seg_7_driver/seg_7_driver.cpp:22 in seg_7_driver, seg_7_enable   |
+-----------+-----------------------------+------------------------------------------------------------------+


