---
layout: post
title: "BUS"
date: 2026-01-27 00:00:00 +0900
author: kang
categories: [Computer Structure, Components]
tags: [Computer Structure, Components, BUS]
pin: false
math: true
mermaid: true

---

# ðŸ§  Mainboard & System Bus â€” How the CPU Communicates with Memory and Devices

> A clear, **developerâ€‘friendly explanation** of how the CPU uses the system bus to communicate with RAM and I/O devices.

---

## ðŸ–¥ What Is a Mainboard?

The **mainboard (motherboard)** is the central hub that connects:
- CPU
- RAM
- Storage
- GPU
- I/O devices

It allows the CPU to **exchange data and control signals** with the rest of the system.

---

## âš™ What Is the System Bus?

> The **system bus** is the communication highway between the CPU, memory, and peripherals.

It consists of three main buses:

```
Address Bus  â†’ Where?
Data Bus     â†’ What?
Control Bus  â†’ When / How?
```

---

## 1ï¸âƒ£ Address Bus â€” "Where to Access"

### Role
The CPU uses the **address bus** to specify **which memory location or device address** to access.

### Example
```
CPU â†’ Request data from address 0x1000
```

### Key Points
- Usually **oneâ€‘way** (CPU â†’ Memory)
- Bus width determines **maximum addressable memory**

| Address Width | Max Address Space |
|--------------|-------------------|
| 32â€‘bit | 4 GB |
| 64â€‘bit | Very large |

---

## 2ï¸âƒ£ Data Bus â€” "What Data Moves"

### Role
Transfers **actual data** between CPU, memory, and devices.

### Example
```
Memory â†’ CPU : Data = 0xA5F3
```

### Key Points
- **Twoâ€‘way** communication
- Wider bus = **higher data throughput**

| Data Width | Data per Transfer |
|-----------|-------------------|
| 32â€‘bit | 4 bytes |
| 64â€‘bit | 8 bytes |

---

## 3ï¸âƒ£ Control Bus â€” "When and How"

### Role
Controls **timing, commands, and coordination** between components.

### Common Signals
- Read / Write
- Clock
- Interrupt
- Reset
- Bus Request / Grant

### Example
```
CPU â†’ READ command
Memory â†’ READY response
```

---

## ðŸ”„ CPU Memory Read â€” Real Execution Flow

### Stepâ€‘byâ€‘Step
```
1. CPU puts target address on Address Bus
2. CPU asserts READ on Control Bus
3. Memory places data on Data Bus
4. CPU receives the data
```

### Meaning
- Address Bus = selects target
- Control Bus = defines operation
- Data Bus = transfers data

---

## ðŸ§© Conceptual Diagram

```
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚   CPU    â”‚
           â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
                â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”
        â”‚   System Bus   â”‚
        â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”¤
 Address Bus  Data Bus  Control Bus
        â”‚          â”‚         â”‚
       RAM        GPU      I/O Devices
```

---

## âš¡ Why the System Bus Matters for CPU Performance

| Bus Type | Impacts |
|---------|--------|
| Address Bus | Maximum memory capacity |
| Data Bus | Memory bandwidth |
| Control Bus | Latency & synchronization |

> A fast CPU cannot perform well if the bus becomes a bottleneck.

---

## ðŸ§  How Modern Systems Evolved Beyond a Single Bus

### Then
- Single **shared system bus**

### Now
- Integrated **memory controllers**
- Dedicated GPU bus (**PCIe**)
- Highâ€‘speed interconnects (UPI, Infinity Fabric, DMI)
- **Pointâ€‘toâ€‘Point** communication architecture

> The "system bus" concept now represents **multiple specialized highâ€‘speed links**.

---

## ðŸŽ¯ Developer Takeaways

âœ” CPU performance depends on memory & bus throughput  
âœ” Data Bus width affects real bandwidth  
âœ” Address Bus limits memory capacity  
âœ” Control Bus ensures correct timing  
âœ” Modern systems replace shared buses with **dedicated highâ€‘speed links**  

---

