 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : rs_decoder_10_8
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:13:51 2025
****************************************

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: syndrome_1_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_1_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[7]/CK (SAEDRVT14_FDPRBQ_V2LP_2)          0.00       0.00 r
  syndrome_1_reg[7]/Q (SAEDRVT14_FDPRBQ_V2LP_2)           0.06       0.06 r
  U710/X (SAEDRVT14_MUXI2_4)                              0.03       0.10 f
  syndrome_1_reg[7]/D (SAEDRVT14_FDPRBQ_V2LP_2)           0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[7]/CK (SAEDRVT14_FDPRBQ_V2LP_2)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: calc_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  calc_cnt_reg[2]/CK (SAEDRVT14_FDPRB_V3_2)               0.00       0.00 r
  calc_cnt_reg[2]/Q (SAEDRVT14_FDPRB_V3_2)                0.06       0.06 f
  U657/X (SAEDRVT14_INV_S_8)                              0.01       0.07 r
  U650/X (SAEDRVT14_INV_S_20)                             0.01       0.08 f
  U587/X (SAEDRVT14_MUX2_MM_4)                            0.02       0.10 f
  error_position_reg[2]/D (SAEDRVT14_FDPRBQ_V2LP_2)       0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[2]/CK (SAEDRVT14_FDPRBQ_V2LP_2)      0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: syndrome_1_reg[5]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_1_reg[5]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[5]/CK (SAEDRVT14_FDPRBQ_V2LP_2)          0.00       0.00 r
  syndrome_1_reg[5]/Q (SAEDRVT14_FDPRBQ_V2LP_2)           0.07       0.07 f
  U590/X (SAEDRVT14_INV_S_20)                             0.01       0.08 r
  U589/X (SAEDRVT14_MUXI2_4)                              0.02       0.10 f
  syndrome_1_reg[5]/D (SAEDRVT14_FDPRBQ_V2LP_2)           0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[5]/CK (SAEDRVT14_FDPRBQ_V2LP_2)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: syndrome_1_reg[4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_1_reg[4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[4]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  syndrome_1_reg[4]/Q (SAEDRVT14_FDPRBQ_V2LP_1)           0.07       0.07 r
  U748/X (SAEDRVT14_MUXI2_ECO_2)                          0.03       0.10 f
  syndrome_1_reg[4]/D (SAEDRVT14_FDPRBQ_V2LP_1)           0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[4]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: syndrome_1_reg[3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_1_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[3]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  syndrome_1_reg[3]/Q (SAEDRVT14_FDPRBQ_V2LP_1)           0.07       0.07 r
  U722/X (SAEDRVT14_MUXI2_ECO_2)                          0.03       0.10 f
  syndrome_1_reg[3]/D (SAEDRVT14_FDPRBQ_V2LP_1)           0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[3]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: syndrome_1_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_1_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  syndrome_1_reg[1]/Q (SAEDRVT14_FDPRBQ_V2LP_1)           0.07       0.07 f
  U706/X (SAEDRVT14_MUXI2_4)                              0.04       0.11 f
  syndrome_1_reg[1]/D (SAEDRVT14_FDPRBQ_V2LP_1)           0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[1]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: syndrome_1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_1_reg[2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[2]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  syndrome_1_reg[2]/Q (SAEDRVT14_FDPRBQ_V2LP_1)           0.07       0.07 f
  U714/X (SAEDRVT14_MUXI2_4)                              0.04       0.11 f
  syndrome_1_reg[2]/D (SAEDRVT14_FDPRBQ_V2LP_1)           0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[2]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: syndrome_1_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_1_reg[6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[6]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  syndrome_1_reg[6]/Q (SAEDRVT14_FDPRBQ_V2LP_1)           0.07       0.07 f
  U717/X (SAEDRVT14_MUXI2_4)                              0.04       0.11 f
  syndrome_1_reg[6]/D (SAEDRVT14_FDPRBQ_V2LP_1)           0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_1_reg[6]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: error_position_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: error_position_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[0]/CK (SAEDRVT14_FDPRB_V3_2)         0.00       0.00 r
  error_position_reg[0]/QN (SAEDRVT14_FDPRB_V3_2)         0.07       0.07 r
  U591/X (SAEDRVT14_INV_S_20)                             0.01       0.08 f
  U545/X (SAEDRVT14_MUX2_MM_2)                            0.02       0.10 f
  error_position_reg[0]/D (SAEDRVT14_FDPRB_V3_2)          0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  error_position_reg[0]/CK (SAEDRVT14_FDPRB_V3_2)         0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


  Startpoint: syndrome_0_reg[7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: syndrome_0_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_decoder_10_8    8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_0_reg[7]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  syndrome_0_reg[7]/Q (SAEDRVT14_FDPRBQ_V2LP_1)           0.08       0.08 f
  U769/X (SAEDRVT14_AO32_2)                               0.03       0.11 f
  syndrome_0_reg[7]/D (SAEDRVT14_FDPRBQ_V2LP_1)           0.00       0.11 f
  data arrival time                                                  0.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  syndrome_0_reg[7]/CK (SAEDRVT14_FDPRBQ_V2LP_1)          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


1
