{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1658927807400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658927807401 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 27 10:16:47 2022 " "Processing started: Wed Jul 27 10:16:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658927807401 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1658927807401 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1658927807402 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1658927807627 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULA/memoria_rom.vhd " "Can't analyze file -- file ULA/memoria_rom.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1658927807696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raiz_q.vhd 1 1 " "Found 1 design units, including 1 entities, in source file raiz_q.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 raiz_q " "Found entity 1: raiz_q" {  } { { "raiz_q.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_q.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658927808032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bc_ULA.vhd " "Can't analyze file -- file bc_ULA.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1658927808032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "bc.vhd " "Can't analyze file -- file bc.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1658927808033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TP1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TP1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP1-estrutura " "Found design unit 1: TP1-estrutura" {  } { { "TP1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808034 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP1 " "Found entity 1: TP1" {  } { { "TP1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658927808034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_TP2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_TP2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_TP2-comp " "Found design unit 1: testbench_TP2-comp" {  } { { "testbench_TP2.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/testbench_TP2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808034 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_TP2 " "Found entity 1: testbench_TP2" {  } { { "testbench_TP2.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/testbench_TP2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658927808034 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TP1 " "Elaborating entity \"TP1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1658927808091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "TP1_bc.vhd 2 1 " "Using design file TP1_bc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP1_bc-estrutura " "Found design unit 1: TP1_bc-estrutura" {  } { { "TP1_bc.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1_bc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808097 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP1_bc " "Found entity 1: TP1_bc" {  } { { "TP1_bc.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1_bc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808097 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP1_bc TP1_bc:bc0 " "Elaborating entity \"TP1_bc\" for hierarchy \"TP1_bc:bc0\"" {  } { { "TP1.vhd" "bc0" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808099 ""}
{ "Warning" "WSGN_SEARCH_FILE" "TP1_bo.vhd 2 1 " "Using design file TP1_bo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TP1_bo-estrutura " "Found design unit 1: TP1_bo-estrutura" {  } { { "TP1_bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1_bo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808102 ""} { "Info" "ISGN_ENTITY_NAME" "1 TP1_bo " "Found entity 1: TP1_bo" {  } { { "TP1_bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1_bo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808102 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TP1_bo TP1_bo:bo0 " "Elaborating entity \"TP1_bo\" for hierarchy \"TP1_bo:bo0\"" {  } { { "TP1.vhd" "bo0" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_incremental.vhd 2 1 " "Using design file reg_incremental.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_incremental-Behavior " "Found design unit 1: reg_incremental-Behavior" {  } { { "reg_incremental.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/reg_incremental.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808106 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_incremental " "Found entity 1: reg_incremental" {  } { { "reg_incremental.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/reg_incremental.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808106 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_incremental TP1_bo:bo0\|reg_incremental:regPC " "Elaborating entity \"reg_incremental\" for hierarchy \"TP1_bo:bo0\|reg_incremental:regPC\"" {  } { { "TP1_bo.vhd" "regPC" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1_bo.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808107 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "soma reg_incremental.vhd(24) " "VHDL Process Statement warning at reg_incremental.vhd(24): signal \"soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_incremental.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/reg_incremental.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658927808108 "|TP1|TP1_bo:bo0|reg_incremental:regPC"}
{ "Warning" "WSGN_SEARCH_FILE" "memROM.vhd 2 1 " "Using design file memROM.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memROM-arch " "Found design unit 1: memROM-arch" {  } { { "memROM.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/memROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808110 ""} { "Info" "ISGN_ENTITY_NAME" "1 memROM " "Found entity 1: memROM" {  } { { "memROM.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/memROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808110 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memROM TP1_bo:bo0\|memROM:mem " "Elaborating entity \"memROM\" for hierarchy \"TP1_bo:bo0\|memROM:mem\"" {  } { { "TP1_bo.vhd" "mem" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1_bo.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808111 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registrador.vhd 2 1 " "Using design file registrador.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-estrutura " "Found design unit 1: registrador-estrutura" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/registrador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808114 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/registrador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808114 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador TP1_bo:bo0\|registrador:regA " "Elaborating entity \"registrador\" for hierarchy \"TP1_bo:bo0\|registrador:regA\"" {  } { { "TP1_bo.vhd" "regA" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1_bo.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808115 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador.vhd(16) " "VHDL Process Statement warning at registrador.vhd(16): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/registrador.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658927808116 "|TP1|TP1_bo:bo0|registrador:regA"}
{ "Warning" "WSGN_SEARCH_FILE" "registrador_unsigned.vhd 2 1 " "Using design file registrador_unsigned.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_unsigned-estrutura " "Found design unit 1: registrador_unsigned-estrutura" {  } { { "registrador_unsigned.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/registrador_unsigned.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808119 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_unsigned " "Found entity 1: registrador_unsigned" {  } { { "registrador_unsigned.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/registrador_unsigned.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808119 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_unsigned TP1_bo:bo0\|registrador_unsigned:regOp " "Elaborating entity \"registrador_unsigned\" for hierarchy \"TP1_bo:bo0\|registrador_unsigned:regOp\"" {  } { { "TP1_bo.vhd" "regOp" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1_bo.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808120 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carga registrador_unsigned.vhd(16) " "VHDL Process Statement warning at registrador_unsigned.vhd(16): signal \"carga\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registrador_unsigned.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/registrador_unsigned.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658927808120 "|TP1|TP1_bo:bo0|registrador_unsigned:regOp"}
{ "Warning" "WSGN_SEARCH_FILE" "ula.vhd 2 1 " "Using design file ula.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-arch " "Found design unit 1: ula-arch" {  } { { "ula.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808123 ""} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "ula.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808123 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula TP1_bo:bo0\|ula:ula0 " "Elaborating entity \"ula\" for hierarchy \"TP1_bo:bo0\|ula:ula0\"" {  } { { "TP1_bo.vhd" "ula0" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1_bo.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808124 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a_temp ula.vhd(22) " "Verilog HDL or VHDL warning at ula.vhd(22): object \"a_temp\" assigned a value but never read" {  } { { "ula.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658927808125 "|TP1|TP1_bo:bo0|ula:ula0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b_temp ula.vhd(22) " "Verilog HDL or VHDL warning at ula.vhd(22): object \"b_temp\" assigned a value but never read" {  } { { "ula.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658927808125 "|TP1|TP1_bo:bo0|ula:ula0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tudo_zero ula.vhd(24) " "VHDL Signal Declaration warning at ula.vhd(24): used explicit default value for signal \"tudo_zero\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1658927808125 "|TP1|TP1_bo:bo0|ula:ula0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "um ula.vhd(26) " "VHDL Signal Declaration warning at ula.vhd(26): used explicit default value for signal \"um\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 26 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1658927808125 "|TP1|TP1_bo:bo0|ula:ula0"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "nulo ula.vhd(27) " "VHDL Signal Declaration warning at ula.vhd(27): used explicit default value for signal \"nulo\" because signal was never assigned a value" {  } { { "ula.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1658927808125 "|TP1|TP1_bo:bo0|ula:ula0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pronto_s ula.vhd(95) " "VHDL Process Statement warning at ula.vhd(95): signal \"pronto_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ula.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658927808125 "|TP1|TP1_bo:bo0|ula:ula0"}
{ "Warning" "WSGN_SEARCH_FILE" "somadorsubtrator.vhd 2 1 " "Using design file somadorsubtrator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorsubtrator-estrutura " "Found design unit 1: somadorsubtrator-estrutura" {  } { { "somadorsubtrator.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/somadorsubtrator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808127 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorsubtrator " "Found entity 1: somadorsubtrator" {  } { { "somadorsubtrator.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/somadorsubtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808127 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorsubtrator TP1_bo:bo0\|ula:ula0\|somadorsubtrator:somasub0 " "Elaborating entity \"somadorsubtrator\" for hierarchy \"TP1_bo:bo0\|ula:ula0\|somadorsubtrator:somasub0\"" {  } { { "ula.vhd" "somasub0" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808128 ""}
{ "Warning" "WSGN_SEARCH_FILE" "raiz_quadrada.vhd 2 1 " "Using design file raiz_quadrada.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raiz_quadrada-arch " "Found design unit 1: raiz_quadrada-arch" {  } { { "raiz_quadrada.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808130 ""} { "Info" "ISGN_ENTITY_NAME" "1 raiz_quadrada " "Found entity 1: raiz_quadrada" {  } { { "raiz_quadrada.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808130 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raiz_quadrada TP1_bo:bo0\|ula:ula0\|raiz_quadrada:raiz0 " "Elaborating entity \"raiz_quadrada\" for hierarchy \"TP1_bo:bo0\|ula:ula0\|raiz_quadrada:raiz0\"" {  } { { "ula.vhd" "raiz0" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808131 ""}
{ "Warning" "WSGN_SEARCH_FILE" "raiz_quadrada_bc.vhd 2 1 " "Using design file raiz_quadrada_bc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raiz_quadrada_bc-behavior " "Found design unit 1: raiz_quadrada_bc-behavior" {  } { { "raiz_quadrada_bc.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada_bc.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808134 ""} { "Info" "ISGN_ENTITY_NAME" "1 raiz_quadrada_bc " "Found entity 1: raiz_quadrada_bc" {  } { { "raiz_quadrada_bc.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada_bc.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808134 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raiz_quadrada_bc TP1_bo:bo0\|ula:ula0\|raiz_quadrada:raiz0\|raiz_quadrada_bc:bc " "Elaborating entity \"raiz_quadrada_bc\" for hierarchy \"TP1_bo:bo0\|ula:ula0\|raiz_quadrada:raiz0\|raiz_quadrada_bc:bc\"" {  } { { "raiz_quadrada.vhd" "bc" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808134 ""}
{ "Warning" "WSGN_SEARCH_FILE" "raiz_quadrada_bo.vhd 2 1 " "Using design file raiz_quadrada_bo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 raiz_quadrada_bo-arch " "Found design unit 1: raiz_quadrada_bo-arch" {  } { { "raiz_quadrada_bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada_bo.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808137 ""} { "Info" "ISGN_ENTITY_NAME" "1 raiz_quadrada_bo " "Found entity 1: raiz_quadrada_bo" {  } { { "raiz_quadrada_bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada_bo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808137 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "raiz_quadrada_bo TP1_bo:bo0\|ula:ula0\|raiz_quadrada:raiz0\|raiz_quadrada_bo:bo " "Elaborating entity \"raiz_quadrada_bo\" for hierarchy \"TP1_bo:bo0\|ula:ula0\|raiz_quadrada:raiz0\|raiz_quadrada_bo:bo\"" {  } { { "raiz_quadrada.vhd" "bo" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808138 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tudo_zero_2 raiz_quadrada_bo.vhd(29) " "VHDL Signal Declaration warning at raiz_quadrada_bo.vhd(29): used explicit default value for signal \"tudo_zero_2\" because signal was never assigned a value" {  } { { "raiz_quadrada_bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada_bo.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1658927808139 "|TP1|TP1_bo:bo0|ula:ula0|raiz_quadrada:raiz0|raiz_quadrada_bo:bo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tudo_zero raiz_quadrada_bo.vhd(30) " "VHDL Signal Declaration warning at raiz_quadrada_bo.vhd(30): used explicit default value for signal \"tudo_zero\" because signal was never assigned a value" {  } { { "raiz_quadrada_bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada_bo.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1658927808139 "|TP1|TP1_bo:bo0|ula:ula0|raiz_quadrada:raiz0|raiz_quadrada_bo:bo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_soma raiz_quadrada_bo.vhd(61) " "VHDL Process Statement warning at raiz_quadrada_bo.vhd(61): signal \"s_soma\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "raiz_quadrada_bo.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/raiz_quadrada_bo.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658927808139 "|TP1|TP1_bo:bo0|ula:ula0|raiz_quadrada:raiz0|raiz_quadrada_bo:bo"}
{ "Warning" "WSGN_SEARCH_FILE" "booth_multiplier_8bits.vhd 2 1 " "Using design file booth_multiplier_8bits.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_multiplier_8bits-arch " "Found design unit 1: booth_multiplier_8bits-arch" {  } { { "booth_multiplier_8bits.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/booth_multiplier_8bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808141 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_multiplier_8bits " "Found entity 1: booth_multiplier_8bits" {  } { { "booth_multiplier_8bits.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/booth_multiplier_8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658927808141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1658927808141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_multiplier_8bits TP1_bo:bo0\|ula:ula0\|booth_multiplier_8bits:booth0 " "Elaborating entity \"booth_multiplier_8bits\" for hierarchy \"TP1_bo:bo0\|ula:ula0\|booth_multiplier_8bits:booth0\"" {  } { { "ula.vhd" "booth0" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/ula.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658927808142 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "TP1_bo:bo0\|memROM:mem\|rom " "RAM logic \"TP1_bo:bo0\|memROM:mem\|rom\" is uninferred due to inappropriate RAM size" {  } { { "memROM.vhd" "rom" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/memROM.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1658927808305 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1658927808305 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1658927808594 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flagError GND " "Pin \"flagError\" is stuck at GND" {  } { { "TP1.vhd" "" { Text "/home/fernanda/SistemasDigitais/grupo01/projetos-sd/ULA/TP1.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1658927809039 "|TP1|flagError"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1658927809039 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1658927809442 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1658927809573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658927809573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "420 " "Implemented 420 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1658927809643 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1658927809643 ""} { "Info" "ICUT_CUT_TM_LCELLS" "388 " "Implemented 388 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1658927809643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1658927809643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658927809652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 27 10:16:49 2022 " "Processing ended: Wed Jul 27 10:16:49 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658927809652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658927809652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658927809652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658927809652 ""}
