
*** Running vivado
    with args -log LogisimToplevelShell.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source LogisimToplevelShell.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source LogisimToplevelShell.tcl -notrace
Command: synth_design -top LogisimToplevelShell -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3204 
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:563]
WARNING: [Synth 8-2292] literal value truncated to fit in 2 bits [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:564]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 369.684 ; gain = 112.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'LogisimToplevelShell' [D:/study/verilog/second/CPU/verilog/toplevel/LogisimToplevelShell.v:9]
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:9]
INFO: [Synth 8-6157] synthesizing module 'divider' [D:/study/verilog/second/CPU/verilog/io/divider.v:2]
	Parameter N bound to: 5000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (1#1) [D:/study/verilog/second/CPU/verilog/io/divider.v:2]
INFO: [Synth 8-6157] synthesizing module 'Priority_Encoder' [D:/study/verilog/second/CPU/verilog/plexers/Priority_Encoder.v:9]
	Parameter NrOfInputBits bound to: 4 - type: integer 
	Parameter NrOfSelectBits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Priority_Encoder' (2#1) [D:/study/verilog/second/CPU/verilog/plexers/Priority_Encoder.v:9]
INFO: [Synth 8-6157] synthesizing module 'NOT_GATE' [D:/study/verilog/second/CPU/verilog/gates/NOT_GATE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'NOT_GATE' (3#1) [D:/study/verilog/second/CPU/verilog/gates/NOT_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bit_Extender_12_32_SIGN' [D:/study/verilog/second/CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bit_Extender_12_32_SIGN' (4#1) [D:/study/verilog/second/CPU/verilog/wiring/Bit_Extender_12_32_SIGN.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE' [D:/study/verilog/second/CPU/verilog/gates/OR_GATE.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE' (5#1) [D:/study/verilog/second/CPU/verilog/gates/OR_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'Bit_Extender_20_32_SIGN' [D:/study/verilog/second/CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Bit_Extender_20_32_SIGN' (6#1) [D:/study/verilog/second/CPU/verilog/wiring/Bit_Extender_20_32_SIGN.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE' [D:/study/verilog/second/CPU/verilog/gates/AND_GATE.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE' (7#1) [D:/study/verilog/second/CPU/verilog/gates/AND_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/study/verilog/second/CPU/verilog/arithmetic/Adder.v:9]
	Parameter ExtendedBits bound to: 33 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (8#1) [D:/study/verilog/second/CPU/verilog/arithmetic/Adder.v:9]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_bus_2' [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_2.v:9]
	Parameter NrOfBits bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_bus_2' (9#1) [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_bus_2__parameterized0' [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_2.v:9]
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_bus_2__parameterized0' (9#1) [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_BUS' [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_BUS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_BUS' (10#1) [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_BUS.v:9]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_FLIP_FLOP' [D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP.v:9]
	Parameter ActiveLevel bound to: 1 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_state_reg_neg_edge_reg was removed.  [D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP.v:58]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register s_state_reg_reg in module REGISTER_FLIP_FLOP. This is not a recommended register style for Xilinx devices  [D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP.v:47]
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_FLIP_FLOP' (11#1) [D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP.v:9]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [D:/study/verilog/second/CPU/verilog/arithmetic/Comparator.v:9]
	Parameter TwosComplement bound to: 1 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (12#1) [D:/study/verilog/second/CPU/verilog/arithmetic/Comparator.v:9]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_bus_4' [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_4.v:9]
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_bus_4' (13#1) [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_bus_2__parameterized1' [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_2.v:9]
	Parameter NrOfBits bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_bus_2__parameterized1' (13#1) [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'RAM_DATAPLACE' [D:/study/verilog/second/CPU/verilog/memory/RAM_DATAPLACE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'RAM_DATAPLACE' (14#1) [D:/study/verilog/second/CPU/verilog/memory/RAM_DATAPLACE.v:9]
INFO: [Synth 8-6157] synthesizing module 'Shifter_32_bit' [D:/study/verilog/second/CPU/verilog/arithmetic/Shifter_32_bit.v:9]
	Parameter ShifterMode bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Shifter_32_bit' (15#1) [D:/study/verilog/second/CPU/verilog/arithmetic/Shifter_32_bit.v:9]
INFO: [Synth 8-6157] synthesizing module 'Shifter_32_bit__parameterized0' [D:/study/verilog/second/CPU/verilog/arithmetic/Shifter_32_bit.v:9]
	Parameter ShifterMode bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Shifter_32_bit__parameterized0' (15#1) [D:/study/verilog/second/CPU/verilog/arithmetic/Shifter_32_bit.v:9]
INFO: [Synth 8-6157] synthesizing module 'ROM_IRPLACE' [D:/study/verilog/second/CPU/verilog/memory/ROM_IRPLACE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ROM_IRPLACE' (16#1) [D:/study/verilog/second/CPU/verilog/memory/ROM_IRPLACE.v:9]
INFO: [Synth 8-6157] synthesizing module 'zhouqicounter' [D:/study/verilog/second/CPU/mips_cpu/mips_cpu.srcs/sources_1/new/zhouqicounter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'zhouqicounter' (17#1) [D:/study/verilog/second/CPU/mips_cpu/mips_cpu.srcs/sources_1/new/zhouqicounter.v:23]
WARNING: [Synth 8-567] referenced signal 's_LOGISIM_BUS_122' should be on the sensitivity list [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:558]
WARNING: [Synth 8-567] referenced signal 's_LOGISIM_BUS_109' should be on the sensitivity list [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:558]
WARNING: [Synth 8-567] referenced signal 'zongzhouqi' should be on the sensitivity list [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:558]
WARNING: [Synth 8-567] referenced signal 's_LOGISIM_BUS_121' should be on the sensitivity list [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:558]
INFO: [Synth 8-6157] synthesizing module 'FPGADigit' [D:/study/verilog/second/CPU/verilog/io/FPGADigit.v:9]
INFO: [Synth 8-6157] synthesizing module 'divider__parameterized0' [D:/study/verilog/second/CPU/verilog/io/divider.v:2]
	Parameter N bound to: 50000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider__parameterized0' (17#1) [D:/study/verilog/second/CPU/verilog/io/divider.v:2]
WARNING: [Synth 8-350] instance 'u_divider' of module 'divider' requires 3 connections, but only 2 given [D:/study/verilog/second/CPU/verilog/io/FPGADigit.v:33]
INFO: [Synth 8-6157] synthesizing module 'Counter' [D:/study/verilog/second/CPU/verilog/io/Counter.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (18#1) [D:/study/verilog/second/CPU/verilog/io/Counter.v:2]
INFO: [Synth 8-6157] synthesizing module 'decoder3_8' [D:/study/verilog/second/CPU/verilog/io/decoder3_8.v:2]
INFO: [Synth 8-226] default block is never used [D:/study/verilog/second/CPU/verilog/io/decoder3_8.v:6]
INFO: [Synth 8-6155] done synthesizing module 'decoder3_8' (19#1) [D:/study/verilog/second/CPU/verilog/io/decoder3_8.v:2]
INFO: [Synth 8-6157] synthesizing module 'display_sel' [D:/study/verilog/second/CPU/verilog/io/display_sel.v:2]
INFO: [Synth 8-226] default block is never used [D:/study/verilog/second/CPU/verilog/io/display_sel.v:7]
INFO: [Synth 8-6155] done synthesizing module 'display_sel' (20#1) [D:/study/verilog/second/CPU/verilog/io/display_sel.v:2]
INFO: [Synth 8-6157] synthesizing module 'sevenseg_dec' [D:/study/verilog/second/CPU/verilog/io/sevenseg_dec.v:2]
INFO: [Synth 8-226] default block is never used [D:/study/verilog/second/CPU/verilog/io/sevenseg_dec.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sevenseg_dec' (21#1) [D:/study/verilog/second/CPU/verilog/io/sevenseg_dec.v:2]
INFO: [Synth 8-6155] done synthesizing module 'FPGADigit' (22#1) [D:/study/verilog/second/CPU/verilog/io/FPGADigit.v:9]
INFO: [Synth 8-6157] synthesizing module 'LogisimCounter' [D:/study/verilog/second/CPU/verilog/memory/LogisimCounter.v:9]
	Parameter mode bound to: 0 - type: integer 
	Parameter ClkEdge bound to: 1 - type: integer 
	Parameter max_val bound to: 65535 - type: integer 
	Parameter width bound to: 16 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_counter_value_neg_edge_reg was removed.  [D:/study/verilog/second/CPU/verilog/memory/LogisimCounter.v:122]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register s_counter_value_reg in module LogisimCounter. This is not a recommended register style for Xilinx devices  [D:/study/verilog/second/CPU/verilog/memory/LogisimCounter.v:115]
INFO: [Synth 8-6155] done synthesizing module 'LogisimCounter' (23#1) [D:/study/verilog/second/CPU/verilog/memory/LogisimCounter.v:9]
INFO: [Synth 8-6157] synthesizing module 'REGISTER_FLIP_FLOP_PC' [D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v:9]
	Parameter ActiveLevel bound to: 1 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element s_state_reg_neg_edge_reg was removed.  [D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v:65]
INFO: [Synth 8-5837] Detected dual asynchronous set and preset for register s_state_reg_reg in module REGISTER_FLIP_FLOP_PC. This is not a recommended register style for Xilinx devices  [D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v:54]
INFO: [Synth 8-6155] done synthesizing module 'REGISTER_FLIP_FLOP_PC' (24#1) [D:/study/verilog/second/CPU/verilog/memory/REGISTER_FLIP_FLOP_PC.v:9]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/study/verilog/second/CPU/verilog/circuit/controller.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE__parameterized0' [D:/study/verilog/second/CPU/verilog/gates/AND_GATE.v:9]
	Parameter BubblesMask bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE__parameterized0' (24#1) [D:/study/verilog/second/CPU/verilog/gates/AND_GATE.v:9]
INFO: [Synth 8-6157] synthesizing module 'controlcompute' [D:/study/verilog/second/CPU/verilog/circuit/controlcompute.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_10_INPUTS' [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_10_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_10_INPUTS' (25#1) [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_10_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_8_INPUTS' [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_8_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_8_INPUTS' (26#1) [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_8_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_9_INPUTS' [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_9_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_9_INPUTS' (27#1) [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_9_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_8_INPUTS' [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_8_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_8_INPUTS' (28#1) [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_8_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_11_INPUTS' [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_11_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_11_INPUTS' (29#1) [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_11_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_15_INPUTS' [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_15_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_15_INPUTS' (30#1) [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_15_INPUTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'controlcompute' (31#1) [D:/study/verilog/second/CPU/verilog/circuit/controlcompute.v:9]
INFO: [Synth 8-6157] synthesizing module 'controlsignal' [D:/study/verilog/second/CPU/verilog/circuit/controlsignal.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_6_INPUTS' [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_6_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_6_INPUTS' (32#1) [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_6_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_7_INPUTS' [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_7_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_7_INPUTS' (33#1) [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_7_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'AND_GATE_5_INPUTS' [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_5_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AND_GATE_5_INPUTS' (34#1) [D:/study/verilog/second/CPU/verilog/gates/AND_GATE_5_INPUTS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_20_INPUTS' [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_20_INPUTS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_20_INPUTS' (35#1) [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_20_INPUTS.v:9]
INFO: [Synth 8-6155] done synthesizing module 'controlsignal' (36#1) [D:/study/verilog/second/CPU/verilog/circuit/controlsignal.v:9]
INFO: [Synth 8-6155] done synthesizing module 'controller' (37#1) [D:/study/verilog/second/CPU/verilog/circuit/controller.v:9]
INFO: [Synth 8-6157] synthesizing module 'alu' [D:/study/verilog/second/CPU/verilog/circuit/alu.v:9]
INFO: [Synth 8-6157] synthesizing module 'Subtractor' [D:/study/verilog/second/CPU/verilog/arithmetic/Subtractor.v:9]
	Parameter ExtendedBits bound to: 33 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Subtractor' (38#1) [D:/study/verilog/second/CPU/verilog/arithmetic/Subtractor.v:9]
INFO: [Synth 8-6157] synthesizing module 'NOR_GATE_BUS' [D:/study/verilog/second/CPU/verilog/gates/NOR_GATE_BUS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'NOR_GATE_BUS' (39#1) [D:/study/verilog/second/CPU/verilog/gates/NOR_GATE_BUS.v:9]
INFO: [Synth 8-6157] synthesizing module 'OR_GATE_BUS' [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_BUS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'OR_GATE_BUS' (40#1) [D:/study/verilog/second/CPU/verilog/gates/OR_GATE_BUS.v:9]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_16' [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_16.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_16' (41#1) [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'XOR_GATE_BUS' [D:/study/verilog/second/CPU/verilog/gates/XOR_GATE_BUS.v:9]
	Parameter BubblesMask bound to: 0 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'XOR_GATE_BUS' (42#1) [D:/study/verilog/second/CPU/verilog/gates/XOR_GATE_BUS.v:9]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_bus_16' [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_16.v:9]
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_bus_16' (43#1) [D:/study/verilog/second/CPU/verilog/plexers/Multiplexer_bus_16.v:9]
INFO: [Synth 8-6157] synthesizing module 'Comparator__parameterized0' [D:/study/verilog/second/CPU/verilog/arithmetic/Comparator.v:9]
	Parameter TwosComplement bound to: 0 - type: integer 
	Parameter NrOfBits bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Comparator__parameterized0' (43#1) [D:/study/verilog/second/CPU/verilog/arithmetic/Comparator.v:9]
INFO: [Synth 8-6157] synthesizing module 'Shifter_32_bit__parameterized1' [D:/study/verilog/second/CPU/verilog/arithmetic/Shifter_32_bit.v:9]
	Parameter ShifterMode bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Shifter_32_bit__parameterized1' (43#1) [D:/study/verilog/second/CPU/verilog/arithmetic/Shifter_32_bit.v:9]
INFO: [Synth 8-6155] done synthesizing module 'alu' (44#1) [D:/study/verilog/second/CPU/verilog/circuit/alu.v:9]
INFO: [Synth 8-6157] synthesizing module 'regifile' [D:/study/verilog/second/CPU/verilog/circuit/regifile.v:9]
INFO: [Synth 8-6155] done synthesizing module 'regifile' (45#1) [D:/study/verilog/second/CPU/verilog/circuit/regifile.v:9]
WARNING: [Synth 8-350] instance 'regifile_1' of module 'regifile' requires 9 connections, but only 8 given [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:661]
WARNING: [Synth 8-3848] Net fpgadigit_1 in module/entity CPU does not have driver. [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:35]
WARNING: [Synth 8-3848] Net fpgadigit_2 in module/entity CPU does not have driver. [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:36]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (46#1) [D:/study/verilog/second/CPU/verilog/circuit/CPU.v:9]
WARNING: [Synth 8-350] instance 'CPU_0' of module 'CPU' requires 11 connections, but only 8 given [D:/study/verilog/second/CPU/verilog/toplevel/LogisimToplevelShell.v:60]
INFO: [Synth 8-6155] done synthesizing module 'LogisimToplevelShell' (47#1) [D:/study/verilog/second/CPU/verilog/toplevel/LogisimToplevelShell.v:9]
WARNING: [Synth 8-3331] design regifile has unconnected port LOGISIM_CLOCK_TREE_0[4]
WARNING: [Synth 8-3331] design regifile has unconnected port LOGISIM_CLOCK_TREE_0[3]
WARNING: [Synth 8-3331] design regifile has unconnected port LOGISIM_CLOCK_TREE_0[2]
WARNING: [Synth 8-3331] design regifile has unconnected port LOGISIM_CLOCK_TREE_0[1]
WARNING: [Synth 8-3331] design regifile has unconnected port LOGISIM_CLOCK_TREE_0[0]
WARNING: [Synth 8-3331] design RAM_DATAPLACE has unconnected port addr[9]
WARNING: [Synth 8-3331] design RAM_DATAPLACE has unconnected port addr[8]
WARNING: [Synth 8-3331] design RAM_DATAPLACE has unconnected port addr[7]
WARNING: [Synth 8-3331] design RAM_DATAPLACE has unconnected port addr[6]
WARNING: [Synth 8-3331] design RAM_DATAPLACE has unconnected port addr[5]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[7]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[6]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[5]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[4]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[3]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[2]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[1]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[0]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[7]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[6]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[5]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[4]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[3]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[2]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[1]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 413.680 ; gain = 156.430
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_divider:choice to constant 0 [D:/study/verilog/second/CPU/verilog/io/FPGADigit.v:33]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 413.680 ; gain = 156.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 413.680 ; gain = 156.430
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/study/verilog/second/CPU/xdc/LogisimToplevelShell.xdc]
Finished Parsing XDC File [D:/study/verilog/second/CPU/xdc/LogisimToplevelShell.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/study/verilog/second/CPU/xdc/LogisimToplevelShell.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LogisimToplevelShell_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LogisimToplevelShell_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 780.176 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.176 ; gain = 522.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.176 ; gain = 522.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 780.176 ; gain = 522.926
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "s_address0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_in_is_zero" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/study/verilog/second/CPU/verilog/memory/LogisimCounter.v:97]
INFO: [Synth 8-5546] ROM "s_carry0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_carry0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "register_reg[1]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 780.176 ; gain = 522.926
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'CPU_0/GATE_1' (NOT_GATE) to 'CPU_0/GATE_13'
INFO: [Synth 8-223] decloning instance 'CPU_0/GATE_4' (OR_GATE) to 'CPU_0/GATE_7'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_4'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_12'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_23'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_25'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_30'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_35'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_42'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_49'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_72'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_73'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_92'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_97'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_100'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_103'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_114'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_142'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_159'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_162'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_167'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_182'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_186'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_188'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_189'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_202'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_207'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_213'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_219'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_221'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_227'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_231'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_235'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_238'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_243'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_244'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_256'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_257'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_264'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_266'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_275'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_282'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_285'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_1' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_291'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_10'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_18'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_32'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_44'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_54'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_62'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_65'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_88'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_110'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_122'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_145'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_149'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_165'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_212'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_232'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_259'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_268'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_2' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_279'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_14'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_36'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_43'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_80'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_82'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_130'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_150'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_158'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_175'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_176'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_179'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_187'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_204'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_237'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_253'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_3' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_270'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_22'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_47'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_61'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_68'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_75'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_106'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_108'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_119'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_144'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_147'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_163'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_192'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_205'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_210'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_222'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_226'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_228'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_252'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_6' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_260'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_7' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_50'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_7' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_117'
INFO: [Synth 8-223] decloning instance 'CPU_0/controller_1/controlcompute_1/GATE_7' (NOT_GATE) to 'CPU_0/controller_1/controlcompute_1/GATE_123'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 4     
	   4 Input     33 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               32 Bit    Registers := 34    
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 18    
	   4 Input     32 Bit        Muxes := 2     
	 296 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module Priority_Encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
Module Multiplexer_bus_2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
Module Multiplexer_bus_2__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module REGISTER_FLIP_FLOP 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Multiplexer_bus_4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module Multiplexer_bus_2__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module ROM_IRPLACE 
Detailed RTL Component Info : 
+---Muxes : 
	 296 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module divider__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module decoder3_8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module LogisimCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module REGISTER_FLIP_FLOP_PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Subtractor 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     33 Bit       Adders := 1     
Module XOR_GATE_BUS 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
Module Multiplexer_bus_16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regifile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 31    
Module CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "s_carry0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design regifile has unconnected port LOGISIM_CLOCK_TREE_0[4]
WARNING: [Synth 8-3331] design regifile has unconnected port LOGISIM_CLOCK_TREE_0[3]
WARNING: [Synth 8-3331] design regifile has unconnected port LOGISIM_CLOCK_TREE_0[2]
WARNING: [Synth 8-3331] design regifile has unconnected port LOGISIM_CLOCK_TREE_0[1]
WARNING: [Synth 8-3331] design regifile has unconnected port LOGISIM_CLOCK_TREE_0[0]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[7]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[6]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[5]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[4]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[3]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[2]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[1]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_1[0]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[7]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[6]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[5]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[4]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[3]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[2]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[1]
WARNING: [Synth 8-3331] design CPU has unconnected port fpgadigit_2[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (CPU_0/regifile_1/\register_reg[0][31] )
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[15]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[14]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[13]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[12]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[11]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[10]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[9]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[8]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[7]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[6]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[5]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[4]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[3]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[2]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[1]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (s_counter_value_reg[0]) is unused and will be removed from module LogisimCounter.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][31]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][30]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][29]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][28]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][27]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][26]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][25]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][24]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][23]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][22]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][21]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][20]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][19]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][18]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][17]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][16]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][15]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][14]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][13]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][12]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][11]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][10]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][9]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][8]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][7]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][6]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][5]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][4]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][3]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][2]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][1]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (register_reg[0][0]) is unused and will be removed from module regifile.
WARNING: [Synth 8-3332] Sequential element (REGISTER_FILE_2/s_state_reg_reg[0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 780.176 ; gain = 522.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+---------------+-----------+----------------------+-----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------+-----------+----------------------+-----------------+
|CPU_0       | RAM_1/mem_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+------------+---------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 780.176 ; gain = 522.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 780.176 ; gain = 522.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+---------------+-----------+----------------------+-----------------+
|Module Name | RTL Object    | Inference | Size (Depth x Width) | Primitives      | 
+------------+---------------+-----------+----------------------+-----------------+
|CPU_0       | RAM_1/mem_reg | Implied   | 32 x 32              | RAM32X1S x 32   | 
+------------+---------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 813.977 ; gain = 556.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 813.977 ; gain = 556.727
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 813.977 ; gain = 556.727
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 813.977 ; gain = 556.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 813.977 ; gain = 556.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 813.977 ; gain = 556.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 813.977 ; gain = 556.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    86|
|3     |LUT1     |     6|
|4     |LUT2     |   185|
|5     |LUT3     |   112|
|6     |LUT4     |   144|
|7     |LUT5     |   272|
|8     |LUT6     |  1022|
|9     |MUXF7    |   322|
|10    |MUXF8    |    22|
|11    |RAM32X1S |    32|
|12    |FDCE     |    63|
|13    |FDRE     |  1093|
|14    |IBUF     |     6|
|15    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+------------------------------------+------+
|      |Instance             |Module                              |Cells |
+------+---------------------+------------------------------------+------+
|1     |top                  |                                    |  3383|
|2     |  CPU_0              |CPU                                 |  3359|
|3     |    ADDER2C_1        |Adder                               |     8|
|4     |    ADDER2C_2        |Adder_0                             |    19|
|5     |    ADDER2C_3        |Adder_1                             |    21|
|6     |    Comparator_1     |Comparator                          |     5|
|7     |    FPGADigit_1      |FPGADigit                           |    89|
|8     |      u_counter      |Counter                             |    14|
|9     |      u_divider      |divider__parameterized0             |    75|
|10    |    MUX_10           |Multiplexer_bus_2__parameterized0   |    32|
|11    |    MUX_3            |Multiplexer_bus_2__parameterized0_2 |     2|
|12    |    MUX_4            |Multiplexer_bus_2__parameterized0_3 |    32|
|13    |    MUX_9            |Multiplexer_bus_2__parameterized0_4 |    31|
|14    |    RAM_1            |RAM_DATAPLACE                       |    32|
|15    |    REGISTER_FILE_1  |REGISTER_FLIP_FLOP                  |    32|
|16    |    REGISTER_FILE_2  |REGISTER_FLIP_FLOP_PC               |   809|
|17    |    alu_1            |alu                                 |    27|
|18    |      ADDER2C_1      |Adder_5                             |     8|
|19    |      Comparator_1   |Comparator_6                        |     7|
|20    |      Comparator_2   |Comparator__parameterized0          |     4|
|21    |      SUBTRACTOR2C_1 |Subtractor                          |     8|
|22    |    fenpin1          |divider                             |    79|
|23    |    regifile_1       |regifile                            |  2099|
|24    |    shu              |zhouqicounter                       |    42|
+------+---------------------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 813.977 ; gain = 556.727
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 70 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 813.977 ; gain = 190.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 813.977 ; gain = 556.727
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 468 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM32X1S => RAM32X1S (RAMS32): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
297 Infos, 111 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 813.977 ; gain = 570.016
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/study/verilog/second/CPU/mips_cpu/mips_cpu.runs/synth_1/LogisimToplevelShell.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file LogisimToplevelShell_utilization_synth.rpt -pb LogisimToplevelShell_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 813.977 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Sep 14 16:38:58 2022...
