###############################################################
#  Generated by:      Cadence Innovus 19.17-s077_1
#  OS:                Linux x86_64(Host ID ieng6-ece-03.ucsd.edu)
#  Generated on:      Thu Mar 23 07:30:09 2023
#  Design:            dualcore
#  Command:           report_timing -max_paths 1000 > ${design}.post_route.timing.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__0_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.979
- Arrival Time                  3.295
= Slack Time                   -2.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -2.317 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -2.127 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -2.054 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -2.012 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -1.983 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.386 |   -1.930 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -1.859 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -1.779 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |   -1.725 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |   -1.701 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |   -1.634 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |   -1.594 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |   -1.567 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |   -1.529 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |   -1.480 | 
     | normalizer_inst/FE_RC_2028_0          | A1 v -> ZN ^ | NR3D0    | 0.096 |   0.933 |   -1.384 | 
     | normalizer_inst/U10711                | A1 ^ -> ZN v | ND2D2    | 0.053 |   0.986 |   -1.331 | 
     | normalizer_inst/U9842                 | A1 v -> ZN ^ | ND2D4    | 0.041 |   1.027 |   -1.290 | 
     | normalizer_inst/U9650                 | A2 ^ -> ZN v | ND2D3    | 0.041 |   1.068 |   -1.249 | 
     | normalizer_inst/U11226                | A2 v -> ZN ^ | ND3D8    | 0.041 |   1.109 |   -1.208 | 
     | normalizer_inst/U1557                 | A1 ^ -> ZN v | ND2D3    | 0.061 |   1.169 |   -1.148 | 
     | normalizer_inst/U10862                | A1 v -> ZN ^ | ND2D8    | 0.041 |   1.211 |   -1.106 | 
     | normalizer_inst/FE_OCPC3092_n5561     | I ^ -> ZN v  | INVD4    | 0.029 |   1.240 |   -1.077 | 
     | normalizer_inst/U4970                 | A1 v -> ZN ^ | ND2D3    | 0.025 |   1.265 |   -1.052 | 
     | normalizer_inst/U11643                | A2 ^ -> ZN v | ND2D2    | 0.037 |   1.302 |   -1.015 | 
     | normalizer_inst/FE_RC_42_1            | B v -> ZN ^  | AOI21D4  | 0.053 |   1.355 |   -0.962 | 
     | normalizer_inst/U4326                 | A1 ^ -> ZN v | NR2D3    | 0.029 |   1.384 |   -0.933 | 
     | normalizer_inst/U10485                | A2 v -> ZN ^ | OAI211D4 | 0.047 |   1.430 |   -0.887 | 
     | normalizer_inst/U4116                 | A1 ^ -> ZN v | CKND2D8  | 0.059 |   1.489 |   -0.828 | 
     | normalizer_inst/U3280                 | A1 v -> ZN ^ | ND2D8    | 0.035 |   1.525 |   -0.792 | 
     | normalizer_inst/U1306                 | I ^ -> ZN v  | INVD6    | 0.024 |   1.548 |   -0.769 | 
     | normalizer_inst/U11352                | A1 v -> ZN ^ | ND2D3    | 0.031 |   1.579 |   -0.738 | 
     | normalizer_inst/U4006                 | A1 ^ -> ZN v | CKND2D4  | 0.025 |   1.603 |   -0.714 | 
     | normalizer_inst/U1231                 | A1 v -> ZN ^ | NR2D3    | 0.049 |   1.653 |   -0.664 | 
     | normalizer_inst/FE_RC_765_0           | A2 ^ -> ZN v | CKND2D4  | 0.062 |   1.714 |   -0.602 | 
     | normalizer_inst/U4441                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.747 |   -0.569 | 
     | normalizer_inst/U1143                 | I ^ -> ZN v  | INVD2    | 0.021 |   1.768 |   -0.549 | 
     | normalizer_inst/U3489                 | A1 v -> ZN ^ | ND2D1    | 0.034 |   1.802 |   -0.515 | 
     | normalizer_inst/U9915                 | A1 ^ -> ZN v | ND2D2    | 0.044 |   1.845 |   -0.471 | 
     | normalizer_inst/U10746                | B v -> ZN ^  | AOI21D4  | 0.066 |   1.911 |   -0.406 | 
     | normalizer_inst/U9411                 | A1 ^ -> ZN v | OAI21D4  | 0.037 |   1.949 |   -0.368 | 
     | normalizer_inst/U9354                 | I v -> ZN ^  | INVD4    | 0.036 |   1.985 |   -0.332 | 
     | normalizer_inst/U869                  | A1 ^ -> ZN v | ND2D8    | 0.032 |   2.017 |   -0.300 | 
     | normalizer_inst/U10748                | A2 v -> ZN ^ | ND2D4    | 0.039 |   2.055 |   -0.261 | 
     | normalizer_inst/U10479                | A1 ^ -> ZN v | NR2D8    | 0.035 |   2.090 |   -0.227 | 
     | normalizer_inst/U11218                | A1 v -> ZN ^ | ND2D1    | 0.048 |   2.138 |   -0.179 | 
     | normalizer_inst/FE_RC_966_0           | A2 ^ -> ZN v | ND3D4    | 0.054 |   2.192 |   -0.125 | 
     | normalizer_inst/FE_RC_622_0           | A1 v -> ZN ^ | NR2D8    | 0.045 |   2.237 |   -0.080 | 
     | normalizer_inst/FE_RC_621_0_dup       | A1 ^ -> ZN v | ND2D4    | 0.045 |   2.282 |   -0.035 | 
     | normalizer_inst/U10736                | A1 v -> ZN ^ | ND2D1    | 0.068 |   2.350 |    0.033 | 
     | normalizer_inst/U4488                 | A2 ^ -> ZN v | OAI21D4  | 0.049 |   2.399 |    0.083 | 
     | normalizer_inst/U4487                 | B v -> ZN ^  | AOI21D4  | 0.088 |   2.487 |    0.170 | 
     | normalizer_inst/FE_RC_1504_0          | A2 ^ -> ZN v | OAI211D4 | 0.061 |   2.548 |    0.231 | 
     | normalizer_inst/U3104                 | A1 v -> ZN ^ | ND2D4    | 0.033 |   2.581 |    0.264 | 
     | normalizer_inst/U4135_dup             | A1 ^ -> ZN v | CKND2D8  | 0.042 |   2.623 |    0.307 | 
     | normalizer_inst/U13989                | A1 v -> ZN ^ | ND2D4    | 0.032 |   2.655 |    0.338 | 
     | normalizer_inst/U3475                 | A1 ^ -> ZN v | NR2D8    | 0.034 |   2.689 |    0.372 | 
     | normalizer_inst/U13086                | A1 v -> ZN ^ | ND2D2    | 0.036 |   2.725 |    0.409 | 
     | normalizer_inst/U14980                | A3 ^ -> ZN v | ND4D1    | 0.083 |   2.808 |    0.491 | 
     | normalizer_inst/U3550                 | A1 v -> ZN ^ | NR2D1    | 0.064 |   2.873 |    0.556 | 
     | normalizer_inst/U9367                 | A2 ^ -> Z ^  | AN2XD1   | 0.077 |   2.949 |    0.633 | 
     | normalizer_inst/U10477                | A1 ^ -> ZN v | NR2XD1   | 0.048 |   2.997 |    0.680 | 
     | normalizer_inst/U9409                 | A2 v -> ZN ^ | ND2D2    | 0.031 |   3.029 |    0.712 | 
     | normalizer_inst/U13988                | A1 ^ -> ZN v | ND2D2    | 0.032 |   3.060 |    0.743 | 
     | normalizer_inst/U8873                 | A1 v -> ZN ^ | OAI211D4 | 0.049 |   3.110 |    0.793 | 
     | normalizer_inst/U3997                 | A1 ^ -> ZN v | ND2D4    | 0.037 |   3.146 |    0.830 | 
     | normalizer_inst/FE_OCPC2470_n15557    | I v -> ZN ^  | INVD1    | 0.026 |   3.172 |    0.855 | 
     | normalizer_inst/U9786                 | A2 ^ -> ZN v | NR2XD0   | 0.041 |   3.213 |    0.897 | 
     | normalizer_inst/U15038                | A1 v -> ZN ^ | CKND2D2  | 0.032 |   3.245 |    0.928 | 
     | normalizer_inst/U15051                | B ^ -> ZN v  | OAI211D2 | 0.050 |   3.295 |    0.979 | 
     | normalizer_inst/div_out_1_reg_1__0_   | D v          | DFQD1    | 0.000 |   3.295 |    0.979 | 
     +----------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__0_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  3.271
= Slack Time                   -2.304
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -2.304 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -2.114 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -2.041 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.999 | 
     | normalizer_inst/U7606                 | A1 ^ -> ZN v | CKND2D3  | 0.041 |   0.346 |   -1.958 | 
     | normalizer_inst/FE_RC_16_0            | A1 v -> ZN ^ | OAI21D4  | 0.053 |   0.399 |   -1.905 | 
     | normalizer_inst/U3152                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   0.434 |   -1.870 | 
     | normalizer_inst/U2689                 | A1 v -> ZN ^ | NR2XD2   | 0.027 |   0.461 |   -1.843 | 
     | normalizer_inst/U2578                 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.489 |   -1.815 | 
     | normalizer_inst/U3132                 | A1 v -> ZN ^ | NR2XD3   | 0.031 |   0.520 |   -1.784 | 
     | normalizer_inst/U10327                | A1 ^ -> ZN v | ND3D8    | 0.045 |   0.566 |   -1.738 | 
     | normalizer_inst/U2230                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   0.600 |   -1.704 | 
     | normalizer_inst/U10551                | A1 ^ -> ZN v | NR2D2    | 0.021 |   0.621 |   -1.683 | 
     | normalizer_inst/U2585                 | A1 v -> ZN ^ | ND2D2    | 0.022 |   0.644 |   -1.660 | 
     | normalizer_inst/U2302                 | A1 ^ -> ZN v | ND2D3    | 0.030 |   0.674 |   -1.630 | 
     | normalizer_inst/U1775                 | I v -> ZN ^  | CKND4    | 0.030 |   0.704 |   -1.600 | 
     | normalizer_inst/U10300_dup            | A2 ^ -> ZN v | ND2D4    | 0.047 |   0.752 |   -1.552 | 
     | normalizer_inst/U2391                 | A1 v -> ZN ^ | NR2D2    | 0.038 |   0.790 |   -1.514 | 
     | normalizer_inst/U2156                 | A1 ^ -> ZN v | NR2D2    | 0.023 |   0.813 |   -1.491 | 
     | normalizer_inst/U2654                 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.838 |   -1.466 | 
     | normalizer_inst/U9628                 | A1 ^ -> ZN v | ND3D4    | 0.036 |   0.874 |   -1.430 | 
     | normalizer_inst/U8230                 | A2 v -> ZN ^ | ND2D4    | 0.037 |   0.911 |   -1.393 | 
     | normalizer_inst/U8229                 | A1 ^ -> ZN v | ND2D8    | 0.043 |   0.954 |   -1.350 | 
     | normalizer_inst/U9048                 | A2 v -> ZN ^ | ND2D4    | 0.041 |   0.995 |   -1.309 | 
     | normalizer_inst/U10369                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.029 |   -1.275 | 
     | normalizer_inst/U8628                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.062 |   -1.242 | 
     | normalizer_inst/U3495                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.100 |   -1.204 | 
     | normalizer_inst/U2415                 | I v -> ZN ^  | INVD3    | 0.036 |   1.136 |   -1.168 | 
     | normalizer_inst/U8853                 | A1 ^ -> ZN v | ND2D8    | 0.036 |   1.172 |   -1.132 | 
     | normalizer_inst/U8974                 | A1 v -> ZN ^ | ND2D8    | 0.040 |   1.211 |   -1.093 | 
     | normalizer_inst/U7963_dup             | A1 ^ -> ZN v | ND2D2    | 0.029 |   1.240 |   -1.064 | 
     | normalizer_inst/U1452                 | I v -> ZN ^  | INVD2    | 0.030 |   1.270 |   -1.034 | 
     | normalizer_inst/U10299                | A2 ^ -> ZN v | ND2D4    | 0.028 |   1.298 |   -1.007 | 
     | normalizer_inst/U10938_dup            | A1 v -> ZN ^ | CKND2D4  | 0.030 |   1.328 |   -0.977 | 
     | normalizer_inst/FE_RC_107_0           | A2 ^ -> ZN v | OAI21D4  | 0.039 |   1.367 |   -0.937 | 
     | normalizer_inst/U9004                 | A1 v -> ZN ^ | CKND2D8  | 0.043 |   1.409 |   -0.895 | 
     | normalizer_inst/FE_OCPC2517_n1781     | I ^ -> Z ^   | BUFFD4   | 0.054 |   1.463 |   -0.841 | 
     | normalizer_inst/U1326                 | A1 ^ -> ZN v | NR2D2    | 0.021 |   1.485 |   -0.820 | 
     | normalizer_inst/U4909                 | A1 v -> ZN ^ | ND2D2    | 0.021 |   1.505 |   -0.799 | 
     | normalizer_inst/U4902                 | A1 ^ -> ZN v | ND2D3    | 0.034 |   1.539 |   -0.765 | 
     | normalizer_inst/U3984                 | A1 v -> ZN ^ | NR2XD4   | 0.040 |   1.579 |   -0.725 | 
     | normalizer_inst/U13997                | A1 ^ -> ZN v | ND3D4    | 0.081 |   1.660 |   -0.644 | 
     | normalizer_inst/U5634                 | A1 v -> ZN ^ | ND2D2    | 0.053 |   1.713 |   -0.591 | 
     | normalizer_inst/FE_RC_15_0            | A1 ^ -> ZN v | OAI21D4  | 0.037 |   1.750 |   -0.554 | 
     | normalizer_inst/U10720                | B v -> ZN ^  | AOI21D4  | 0.060 |   1.810 |   -0.494 | 
     | normalizer_inst/FE_RC_418_0           | A2 ^ -> ZN v | OAI211D4 | 0.063 |   1.873 |   -0.431 | 
     | normalizer_inst/FE_RC_489_0           | B1 v -> ZN ^ | IND2D4   | 0.045 |   1.917 |   -0.387 | 
     | normalizer_inst/U4460                 | A1 ^ -> ZN v | CKND2D8  | 0.044 |   1.961 |   -0.343 | 
     | normalizer_inst/FE_RC_223_0           | A1 v -> ZN ^ | NR2D2    | 0.073 |   2.034 |   -0.270 | 
     | normalizer_inst/FE_RC_221_0_dup       | B1 ^ -> ZN v | IND2D4   | 0.042 |   2.076 |   -0.228 | 
     | normalizer_inst/FE_OFC1508_n707       | I v -> ZN ^  | CKND6    | 0.034 |   2.110 |   -0.194 | 
     | normalizer_inst/FE_RC_5_0             | A1 ^ -> ZN v | OAI21D4  | 0.037 |   2.147 |   -0.157 | 
     | normalizer_inst/U7662                 | A1 v -> ZN ^ | ND3D8    | 0.042 |   2.189 |   -0.115 | 
     | normalizer_inst/U519                  | A1 ^ -> ZN v | ND2D1    | 0.080 |   2.269 |   -0.035 | 
     | normalizer_inst/U4732                 | B v -> Z v   | OA21D2   | 0.090 |   2.359 |    0.055 | 
     | normalizer_inst/U10335                | A1 v -> ZN ^ | NR3D2    | 0.051 |   2.410 |    0.106 | 
     | normalizer_inst/U11492                | A1 ^ -> ZN v | NR2XD2   | 0.052 |   2.462 |    0.158 | 
     | normalizer_inst/FE_RC_1056_0_dup      | A2 v -> ZN ^ | OAI211D4 | 0.048 |   2.510 |    0.206 | 
     | normalizer_inst/U13912                | A1 ^ -> ZN v | ND2D3    | 0.037 |   2.547 |    0.243 | 
     | normalizer_inst/U13994                | A2 v -> ZN ^ | CKND2D4  | 0.034 |   2.581 |    0.277 | 
     | normalizer_inst/U330_dup              | A2 ^ -> ZN v | ND2D4    | 0.036 |   2.617 |    0.313 | 
     | normalizer_inst/U2537                 | A2 v -> ZN ^ | ND2D4    | 0.035 |   2.653 |    0.348 | 
     | normalizer_inst/U8371                 | A1 ^ -> ZN v | ND2D8    | 0.050 |   2.702 |    0.398 | 
     | normalizer_inst/FE_DBTC64_n1203       | I v -> ZN ^  | INVD6    | 0.052 |   2.754 |    0.450 | 
     | normalizer_inst/U8685                 | A1 ^ -> ZN v | ND2D2    | 0.043 |   2.797 |    0.493 | 
     | normalizer_inst/U6143                 | A1 v -> ZN ^ | ND2D4    | 0.029 |   2.826 |    0.522 | 
     | normalizer_inst/U11038                | A1 ^ -> ZN v | NR2XD4   | 0.027 |   2.854 |    0.550 | 
     | normalizer_inst/U10705                | A2 v -> ZN ^ | ND2D8    | 0.031 |   2.885 |    0.581 | 
     | normalizer_inst/FE_OFC2008_n14524     | I ^ -> ZN v  | INVD1    | 0.033 |   2.918 |    0.614 | 
     | normalizer_inst/FE_RC_408_0           | B1 v -> ZN ^ | OAI22D1  | 0.060 |   2.978 |    0.674 | 
     | normalizer_inst/U2693                 | B ^ -> ZN v  | AOI21D1  | 0.041 |   3.019 |    0.715 | 
     | normalizer_inst/FE_RC_857_0           | B v -> ZN ^  | OAI21D2  | 0.034 |   3.053 |    0.749 | 
     | normalizer_inst/U7950                 | A1 ^ -> ZN v | AOI21D1  | 0.047 |   3.100 |    0.796 | 
     | normalizer_inst/U7947                 | I0 v -> ZN ^ | MUX3ND2  | 0.171 |   3.271 |    0.967 | 
     | normalizer_inst/div_out_1_reg_0__0_   | D ^          | DFQD1    | 0.000 |   3.271 |    0.967 | 
     +----------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__1_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__1_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  3.257
= Slack Time                   -2.302
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -2.302 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -2.112 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -2.039 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.997 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -1.968 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.386 |   -1.916 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -1.844 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -1.764 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |   -1.710 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |   -1.686 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |   -1.619 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |   -1.579 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |   -1.553 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |   -1.514 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |   -1.465 | 
     | normalizer_inst/FE_RC_2028_0          | A1 v -> ZN ^ | NR3D0    | 0.096 |   0.933 |   -1.369 | 
     | normalizer_inst/U10711                | A1 ^ -> ZN v | ND2D2    | 0.053 |   0.986 |   -1.316 | 
     | normalizer_inst/U9842                 | A1 v -> ZN ^ | ND2D4    | 0.041 |   1.027 |   -1.275 | 
     | normalizer_inst/U9650                 | A2 ^ -> ZN v | ND2D3    | 0.041 |   1.068 |   -1.234 | 
     | normalizer_inst/U11226                | A2 v -> ZN ^ | ND3D8    | 0.041 |   1.109 |   -1.194 | 
     | normalizer_inst/U1557                 | A1 ^ -> ZN v | ND2D3    | 0.061 |   1.169 |   -1.133 | 
     | normalizer_inst/U10862                | A1 v -> ZN ^ | ND2D8    | 0.041 |   1.211 |   -1.092 | 
     | normalizer_inst/FE_OCPC3092_n5561     | I ^ -> ZN v  | INVD4    | 0.029 |   1.240 |   -1.062 | 
     | normalizer_inst/U4970                 | A1 v -> ZN ^ | ND2D3    | 0.025 |   1.265 |   -1.037 | 
     | normalizer_inst/U11643                | A2 ^ -> ZN v | ND2D2    | 0.037 |   1.302 |   -1.000 | 
     | normalizer_inst/FE_RC_42_1            | B v -> ZN ^  | AOI21D4  | 0.053 |   1.355 |   -0.947 | 
     | normalizer_inst/U4326                 | A1 ^ -> ZN v | NR2D3    | 0.029 |   1.384 |   -0.919 | 
     | normalizer_inst/U10485                | A2 v -> ZN ^ | OAI211D4 | 0.047 |   1.430 |   -0.872 | 
     | normalizer_inst/U4116                 | A1 ^ -> ZN v | CKND2D8  | 0.059 |   1.489 |   -0.813 | 
     | normalizer_inst/U3280                 | A1 v -> ZN ^ | ND2D8    | 0.035 |   1.525 |   -0.778 | 
     | normalizer_inst/U1306                 | I ^ -> ZN v  | INVD6    | 0.024 |   1.548 |   -0.754 | 
     | normalizer_inst/U11352                | A1 v -> ZN ^ | ND2D3    | 0.031 |   1.579 |   -0.723 | 
     | normalizer_inst/U4006                 | A1 ^ -> ZN v | CKND2D4  | 0.025 |   1.603 |   -0.699 | 
     | normalizer_inst/U1231                 | A1 v -> ZN ^ | NR2D3    | 0.049 |   1.653 |   -0.650 | 
     | normalizer_inst/FE_RC_765_0           | A2 ^ -> ZN v | CKND2D4  | 0.062 |   1.714 |   -0.588 | 
     | normalizer_inst/U4441                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.747 |   -0.555 | 
     | normalizer_inst/U1143                 | I ^ -> ZN v  | INVD2    | 0.021 |   1.768 |   -0.534 | 
     | normalizer_inst/U3489                 | A1 v -> ZN ^ | ND2D1    | 0.034 |   1.802 |   -0.500 | 
     | normalizer_inst/U9915                 | A1 ^ -> ZN v | ND2D2    | 0.044 |   1.845 |   -0.457 | 
     | normalizer_inst/U10746                | B v -> ZN ^  | AOI21D4  | 0.066 |   1.911 |   -0.391 | 
     | normalizer_inst/U9411                 | A1 ^ -> ZN v | OAI21D4  | 0.037 |   1.949 |   -0.354 | 
     | normalizer_inst/U9354                 | I v -> ZN ^  | INVD4    | 0.036 |   1.985 |   -0.318 | 
     | normalizer_inst/U869                  | A1 ^ -> ZN v | ND2D8    | 0.032 |   2.017 |   -0.286 | 
     | normalizer_inst/U10748                | A2 v -> ZN ^ | ND2D4    | 0.039 |   2.055 |   -0.247 | 
     | normalizer_inst/U10479                | A1 ^ -> ZN v | NR2D8    | 0.035 |   2.090 |   -0.212 | 
     | normalizer_inst/U11218                | A1 v -> ZN ^ | ND2D1    | 0.048 |   2.138 |   -0.164 | 
     | normalizer_inst/FE_RC_966_0           | A2 ^ -> ZN v | ND3D4    | 0.054 |   2.192 |   -0.110 | 
     | normalizer_inst/FE_RC_622_0           | A1 v -> ZN ^ | NR2D8    | 0.045 |   2.237 |   -0.065 | 
     | normalizer_inst/FE_RC_621_0_dup       | A1 ^ -> ZN v | ND2D4    | 0.045 |   2.282 |   -0.020 | 
     | normalizer_inst/U10736                | A1 v -> ZN ^ | ND2D1    | 0.068 |   2.350 |    0.048 | 
     | normalizer_inst/U4488                 | A2 ^ -> ZN v | OAI21D4  | 0.049 |   2.399 |    0.097 | 
     | normalizer_inst/U4487                 | B v -> ZN ^  | AOI21D4  | 0.088 |   2.487 |    0.185 | 
     | normalizer_inst/FE_RC_1504_0          | A2 ^ -> ZN v | OAI211D4 | 0.061 |   2.548 |    0.246 | 
     | normalizer_inst/U3104                 | A1 v -> ZN ^ | ND2D4    | 0.033 |   2.581 |    0.279 | 
     | normalizer_inst/U4135_dup             | A1 ^ -> ZN v | CKND2D8  | 0.042 |   2.623 |    0.321 | 
     | normalizer_inst/U13989                | A1 v -> ZN ^ | ND2D4    | 0.032 |   2.655 |    0.353 | 
     | normalizer_inst/U3475                 | A1 ^ -> ZN v | NR2D8    | 0.034 |   2.689 |    0.387 | 
     | normalizer_inst/U13086                | A1 v -> ZN ^ | ND2D2    | 0.036 |   2.725 |    0.423 | 
     | normalizer_inst/U14980                | A3 ^ -> ZN v | ND4D1    | 0.083 |   2.808 |    0.506 | 
     | normalizer_inst/U3550                 | A1 v -> ZN ^ | NR2D1    | 0.064 |   2.873 |    0.571 | 
     | normalizer_inst/U9367                 | A2 ^ -> Z ^  | AN2XD1   | 0.077 |   2.949 |    0.647 | 
     | normalizer_inst/U10477                | A1 ^ -> ZN v | NR2XD1   | 0.048 |   2.997 |    0.695 | 
     | normalizer_inst/U9409                 | A2 v -> ZN ^ | ND2D2    | 0.031 |   3.029 |    0.727 | 
     | normalizer_inst/U13988                | A1 ^ -> ZN v | ND2D2    | 0.032 |   3.060 |    0.758 | 
     | normalizer_inst/U8873                 | A1 v -> ZN ^ | OAI211D4 | 0.049 |   3.110 |    0.808 | 
     | normalizer_inst/U3997                 | A1 ^ -> ZN v | ND2D4    | 0.037 |   3.146 |    0.844 | 
     | normalizer_inst/FE_OCPC2468_n15557    | I v -> ZN ^  | INVD1    | 0.037 |   3.183 |    0.881 | 
     | normalizer_inst/U6044                 | A2 ^ -> ZN v | ND2D1    | 0.034 |   3.217 |    0.915 | 
     | normalizer_inst/FE_RC_861_0           | B v -> ZN ^  | OAI21D1  | 0.040 |   3.257 |    0.955 | 
     | normalizer_inst/div_out_1_reg_1__1_   | D ^          | DFQD1    | 0.000 |   3.257 |    0.955 | 
     +----------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__0_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__0_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.055
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.945
- Arrival Time                  3.239
= Slack Time                   -2.294
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -2.294 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -2.108 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.251 |   -2.042 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -2.008 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4   | 0.048 |   0.333 |   -1.960 | 
     | normalizer_inst/U7601_dup             | A1 ^ -> ZN v | CKND2D8  | 0.040 |   0.374 |   -1.920 | 
     | normalizer_inst/U12164                | A1 v -> ZN ^ | NR2XD2   | 0.033 |   0.407 |   -1.887 | 
     | normalizer_inst/U11575                | A1 ^ -> ZN v | CKND2D4  | 0.033 |   0.440 |   -1.853 | 
     | normalizer_inst/U7459                 | A1 v -> ZN ^ | NR2XD4   | 0.031 |   0.471 |   -1.823 | 
     | normalizer_inst/FE_RC_1442_0          | A1 ^ -> ZN v | ND3D8    | 0.052 |   0.523 |   -1.771 | 
     | normalizer_inst/FE_DBTC70_n2960       | I v -> ZN ^  | CKND6    | 0.029 |   0.552 |   -1.742 | 
     | normalizer_inst/U3136_dup             | A1 ^ -> ZN v | CKND2D4  | 0.042 |   0.594 |   -1.700 | 
     | normalizer_inst/U2611                 | A2 v -> ZN ^ | AOI22D2  | 0.076 |   0.670 |   -1.624 | 
     | normalizer_inst/FE_RC_1295_0          | A2 ^ -> ZN v | ND2D4    | 0.065 |   0.734 |   -1.559 | 
     | normalizer_inst/U12360                | A1 v -> ZN ^ | ND2D1    | 0.053 |   0.787 |   -1.506 | 
     | normalizer_inst/U8057                 | B ^ -> ZN v  | OAI21D2  | 0.053 |   0.840 |   -1.453 | 
     | normalizer_inst/U9711                 | A2 v -> ZN ^ | NR2XD1   | 0.055 |   0.896 |   -1.398 | 
     | normalizer_inst/FE_RC_1409_0          | A1 ^ -> ZN v | OAI211D4 | 0.050 |   0.945 |   -1.348 | 
     | normalizer_inst/U10523                | A2 v -> ZN ^ | NR2D3    | 0.057 |   1.002 |   -1.292 | 
     | normalizer_inst/U10616                | A2 ^ -> ZN v | NR2XD4   | 0.043 |   1.045 |   -1.249 | 
     | normalizer_inst/FE_RC_1636_0          | A2 v -> ZN ^ | ND2D8    | 0.038 |   1.083 |   -1.211 | 
     | normalizer_inst/U8246                 | A1 ^ -> ZN v | CKND2D3  | 0.050 |   1.133 |   -1.161 | 
     | normalizer_inst/U8244                 | A1 v -> ZN ^ | ND2D8    | 0.037 |   1.170 |   -1.123 | 
     | normalizer_inst/FE_RC_249_0           | A1 ^ -> ZN v | ND3D1    | 0.072 |   1.242 |   -1.052 | 
     | normalizer_inst/U5780                 | A1 v -> ZN ^ | ND2D2    | 0.045 |   1.287 |   -1.006 | 
     | normalizer_inst/U2614                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   1.322 |   -0.971 | 
     | normalizer_inst/U8708                 | A1 v -> ZN ^ | ND3D2    | 0.030 |   1.352 |   -0.941 | 
     | normalizer_inst/U7141                 | A1 ^ -> ZN v | ND2D4    | 0.037 |   1.389 |   -0.904 | 
     | normalizer_inst/U7122                 | A1 v -> ZN ^ | ND2D3    | 0.037 |   1.427 |   -0.867 | 
     | normalizer_inst/U2601_dup             | A1 ^ -> ZN v | ND2D4    | 0.033 |   1.460 |   -0.834 | 
     | normalizer_inst/FE_RC_2357_0          | A1 v -> ZN v | IND2D4   | 0.063 |   1.523 |   -0.771 | 
     | normalizer_inst/FE_OCPC3024_n17       | I v -> ZN ^  | INVD3    | 0.030 |   1.553 |   -0.740 | 
     | normalizer_inst/U8394                 | A1 ^ -> ZN v | ND2D8    | 0.033 |   1.586 |   -0.707 | 
     | normalizer_inst/U8927                 | A1 v -> ZN ^ | NR2D3    | 0.058 |   1.644 |   -0.650 | 
     | normalizer_inst/U7044                 | I ^ -> ZN v  | CKND1    | 0.035 |   1.679 |   -0.615 | 
     | normalizer_inst/U7015                 | A1 v -> ZN ^ | ND2D1    | 0.035 |   1.714 |   -0.580 | 
     | normalizer_inst/FE_RC_1876_0          | A1 ^ -> ZN v | NR3D0    | 0.040 |   1.754 |   -0.540 | 
     | normalizer_inst/U13971                | A1 v -> ZN ^ | NR2D1    | 0.047 |   1.801 |   -0.493 | 
     | normalizer_inst/U1011                 | A2 ^ -> ZN v | ND2D1    | 0.048 |   1.849 |   -0.445 | 
     | normalizer_inst/FE_RC_2373_0          | A1 v -> Z v  | AN2D2    | 0.051 |   1.900 |   -0.394 | 
     | normalizer_inst/U2420                 | A1 v -> ZN ^ | ND2D3    | 0.024 |   1.924 |   -0.369 | 
     | normalizer_inst/U8818_dup             | A1 ^ -> ZN v | AOI21D4  | 0.040 |   1.964 |   -0.329 | 
     | normalizer_inst/U8816                 | A2 v -> ZN ^ | ND3D2    | 0.043 |   2.008 |   -0.286 | 
     | normalizer_inst/U8791                 | I ^ -> ZN v  | INVD3    | 0.031 |   2.039 |   -0.254 | 
     | normalizer_inst/U3500                 | A2 v -> ZN ^ | ND2D8    | 0.027 |   2.066 |   -0.227 | 
     | normalizer_inst/FE_OFC1790_n1896      | I ^ -> ZN v  | INVD12   | 0.020 |   2.086 |   -0.208 | 
     | normalizer_inst/U9116                 | A1 v -> ZN ^ | ND2D2    | 0.021 |   2.107 |   -0.187 | 
     | normalizer_inst/U670                  | A2 ^ -> ZN v | ND2D3    | 0.035 |   2.142 |   -0.152 | 
     | normalizer_inst/U3472                 | A1 v -> ZN ^ | NR2D3    | 0.037 |   2.179 |   -0.115 | 
     | normalizer_inst/U3305                 | A1 ^ -> ZN v | CKND2D3  | 0.038 |   2.217 |   -0.077 | 
     | normalizer_inst/FE_OCPC2750_n5696     | I v -> Z v   | BUFFD16  | 0.058 |   2.275 |   -0.019 | 
     | normalizer_inst/U459                  | A1 v -> ZN ^ | NR2D3    | 0.043 |   2.318 |    0.024 | 
     | normalizer_inst/U3624_dup             | A1 ^ -> ZN v | OAI21D2  | 0.051 |   2.368 |    0.075 | 
     | normalizer_inst/U10141                | A1 v -> ZN ^ | ND2D1    | 0.037 |   2.406 |    0.112 | 
     | normalizer_inst/U9747                 | A1 ^ -> ZN v | NR2D2    | 0.024 |   2.430 |    0.136 | 
     | normalizer_inst/U10140                | A1 v -> ZN ^ | NR2D4    | 0.041 |   2.471 |    0.177 | 
     | normalizer_inst/FE_RC_124_0           | A2 ^ -> ZN v | ND2D8    | 0.044 |   2.514 |    0.221 | 
     | normalizer_inst/U10169                | A1 v -> ZN ^ | AOI21D4  | 0.072 |   2.586 |    0.293 | 
     | normalizer_inst/U13596                | A1 ^ -> ZN v | NR2XD8   | 0.053 |   2.639 |    0.346 | 
     | normalizer_inst/U13821                | A1 v -> ZN ^ | NR2D8    | 0.043 |   2.682 |    0.388 | 
     | normalizer_inst/FE_RC_2084_0          | A1 ^ -> ZN v | ND2D8    | 0.050 |   2.732 |    0.439 | 
     | normalizer_inst/U4352                 | A1 v -> ZN ^ | ND2D1    | 0.056 |   2.788 |    0.495 | 
     | normalizer_inst/U12238                | A1 ^ -> ZN v | CKND2D3  | 0.049 |   2.837 |    0.543 | 
     | normalizer_inst/FE_RC_783_0           | A2 v -> ZN ^ | ND3D8    | 0.049 |   2.886 |    0.592 | 
     | normalizer_inst/U12350                | A1 ^ -> ZN v | ND2D1    | 0.043 |   2.929 |    0.636 | 
     | normalizer_inst/U10173                | A2 v -> ZN ^ | OAI21D2  | 0.073 |   3.002 |    0.708 | 
     | normalizer_inst/U11495                | B ^ -> ZN v  | AOI21D4  | 0.042 |   3.044 |    0.750 | 
     | normalizer_inst/U13631                | A1 v -> ZN ^ | OAI21D1  | 0.052 |   3.096 |    0.802 | 
     | normalizer_inst/U13617                | A1 ^ -> ZN v | AOI21D1  | 0.034 |   3.130 |    0.837 | 
     | normalizer_inst/U14081                | I0 v -> ZN ^ | MUX3ND0  | 0.109 |   3.239 |    0.945 | 
     | normalizer_inst/div_out_2_reg_1__0_   | D ^          | DFQD1    | 0.000 |   3.239 |    0.945 | 
     +----------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__0_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__0_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  3.229
= Slack Time                   -2.281
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                       |              |           |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |           |       |   0.000 |   -2.281 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1  | 0.190 |   0.190 |   -2.091 | 
     | normalizer_inst/FE_RC_1354_0          | A1 ^ -> ZN v | NR2XD4    | 0.065 |   0.255 |   -2.026 | 
     | normalizer_inst/U3059                 | A1 v -> ZN ^ | ND3D4     | 0.037 |   0.292 |   -1.989 | 
     | normalizer_inst/U4250                 | A1 ^ -> ZN v | NR2XD4    | 0.031 |   0.324 |   -1.958 | 
     | normalizer_inst/U2775_dup             | A1 v -> ZN ^ | CKND2D4   | 0.041 |   0.364 |   -1.917 | 
     | normalizer_inst/U2573_dup             | A1 ^ -> ZN v | ND2D1     | 0.067 |   0.432 |   -1.850 | 
     | normalizer_inst/FE_RC_2144_0          | A1 v -> ZN ^ | OAI21D1   | 0.097 |   0.528 |   -1.753 | 
     | normalizer_inst/FE_RC_171_0           | A2 ^ -> ZN v | ND3D4     | 0.070 |   0.598 |   -1.683 | 
     | normalizer_inst/U2309                 | A1 v -> ZN ^ | ND2D8     | 0.041 |   0.639 |   -1.642 | 
     | normalizer_inst/U2237                 | I ^ -> ZN v  | INVD4     | 0.031 |   0.670 |   -1.612 | 
     | normalizer_inst/U8379                 | A2 v -> ZN ^ | ND2D3     | 0.036 |   0.706 |   -1.575 | 
     | normalizer_inst/FE_RC_197_0           | A1 ^ -> ZN v | ND2D2     | 0.036 |   0.742 |   -1.539 | 
     | normalizer_inst/FE_RC_198_0           | A1 v -> ZN ^ | ND2D1     | 0.031 |   0.773 |   -1.508 | 
     | normalizer_inst/FE_RC_362_0           | A1 ^ -> ZN v | CKND2D2   | 0.026 |   0.799 |   -1.482 | 
     | normalizer_inst/FE_RC_2204_0          | B v -> ZN ^  | IAO21D1   | 0.046 |   0.845 |   -1.436 | 
     | normalizer_inst/U2252                 | A1 ^ -> ZN v | ND2D2     | 0.040 |   0.885 |   -1.396 | 
     | normalizer_inst/FE_RC_261_0           | A1 v -> ZN ^ | ND3D4     | 0.030 |   0.915 |   -1.366 | 
     | normalizer_inst/U2478                 | A1 ^ -> ZN v | ND3D8     | 0.048 |   0.963 |   -1.318 | 
     | normalizer_inst/U10713                | A1 v -> ZN ^ | NR2D3     | 0.060 |   1.023 |   -1.258 | 
     | normalizer_inst/U3130                 | A2 ^ -> ZN v | NR2XD4    | 0.051 |   1.074 |   -1.207 | 
     | normalizer_inst/U2975_dup             | A2 v -> ZN ^ | ND2D8     | 0.041 |   1.116 |   -1.166 | 
     | normalizer_inst/U2922                 | A1 ^ -> ZN v | ND2D3     | 0.062 |   1.178 |   -1.104 | 
     | normalizer_inst/U1573                 | A2 v -> ZN ^ | CKND2D8   | 0.052 |   1.229 |   -1.052 | 
     | normalizer_inst/U7200                 | A1 ^ -> ZN v | CKND2D1   | 0.056 |   1.285 |   -0.996 | 
     | normalizer_inst/FE_RC_302_0           | B v -> ZN ^  | OAI21D4   | 0.045 |   1.330 |   -0.951 | 
     | normalizer_inst/U1472                 | A1 ^ -> ZN v | ND2D3     | 0.034 |   1.365 |   -0.917 | 
     | normalizer_inst/U7115                 | A1 v -> ZN ^ | ND2D4     | 0.028 |   1.393 |   -0.889 | 
     | normalizer_inst/U8694                 | A1 ^ -> ZN v | ND2D3     | 0.036 |   1.429 |   -0.853 | 
     | normalizer_inst/U8690                 | A1 v -> ZN ^ | ND2D8     | 0.033 |   1.461 |   -0.820 | 
     | normalizer_inst/FE_OCPC3083_n5008_dup | I ^ -> Z ^   | BUFFD4    | 0.039 |   1.500 |   -0.781 | 
     | normalizer_inst/FE_OCPC2480_n5008     | I ^ -> ZN v  | INVD2     | 0.014 |   1.514 |   -0.768 | 
     | normalizer_inst/U3024                 | A1 v -> ZN ^ | ND2D2     | 0.020 |   1.534 |   -0.747 | 
     | normalizer_inst/U2550                 | A2 ^ -> ZN v | NR2D2     | 0.020 |   1.554 |   -0.727 | 
     | normalizer_inst/U2549                 | I v -> ZN ^  | INVD2     | 0.026 |   1.580 |   -0.701 | 
     | normalizer_inst/U9267                 | A1 ^ -> ZN v | ND2D4     | 0.030 |   1.610 |   -0.671 | 
     | normalizer_inst/U2076                 | A1 v -> ZN ^ | NR2D8     | 0.044 |   1.655 |   -0.627 | 
     | normalizer_inst/U3383                 | A1 ^ -> ZN v | ND3D1     | 0.067 |   1.722 |   -0.559 | 
     | normalizer_inst/U1186                 | A1 v -> ZN ^ | ND2D2     | 0.040 |   1.762 |   -0.520 | 
     | normalizer_inst/U12173                | A1 ^ -> ZN v | CKND2D4   | 0.028 |   1.790 |   -0.492 | 
     | normalizer_inst/U3330                 | A1 v -> ZN ^ | ND2D3     | 0.025 |   1.815 |   -0.467 | 
     | normalizer_inst/U2476                 | A2 ^ -> ZN v | ND2D4     | 0.039 |   1.854 |   -0.427 | 
     | normalizer_inst/U2475                 | A1 v -> ZN ^ | ND2D3     | 0.034 |   1.888 |   -0.393 | 
     | normalizer_inst/U2709                 | A1 ^ -> ZN v | ND3D8     | 0.048 |   1.936 |   -0.345 | 
     | normalizer_inst/U9298                 | A1 v -> ZN ^ | ND2D8     | 0.034 |   1.970 |   -0.311 | 
     | normalizer_inst/U9135_dup1            | A1 ^ -> ZN v | ND2D2     | 0.043 |   2.014 |   -0.267 | 
     | normalizer_inst/U2983                 | A1 v -> ZN ^ | ND2D8     | 0.037 |   2.050 |   -0.231 | 
     | normalizer_inst/U10710                | A1 ^ -> ZN v | NR2D1     | 0.021 |   2.072 |   -0.210 | 
     | normalizer_inst/U11301                | A1 v -> ZN ^ | ND2D1     | 0.030 |   2.101 |   -0.180 | 
     | normalizer_inst/U11300                | A2 ^ -> ZN v | ND2D2     | 0.037 |   2.138 |   -0.143 | 
     | normalizer_inst/U2681                 | A1 v -> ZN ^ | NR2XD3    | 0.041 |   2.179 |   -0.102 | 
     | normalizer_inst/U3182                 | A1 ^ -> ZN v | ND2D3     | 0.043 |   2.222 |   -0.059 | 
     | normalizer_inst/FE_OFC291_n3975_dup   | I v -> ZN ^  | INVD6     | 0.031 |   2.252 |   -0.029 | 
     | normalizer_inst/U3350_dup             | A1 ^ -> ZN v | ND2D1     | 0.039 |   2.291 |    0.010 | 
     | normalizer_inst/U9248                 | A2 v -> ZN ^ | ND2D2     | 0.033 |   2.325 |    0.044 | 
     | normalizer_inst/U2447                 | A1 ^ -> ZN v | ND2D2     | 0.044 |   2.369 |    0.088 | 
     | normalizer_inst/U9247                 | A1 v -> ZN ^ | ND2D4     | 0.028 |   2.397 |    0.116 | 
     | normalizer_inst/U2999                 | A1 ^ -> ZN v | ND2D4     | 0.032 |   2.429 |    0.148 | 
     | normalizer_inst/U8443                 | A1 v -> ZN ^ | ND2D4     | 0.028 |   2.457 |    0.176 | 
     | normalizer_inst/U2446_dup             | A1 ^ -> ZN v | CKND2D3   | 0.026 |   2.483 |    0.202 | 
     | normalizer_inst/U8442                 | A1 v -> ZN ^ | ND2D3     | 0.023 |   2.506 |    0.225 | 
     | normalizer_inst/U2954                 | A1 ^ -> ZN v | ND2D4     | 0.029 |   2.535 |    0.254 | 
     | normalizer_inst/U2998                 | A1 v -> ZN ^ | ND2D3     | 0.044 |   2.579 |    0.298 | 
     | normalizer_inst/FE_RC_818_0           | A3 ^ -> ZN v | ND3D8     | 0.050 |   2.630 |    0.349 | 
     | normalizer_inst/U11805                | A1 v -> ZN ^ | ND2D4     | 0.027 |   2.657 |    0.376 | 
     | normalizer_inst/FE_OFC1332_n4677_dup  | I ^ -> Z ^   | BUFFD12   | 0.058 |   2.715 |    0.434 | 
     | normalizer_inst/U9610                 | B1 ^ -> ZN v | OAI22D2   | 0.055 |   2.770 |    0.489 | 
     | normalizer_inst/U2711                 | A2 v -> ZN ^ | NR2D4     | 0.057 |   2.828 |    0.547 | 
     | normalizer_inst/FE_RC_357_0           | A3 ^ -> ZN v | ND3D8     | 0.063 |   2.891 |    0.610 | 
     | normalizer_inst/U36                   | A1 v -> Z v  | AN2XD1    | 0.047 |   2.938 |    0.657 | 
     | normalizer_inst/U6063                 | A2 v -> ZN ^ | OAI21D1   | 0.059 |   2.997 |    0.716 | 
     | normalizer_inst/U15379                | A1 ^ -> ZN v | OAI22D2   | 0.057 |   3.054 |    0.773 | 
     | normalizer_inst/U13660                | B v -> ZN ^  | AOI211XD2 | 0.071 |   3.125 |    0.844 | 
     | normalizer_inst/U9603                 | B ^ -> ZN v  | OAI21D2   | 0.055 |   3.180 |    0.898 | 
     | normalizer_inst/U11837                | S1 v -> ZN ^ | MUX3ND0   | 0.050 |   3.229 |    0.948 | 
     | normalizer_inst/div_out_2_reg_0__0_   | D ^          | DFQD1     | 0.000 |   3.229 |    0.948 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__1_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__1_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  3.206
= Slack Time                   -2.240
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                                       |              |           |       |  Time   |   Time   | 
     |---------------------------------------+--------------+-----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |           |       |   0.000 |   -2.240 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1  | 0.186 |   0.186 |   -2.054 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4     | 0.066 |   0.251 |   -1.988 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12    | 0.034 |   0.285 |   -1.955 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4    | 0.048 |   0.333 |   -1.907 | 
     | normalizer_inst/U7601_dup             | A1 ^ -> ZN v | CKND2D8   | 0.040 |   0.374 |   -1.866 | 
     | normalizer_inst/U12164                | A1 v -> ZN ^ | NR2XD2    | 0.033 |   0.407 |   -1.833 | 
     | normalizer_inst/U11575                | A1 ^ -> ZN v | CKND2D4   | 0.033 |   0.440 |   -1.800 | 
     | normalizer_inst/U7459                 | A1 v -> ZN ^ | NR2XD4    | 0.031 |   0.471 |   -1.769 | 
     | normalizer_inst/FE_RC_1442_0          | A1 ^ -> ZN v | ND3D8     | 0.052 |   0.523 |   -1.717 | 
     | normalizer_inst/FE_DBTC70_n2960       | I v -> ZN ^  | CKND6     | 0.029 |   0.552 |   -1.688 | 
     | normalizer_inst/U3136_dup             | A1 ^ -> ZN v | CKND2D4   | 0.042 |   0.594 |   -1.646 | 
     | normalizer_inst/U2611                 | A2 v -> ZN ^ | AOI22D2   | 0.076 |   0.670 |   -1.570 | 
     | normalizer_inst/FE_RC_1295_0          | A2 ^ -> ZN v | ND2D4     | 0.065 |   0.734 |   -1.506 | 
     | normalizer_inst/U12360                | A1 v -> ZN ^ | ND2D1     | 0.053 |   0.787 |   -1.453 | 
     | normalizer_inst/U8057                 | B ^ -> ZN v  | OAI21D2   | 0.053 |   0.840 |   -1.400 | 
     | normalizer_inst/U9711                 | A2 v -> ZN ^ | NR2XD1    | 0.055 |   0.896 |   -1.344 | 
     | normalizer_inst/FE_RC_1409_0          | A1 ^ -> ZN v | OAI211D4  | 0.050 |   0.945 |   -1.295 | 
     | normalizer_inst/U10523                | A2 v -> ZN ^ | NR2D3     | 0.057 |   1.002 |   -1.238 | 
     | normalizer_inst/U10616                | A2 ^ -> ZN v | NR2XD4    | 0.043 |   1.045 |   -1.195 | 
     | normalizer_inst/FE_RC_1636_0          | A2 v -> ZN ^ | ND2D8     | 0.038 |   1.083 |   -1.157 | 
     | normalizer_inst/U8246                 | A1 ^ -> ZN v | CKND2D3   | 0.050 |   1.133 |   -1.107 | 
     | normalizer_inst/U8244                 | A1 v -> ZN ^ | ND2D8     | 0.037 |   1.170 |   -1.070 | 
     | normalizer_inst/FE_RC_249_0           | A1 ^ -> ZN v | ND3D1     | 0.072 |   1.242 |   -0.998 | 
     | normalizer_inst/U5780                 | A1 v -> ZN ^ | ND2D2     | 0.045 |   1.287 |   -0.953 | 
     | normalizer_inst/U2614                 | A1 ^ -> ZN v | CKND2D2   | 0.035 |   1.322 |   -0.918 | 
     | normalizer_inst/U8708                 | A1 v -> ZN ^ | ND3D2     | 0.030 |   1.352 |   -0.888 | 
     | normalizer_inst/U7141                 | A1 ^ -> ZN v | ND2D4     | 0.037 |   1.389 |   -0.851 | 
     | normalizer_inst/U7122                 | A1 v -> ZN ^ | ND2D3     | 0.037 |   1.427 |   -0.813 | 
     | normalizer_inst/U2601_dup             | A1 ^ -> ZN v | ND2D4     | 0.033 |   1.460 |   -0.780 | 
     | normalizer_inst/FE_RC_2357_0          | A1 v -> ZN v | IND2D4    | 0.063 |   1.523 |   -0.717 | 
     | normalizer_inst/FE_OCPC3024_n17       | I v -> ZN ^  | INVD3     | 0.030 |   1.553 |   -0.687 | 
     | normalizer_inst/U8394                 | A1 ^ -> ZN v | ND2D8     | 0.033 |   1.586 |   -0.654 | 
     | normalizer_inst/U8927                 | A1 v -> ZN ^ | NR2D3     | 0.058 |   1.644 |   -0.596 | 
     | normalizer_inst/U7044                 | I ^ -> ZN v  | CKND1     | 0.035 |   1.679 |   -0.561 | 
     | normalizer_inst/U7015                 | A1 v -> ZN ^ | ND2D1     | 0.035 |   1.714 |   -0.526 | 
     | normalizer_inst/FE_RC_1876_0          | A1 ^ -> ZN v | NR3D0     | 0.040 |   1.754 |   -0.486 | 
     | normalizer_inst/U13971                | A1 v -> ZN ^ | NR2D1     | 0.047 |   1.801 |   -0.439 | 
     | normalizer_inst/U1011                 | A2 ^ -> ZN v | ND2D1     | 0.048 |   1.849 |   -0.391 | 
     | normalizer_inst/FE_RC_2373_0          | A1 v -> Z v  | AN2D2     | 0.051 |   1.900 |   -0.340 | 
     | normalizer_inst/U2420                 | A1 v -> ZN ^ | ND2D3     | 0.024 |   1.924 |   -0.316 | 
     | normalizer_inst/U8818_dup             | A1 ^ -> ZN v | AOI21D4   | 0.040 |   1.964 |   -0.276 | 
     | normalizer_inst/U8816                 | A2 v -> ZN ^ | ND3D2     | 0.043 |   2.008 |   -0.232 | 
     | normalizer_inst/U8791                 | I ^ -> ZN v  | INVD3     | 0.031 |   2.039 |   -0.201 | 
     | normalizer_inst/U3500                 | A2 v -> ZN ^ | ND2D8     | 0.027 |   2.066 |   -0.174 | 
     | normalizer_inst/FE_OFC1790_n1896      | I ^ -> ZN v  | INVD12    | 0.020 |   2.086 |   -0.154 | 
     | normalizer_inst/U9116                 | A1 v -> ZN ^ | ND2D2     | 0.021 |   2.107 |   -0.133 | 
     | normalizer_inst/U670                  | A2 ^ -> ZN v | ND2D3     | 0.035 |   2.142 |   -0.098 | 
     | normalizer_inst/U3472                 | A1 v -> ZN ^ | NR2D3     | 0.037 |   2.179 |   -0.061 | 
     | normalizer_inst/U3305                 | A1 ^ -> ZN v | CKND2D3   | 0.038 |   2.217 |   -0.023 | 
     | normalizer_inst/FE_OCPC2750_n5696     | I v -> Z v   | BUFFD16   | 0.058 |   2.275 |    0.035 | 
     | normalizer_inst/U4509                 | A1 v -> ZN ^ | ND2D1     | 0.041 |   2.315 |    0.075 | 
     | normalizer_inst/U2609_dup             | B ^ -> ZN v  | OAI21D2   | 0.055 |   2.370 |    0.130 | 
     | normalizer_inst/U2577                 | A1 v -> ZN ^ | CKND2D2   | 0.040 |   2.410 |    0.170 | 
     | normalizer_inst/U2106                 | A1 ^ -> ZN v | ND2D4     | 0.036 |   2.446 |    0.206 | 
     | normalizer_inst/U10091_dup            | A2 v -> ZN ^ | OAI21D4   | 0.060 |   2.506 |    0.266 | 
     | normalizer_inst/U9314_dup             | A1 ^ -> ZN v | ND2D4     | 0.043 |   2.549 |    0.309 | 
     | normalizer_inst/U9313                 | A1 v -> ZN ^ | NR2D3     | 0.042 |   2.591 |    0.351 | 
     | normalizer_inst/U9922                 | A1 ^ -> ZN v | ND2D4     | 0.042 |   2.633 |    0.393 | 
     | normalizer_inst/U324                  | A2 v -> ZN ^ | ND2D8     | 0.033 |   2.666 |    0.426 | 
     | normalizer_inst/U10226                | A2 ^ -> ZN v | NR2XD3    | 0.056 |   2.722 |    0.482 | 
     | normalizer_inst/U173                  | A1 v -> ZN ^ | NR2D1     | 0.082 |   2.804 |    0.564 | 
     | normalizer_inst/U8047                 | A1 ^ -> ZN v | AOI22D4   | 0.053 |   2.856 |    0.617 | 
     | normalizer_inst/FE_RC_835_0           | A1 v -> ZN ^ | ND3D8     | 0.046 |   2.903 |    0.663 | 
     | normalizer_inst/U10239                | A1 ^ -> ZN v | OAI22D1   | 0.045 |   2.947 |    0.708 | 
     | normalizer_inst/U13978                | C v -> ZN ^  | AOI211XD1 | 0.091 |   3.039 |    0.799 | 
     | normalizer_inst/U14130                | A1 ^ -> ZN v | AOI211XD2 | 0.052 |   3.091 |    0.851 | 
     | normalizer_inst/U9451                 | A1 v -> ZN ^ | NR2D2     | 0.047 |   3.138 |    0.898 | 
     | normalizer_inst/FE_RC_536_0           | A1 ^ -> ZN v | OAI21D4   | 0.034 |   3.171 |    0.932 | 
     | normalizer_inst/FE_RC_518_0           | A2 v -> ZN ^ | ND2D1     | 0.034 |   3.206 |    0.966 | 
     | normalizer_inst/div_out_2_reg_1__1_   | D ^          | DFQD1     | 0.000 |   3.206 |    0.966 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__1_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__1_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  3.176
= Slack Time                   -2.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -2.218 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -2.028 | 
     | normalizer_inst/FE_RC_1354_0          | A1 ^ -> ZN v | NR2XD4   | 0.065 |   0.255 |   -1.963 | 
     | normalizer_inst/U3059                 | A1 v -> ZN ^ | ND3D4    | 0.037 |   0.292 |   -1.926 | 
     | normalizer_inst/U4250                 | A1 ^ -> ZN v | NR2XD4   | 0.031 |   0.324 |   -1.895 | 
     | normalizer_inst/U2775_dup             | A1 v -> ZN ^ | CKND2D4  | 0.041 |   0.364 |   -1.854 | 
     | normalizer_inst/U2573_dup             | A1 ^ -> ZN v | ND2D1    | 0.067 |   0.432 |   -1.787 | 
     | normalizer_inst/FE_RC_2144_0          | A1 v -> ZN ^ | OAI21D1  | 0.097 |   0.528 |   -1.690 | 
     | normalizer_inst/FE_RC_171_0           | A2 ^ -> ZN v | ND3D4    | 0.070 |   0.598 |   -1.620 | 
     | normalizer_inst/U2309                 | A1 v -> ZN ^ | ND2D8    | 0.041 |   0.639 |   -1.580 | 
     | normalizer_inst/U2237                 | I ^ -> ZN v  | INVD4    | 0.031 |   0.670 |   -1.549 | 
     | normalizer_inst/U8379                 | A2 v -> ZN ^ | ND2D3    | 0.036 |   0.706 |   -1.512 | 
     | normalizer_inst/FE_RC_197_0           | A1 ^ -> ZN v | ND2D2    | 0.036 |   0.742 |   -1.476 | 
     | normalizer_inst/FE_RC_198_0           | A1 v -> ZN ^ | ND2D1    | 0.031 |   0.773 |   -1.445 | 
     | normalizer_inst/FE_RC_362_0           | A1 ^ -> ZN v | CKND2D2  | 0.026 |   0.799 |   -1.419 | 
     | normalizer_inst/FE_RC_2204_0          | B v -> ZN ^  | IAO21D1  | 0.046 |   0.845 |   -1.373 | 
     | normalizer_inst/U2252                 | A1 ^ -> ZN v | ND2D2    | 0.040 |   0.885 |   -1.333 | 
     | normalizer_inst/FE_RC_261_0           | A1 v -> ZN ^ | ND3D4    | 0.030 |   0.915 |   -1.303 | 
     | normalizer_inst/U2478                 | A1 ^ -> ZN v | ND3D8    | 0.048 |   0.963 |   -1.255 | 
     | normalizer_inst/U10713                | A1 v -> ZN ^ | NR2D3    | 0.060 |   1.023 |   -1.195 | 
     | normalizer_inst/U3130                 | A2 ^ -> ZN v | NR2XD4   | 0.051 |   1.074 |   -1.144 | 
     | normalizer_inst/U2975_dup             | A2 v -> ZN ^ | ND2D8    | 0.041 |   1.116 |   -1.103 | 
     | normalizer_inst/U2922                 | A1 ^ -> ZN v | ND2D3    | 0.062 |   1.178 |   -1.041 | 
     | normalizer_inst/U1573                 | A2 v -> ZN ^ | CKND2D8  | 0.052 |   1.229 |   -0.989 | 
     | normalizer_inst/U7200                 | A1 ^ -> ZN v | CKND2D1  | 0.056 |   1.285 |   -0.933 | 
     | normalizer_inst/FE_RC_302_0           | B v -> ZN ^  | OAI21D4  | 0.045 |   1.330 |   -0.888 | 
     | normalizer_inst/U1472                 | A1 ^ -> ZN v | ND2D3    | 0.034 |   1.365 |   -0.854 | 
     | normalizer_inst/U7115                 | A1 v -> ZN ^ | ND2D4    | 0.028 |   1.393 |   -0.826 | 
     | normalizer_inst/U8694                 | A1 ^ -> ZN v | ND2D3    | 0.036 |   1.429 |   -0.790 | 
     | normalizer_inst/U8690                 | A1 v -> ZN ^ | ND2D8    | 0.033 |   1.461 |   -0.757 | 
     | normalizer_inst/FE_OCPC3083_n5008_dup | I ^ -> Z ^   | BUFFD4   | 0.039 |   1.500 |   -0.718 | 
     | normalizer_inst/FE_OCPC2480_n5008     | I ^ -> ZN v  | INVD2    | 0.014 |   1.514 |   -0.705 | 
     | normalizer_inst/U3024                 | A1 v -> ZN ^ | ND2D2    | 0.020 |   1.534 |   -0.684 | 
     | normalizer_inst/U2550                 | A2 ^ -> ZN v | NR2D2    | 0.020 |   1.554 |   -0.665 | 
     | normalizer_inst/U2549                 | I v -> ZN ^  | INVD2    | 0.026 |   1.580 |   -0.638 | 
     | normalizer_inst/U9267                 | A1 ^ -> ZN v | ND2D4    | 0.030 |   1.610 |   -0.608 | 
     | normalizer_inst/U2076                 | A1 v -> ZN ^ | NR2D8    | 0.044 |   1.655 |   -0.564 | 
     | normalizer_inst/U3383                 | A1 ^ -> ZN v | ND3D1    | 0.067 |   1.722 |   -0.496 | 
     | normalizer_inst/U1186                 | A1 v -> ZN ^ | ND2D2    | 0.040 |   1.762 |   -0.457 | 
     | normalizer_inst/U12173                | A1 ^ -> ZN v | CKND2D4  | 0.028 |   1.790 |   -0.429 | 
     | normalizer_inst/U3330                 | A1 v -> ZN ^ | ND2D3    | 0.025 |   1.815 |   -0.404 | 
     | normalizer_inst/U2476                 | A2 ^ -> ZN v | ND2D4    | 0.039 |   1.854 |   -0.364 | 
     | normalizer_inst/U2475                 | A1 v -> ZN ^ | ND2D3    | 0.034 |   1.888 |   -0.330 | 
     | normalizer_inst/U2709                 | A1 ^ -> ZN v | ND3D8    | 0.048 |   1.936 |   -0.282 | 
     | normalizer_inst/U9298                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   1.970 |   -0.248 | 
     | normalizer_inst/U9135_dup1            | A1 ^ -> ZN v | ND2D2    | 0.043 |   2.014 |   -0.205 | 
     | normalizer_inst/U2983                 | A1 v -> ZN ^ | ND2D8    | 0.037 |   2.050 |   -0.168 | 
     | normalizer_inst/U10710                | A1 ^ -> ZN v | NR2D1    | 0.021 |   2.072 |   -0.147 | 
     | normalizer_inst/U11301                | A1 v -> ZN ^ | ND2D1    | 0.030 |   2.101 |   -0.117 | 
     | normalizer_inst/U11300                | A2 ^ -> ZN v | ND2D2    | 0.037 |   2.138 |   -0.080 | 
     | normalizer_inst/U2681                 | A1 v -> ZN ^ | NR2XD3   | 0.041 |   2.179 |   -0.039 | 
     | normalizer_inst/U3182                 | A1 ^ -> ZN v | ND2D3    | 0.043 |   2.222 |    0.003 | 
     | normalizer_inst/FE_OFC291_n3975_dup   | I v -> ZN ^  | INVD6    | 0.031 |   2.252 |    0.034 | 
     | normalizer_inst/U3350_dup             | A1 ^ -> ZN v | ND2D1    | 0.039 |   2.291 |    0.073 | 
     | normalizer_inst/U9248                 | A2 v -> ZN ^ | ND2D2    | 0.033 |   2.325 |    0.107 | 
     | normalizer_inst/U2447                 | A1 ^ -> ZN v | ND2D2    | 0.044 |   2.369 |    0.151 | 
     | normalizer_inst/U9247                 | A1 v -> ZN ^ | ND2D4    | 0.028 |   2.397 |    0.179 | 
     | normalizer_inst/U2999                 | A1 ^ -> ZN v | ND2D4    | 0.032 |   2.429 |    0.211 | 
     | normalizer_inst/U8443                 | A1 v -> ZN ^ | ND2D4    | 0.028 |   2.457 |    0.239 | 
     | normalizer_inst/U2446_dup             | A1 ^ -> ZN v | CKND2D3  | 0.026 |   2.483 |    0.265 | 
     | normalizer_inst/U8442                 | A1 v -> ZN ^ | ND2D3    | 0.023 |   2.506 |    0.288 | 
     | normalizer_inst/U2954                 | A1 ^ -> ZN v | ND2D4    | 0.029 |   2.535 |    0.316 | 
     | normalizer_inst/U2998                 | A1 v -> ZN ^ | ND2D3    | 0.044 |   2.579 |    0.361 | 
     | normalizer_inst/FE_RC_818_0           | A3 ^ -> ZN v | ND3D8    | 0.050 |   2.630 |    0.411 | 
     | normalizer_inst/U11805                | A1 v -> ZN ^ | ND2D4    | 0.027 |   2.657 |    0.439 | 
     | normalizer_inst/FE_OFC1332_n4677_dup  | I ^ -> Z ^   | BUFFD12  | 0.058 |   2.715 |    0.497 | 
     | normalizer_inst/U9620                 | A1 ^ -> ZN v | OAI22D4  | 0.044 |   2.759 |    0.541 | 
     | normalizer_inst/U10590                | A2 v -> ZN ^ | NR2XD4   | 0.042 |   2.801 |    0.583 | 
     | normalizer_inst/U3478                 | A2 ^ -> ZN v | ND3D8    | 0.047 |   2.848 |    0.630 | 
     | normalizer_inst/FE_OCPC2912_n7890     | I v -> ZN ^  | INVD8    | 0.031 |   2.878 |    0.660 | 
     | normalizer_inst/FE_OCPC2913_n7890     | I ^ -> ZN v  | CKND8    | 0.026 |   2.905 |    0.687 | 
     | normalizer_inst/U2917                 | A1 v -> Z v  | AN2D4    | 0.042 |   2.947 |    0.729 | 
     | normalizer_inst/U133                  | B v -> ZN ^  | AOI21D4  | 0.050 |   2.997 |    0.779 | 
     | normalizer_inst/U9847                 | A2 ^ -> ZN v | OAI211D4 | 0.039 |   3.036 |    0.818 | 
     | normalizer_inst/U14006                | A1 v -> ZN ^ | NR2D3    | 0.044 |   3.080 |    0.861 | 
     | normalizer_inst/U2979                 | A1 ^ -> ZN v | ND2D4    | 0.041 |   3.120 |    0.902 | 
     | normalizer_inst/U9603                 | A1 v -> ZN ^ | OAI21D2  | 0.056 |   3.176 |    0.958 | 
     | normalizer_inst/div_out_2_reg_0__1_   | D ^          | DFQD1    | 0.000 |   3.176 |    0.958 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__2_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.980
- Arrival Time                  3.198
= Slack Time                   -2.218
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -2.218 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -2.032 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.251 |   -1.966 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -1.933 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4   | 0.048 |   0.333 |   -1.885 | 
     | normalizer_inst/U7601_dup             | A1 ^ -> ZN v | CKND2D8  | 0.040 |   0.374 |   -1.844 | 
     | normalizer_inst/U12164                | A1 v -> ZN ^ | NR2XD2   | 0.033 |   0.407 |   -1.811 | 
     | normalizer_inst/U11575                | A1 ^ -> ZN v | CKND2D4  | 0.033 |   0.440 |   -1.778 | 
     | normalizer_inst/U7459                 | A1 v -> ZN ^ | NR2XD4   | 0.031 |   0.471 |   -1.747 | 
     | normalizer_inst/FE_RC_1442_0          | A1 ^ -> ZN v | ND3D8    | 0.052 |   0.523 |   -1.695 | 
     | normalizer_inst/FE_DBTC70_n2960       | I v -> ZN ^  | CKND6    | 0.029 |   0.552 |   -1.666 | 
     | normalizer_inst/U3136_dup             | A1 ^ -> ZN v | CKND2D4  | 0.042 |   0.594 |   -1.624 | 
     | normalizer_inst/U2611                 | A2 v -> ZN ^ | AOI22D2  | 0.076 |   0.670 |   -1.548 | 
     | normalizer_inst/FE_RC_1295_0          | A2 ^ -> ZN v | ND2D4    | 0.065 |   0.734 |   -1.484 | 
     | normalizer_inst/U12360                | A1 v -> ZN ^ | ND2D1    | 0.053 |   0.787 |   -1.431 | 
     | normalizer_inst/U8057                 | B ^ -> ZN v  | OAI21D2  | 0.053 |   0.840 |   -1.378 | 
     | normalizer_inst/U9711                 | A2 v -> ZN ^ | NR2XD1   | 0.055 |   0.896 |   -1.322 | 
     | normalizer_inst/FE_RC_1409_0          | A1 ^ -> ZN v | OAI211D4 | 0.050 |   0.945 |   -1.273 | 
     | normalizer_inst/U10523                | A2 v -> ZN ^ | NR2D3    | 0.057 |   1.002 |   -1.216 | 
     | normalizer_inst/U10616                | A2 ^ -> ZN v | NR2XD4   | 0.043 |   1.045 |   -1.173 | 
     | normalizer_inst/FE_RC_1636_0          | A2 v -> ZN ^ | ND2D8    | 0.038 |   1.083 |   -1.135 | 
     | normalizer_inst/U8246                 | A1 ^ -> ZN v | CKND2D3  | 0.050 |   1.133 |   -1.085 | 
     | normalizer_inst/U8244                 | A1 v -> ZN ^ | ND2D8    | 0.037 |   1.170 |   -1.048 | 
     | normalizer_inst/FE_RC_249_0           | A1 ^ -> ZN v | ND3D1    | 0.072 |   1.242 |   -0.976 | 
     | normalizer_inst/U5780                 | A1 v -> ZN ^ | ND2D2    | 0.045 |   1.287 |   -0.931 | 
     | normalizer_inst/U2614                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   1.322 |   -0.896 | 
     | normalizer_inst/U8708                 | A1 v -> ZN ^ | ND3D2    | 0.030 |   1.352 |   -0.866 | 
     | normalizer_inst/U7141                 | A1 ^ -> ZN v | ND2D4    | 0.037 |   1.389 |   -0.829 | 
     | normalizer_inst/U7122                 | A1 v -> ZN ^ | ND2D3    | 0.037 |   1.427 |   -0.791 | 
     | normalizer_inst/U2601_dup             | A1 ^ -> ZN v | ND2D4    | 0.033 |   1.460 |   -0.758 | 
     | normalizer_inst/FE_RC_2357_0          | A1 v -> ZN v | IND2D4   | 0.063 |   1.523 |   -0.695 | 
     | normalizer_inst/FE_OCPC3024_n17       | I v -> ZN ^  | INVD3    | 0.030 |   1.553 |   -0.665 | 
     | normalizer_inst/U8394                 | A1 ^ -> ZN v | ND2D8    | 0.033 |   1.586 |   -0.632 | 
     | normalizer_inst/U8927                 | A1 v -> ZN ^ | NR2D3    | 0.058 |   1.644 |   -0.574 | 
     | normalizer_inst/U7044                 | I ^ -> ZN v  | CKND1    | 0.035 |   1.679 |   -0.539 | 
     | normalizer_inst/U7015                 | A1 v -> ZN ^ | ND2D1    | 0.035 |   1.714 |   -0.504 | 
     | normalizer_inst/FE_RC_1876_0          | A1 ^ -> ZN v | NR3D0    | 0.040 |   1.754 |   -0.464 | 
     | normalizer_inst/U13971                | A1 v -> ZN ^ | NR2D1    | 0.047 |   1.801 |   -0.417 | 
     | normalizer_inst/U1011                 | A2 ^ -> ZN v | ND2D1    | 0.048 |   1.849 |   -0.369 | 
     | normalizer_inst/FE_RC_2373_0          | A1 v -> Z v  | AN2D2    | 0.051 |   1.900 |   -0.318 | 
     | normalizer_inst/U2420                 | A1 v -> ZN ^ | ND2D3    | 0.024 |   1.924 |   -0.294 | 
     | normalizer_inst/U8818_dup             | A1 ^ -> ZN v | AOI21D4  | 0.040 |   1.964 |   -0.253 | 
     | normalizer_inst/U8816                 | A2 v -> ZN ^ | ND3D2    | 0.043 |   2.008 |   -0.210 | 
     | normalizer_inst/U8791                 | I ^ -> ZN v  | INVD3    | 0.031 |   2.039 |   -0.179 | 
     | normalizer_inst/U3500                 | A2 v -> ZN ^ | ND2D8    | 0.027 |   2.066 |   -0.152 | 
     | normalizer_inst/FE_OFC1790_n1896      | I ^ -> ZN v  | INVD12   | 0.020 |   2.086 |   -0.132 | 
     | normalizer_inst/U9116                 | A1 v -> ZN ^ | ND2D2    | 0.021 |   2.107 |   -0.111 | 
     | normalizer_inst/U670                  | A2 ^ -> ZN v | ND2D3    | 0.035 |   2.142 |   -0.076 | 
     | normalizer_inst/U3472                 | A1 v -> ZN ^ | NR2D3    | 0.037 |   2.179 |   -0.039 | 
     | normalizer_inst/U3305                 | A1 ^ -> ZN v | CKND2D3  | 0.038 |   2.217 |   -0.001 | 
     | normalizer_inst/FE_OCPC2750_n5696     | I v -> Z v   | BUFFD16  | 0.058 |   2.275 |    0.057 | 
     | normalizer_inst/U4509                 | A1 v -> ZN ^ | ND2D1    | 0.041 |   2.315 |    0.098 | 
     | normalizer_inst/U2609_dup             | B ^ -> ZN v  | OAI21D2  | 0.055 |   2.370 |    0.152 | 
     | normalizer_inst/U2577                 | A1 v -> ZN ^ | CKND2D2  | 0.040 |   2.410 |    0.192 | 
     | normalizer_inst/U2106                 | A1 ^ -> ZN v | ND2D4    | 0.036 |   2.446 |    0.228 | 
     | normalizer_inst/U10091_dup            | A2 v -> ZN ^ | OAI21D4  | 0.060 |   2.506 |    0.288 | 
     | normalizer_inst/U9314_dup             | A1 ^ -> ZN v | ND2D4    | 0.043 |   2.549 |    0.331 | 
     | normalizer_inst/U9313                 | A1 v -> ZN ^ | NR2D3    | 0.042 |   2.591 |    0.373 | 
     | normalizer_inst/U9922                 | A1 ^ -> ZN v | ND2D4    | 0.042 |   2.633 |    0.415 | 
     | normalizer_inst/U324                  | A2 v -> ZN ^ | ND2D8    | 0.033 |   2.666 |    0.448 | 
     | normalizer_inst/U10226                | A2 ^ -> ZN v | NR2XD3   | 0.056 |   2.722 |    0.504 | 
     | normalizer_inst/FE_OFC1900_n7985      | I v -> ZN ^  | INVD2    | 0.058 |   2.780 |    0.562 | 
     | normalizer_inst/U9980                 | A1 ^ -> ZN v | NR2D4    | 0.026 |   2.806 |    0.588 | 
     | normalizer_inst/U14630                | A1 v -> ZN ^ | NR3D4    | 0.041 |   2.847 |    0.629 | 
     | normalizer_inst/U2506                 | A2 ^ -> ZN v | CKND2D8  | 0.053 |   2.900 |    0.682 | 
     | normalizer_inst/U10234                | A1 v -> ZN ^ | ND2D2    | 0.027 |   2.927 |    0.709 | 
     | normalizer_inst/U10820                | A1 ^ -> ZN v | ND2D2    | 0.040 |   2.967 |    0.749 | 
     | normalizer_inst/FE_RC_63_0            | A1 v -> ZN ^ | OAI21D4  | 0.036 |   3.004 |    0.786 | 
     | normalizer_inst/FE_RC_62_0            | A1 ^ -> ZN v | NR2D3    | 0.022 |   3.026 |    0.808 | 
     | normalizer_inst/U11417                | A1 v -> ZN ^ | OAI21D4  | 0.054 |   3.079 |    0.862 | 
     | normalizer_inst/U10331                | A1 ^ -> ZN v | ND2D2    | 0.054 |   3.134 |    0.916 | 
     | normalizer_inst/FE_OCPC3948_n15547    | I v -> Z v   | CKBD1    | 0.064 |   3.197 |    0.980 | 
     | normalizer_inst/div_out_2_reg_1__2_   | D v          | DFQD1    | 0.000 |   3.198 |    0.980 | 
     +----------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__1_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__1_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  3.152
= Slack Time                   -2.195
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -2.195 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -2.005 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -1.932 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.890 | 
     | normalizer_inst/U7606                 | A1 ^ -> ZN v | CKND2D3  | 0.041 |   0.346 |   -1.849 | 
     | normalizer_inst/FE_RC_16_0            | A1 v -> ZN ^ | OAI21D4  | 0.053 |   0.399 |   -1.796 | 
     | normalizer_inst/U3152                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   0.434 |   -1.761 | 
     | normalizer_inst/U2689                 | A1 v -> ZN ^ | NR2XD2   | 0.027 |   0.461 |   -1.734 | 
     | normalizer_inst/U2578                 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.489 |   -1.706 | 
     | normalizer_inst/U3132                 | A1 v -> ZN ^ | NR2XD3   | 0.031 |   0.520 |   -1.675 | 
     | normalizer_inst/U10327                | A1 ^ -> ZN v | ND3D8    | 0.045 |   0.566 |   -1.629 | 
     | normalizer_inst/U2230                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   0.600 |   -1.595 | 
     | normalizer_inst/U10551                | A1 ^ -> ZN v | NR2D2    | 0.021 |   0.621 |   -1.573 | 
     | normalizer_inst/U2585                 | A1 v -> ZN ^ | ND2D2    | 0.022 |   0.644 |   -1.551 | 
     | normalizer_inst/U2302                 | A1 ^ -> ZN v | ND2D3    | 0.030 |   0.674 |   -1.521 | 
     | normalizer_inst/U1775                 | I v -> ZN ^  | CKND4    | 0.030 |   0.704 |   -1.491 | 
     | normalizer_inst/U10300_dup            | A2 ^ -> ZN v | ND2D4    | 0.047 |   0.752 |   -1.443 | 
     | normalizer_inst/U2391                 | A1 v -> ZN ^ | NR2D2    | 0.038 |   0.790 |   -1.405 | 
     | normalizer_inst/U2156                 | A1 ^ -> ZN v | NR2D2    | 0.023 |   0.813 |   -1.382 | 
     | normalizer_inst/U2654                 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.838 |   -1.357 | 
     | normalizer_inst/U9628                 | A1 ^ -> ZN v | ND3D4    | 0.036 |   0.874 |   -1.321 | 
     | normalizer_inst/U8230                 | A2 v -> ZN ^ | ND2D4    | 0.037 |   0.911 |   -1.284 | 
     | normalizer_inst/U8229                 | A1 ^ -> ZN v | ND2D8    | 0.043 |   0.954 |   -1.241 | 
     | normalizer_inst/U9048                 | A2 v -> ZN ^ | ND2D4    | 0.041 |   0.995 |   -1.200 | 
     | normalizer_inst/U10369                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.029 |   -1.166 | 
     | normalizer_inst/U8628                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.062 |   -1.133 | 
     | normalizer_inst/U3495                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.100 |   -1.095 | 
     | normalizer_inst/U2415                 | I v -> ZN ^  | INVD3    | 0.036 |   1.136 |   -1.059 | 
     | normalizer_inst/U8853                 | A1 ^ -> ZN v | ND2D8    | 0.036 |   1.172 |   -1.023 | 
     | normalizer_inst/U8974                 | A1 v -> ZN ^ | ND2D8    | 0.040 |   1.211 |   -0.984 | 
     | normalizer_inst/U7963_dup             | A1 ^ -> ZN v | ND2D2    | 0.029 |   1.240 |   -0.955 | 
     | normalizer_inst/U1452                 | I v -> ZN ^  | INVD2    | 0.030 |   1.270 |   -0.925 | 
     | normalizer_inst/U10299                | A2 ^ -> ZN v | ND2D4    | 0.028 |   1.298 |   -0.897 | 
     | normalizer_inst/U10938_dup            | A1 v -> ZN ^ | CKND2D4  | 0.030 |   1.328 |   -0.867 | 
     | normalizer_inst/FE_RC_107_0           | A2 ^ -> ZN v | OAI21D4  | 0.039 |   1.367 |   -0.828 | 
     | normalizer_inst/U9004                 | A1 v -> ZN ^ | CKND2D8  | 0.043 |   1.409 |   -0.786 | 
     | normalizer_inst/FE_OCPC2517_n1781     | I ^ -> Z ^   | BUFFD4   | 0.054 |   1.463 |   -0.732 | 
     | normalizer_inst/U1326                 | A1 ^ -> ZN v | NR2D2    | 0.021 |   1.485 |   -0.710 | 
     | normalizer_inst/U4909                 | A1 v -> ZN ^ | ND2D2    | 0.021 |   1.505 |   -0.690 | 
     | normalizer_inst/U4902                 | A1 ^ -> ZN v | ND2D3    | 0.034 |   1.539 |   -0.656 | 
     | normalizer_inst/U3984                 | A1 v -> ZN ^ | NR2XD4   | 0.040 |   1.579 |   -0.616 | 
     | normalizer_inst/U13997                | A1 ^ -> ZN v | ND3D4    | 0.081 |   1.660 |   -0.535 | 
     | normalizer_inst/U5634                 | A1 v -> ZN ^ | ND2D2    | 0.053 |   1.713 |   -0.482 | 
     | normalizer_inst/FE_RC_15_0            | A1 ^ -> ZN v | OAI21D4  | 0.037 |   1.750 |   -0.445 | 
     | normalizer_inst/U10720                | B v -> ZN ^  | AOI21D4  | 0.060 |   1.810 |   -0.385 | 
     | normalizer_inst/FE_RC_418_0           | A2 ^ -> ZN v | OAI211D4 | 0.063 |   1.873 |   -0.322 | 
     | normalizer_inst/FE_RC_489_0           | B1 v -> ZN ^ | IND2D4   | 0.045 |   1.917 |   -0.278 | 
     | normalizer_inst/U4460                 | A1 ^ -> ZN v | CKND2D8  | 0.044 |   1.961 |   -0.234 | 
     | normalizer_inst/FE_RC_223_0           | A1 v -> ZN ^ | NR2D2    | 0.073 |   2.034 |   -0.161 | 
     | normalizer_inst/FE_RC_221_0_dup       | B1 ^ -> ZN v | IND2D4   | 0.042 |   2.076 |   -0.119 | 
     | normalizer_inst/FE_OFC1508_n707       | I v -> ZN ^  | CKND6    | 0.034 |   2.110 |   -0.085 | 
     | normalizer_inst/FE_RC_5_0             | A1 ^ -> ZN v | OAI21D4  | 0.037 |   2.147 |   -0.048 | 
     | normalizer_inst/U7662                 | A1 v -> ZN ^ | ND3D8    | 0.042 |   2.189 |   -0.006 | 
     | normalizer_inst/U519                  | A1 ^ -> ZN v | ND2D1    | 0.080 |   2.269 |    0.074 | 
     | normalizer_inst/U4732                 | B v -> Z v   | OA21D2   | 0.090 |   2.359 |    0.164 | 
     | normalizer_inst/U10335                | A1 v -> ZN ^ | NR3D2    | 0.051 |   2.410 |    0.215 | 
     | normalizer_inst/U11492                | A1 ^ -> ZN v | NR2XD2   | 0.052 |   2.462 |    0.267 | 
     | normalizer_inst/FE_RC_1056_0_dup      | A2 v -> ZN ^ | OAI211D4 | 0.048 |   2.510 |    0.315 | 
     | normalizer_inst/U13912                | A1 ^ -> ZN v | ND2D3    | 0.037 |   2.547 |    0.352 | 
     | normalizer_inst/U13994                | A2 v -> ZN ^ | CKND2D4  | 0.034 |   2.581 |    0.386 | 
     | normalizer_inst/U330_dup              | A2 ^ -> ZN v | ND2D4    | 0.036 |   2.617 |    0.422 | 
     | normalizer_inst/U2537                 | A2 v -> ZN ^ | ND2D4    | 0.035 |   2.653 |    0.458 | 
     | normalizer_inst/U8371                 | A1 ^ -> ZN v | ND2D8    | 0.050 |   2.702 |    0.507 | 
     | normalizer_inst/FE_DBTC64_n1203       | I v -> ZN ^  | INVD6    | 0.052 |   2.754 |    0.559 | 
     | normalizer_inst/U8685                 | A1 ^ -> ZN v | ND2D2    | 0.043 |   2.797 |    0.602 | 
     | normalizer_inst/U6143                 | A1 v -> ZN ^ | ND2D4    | 0.029 |   2.826 |    0.631 | 
     | normalizer_inst/U11038                | A1 ^ -> ZN v | NR2XD4   | 0.027 |   2.854 |    0.659 | 
     | normalizer_inst/U10705                | A2 v -> ZN ^ | ND2D8    | 0.031 |   2.885 |    0.690 | 
     | normalizer_inst/U14149                | A1 ^ -> ZN v | ND2D1    | 0.045 |   2.929 |    0.734 | 
     | normalizer_inst/U6092                 | A2 v -> ZN ^ | ND2D1    | 0.054 |   2.983 |    0.788 | 
     | normalizer_inst/U24                   | A2 ^ -> ZN v | ND3D2    | 0.047 |   3.030 |    0.835 | 
     | normalizer_inst/U12042                | A1 v -> ZN ^ | NR2XD1   | 0.033 |   3.062 |    0.867 | 
     | normalizer_inst/U7949                 | A2 ^ -> ZN v | AOI21D2  | 0.032 |   3.095 |    0.900 | 
     | normalizer_inst/U7948_dup             | A2 v -> ZN ^ | OAI211D2 | 0.057 |   3.152 |    0.957 | 
     | normalizer_inst/div_out_1_reg_0__1_   | D ^          | DFQD1    | 0.000 |   3.152 |    0.957 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__2_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__2_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  3.138
= Slack Time                   -2.171
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -2.171 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.980 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -1.908 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.865 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -1.837 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.386 |   -1.784 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -1.712 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -1.632 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |   -1.579 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |   -1.555 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |   -1.488 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |   -1.448 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |   -1.421 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |   -1.382 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |   -1.334 | 
     | normalizer_inst/U9460                 | A2 v -> ZN ^ | ND2D8    | 0.033 |   0.870 |   -1.301 | 
     | normalizer_inst/U10739                | A2 ^ -> ZN v | ND3D4    | 0.054 |   0.924 |   -1.246 | 
     | normalizer_inst/U9652                 | A1 v -> ZN ^ | ND2D8    | 0.046 |   0.970 |   -1.201 | 
     | normalizer_inst/FE_OCPC2460_n4030     | I ^ -> ZN v  | INVD12   | 0.025 |   0.995 |   -1.175 | 
     | normalizer_inst/U9650_dup             | A2 v -> ZN ^ | ND2D2    | 0.030 |   1.025 |   -1.146 | 
     | normalizer_inst/FE_RC_898_0           | A1 ^ -> ZN v | ND2D4    | 0.045 |   1.070 |   -1.101 | 
     | normalizer_inst/U10889                | A1 v -> ZN ^ | AOI21D4  | 0.074 |   1.144 |   -1.026 | 
     | normalizer_inst/U3199                 | A1 ^ -> ZN v | CKND2D2  | 0.040 |   1.184 |   -0.986 | 
     | normalizer_inst/U12008                | I v -> ZN ^  | CKND2    | 0.021 |   1.206 |   -0.965 | 
     | normalizer_inst/U8657                 | A2 ^ -> ZN v | ND2D1    | 0.054 |   1.260 |   -0.911 | 
     | normalizer_inst/U8656                 | A1 v -> ZN ^ | ND2D2    | 0.035 |   1.295 |   -0.876 | 
     | normalizer_inst/U5726                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.333 |   -0.838 | 
     | normalizer_inst/FE_RC_1930_0          | A1 v -> ZN ^ | ND3D4    | 0.028 |   1.361 |   -0.810 | 
     | normalizer_inst/U8659                 | A1 ^ -> ZN v | ND2D4    | 0.038 |   1.399 |   -0.772 | 
     | normalizer_inst/U8658                 | A2 v -> ZN ^ | ND2D8    | 0.031 |   1.430 |   -0.741 | 
     | normalizer_inst/U9356                 | A2 ^ -> ZN v | ND2D4    | 0.030 |   1.460 |   -0.711 | 
     | normalizer_inst/U7064                 | A1 v -> ZN ^ | NR2XD4   | 0.029 |   1.488 |   -0.682 | 
     | normalizer_inst/U8578                 | A1 ^ -> ZN v | ND2D4    | 0.053 |   1.541 |   -0.630 | 
     | normalizer_inst/FE_OFC1069_n4924      | I v -> ZN ^  | INVD6    | 0.033 |   1.574 |   -0.597 | 
     | normalizer_inst/U11308                | A1 ^ -> ZN v | ND2D2    | 0.033 |   1.607 |   -0.564 | 
     | normalizer_inst/U1256                 | A2 v -> ZN ^ | ND2D3    | 0.031 |   1.638 |   -0.533 | 
     | normalizer_inst/U9337                 | A1 ^ -> ZN v | NR2XD2   | 0.026 |   1.664 |   -0.506 | 
     | normalizer_inst/FE_RC_765_0           | A1 v -> ZN ^ | CKND2D4  | 0.053 |   1.717 |   -0.454 | 
     | normalizer_inst/U4441                 | A1 ^ -> ZN v | ND2D3    | 0.039 |   1.755 |   -0.415 | 
     | normalizer_inst/U1143                 | I v -> ZN ^  | INVD2    | 0.025 |   1.781 |   -0.390 | 
     | normalizer_inst/U3489                 | A1 ^ -> ZN v | ND2D1    | 0.043 |   1.824 |   -0.346 | 
     | normalizer_inst/U9915                 | A1 v -> ZN ^ | ND2D2    | 0.041 |   1.865 |   -0.306 | 
     | normalizer_inst/U10746                | B ^ -> ZN v  | AOI21D4  | 0.031 |   1.896 |   -0.275 | 
     | normalizer_inst/U9411                 | A1 v -> ZN ^ | OAI21D4  | 0.041 |   1.937 |   -0.234 | 
     | normalizer_inst/U9354                 | I ^ -> ZN v  | INVD4    | 0.032 |   1.969 |   -0.202 | 
     | normalizer_inst/U869                  | A1 v -> ZN ^ | ND2D8    | 0.024 |   1.993 |   -0.178 | 
     | normalizer_inst/U10748                | A2 ^ -> ZN v | ND2D4    | 0.045 |   2.038 |   -0.133 | 
     | normalizer_inst/U10479                | A1 v -> ZN ^ | NR2D8    | 0.074 |   2.112 |   -0.058 | 
     | normalizer_inst/FE_RC_706_0           | A2 ^ -> ZN v | ND2D1    | 0.059 |   2.171 |    0.000 | 
     | normalizer_inst/FE_RC_705_0           | B v -> ZN ^  | IOA21D2  | 0.037 |   2.208 |    0.037 | 
     | normalizer_inst/FE_RC_704_0           | A1 ^ -> ZN v | NR2XD3   | 0.045 |   2.252 |    0.082 | 
     | normalizer_inst/U9424                 | A2 v -> ZN ^ | ND2D8    | 0.044 |   2.297 |    0.126 | 
     | normalizer_inst/U11344                | A1 ^ -> ZN v | NR2D3    | 0.032 |   2.329 |    0.159 | 
     | normalizer_inst/U10969_dup            | A2 v -> ZN ^ | NR2XD2   | 0.040 |   2.369 |    0.199 | 
     | normalizer_inst/U10966                | A1 ^ -> ZN v | CKND2D2  | 0.036 |   2.405 |    0.235 | 
     | normalizer_inst/U10963                | A2 v -> ZN ^ | OAI21D4  | 0.065 |   2.471 |    0.300 | 
     | normalizer_inst/FE_RC_2283_0          | I ^ -> ZN v  | INVD4    | 0.027 |   2.497 |    0.327 | 
     | normalizer_inst/FE_RC_2282_0          | A3 v -> ZN ^ | OAI31D4  | 0.073 |   2.570 |    0.399 | 
     | normalizer_inst/FE_RC_953_0           | A1 ^ -> ZN v | OAI21D4  | 0.051 |   2.621 |    0.450 | 
     | normalizer_inst/FE_RC_143_0           | A1 v -> ZN ^ | NR2XD4   | 0.055 |   2.676 |    0.505 | 
     | normalizer_inst/U11103                | A1 ^ -> ZN v | ND2D4    | 0.047 |   2.723 |    0.553 | 
     | normalizer_inst/FE_OCPC2462_n3636     | I v -> Z v   | BUFFD12  | 0.055 |   2.778 |    0.608 | 
     | normalizer_inst/FE_RC_1179_0          | A1 v -> ZN ^ | OAI21D2  | 0.056 |   2.834 |    0.664 | 
     | normalizer_inst/U6120                 | A1 ^ -> ZN v | NR2XD3   | 0.039 |   2.873 |    0.703 | 
     | normalizer_inst/U13904                | A1 v -> ZN ^ | CKND2D8  | 0.043 |   2.916 |    0.746 | 
     | normalizer_inst/U10587                | A1 ^ -> ZN v | NR2D2    | 0.038 |   2.955 |    0.784 | 
     | normalizer_inst/FE_RC_35_0            | A2 v -> ZN ^ | NR3D3    | 0.082 |   3.036 |    0.866 | 
     | normalizer_inst/U3291                 | A1 ^ -> ZN v | ND2D2    | 0.035 |   3.071 |    0.901 | 
     | normalizer_inst/U13692                | I v -> ZN ^  | CKND2    | 0.023 |   3.094 |    0.923 | 
     | normalizer_inst/U45                   | A2 ^ -> ZN v | NR2D3    | 0.018 |   3.112 |    0.942 | 
     | normalizer_inst/U3997                 | A2 v -> ZN ^ | ND2D4    | 0.026 |   3.138 |    0.967 | 
     | normalizer_inst/div_out_1_reg_1__2_   | D ^          | DFQD1    | 0.000 |   3.138 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__2_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__2_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.981
- Arrival Time                  3.120
= Slack Time                   -2.140
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -2.140 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.949 | 
     | normalizer_inst/FE_RC_1354_0          | A1 ^ -> ZN v | NR2XD4   | 0.065 |   0.255 |   -1.884 | 
     | normalizer_inst/U3059                 | A1 v -> ZN ^ | ND3D4    | 0.037 |   0.292 |   -1.847 | 
     | normalizer_inst/U4250                 | A1 ^ -> ZN v | NR2XD4   | 0.031 |   0.324 |   -1.816 | 
     | normalizer_inst/U2775_dup             | A1 v -> ZN ^ | CKND2D4  | 0.041 |   0.364 |   -1.775 | 
     | normalizer_inst/U2573_dup             | A1 ^ -> ZN v | ND2D1    | 0.067 |   0.432 |   -1.708 | 
     | normalizer_inst/FE_RC_2144_0          | A1 v -> ZN ^ | OAI21D1  | 0.097 |   0.528 |   -1.611 | 
     | normalizer_inst/FE_RC_171_0           | A2 ^ -> ZN v | ND3D4    | 0.070 |   0.598 |   -1.542 | 
     | normalizer_inst/U2309                 | A1 v -> ZN ^ | ND2D8    | 0.041 |   0.639 |   -1.501 | 
     | normalizer_inst/U2237                 | I ^ -> ZN v  | INVD4    | 0.031 |   0.670 |   -1.470 | 
     | normalizer_inst/U8379                 | A2 v -> ZN ^ | ND2D3    | 0.036 |   0.706 |   -1.434 | 
     | normalizer_inst/FE_RC_197_0           | A1 ^ -> ZN v | ND2D2    | 0.036 |   0.742 |   -1.397 | 
     | normalizer_inst/FE_RC_198_0           | A1 v -> ZN ^ | ND2D1    | 0.031 |   0.773 |   -1.366 | 
     | normalizer_inst/FE_RC_362_0           | A1 ^ -> ZN v | CKND2D2  | 0.026 |   0.799 |   -1.341 | 
     | normalizer_inst/FE_RC_2204_0          | B v -> ZN ^  | IAO21D1  | 0.046 |   0.845 |   -1.295 | 
     | normalizer_inst/U2252                 | A1 ^ -> ZN v | ND2D2    | 0.040 |   0.885 |   -1.254 | 
     | normalizer_inst/FE_RC_261_0           | A1 v -> ZN ^ | ND3D4    | 0.030 |   0.915 |   -1.224 | 
     | normalizer_inst/U2478                 | A1 ^ -> ZN v | ND3D8    | 0.048 |   0.963 |   -1.176 | 
     | normalizer_inst/U10713                | A1 v -> ZN ^ | NR2D3    | 0.060 |   1.023 |   -1.116 | 
     | normalizer_inst/U3130                 | A2 ^ -> ZN v | NR2XD4   | 0.051 |   1.074 |   -1.065 | 
     | normalizer_inst/U2975_dup             | A2 v -> ZN ^ | ND2D8    | 0.041 |   1.116 |   -1.024 | 
     | normalizer_inst/U2922                 | A1 ^ -> ZN v | ND2D3    | 0.062 |   1.178 |   -0.962 | 
     | normalizer_inst/U1573                 | A2 v -> ZN ^ | CKND2D8  | 0.052 |   1.229 |   -0.910 | 
     | normalizer_inst/U7200                 | A1 ^ -> ZN v | CKND2D1  | 0.056 |   1.285 |   -0.855 | 
     | normalizer_inst/FE_RC_302_0           | B v -> ZN ^  | OAI21D4  | 0.045 |   1.330 |   -0.809 | 
     | normalizer_inst/U1472                 | A1 ^ -> ZN v | ND2D3    | 0.034 |   1.365 |   -0.775 | 
     | normalizer_inst/U7115                 | A1 v -> ZN ^ | ND2D4    | 0.028 |   1.393 |   -0.747 | 
     | normalizer_inst/U8694                 | A1 ^ -> ZN v | ND2D3    | 0.036 |   1.429 |   -0.711 | 
     | normalizer_inst/U8690                 | A1 v -> ZN ^ | ND2D8    | 0.033 |   1.461 |   -0.678 | 
     | normalizer_inst/FE_OCPC3083_n5008_dup | I ^ -> Z ^   | BUFFD4   | 0.039 |   1.500 |   -0.640 | 
     | normalizer_inst/FE_OCPC2480_n5008     | I ^ -> ZN v  | INVD2    | 0.014 |   1.514 |   -0.626 | 
     | normalizer_inst/U3024                 | A1 v -> ZN ^ | ND2D2    | 0.020 |   1.534 |   -0.606 | 
     | normalizer_inst/U2550                 | A2 ^ -> ZN v | NR2D2    | 0.020 |   1.554 |   -0.586 | 
     | normalizer_inst/U2549                 | I v -> ZN ^  | INVD2    | 0.026 |   1.580 |   -0.560 | 
     | normalizer_inst/U9267                 | A1 ^ -> ZN v | ND2D4    | 0.030 |   1.610 |   -0.530 | 
     | normalizer_inst/U2076                 | A1 v -> ZN ^ | NR2D8    | 0.044 |   1.655 |   -0.485 | 
     | normalizer_inst/U3383                 | A1 ^ -> ZN v | ND3D1    | 0.067 |   1.722 |   -0.418 | 
     | normalizer_inst/U1186                 | A1 v -> ZN ^ | ND2D2    | 0.040 |   1.762 |   -0.378 | 
     | normalizer_inst/U12173                | A1 ^ -> ZN v | CKND2D4  | 0.028 |   1.790 |   -0.350 | 
     | normalizer_inst/U3330                 | A1 v -> ZN ^ | ND2D3    | 0.025 |   1.815 |   -0.325 | 
     | normalizer_inst/U2476                 | A2 ^ -> ZN v | ND2D4    | 0.039 |   1.854 |   -0.286 | 
     | normalizer_inst/U2475                 | A1 v -> ZN ^ | ND2D3    | 0.034 |   1.888 |   -0.252 | 
     | normalizer_inst/U2709                 | A1 ^ -> ZN v | ND3D8    | 0.048 |   1.936 |   -0.203 | 
     | normalizer_inst/U9298                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   1.970 |   -0.169 | 
     | normalizer_inst/U9135_dup1            | A1 ^ -> ZN v | ND2D2    | 0.043 |   2.014 |   -0.126 | 
     | normalizer_inst/U2983                 | A1 v -> ZN ^ | ND2D8    | 0.037 |   2.050 |   -0.089 | 
     | normalizer_inst/U10710                | A1 ^ -> ZN v | NR2D1    | 0.021 |   2.072 |   -0.068 | 
     | normalizer_inst/U11301                | A1 v -> ZN ^ | ND2D1    | 0.030 |   2.101 |   -0.038 | 
     | normalizer_inst/U11300                | A2 ^ -> ZN v | ND2D2    | 0.037 |   2.138 |   -0.002 | 
     | normalizer_inst/U2681                 | A1 v -> ZN ^ | NR2XD3   | 0.041 |   2.179 |    0.039 | 
     | normalizer_inst/U3182                 | A1 ^ -> ZN v | ND2D3    | 0.043 |   2.222 |    0.082 | 
     | normalizer_inst/FE_OFC291_n3975_dup   | I v -> ZN ^  | INVD6    | 0.031 |   2.252 |    0.113 | 
     | normalizer_inst/U3350_dup             | A1 ^ -> ZN v | ND2D1    | 0.039 |   2.291 |    0.152 | 
     | normalizer_inst/U9248                 | A2 v -> ZN ^ | ND2D2    | 0.033 |   2.325 |    0.185 | 
     | normalizer_inst/U2447                 | A1 ^ -> ZN v | ND2D2    | 0.044 |   2.369 |    0.229 | 
     | normalizer_inst/U9247                 | A1 v -> ZN ^ | ND2D4    | 0.028 |   2.397 |    0.257 | 
     | normalizer_inst/U2999                 | A1 ^ -> ZN v | ND2D4    | 0.032 |   2.429 |    0.290 | 
     | normalizer_inst/U8443                 | A1 v -> ZN ^ | ND2D4    | 0.028 |   2.457 |    0.318 | 
     | normalizer_inst/U2446_dup             | A1 ^ -> ZN v | CKND2D3  | 0.026 |   2.483 |    0.343 | 
     | normalizer_inst/U8442                 | A1 v -> ZN ^ | ND2D3    | 0.023 |   2.506 |    0.367 | 
     | normalizer_inst/U2954                 | A1 ^ -> ZN v | ND2D4    | 0.029 |   2.535 |    0.395 | 
     | normalizer_inst/U2998                 | A1 v -> ZN ^ | ND2D3    | 0.044 |   2.579 |    0.440 | 
     | normalizer_inst/FE_RC_818_0           | A3 ^ -> ZN v | ND3D8    | 0.050 |   2.630 |    0.490 | 
     | normalizer_inst/U11805                | A1 v -> ZN ^ | ND2D4    | 0.027 |   2.657 |    0.517 | 
     | normalizer_inst/FE_OFC1332_n4677_dup  | I ^ -> Z ^   | BUFFD12  | 0.058 |   2.715 |    0.576 | 
     | normalizer_inst/U9620                 | A1 ^ -> ZN v | OAI22D4  | 0.044 |   2.759 |    0.619 | 
     | normalizer_inst/U10590                | A2 v -> ZN ^ | NR2XD4   | 0.042 |   2.801 |    0.662 | 
     | normalizer_inst/U3478                 | A2 ^ -> ZN v | ND3D8    | 0.047 |   2.848 |    0.708 | 
     | normalizer_inst/FE_OCPC2912_n7890     | I v -> ZN ^  | INVD8    | 0.031 |   2.878 |    0.739 | 
     | normalizer_inst/FE_OCPC2913_n7890     | I ^ -> ZN v  | CKND8    | 0.026 |   2.905 |    0.765 | 
     | normalizer_inst/U2917                 | A1 v -> Z v  | AN2D4    | 0.042 |   2.947 |    0.807 | 
     | normalizer_inst/U133                  | B v -> ZN ^  | AOI21D4  | 0.050 |   2.997 |    0.857 | 
     | normalizer_inst/U9847                 | A2 ^ -> ZN v | OAI211D4 | 0.039 |   3.036 |    0.896 | 
     | normalizer_inst/U14006                | A1 v -> ZN ^ | NR2D3    | 0.044 |   3.080 |    0.940 | 
     | normalizer_inst/U2979                 | A1 ^ -> ZN v | ND2D4    | 0.041 |   3.120 |    0.981 | 
     | normalizer_inst/div_out_2_reg_0__2_   | D v          | DFQD1    | 0.000 |   3.120 |    0.981 | 
     +----------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__2_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__2_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  3.084
= Slack Time                   -2.117
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -2.117 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.927 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -1.854 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.812 | 
     | normalizer_inst/U7606                 | A1 ^ -> ZN v | CKND2D3  | 0.041 |   0.346 |   -1.771 | 
     | normalizer_inst/FE_RC_16_0            | A1 v -> ZN ^ | OAI21D4  | 0.053 |   0.399 |   -1.718 | 
     | normalizer_inst/U3152                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   0.434 |   -1.683 | 
     | normalizer_inst/U2689                 | A1 v -> ZN ^ | NR2XD2   | 0.027 |   0.461 |   -1.656 | 
     | normalizer_inst/U2578                 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.489 |   -1.628 | 
     | normalizer_inst/U3132                 | A1 v -> ZN ^ | NR2XD3   | 0.031 |   0.520 |   -1.597 | 
     | normalizer_inst/U10327                | A1 ^ -> ZN v | ND3D8    | 0.045 |   0.566 |   -1.552 | 
     | normalizer_inst/U2230                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   0.600 |   -1.517 | 
     | normalizer_inst/U10551                | A1 ^ -> ZN v | NR2D2    | 0.021 |   0.621 |   -1.496 | 
     | normalizer_inst/U2585                 | A1 v -> ZN ^ | ND2D2    | 0.022 |   0.644 |   -1.473 | 
     | normalizer_inst/U2302                 | A1 ^ -> ZN v | ND2D3    | 0.030 |   0.674 |   -1.443 | 
     | normalizer_inst/U1775                 | I v -> ZN ^  | CKND4    | 0.030 |   0.704 |   -1.413 | 
     | normalizer_inst/U10300_dup            | A2 ^ -> ZN v | ND2D4    | 0.047 |   0.752 |   -1.365 | 
     | normalizer_inst/U2391                 | A1 v -> ZN ^ | NR2D2    | 0.038 |   0.790 |   -1.327 | 
     | normalizer_inst/U2156                 | A1 ^ -> ZN v | NR2D2    | 0.023 |   0.813 |   -1.304 | 
     | normalizer_inst/U2654                 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.838 |   -1.279 | 
     | normalizer_inst/U9628                 | A1 ^ -> ZN v | ND3D4    | 0.036 |   0.874 |   -1.243 | 
     | normalizer_inst/U8230                 | A2 v -> ZN ^ | ND2D4    | 0.037 |   0.911 |   -1.206 | 
     | normalizer_inst/U8229                 | A1 ^ -> ZN v | ND2D8    | 0.043 |   0.954 |   -1.163 | 
     | normalizer_inst/U9048                 | A2 v -> ZN ^ | ND2D4    | 0.041 |   0.995 |   -1.122 | 
     | normalizer_inst/U10369                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.029 |   -1.088 | 
     | normalizer_inst/U8628                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.062 |   -1.055 | 
     | normalizer_inst/U3495                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.100 |   -1.017 | 
     | normalizer_inst/U2415                 | I v -> ZN ^  | INVD3    | 0.036 |   1.136 |   -0.981 | 
     | normalizer_inst/U8853                 | A1 ^ -> ZN v | ND2D8    | 0.036 |   1.172 |   -0.945 | 
     | normalizer_inst/U8974                 | A1 v -> ZN ^ | ND2D8    | 0.040 |   1.211 |   -0.906 | 
     | normalizer_inst/U7963_dup             | A1 ^ -> ZN v | ND2D2    | 0.029 |   1.240 |   -0.877 | 
     | normalizer_inst/U1452                 | I v -> ZN ^  | INVD2    | 0.030 |   1.270 |   -0.847 | 
     | normalizer_inst/U10299                | A2 ^ -> ZN v | ND2D4    | 0.028 |   1.298 |   -0.820 | 
     | normalizer_inst/U10938_dup            | A1 v -> ZN ^ | CKND2D4  | 0.030 |   1.328 |   -0.790 | 
     | normalizer_inst/FE_RC_107_0           | A2 ^ -> ZN v | OAI21D4  | 0.039 |   1.367 |   -0.750 | 
     | normalizer_inst/U9004                 | A1 v -> ZN ^ | CKND2D8  | 0.043 |   1.409 |   -0.708 | 
     | normalizer_inst/FE_OCPC2517_n1781     | I ^ -> Z ^   | BUFFD4   | 0.054 |   1.463 |   -0.654 | 
     | normalizer_inst/U1326                 | A1 ^ -> ZN v | NR2D2    | 0.021 |   1.485 |   -0.633 | 
     | normalizer_inst/U4909                 | A1 v -> ZN ^ | ND2D2    | 0.021 |   1.505 |   -0.612 | 
     | normalizer_inst/U4902                 | A1 ^ -> ZN v | ND2D3    | 0.034 |   1.539 |   -0.578 | 
     | normalizer_inst/U3984                 | A1 v -> ZN ^ | NR2XD4   | 0.040 |   1.579 |   -0.538 | 
     | normalizer_inst/U13997                | A1 ^ -> ZN v | ND3D4    | 0.081 |   1.660 |   -0.457 | 
     | normalizer_inst/U5634                 | A1 v -> ZN ^ | ND2D2    | 0.053 |   1.713 |   -0.405 | 
     | normalizer_inst/FE_RC_15_0            | A1 ^ -> ZN v | OAI21D4  | 0.037 |   1.750 |   -0.367 | 
     | normalizer_inst/U10720                | B v -> ZN ^  | AOI21D4  | 0.060 |   1.810 |   -0.307 | 
     | normalizer_inst/FE_RC_418_0           | A2 ^ -> ZN v | OAI211D4 | 0.063 |   1.873 |   -0.244 | 
     | normalizer_inst/FE_RC_489_0           | B1 v -> ZN ^ | IND2D4   | 0.045 |   1.917 |   -0.200 | 
     | normalizer_inst/U4460                 | A1 ^ -> ZN v | CKND2D8  | 0.044 |   1.961 |   -0.156 | 
     | normalizer_inst/FE_RC_223_0           | A1 v -> ZN ^ | NR2D2    | 0.073 |   2.034 |   -0.083 | 
     | normalizer_inst/FE_RC_221_0_dup       | B1 ^ -> ZN v | IND2D4   | 0.042 |   2.076 |   -0.041 | 
     | normalizer_inst/FE_OFC1508_n707       | I v -> ZN ^  | CKND6    | 0.034 |   2.110 |   -0.007 | 
     | normalizer_inst/FE_RC_5_0             | A1 ^ -> ZN v | OAI21D4  | 0.037 |   2.147 |    0.030 | 
     | normalizer_inst/U7662                 | A1 v -> ZN ^ | ND3D8    | 0.042 |   2.189 |    0.072 | 
     | normalizer_inst/U519                  | A1 ^ -> ZN v | ND2D1    | 0.080 |   2.269 |    0.152 | 
     | normalizer_inst/U4732                 | B v -> Z v   | OA21D2   | 0.090 |   2.359 |    0.242 | 
     | normalizer_inst/U10335                | A1 v -> ZN ^ | NR3D2    | 0.051 |   2.410 |    0.293 | 
     | normalizer_inst/U11492                | A1 ^ -> ZN v | NR2XD2   | 0.052 |   2.462 |    0.345 | 
     | normalizer_inst/FE_RC_1056_0_dup      | A2 v -> ZN ^ | OAI211D4 | 0.048 |   2.510 |    0.393 | 
     | normalizer_inst/U13912                | A1 ^ -> ZN v | ND2D3    | 0.037 |   2.547 |    0.430 | 
     | normalizer_inst/U13994                | A2 v -> ZN ^ | CKND2D4  | 0.034 |   2.581 |    0.464 | 
     | normalizer_inst/U330_dup              | A2 ^ -> ZN v | ND2D4    | 0.036 |   2.617 |    0.500 | 
     | normalizer_inst/U2537                 | A2 v -> ZN ^ | ND2D4    | 0.035 |   2.653 |    0.535 | 
     | normalizer_inst/U8371                 | A1 ^ -> ZN v | ND2D8    | 0.050 |   2.702 |    0.585 | 
     | normalizer_inst/FE_DBTC64_n1203       | I v -> ZN ^  | INVD6    | 0.052 |   2.754 |    0.637 | 
     | normalizer_inst/U8685                 | A1 ^ -> ZN v | ND2D2    | 0.043 |   2.797 |    0.680 | 
     | normalizer_inst/U6143                 | A1 v -> ZN ^ | ND2D4    | 0.029 |   2.826 |    0.709 | 
     | normalizer_inst/U11038                | A1 ^ -> ZN v | NR2XD4   | 0.027 |   2.854 |    0.736 | 
     | normalizer_inst/U10859                | A1 v -> ZN ^ | ND2D2    | 0.034 |   2.887 |    0.770 | 
     | normalizer_inst/FE_RC_7_0             | B1 ^ -> ZN v | IND3D1   | 0.057 |   2.944 |    0.827 | 
     | normalizer_inst/U12172                | A1 v -> ZN ^ | ND2D2    | 0.028 |   2.972 |    0.855 | 
     | normalizer_inst/U113                  | I ^ -> ZN v  | CKND2    | 0.022 |   2.994 |    0.877 | 
     | normalizer_inst/U11416                | A2 v -> ZN ^ | ND3D3    | 0.026 |   3.020 |    0.903 | 
     | normalizer_inst/U11415                | A1 ^ -> ZN v | ND2D4    | 0.031 |   3.051 |    0.934 | 
     | normalizer_inst/U3089                 | A1 v -> ZN ^ | ND2D8    | 0.032 |   3.083 |    0.966 | 
     | normalizer_inst/div_out_1_reg_0__2_   | D ^          | DFQD1    | 0.000 |   3.084 |    0.967 | 
     +----------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__3_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__3_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  2.827
= Slack Time                   -1.858
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.858 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.668 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -1.595 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.553 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -1.524 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.386 |   -1.472 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -1.400 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -1.320 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |   -1.266 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |   -1.243 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |   -1.175 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |   -1.135 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |   -1.109 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |   -1.070 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |   -1.021 | 
     | normalizer_inst/FE_RC_2028_0          | A1 v -> ZN ^ | NR3D0    | 0.096 |   0.933 |   -0.926 | 
     | normalizer_inst/U10711                | A1 ^ -> ZN v | ND2D2    | 0.053 |   0.986 |   -0.872 | 
     | normalizer_inst/U9842                 | A1 v -> ZN ^ | ND2D4    | 0.041 |   1.027 |   -0.832 | 
     | normalizer_inst/U9650                 | A2 ^ -> ZN v | ND2D3    | 0.041 |   1.068 |   -0.790 | 
     | normalizer_inst/U11226                | A2 v -> ZN ^ | ND3D8    | 0.041 |   1.109 |   -0.750 | 
     | normalizer_inst/U1557                 | A1 ^ -> ZN v | ND2D3    | 0.061 |   1.169 |   -0.689 | 
     | normalizer_inst/U10862                | A1 v -> ZN ^ | ND2D8    | 0.041 |   1.211 |   -0.648 | 
     | normalizer_inst/FE_OCPC3092_n5561     | I ^ -> ZN v  | INVD4    | 0.029 |   1.240 |   -0.618 | 
     | normalizer_inst/U4970                 | A1 v -> ZN ^ | ND2D3    | 0.025 |   1.265 |   -0.594 | 
     | normalizer_inst/U11643                | A2 ^ -> ZN v | ND2D2    | 0.037 |   1.302 |   -0.556 | 
     | normalizer_inst/FE_RC_42_1            | B v -> ZN ^  | AOI21D4  | 0.053 |   1.355 |   -0.503 | 
     | normalizer_inst/U4326                 | A1 ^ -> ZN v | NR2D3    | 0.029 |   1.384 |   -0.475 | 
     | normalizer_inst/U10485                | A2 v -> ZN ^ | OAI211D4 | 0.047 |   1.430 |   -0.428 | 
     | normalizer_inst/U4116                 | A1 ^ -> ZN v | CKND2D8  | 0.059 |   1.489 |   -0.369 | 
     | normalizer_inst/U3280                 | A1 v -> ZN ^ | ND2D8    | 0.035 |   1.525 |   -0.334 | 
     | normalizer_inst/U1306                 | I ^ -> ZN v  | INVD6    | 0.024 |   1.548 |   -0.310 | 
     | normalizer_inst/U11352                | A1 v -> ZN ^ | ND2D3    | 0.031 |   1.579 |   -0.279 | 
     | normalizer_inst/U4006                 | A1 ^ -> ZN v | CKND2D4  | 0.025 |   1.603 |   -0.255 | 
     | normalizer_inst/U1231                 | A1 v -> ZN ^ | NR2D3    | 0.049 |   1.653 |   -0.206 | 
     | normalizer_inst/FE_RC_765_0           | A2 ^ -> ZN v | CKND2D4  | 0.062 |   1.714 |   -0.144 | 
     | normalizer_inst/U4441                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.747 |   -0.111 | 
     | normalizer_inst/U1143                 | I ^ -> ZN v  | INVD2    | 0.021 |   1.768 |   -0.090 | 
     | normalizer_inst/U3489                 | A1 v -> ZN ^ | ND2D1    | 0.034 |   1.802 |   -0.056 | 
     | normalizer_inst/U9915                 | A1 ^ -> ZN v | ND2D2    | 0.044 |   1.845 |   -0.013 | 
     | normalizer_inst/U10746                | B v -> ZN ^  | AOI21D4  | 0.066 |   1.911 |    0.053 | 
     | normalizer_inst/U9411                 | A1 ^ -> ZN v | OAI21D4  | 0.037 |   1.949 |    0.090 | 
     | normalizer_inst/U9354                 | I v -> ZN ^  | INVD4    | 0.036 |   1.985 |    0.126 | 
     | normalizer_inst/U869                  | A1 ^ -> ZN v | ND2D8    | 0.032 |   2.017 |    0.158 | 
     | normalizer_inst/U10748                | A2 v -> ZN ^ | ND2D4    | 0.039 |   2.055 |    0.197 | 
     | normalizer_inst/U10479                | A1 ^ -> ZN v | NR2D8    | 0.035 |   2.090 |    0.232 | 
     | normalizer_inst/U11218                | A1 v -> ZN ^ | ND2D1    | 0.048 |   2.138 |    0.280 | 
     | normalizer_inst/FE_RC_966_0           | A2 ^ -> ZN v | ND3D4    | 0.054 |   2.192 |    0.334 | 
     | normalizer_inst/FE_RC_622_0           | A1 v -> ZN ^ | NR2D8    | 0.045 |   2.237 |    0.379 | 
     | normalizer_inst/FE_RC_621_0_dup       | A1 ^ -> ZN v | ND2D4    | 0.045 |   2.282 |    0.424 | 
     | normalizer_inst/U10736                | A1 v -> ZN ^ | ND2D1    | 0.068 |   2.350 |    0.492 | 
     | normalizer_inst/U4488                 | A2 ^ -> ZN v | OAI21D4  | 0.049 |   2.399 |    0.541 | 
     | normalizer_inst/U4487                 | B v -> ZN ^  | AOI21D4  | 0.088 |   2.487 |    0.629 | 
     | normalizer_inst/FE_RC_1504_0          | A2 ^ -> ZN v | OAI211D4 | 0.061 |   2.548 |    0.690 | 
     | normalizer_inst/U3104                 | A1 v -> ZN ^ | ND2D4    | 0.033 |   2.581 |    0.723 | 
     | normalizer_inst/U4135_dup             | A1 ^ -> ZN v | CKND2D8  | 0.042 |   2.623 |    0.765 | 
     | normalizer_inst/FE_OFC1845_n8896      | I v -> ZN ^  | INVD3    | 0.035 |   2.659 |    0.801 | 
     | normalizer_inst/U11202                | A1 ^ -> ZN v | ND2D8    | 0.035 |   2.694 |    0.836 | 
     | normalizer_inst/FE_OCPC3267_n3771     | I v -> Z v   | BUFFD3   | 0.070 |   2.764 |    0.906 | 
     | normalizer_inst/U11200                | A1 v -> Z v  | AN2XD1   | 0.042 |   2.806 |    0.948 | 
     | normalizer_inst/U5216                 | A1 v -> ZN ^ | ND2D1    | 0.021 |   2.827 |    0.969 | 
     | normalizer_inst/div_out_1_reg_1__3_   | D ^          | DFQD1    | 0.000 |   2.827 |    0.969 | 
     +----------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__3_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__3_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  2.801
= Slack Time                   -1.836
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.836 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -1.650 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.252 |   -1.584 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -1.551 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4   | 0.048 |   0.333 |   -1.502 | 
     | normalizer_inst/U7601                 | A1 ^ -> ZN v | CKND2D8  | 0.042 |   0.375 |   -1.461 | 
     | normalizer_inst/U1909                 | A1 v -> ZN ^ | NR2XD8   | 0.028 |   0.403 |   -1.433 | 
     | normalizer_inst/U1892_dup             | A2 ^ -> ZN v | CKND2D8  | 0.046 |   0.448 |   -1.387 | 
     | normalizer_inst/U3253_dup             | A2 v -> ZN ^ | NR2D3    | 0.060 |   0.509 |   -1.327 | 
     | normalizer_inst/U2053_dup             | A2 ^ -> ZN v | ND2D3    | 0.042 |   0.551 |   -1.285 | 
     | normalizer_inst/FE_RC_72_0            | B1 v -> Z v  | AO32D4   | 0.109 |   0.660 |   -1.175 | 
     | normalizer_inst/U2150_dup             | A1 v -> ZN ^ | NR2XD2   | 0.041 |   0.701 |   -1.135 | 
     | normalizer_inst/U2110                 | A1 ^ -> ZN v | ND2D8    | 0.038 |   0.739 |   -1.097 | 
     | normalizer_inst/U8401                 | A1 v -> ZN ^ | ND2D4    | 0.026 |   0.765 |   -1.071 | 
     | normalizer_inst/U8428                 | A1 ^ -> ZN v | ND2D2    | 0.041 |   0.806 |   -1.029 | 
     | normalizer_inst/U2099                 | A1 v -> ZN ^ | NR2D3    | 0.038 |   0.844 |   -0.991 | 
     | normalizer_inst/U1698                 | A1 ^ -> ZN v | CKND2D4  | 0.046 |   0.890 |   -0.945 | 
     | normalizer_inst/U2210                 | A1 v -> ZN ^ | ND2D8    | 0.038 |   0.928 |   -0.908 | 
     | normalizer_inst/U8178                 | I ^ -> ZN v  | CKND4    | 0.026 |   0.954 |   -0.882 | 
     | normalizer_inst/U3413                 | A2 v -> ZN ^ | ND2D8    | 0.023 |   0.977 |   -0.859 | 
     | normalizer_inst/U7277                 | I ^ -> ZN v  | INVD3    | 0.019 |   0.996 |   -0.840 | 
     | normalizer_inst/U8263                 | A1 v -> ZN ^ | AOI22D2  | 0.044 |   1.040 |   -0.796 | 
     | normalizer_inst/U10284                | A3 ^ -> ZN v | ND3D2    | 0.056 |   1.096 |   -0.740 | 
     | normalizer_inst/U11391                | A1 v -> ZN ^ | ND2D2    | 0.045 |   1.141 |   -0.695 | 
     | normalizer_inst/U11604                | A1 ^ -> ZN v | ND2D8    | 0.048 |   1.189 |   -0.647 | 
     | normalizer_inst/U11093                | A1 v -> ZN ^ | NR2D2    | 0.079 |   1.268 |   -0.568 | 
     | normalizer_inst/FE_RC_2148_0          | A2 ^ -> ZN v | OAI21D4  | 0.058 |   1.326 |   -0.510 | 
     | normalizer_inst/U3525                 | A1 v -> ZN ^ | ND2D4    | 0.031 |   1.357 |   -0.479 | 
     | normalizer_inst/U3526                 | A1 ^ -> ZN v | ND2D4    | 0.024 |   1.381 |   -0.455 | 
     | normalizer_inst/FE_OFC1476_n2646      | I v -> ZN ^  | INVD4    | 0.026 |   1.407 |   -0.429 | 
     | normalizer_inst/U3226                 | A2 ^ -> ZN v | ND2D8    | 0.046 |   1.453 |   -0.383 | 
     | normalizer_inst/FE_OFC1896_n5661      | I v -> ZN ^  | INVD6    | 0.043 |   1.496 |   -0.340 | 
     | normalizer_inst/U1271                 | A1 ^ -> ZN v | ND2D1    | 0.044 |   1.540 |   -0.295 | 
     | normalizer_inst/U9182                 | A1 v -> ZN ^ | NR2D2    | 0.062 |   1.602 |   -0.234 | 
     | normalizer_inst/U8829                 | A2 ^ -> ZN v | NR2XD1   | 0.064 |   1.666 |   -0.170 | 
     | normalizer_inst/FE_RC_650_0           | A1 v -> Z v  | AN3XD1   | 0.057 |   1.722 |   -0.113 | 
     | normalizer_inst/FE_RC_648_0           | A1 v -> ZN ^ | ND3D2    | 0.037 |   1.760 |   -0.076 | 
     | normalizer_inst/U11230                | A1 ^ -> ZN v | CKND2D2  | 0.041 |   1.801 |   -0.035 | 
     | normalizer_inst/U10833                | A1 v -> ZN ^ | NR2D3    | 0.049 |   1.850 |    0.014 | 
     | normalizer_inst/U2663                 | A2 ^ -> ZN v | NR2XD4   | 0.038 |   1.888 |    0.052 | 
     | normalizer_inst/U3220                 | A1 v -> ZN ^ | CKND2D8  | 0.030 |   1.918 |    0.082 | 
     | normalizer_inst/U888                  | A2 ^ -> ZN v | ND2D4    | 0.034 |   1.952 |    0.116 | 
     | normalizer_inst/FE_RC_121_0           | A2 v -> ZN ^ | ND2D8    | 0.035 |   1.987 |    0.151 | 
     | normalizer_inst/FE_OFC1344_n4671      | I ^ -> ZN v  | CKND4    | 0.035 |   2.021 |    0.186 | 
     | normalizer_inst/U3128                 | A1 v -> ZN ^ | ND2D8    | 0.032 |   2.053 |    0.218 | 
     | normalizer_inst/U756                  | A1 ^ -> ZN v | NR2D1    | 0.025 |   2.078 |    0.243 | 
     | normalizer_inst/U9089                 | A1 v -> ZN ^ | ND2D2    | 0.033 |   2.111 |    0.276 | 
     | normalizer_inst/FE_RC_1288_0          | A2 ^ -> ZN v | ND3D4    | 0.046 |   2.157 |    0.321 | 
     | normalizer_inst/U2505                 | A1 v -> ZN ^ | NR2XD3   | 0.058 |   2.215 |    0.380 | 
     | normalizer_inst/U627                  | A1 ^ -> ZN v | CKND2D3  | 0.034 |   2.250 |    0.414 | 
     | normalizer_inst/U2502                 | A1 v -> ZN ^ | NR2D3    | 0.052 |   2.301 |    0.466 | 
     | normalizer_inst/U2365                 | A2 ^ -> ZN v | NR2XD1   | 0.036 |   2.338 |    0.502 | 
     | normalizer_inst/FE_RC_2391_0          | B1 v -> ZN ^ | INR2D2   | 0.039 |   2.377 |    0.541 | 
     | normalizer_inst/U2604_dup             | A2 ^ -> ZN v | ND2D1    | 0.042 |   2.419 |    0.583 | 
     | normalizer_inst/FE_RC_507_0           | A1 v -> ZN ^ | ND3D2    | 0.031 |   2.450 |    0.614 | 
     | normalizer_inst/U9512                 | A1 ^ -> ZN v | ND2D4    | 0.033 |   2.483 |    0.647 | 
     | normalizer_inst/U9685                 | A1 v -> ZN ^ | CKND2D3  | 0.036 |   2.520 |    0.684 | 
     | normalizer_inst/U2353                 | A1 ^ -> ZN v | CKND2D8  | 0.038 |   2.557 |    0.722 | 
     | normalizer_inst/FE_OCPC2951_n4238     | I v -> ZN ^  | INVD6    | 0.028 |   2.585 |    0.750 | 
     | normalizer_inst/FE_RC_539_0           | A1 ^ -> ZN v | ND3D2    | 0.046 |   2.632 |    0.796 | 
     | normalizer_inst/FE_RC_538_0           | A1 v -> ZN ^ | ND2D4    | 0.046 |   2.677 |    0.842 | 
     | normalizer_inst/FE_OFC2115_n8990      | I ^ -> ZN v  | INVD2    | 0.033 |   2.710 |    0.875 | 
     | normalizer_inst/U2384_dup             | A1 v -> ZN ^ | ND2D8    | 0.034 |   2.744 |    0.908 | 
     | normalizer_inst/FE_OCPC2485_n11277    | I ^ -> Z ^   | BUFFD1   | 0.057 |   2.801 |    0.965 | 
     | normalizer_inst/div_out_2_reg_1__3_   | D ^          | DFQD1    | 0.000 |   2.801 |    0.966 | 
     +----------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__3_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__3_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  2.782
= Slack Time                   -1.814
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.814 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.624 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -1.551 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.509 | 
     | normalizer_inst/U7606                 | A1 ^ -> ZN v | CKND2D3  | 0.041 |   0.346 |   -1.468 | 
     | normalizer_inst/FE_RC_16_0            | A1 v -> ZN ^ | OAI21D4  | 0.053 |   0.399 |   -1.415 | 
     | normalizer_inst/U3152                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   0.434 |   -1.380 | 
     | normalizer_inst/U2689                 | A1 v -> ZN ^ | NR2XD2   | 0.027 |   0.461 |   -1.353 | 
     | normalizer_inst/U2578                 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.489 |   -1.325 | 
     | normalizer_inst/U3132                 | A1 v -> ZN ^ | NR2XD3   | 0.031 |   0.520 |   -1.294 | 
     | normalizer_inst/U10327                | A1 ^ -> ZN v | ND3D8    | 0.045 |   0.566 |   -1.248 | 
     | normalizer_inst/U2230                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   0.600 |   -1.214 | 
     | normalizer_inst/U10551                | A1 ^ -> ZN v | NR2D2    | 0.021 |   0.621 |   -1.193 | 
     | normalizer_inst/U2585                 | A1 v -> ZN ^ | ND2D2    | 0.022 |   0.644 |   -1.170 | 
     | normalizer_inst/U2302                 | A1 ^ -> ZN v | ND2D3    | 0.030 |   0.674 |   -1.140 | 
     | normalizer_inst/U1775                 | I v -> ZN ^  | CKND4    | 0.030 |   0.704 |   -1.110 | 
     | normalizer_inst/U10300_dup            | A2 ^ -> ZN v | ND2D4    | 0.047 |   0.752 |   -1.062 | 
     | normalizer_inst/U2391                 | A1 v -> ZN ^ | NR2D2    | 0.038 |   0.790 |   -1.024 | 
     | normalizer_inst/U2156                 | A1 ^ -> ZN v | NR2D2    | 0.023 |   0.813 |   -1.001 | 
     | normalizer_inst/U2654                 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.838 |   -0.976 | 
     | normalizer_inst/U9628                 | A1 ^ -> ZN v | ND3D4    | 0.036 |   0.874 |   -0.940 | 
     | normalizer_inst/U8230                 | A2 v -> ZN ^ | ND2D4    | 0.037 |   0.911 |   -0.903 | 
     | normalizer_inst/U8229                 | A1 ^ -> ZN v | ND2D8    | 0.043 |   0.954 |   -0.860 | 
     | normalizer_inst/U9048                 | A2 v -> ZN ^ | ND2D4    | 0.041 |   0.995 |   -0.819 | 
     | normalizer_inst/U10369                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.029 |   -0.785 | 
     | normalizer_inst/U8628                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.062 |   -0.752 | 
     | normalizer_inst/U3495                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.100 |   -0.714 | 
     | normalizer_inst/U2415                 | I v -> ZN ^  | INVD3    | 0.036 |   1.136 |   -0.678 | 
     | normalizer_inst/U8853                 | A1 ^ -> ZN v | ND2D8    | 0.036 |   1.172 |   -0.642 | 
     | normalizer_inst/U8974                 | A1 v -> ZN ^ | ND2D8    | 0.040 |   1.211 |   -0.603 | 
     | normalizer_inst/U7963_dup             | A1 ^ -> ZN v | ND2D2    | 0.029 |   1.240 |   -0.574 | 
     | normalizer_inst/U1452                 | I v -> ZN ^  | INVD2    | 0.030 |   1.270 |   -0.544 | 
     | normalizer_inst/U10299                | A2 ^ -> ZN v | ND2D4    | 0.028 |   1.298 |   -0.517 | 
     | normalizer_inst/U10938_dup            | A1 v -> ZN ^ | CKND2D4  | 0.030 |   1.328 |   -0.487 | 
     | normalizer_inst/FE_RC_107_0           | A2 ^ -> ZN v | OAI21D4  | 0.039 |   1.367 |   -0.447 | 
     | normalizer_inst/U9004                 | A1 v -> ZN ^ | CKND2D8  | 0.043 |   1.409 |   -0.405 | 
     | normalizer_inst/FE_OCPC2517_n1781     | I ^ -> Z ^   | BUFFD4   | 0.054 |   1.463 |   -0.351 | 
     | normalizer_inst/U1326                 | A1 ^ -> ZN v | NR2D2    | 0.021 |   1.485 |   -0.330 | 
     | normalizer_inst/U4909                 | A1 v -> ZN ^ | ND2D2    | 0.021 |   1.505 |   -0.309 | 
     | normalizer_inst/U4902                 | A1 ^ -> ZN v | ND2D3    | 0.034 |   1.539 |   -0.275 | 
     | normalizer_inst/U3984                 | A1 v -> ZN ^ | NR2XD4   | 0.040 |   1.579 |   -0.235 | 
     | normalizer_inst/U13997                | A1 ^ -> ZN v | ND3D4    | 0.081 |   1.660 |   -0.154 | 
     | normalizer_inst/U5634                 | A1 v -> ZN ^ | ND2D2    | 0.053 |   1.713 |   -0.101 | 
     | normalizer_inst/FE_RC_15_0            | A1 ^ -> ZN v | OAI21D4  | 0.037 |   1.750 |   -0.064 | 
     | normalizer_inst/U10720                | B v -> ZN ^  | AOI21D4  | 0.060 |   1.810 |   -0.004 | 
     | normalizer_inst/FE_RC_418_0           | A2 ^ -> ZN v | OAI211D4 | 0.063 |   1.873 |    0.059 | 
     | normalizer_inst/FE_RC_489_0           | B1 v -> ZN ^ | IND2D4   | 0.045 |   1.917 |    0.103 | 
     | normalizer_inst/U4460                 | A1 ^ -> ZN v | CKND2D8  | 0.044 |   1.961 |    0.147 | 
     | normalizer_inst/FE_RC_223_0           | A1 v -> ZN ^ | NR2D2    | 0.073 |   2.034 |    0.220 | 
     | normalizer_inst/FE_RC_221_0_dup       | B1 ^ -> ZN v | IND2D4   | 0.042 |   2.076 |    0.262 | 
     | normalizer_inst/FE_OFC1508_n707       | I v -> ZN ^  | CKND6    | 0.034 |   2.110 |    0.296 | 
     | normalizer_inst/FE_RC_5_0             | A1 ^ -> ZN v | OAI21D4  | 0.037 |   2.147 |    0.333 | 
     | normalizer_inst/U7662                 | A1 v -> ZN ^ | ND3D8    | 0.042 |   2.189 |    0.375 | 
     | normalizer_inst/U519                  | A1 ^ -> ZN v | ND2D1    | 0.080 |   2.269 |    0.455 | 
     | normalizer_inst/U4732                 | B v -> Z v   | OA21D2   | 0.090 |   2.359 |    0.545 | 
     | normalizer_inst/U10335                | A1 v -> ZN ^ | NR3D2    | 0.051 |   2.410 |    0.596 | 
     | normalizer_inst/U11492                | A1 ^ -> ZN v | NR2XD2   | 0.052 |   2.462 |    0.648 | 
     | normalizer_inst/FE_RC_1056_0_dup      | A2 v -> ZN ^ | OAI211D4 | 0.048 |   2.510 |    0.696 | 
     | normalizer_inst/U13912                | A1 ^ -> ZN v | ND2D3    | 0.037 |   2.547 |    0.733 | 
     | normalizer_inst/U13994                | A2 v -> ZN ^ | CKND2D4  | 0.034 |   2.581 |    0.767 | 
     | normalizer_inst/U330_dup              | A2 ^ -> ZN v | ND2D4    | 0.036 |   2.617 |    0.803 | 
     | normalizer_inst/U2537                 | A2 v -> ZN ^ | ND2D4    | 0.035 |   2.653 |    0.838 | 
     | normalizer_inst/U302                  | I ^ -> ZN v  | CKND2    | 0.031 |   2.684 |    0.869 | 
     | normalizer_inst/U295_dup              | A2 v -> ZN ^ | CKND2D3  | 0.042 |   2.726 |    0.912 | 
     | normalizer_inst/FE_OCPC3993_FE_RN_470 | I ^ -> Z ^   | BUFFD1   | 0.056 |   2.782 |    0.967 | 
     | normalizer_inst/div_out_1_reg_0__3_   | D ^          | DFQD1    | 0.000 |   2.782 |    0.967 | 
     +----------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__4_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.025
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.975
- Arrival Time                  2.729
= Slack Time                   -1.754
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.754 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.563 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -1.491 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.448 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -1.420 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.386 |   -1.367 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -1.295 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -1.215 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |   -1.162 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |   -1.138 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |   -1.071 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |   -1.031 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |   -1.004 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |   -0.965 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |   -0.917 | 
     | normalizer_inst/FE_RC_2028_0          | A1 v -> ZN ^ | NR3D0    | 0.096 |   0.933 |   -0.821 | 
     | normalizer_inst/U10711                | A1 ^ -> ZN v | ND2D2    | 0.053 |   0.986 |   -0.768 | 
     | normalizer_inst/U9842                 | A1 v -> ZN ^ | ND2D4    | 0.041 |   1.027 |   -0.727 | 
     | normalizer_inst/U9650                 | A2 ^ -> ZN v | ND2D3    | 0.041 |   1.068 |   -0.686 | 
     | normalizer_inst/U11226                | A2 v -> ZN ^ | ND3D8    | 0.041 |   1.109 |   -0.645 | 
     | normalizer_inst/U1557                 | A1 ^ -> ZN v | ND2D3    | 0.061 |   1.169 |   -0.584 | 
     | normalizer_inst/U10862                | A1 v -> ZN ^ | ND2D8    | 0.041 |   1.211 |   -0.543 | 
     | normalizer_inst/FE_OCPC3092_n5561     | I ^ -> ZN v  | INVD4    | 0.029 |   1.240 |   -0.514 | 
     | normalizer_inst/U4970                 | A1 v -> ZN ^ | ND2D3    | 0.025 |   1.265 |   -0.489 | 
     | normalizer_inst/U11643                | A2 ^ -> ZN v | ND2D2    | 0.037 |   1.302 |   -0.452 | 
     | normalizer_inst/FE_RC_42_1            | B v -> ZN ^  | AOI21D4  | 0.053 |   1.355 |   -0.399 | 
     | normalizer_inst/U4326                 | A1 ^ -> ZN v | NR2D3    | 0.029 |   1.384 |   -0.370 | 
     | normalizer_inst/U10485                | A2 v -> ZN ^ | OAI211D4 | 0.047 |   1.430 |   -0.323 | 
     | normalizer_inst/U4116                 | A1 ^ -> ZN v | CKND2D8  | 0.059 |   1.489 |   -0.264 | 
     | normalizer_inst/U3280                 | A1 v -> ZN ^ | ND2D8    | 0.035 |   1.525 |   -0.229 | 
     | normalizer_inst/U1306                 | I ^ -> ZN v  | INVD6    | 0.024 |   1.548 |   -0.205 | 
     | normalizer_inst/U11352                | A1 v -> ZN ^ | ND2D3    | 0.031 |   1.579 |   -0.175 | 
     | normalizer_inst/U4006                 | A1 ^ -> ZN v | CKND2D4  | 0.025 |   1.603 |   -0.150 | 
     | normalizer_inst/U1231                 | A1 v -> ZN ^ | NR2D3    | 0.049 |   1.653 |   -0.101 | 
     | normalizer_inst/FE_RC_765_0           | A2 ^ -> ZN v | CKND2D4  | 0.062 |   1.714 |   -0.039 | 
     | normalizer_inst/U4441                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.747 |   -0.006 | 
     | normalizer_inst/U1143                 | I ^ -> ZN v  | INVD2    | 0.021 |   1.768 |    0.014 | 
     | normalizer_inst/U3489                 | A1 v -> ZN ^ | ND2D1    | 0.034 |   1.802 |    0.048 | 
     | normalizer_inst/U9915                 | A1 ^ -> ZN v | ND2D2    | 0.044 |   1.845 |    0.092 | 
     | normalizer_inst/U10746                | B v -> ZN ^  | AOI21D4  | 0.066 |   1.911 |    0.158 | 
     | normalizer_inst/U9411                 | A1 ^ -> ZN v | OAI21D4  | 0.037 |   1.949 |    0.195 | 
     | normalizer_inst/U9354                 | I v -> ZN ^  | INVD4    | 0.036 |   1.985 |    0.231 | 
     | normalizer_inst/U869                  | A1 ^ -> ZN v | ND2D8    | 0.032 |   2.017 |    0.263 | 
     | normalizer_inst/U10748                | A2 v -> ZN ^ | ND2D4    | 0.039 |   2.055 |    0.302 | 
     | normalizer_inst/U10479                | A1 ^ -> ZN v | NR2D8    | 0.035 |   2.090 |    0.337 | 
     | normalizer_inst/U11218                | A1 v -> ZN ^ | ND2D1    | 0.048 |   2.138 |    0.384 | 
     | normalizer_inst/FE_RC_966_0           | A2 ^ -> ZN v | ND3D4    | 0.054 |   2.192 |    0.439 | 
     | normalizer_inst/FE_RC_622_0           | A1 v -> ZN ^ | NR2D8    | 0.045 |   2.237 |    0.483 | 
     | normalizer_inst/FE_RC_621_0_dup       | A1 ^ -> ZN v | ND2D4    | 0.045 |   2.282 |    0.528 | 
     | normalizer_inst/U10736                | A1 v -> ZN ^ | ND2D1    | 0.068 |   2.350 |    0.597 | 
     | normalizer_inst/U4488                 | A2 ^ -> ZN v | OAI21D4  | 0.049 |   2.399 |    0.646 | 
     | normalizer_inst/U4487                 | B v -> ZN ^  | AOI21D4  | 0.088 |   2.487 |    0.734 | 
     | normalizer_inst/FE_RC_1504_0          | A2 ^ -> ZN v | OAI211D4 | 0.061 |   2.548 |    0.794 | 
     | normalizer_inst/U3104                 | A1 v -> ZN ^ | ND2D4    | 0.033 |   2.581 |    0.828 | 
     | normalizer_inst/U4135_dup             | A1 ^ -> ZN v | CKND2D8  | 0.042 |   2.623 |    0.870 | 
     | normalizer_inst/U13133                | A1 v -> ZN ^ | CKND2D1  | 0.047 |   2.671 |    0.917 | 
     | normalizer_inst/U4538                 | A1 ^ -> ZN v | ND2D1    | 0.058 |   2.728 |    0.975 | 
     | normalizer_inst/div_out_1_reg_1__4_   | D v          | DFQD1    | 0.000 |   2.729 |    0.975 | 
     +----------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__3_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__3_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  2.721
= Slack Time                   -1.752
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_         | CP ^         |          |       |   0.000 |   -1.752 | 
     | normalizer_inst/sum_reg_12_         | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.562 | 
     | normalizer_inst/FE_RC_1354_0        | A1 ^ -> ZN v | NR2XD4   | 0.065 |   0.255 |   -1.497 | 
     | normalizer_inst/U3059               | A1 v -> ZN ^ | ND3D4    | 0.037 |   0.292 |   -1.460 | 
     | normalizer_inst/U4250               | A1 ^ -> ZN v | NR2XD4   | 0.031 |   0.324 |   -1.429 | 
     | normalizer_inst/U2775_dup           | A1 v -> ZN ^ | CKND2D4  | 0.041 |   0.365 |   -1.388 | 
     | normalizer_inst/U2573_dup           | A1 ^ -> ZN v | ND2D1    | 0.067 |   0.432 |   -1.321 | 
     | normalizer_inst/FE_RC_2144_0        | A1 v -> ZN ^ | OAI21D1  | 0.097 |   0.528 |   -1.224 | 
     | normalizer_inst/FE_RC_171_0         | A2 ^ -> ZN v | ND3D4    | 0.070 |   0.598 |   -1.154 | 
     | normalizer_inst/U2309               | A1 v -> ZN ^ | ND2D8    | 0.041 |   0.639 |   -1.113 | 
     | normalizer_inst/U2237               | I ^ -> ZN v  | INVD4    | 0.031 |   0.670 |   -1.083 | 
     | normalizer_inst/U8379               | A2 v -> ZN ^ | ND2D3    | 0.036 |   0.706 |   -1.046 | 
     | normalizer_inst/FE_RC_197_0         | A1 ^ -> ZN v | ND2D2    | 0.036 |   0.742 |   -1.010 | 
     | normalizer_inst/FE_RC_198_0         | A1 v -> ZN ^ | ND2D1    | 0.031 |   0.773 |   -0.979 | 
     | normalizer_inst/FE_RC_362_0         | A1 ^ -> ZN v | CKND2D2  | 0.026 |   0.799 |   -0.953 | 
     | normalizer_inst/FE_RC_2204_0        | B v -> ZN ^  | IAO21D1  | 0.046 |   0.845 |   -0.907 | 
     | normalizer_inst/U2252               | A1 ^ -> ZN v | ND2D2    | 0.040 |   0.885 |   -0.867 | 
     | normalizer_inst/FE_RC_261_0         | A1 v -> ZN ^ | ND3D4    | 0.030 |   0.915 |   -0.837 | 
     | normalizer_inst/U2478               | A1 ^ -> ZN v | ND3D8    | 0.048 |   0.963 |   -0.789 | 
     | normalizer_inst/U10713              | A1 v -> ZN ^ | NR2D3    | 0.060 |   1.023 |   -0.729 | 
     | normalizer_inst/U3130               | A2 ^ -> ZN v | NR2XD4   | 0.051 |   1.074 |   -0.678 | 
     | normalizer_inst/U2975_dup           | A2 v -> ZN ^ | ND2D8    | 0.041 |   1.116 |   -0.637 | 
     | normalizer_inst/U1613               | A1 ^ -> ZN v | ND2D3    | 0.032 |   1.148 |   -0.605 | 
     | normalizer_inst/U9557               | A1 v -> ZN ^ | ND2D2    | 0.034 |   1.182 |   -0.570 | 
     | normalizer_inst/U1573               | A1 ^ -> ZN v | CKND2D8  | 0.039 |   1.221 |   -0.532 | 
     | normalizer_inst/U7200               | A1 v -> ZN ^ | CKND2D1  | 0.057 |   1.277 |   -0.475 | 
     | normalizer_inst/FE_RC_302_0         | B ^ -> ZN v  | OAI21D4  | 0.055 |   1.332 |   -0.420 | 
     | normalizer_inst/U1472               | A1 v -> ZN ^ | ND2D3    | 0.027 |   1.359 |   -0.393 | 
     | normalizer_inst/U7115               | A1 ^ -> ZN v | ND2D4    | 0.030 |   1.390 |   -0.363 | 
     | normalizer_inst/U8694               | A1 v -> ZN ^ | ND2D3    | 0.031 |   1.421 |   -0.331 | 
     | normalizer_inst/U8690               | A1 ^ -> ZN v | ND2D8    | 0.038 |   1.459 |   -0.293 | 
     | normalizer_inst/FE_OCPC2481_n5008   | I v -> ZN ^  | INVD4    | 0.031 |   1.490 |   -0.262 | 
     | normalizer_inst/FE_RC_1175_0        | A1 ^ -> ZN v | ND3D8    | 0.054 |   1.544 |   -0.209 | 
     | normalizer_inst/FE_OFC1334_n3625    | I v -> ZN ^  | INVD3    | 0.058 |   1.601 |   -0.151 | 
     | normalizer_inst/U8833               | A1 ^ -> ZN v | ND2D2    | 0.047 |   1.648 |   -0.104 | 
     | normalizer_inst/U2871               | A1 v -> Z v  | AN2D4    | 0.053 |   1.701 |   -0.051 | 
     | normalizer_inst/U4195               | A2 v -> ZN ^ | ND3D8    | 0.035 |   1.736 |   -0.016 | 
     | normalizer_inst/U4194               | A1 ^ -> ZN v | ND2D3    | 0.035 |   1.771 |    0.019 | 
     | normalizer_inst/U2331               | A2 v -> ZN ^ | OAI21D2  | 0.053 |   1.824 |    0.072 | 
     | normalizer_inst/U2465               | A1 ^ -> ZN v | ND2D2    | 0.037 |   1.861 |    0.109 | 
     | normalizer_inst/U7960               | A1 v -> ZN ^ | CKND2D4  | 0.033 |   1.894 |    0.142 | 
     | normalizer_inst/FE_RC_708_0         | I ^ -> ZN v  | INVD3    | 0.021 |   1.915 |    0.163 | 
     | normalizer_inst/FE_RC_707_0_dup     | A1 v -> ZN ^ | CKND2D1  | 0.040 |   1.955 |    0.203 | 
     | normalizer_inst/U2463               | A1 ^ -> ZN v | ND2D2    | 0.029 |   1.984 |    0.232 | 
     | normalizer_inst/U2330               | I v -> ZN ^  | CKND2    | 0.024 |   2.008 |    0.256 | 
     | normalizer_inst/U2456               | A1 ^ -> ZN v | ND3D4    | 0.042 |   2.050 |    0.297 | 
     | normalizer_inst/FE_OCPC2802_n1481   | I v -> ZN ^  | INVD3    | 0.055 |   2.105 |    0.353 | 
     | normalizer_inst/U810                | A1 ^ -> ZN v | CKND2D2  | 0.033 |   2.138 |    0.386 | 
     | normalizer_inst/U11300              | A1 v -> ZN ^ | ND2D2    | 0.035 |   2.173 |    0.421 | 
     | normalizer_inst/U2681               | A1 ^ -> ZN v | NR2XD3   | 0.031 |   2.204 |    0.452 | 
     | normalizer_inst/U3182               | A1 v -> ZN ^ | ND2D3    | 0.033 |   2.238 |    0.486 | 
     | normalizer_inst/FE_OFC291_n3975_dup | I ^ -> ZN v  | INVD6    | 0.024 |   2.262 |    0.510 | 
     | normalizer_inst/U3350_dup           | A1 v -> ZN ^ | ND2D1    | 0.030 |   2.292 |    0.540 | 
     | normalizer_inst/U9248               | A2 ^ -> ZN v | ND2D2    | 0.036 |   2.328 |    0.575 | 
     | normalizer_inst/U2447               | A1 v -> ZN ^ | ND2D2    | 0.038 |   2.366 |    0.613 | 
     | normalizer_inst/U9247               | A1 ^ -> ZN v | ND2D4    | 0.029 |   2.395 |    0.643 | 
     | normalizer_inst/U2999               | A1 v -> ZN ^ | ND2D4    | 0.028 |   2.423 |    0.671 | 
     | normalizer_inst/U8443               | A1 ^ -> ZN v | ND2D4    | 0.029 |   2.452 |    0.700 | 
     | normalizer_inst/U2446_dup           | A1 v -> ZN ^ | CKND2D3  | 0.028 |   2.480 |    0.728 | 
     | normalizer_inst/U8442               | A1 ^ -> ZN v | ND2D3    | 0.028 |   2.508 |    0.756 | 
     | normalizer_inst/U2954               | A1 v -> ZN ^ | ND2D4    | 0.025 |   2.533 |    0.781 | 
     | normalizer_inst/U2998               | A1 ^ -> ZN v | ND2D3    | 0.053 |   2.586 |    0.834 | 
     | normalizer_inst/FE_RC_818_0_dup     | A2 v -> ZN ^ | ND3D8    | 0.047 |   2.633 |    0.881 | 
     | normalizer_inst/U2736               | A2 ^ -> ZN v | ND2D8    | 0.057 |   2.690 |    0.938 | 
     | normalizer_inst/FE_RC_2168_0        | I v -> ZN ^  | CKND1    | 0.030 |   2.721 |    0.968 | 
     | normalizer_inst/div_out_2_reg_0__3_ | D ^          | DFQD1    | 0.000 |   2.721 |    0.968 | 
     +--------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__4_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__4_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  2.696
= Slack Time                   -1.732
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.732 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -1.546 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.251 |   -1.480 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -1.447 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4   | 0.048 |   0.333 |   -1.398 | 
     | normalizer_inst/U7601_dup             | A1 ^ -> ZN v | CKND2D8  | 0.040 |   0.374 |   -1.358 | 
     | normalizer_inst/U12164                | A1 v -> ZN ^ | NR2XD2   | 0.033 |   0.407 |   -1.325 | 
     | normalizer_inst/U11575                | A1 ^ -> ZN v | CKND2D4  | 0.033 |   0.440 |   -1.291 | 
     | normalizer_inst/U7459                 | A1 v -> ZN ^ | NR2XD4   | 0.031 |   0.471 |   -1.261 | 
     | normalizer_inst/FE_RC_1442_0          | A1 ^ -> ZN v | ND3D8    | 0.052 |   0.523 |   -1.209 | 
     | normalizer_inst/FE_DBTC70_n2960       | I v -> ZN ^  | CKND6    | 0.029 |   0.552 |   -1.180 | 
     | normalizer_inst/U3136_dup             | A1 ^ -> ZN v | CKND2D4  | 0.042 |   0.594 |   -1.138 | 
     | normalizer_inst/U2611                 | A2 v -> ZN ^ | AOI22D2  | 0.076 |   0.670 |   -1.062 | 
     | normalizer_inst/FE_RC_1295_0          | A2 ^ -> ZN v | ND2D4    | 0.065 |   0.734 |   -0.997 | 
     | normalizer_inst/U12360                | A1 v -> ZN ^ | ND2D1    | 0.053 |   0.787 |   -0.945 | 
     | normalizer_inst/U8057                 | B ^ -> ZN v  | OAI21D2  | 0.053 |   0.840 |   -0.891 | 
     | normalizer_inst/U9711                 | A2 v -> ZN ^ | NR2XD1   | 0.055 |   0.896 |   -0.836 | 
     | normalizer_inst/FE_RC_1409_0          | A1 ^ -> ZN v | OAI211D4 | 0.050 |   0.945 |   -0.786 | 
     | normalizer_inst/U10523                | A2 v -> ZN ^ | NR2D3    | 0.057 |   1.002 |   -0.730 | 
     | normalizer_inst/U10616                | A2 ^ -> ZN v | NR2XD4   | 0.043 |   1.045 |   -0.687 | 
     | normalizer_inst/FE_RC_1636_0          | A2 v -> ZN ^ | ND2D8    | 0.038 |   1.083 |   -0.649 | 
     | normalizer_inst/U8246                 | A1 ^ -> ZN v | CKND2D3  | 0.050 |   1.133 |   -0.599 | 
     | normalizer_inst/U8244                 | A1 v -> ZN ^ | ND2D8    | 0.037 |   1.170 |   -0.561 | 
     | normalizer_inst/FE_RC_249_0           | A1 ^ -> ZN v | ND3D1    | 0.072 |   1.242 |   -0.490 | 
     | normalizer_inst/U5780                 | A1 v -> ZN ^ | ND2D2    | 0.045 |   1.287 |   -0.445 | 
     | normalizer_inst/U2614                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   1.322 |   -0.410 | 
     | normalizer_inst/U8708                 | A1 v -> ZN ^ | ND3D2    | 0.030 |   1.352 |   -0.379 | 
     | normalizer_inst/U7141                 | A1 ^ -> ZN v | ND2D4    | 0.037 |   1.389 |   -0.342 | 
     | normalizer_inst/U7122                 | A1 v -> ZN ^ | ND2D3    | 0.037 |   1.427 |   -0.305 | 
     | normalizer_inst/U2601_dup             | A1 ^ -> ZN v | ND2D4    | 0.033 |   1.460 |   -0.272 | 
     | normalizer_inst/FE_RC_2357_0          | A1 v -> ZN v | IND2D4   | 0.063 |   1.523 |   -0.209 | 
     | normalizer_inst/FE_OCPC3024_n17       | I v -> ZN ^  | INVD3    | 0.030 |   1.553 |   -0.179 | 
     | normalizer_inst/U8394                 | A1 ^ -> ZN v | ND2D8    | 0.033 |   1.586 |   -0.146 | 
     | normalizer_inst/U8927                 | A1 v -> ZN ^ | NR2D3    | 0.058 |   1.644 |   -0.088 | 
     | normalizer_inst/U7044                 | I ^ -> ZN v  | CKND1    | 0.035 |   1.679 |   -0.053 | 
     | normalizer_inst/U7015                 | A1 v -> ZN ^ | ND2D1    | 0.035 |   1.714 |   -0.018 | 
     | normalizer_inst/FE_RC_1876_0          | A1 ^ -> ZN v | NR3D0    | 0.040 |   1.754 |    0.022 | 
     | normalizer_inst/U13971                | A1 v -> ZN ^ | NR2D1    | 0.047 |   1.801 |    0.069 | 
     | normalizer_inst/U1011                 | A2 ^ -> ZN v | ND2D1    | 0.048 |   1.849 |    0.117 | 
     | normalizer_inst/FE_RC_2373_0          | A1 v -> Z v  | AN2D2    | 0.051 |   1.900 |    0.168 | 
     | normalizer_inst/U2420                 | A1 v -> ZN ^ | ND2D3    | 0.024 |   1.924 |    0.193 | 
     | normalizer_inst/U8818_dup             | A1 ^ -> ZN v | AOI21D4  | 0.040 |   1.964 |    0.233 | 
     | normalizer_inst/U10185                | A2 v -> ZN ^ | ND2D4    | 0.043 |   2.007 |    0.275 | 
     | normalizer_inst/U813                  | I ^ -> ZN v  | INVD2    | 0.029 |   2.037 |    0.305 | 
     | normalizer_inst/U4013                 | A1 v -> ZN ^ | NR2D3    | 0.058 |   2.094 |    0.362 | 
     | normalizer_inst/U8768                 | A1 ^ -> ZN v | ND2D1    | 0.079 |   2.173 |    0.441 | 
     | normalizer_inst/U2332                 | A1 v -> ZN ^ | ND3D3    | 0.045 |   2.218 |    0.486 | 
     | normalizer_inst/U674                  | I ^ -> ZN v  | INVD6    | 0.027 |   2.244 |    0.513 | 
     | normalizer_inst/U11056                | A1 v -> ZN ^ | ND2D8    | 0.024 |   2.269 |    0.537 | 
     | normalizer_inst/U10436                | A1 ^ -> ZN v | ND2D1    | 0.046 |   2.315 |    0.583 | 
     | normalizer_inst/U2365                 | A1 v -> ZN ^ | NR2XD1   | 0.042 |   2.357 |    0.625 | 
     | normalizer_inst/FE_RC_2391_0          | B1 ^ -> ZN v | INR2D2   | 0.024 |   2.380 |    0.649 | 
     | normalizer_inst/U2604_dup             | A2 v -> ZN ^ | ND2D1    | 0.029 |   2.410 |    0.678 | 
     | normalizer_inst/FE_RC_507_0           | A1 ^ -> ZN v | ND3D2    | 0.045 |   2.455 |    0.723 | 
     | normalizer_inst/U9512                 | A1 v -> ZN ^ | ND2D4    | 0.035 |   2.490 |    0.758 | 
     | normalizer_inst/U9685                 | A1 ^ -> ZN v | CKND2D3  | 0.034 |   2.524 |    0.792 | 
     | normalizer_inst/U2353                 | A1 v -> ZN ^ | CKND2D8  | 0.035 |   2.559 |    0.828 | 
     | normalizer_inst/U10564                | A1 ^ -> ZN v | ND2D2    | 0.046 |   2.605 |    0.873 | 
     | normalizer_inst/FE_OCPC2798_n4093     | I v -> Z v   | BUFFD4   | 0.057 |   2.662 |    0.930 | 
     | normalizer_inst/U4541                 | A1 v -> ZN ^ | ND2D1    | 0.034 |   2.696 |    0.965 | 
     | normalizer_inst/div_out_2_reg_1__4_   | D ^          | DFQD1    | 0.000 |   2.696 |    0.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__4_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__4_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  2.671
= Slack Time                   -1.703
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_         | CP ^         |          |       |   0.000 |   -1.703 | 
     | normalizer_inst/sum_reg_12_         | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.513 | 
     | normalizer_inst/FE_RC_1354_0        | A1 ^ -> ZN v | NR2XD4   | 0.065 |   0.255 |   -1.448 | 
     | normalizer_inst/U3059               | A1 v -> ZN ^ | ND3D4    | 0.037 |   0.292 |   -1.411 | 
     | normalizer_inst/U4250               | A1 ^ -> ZN v | NR2XD4   | 0.031 |   0.324 |   -1.380 | 
     | normalizer_inst/U2775_dup           | A1 v -> ZN ^ | CKND2D4  | 0.041 |   0.365 |   -1.339 | 
     | normalizer_inst/U2573_dup           | A1 ^ -> ZN v | ND2D1    | 0.067 |   0.432 |   -1.272 | 
     | normalizer_inst/FE_RC_2144_0        | A1 v -> ZN ^ | OAI21D1  | 0.097 |   0.528 |   -1.175 | 
     | normalizer_inst/FE_RC_171_0         | A2 ^ -> ZN v | ND3D4    | 0.070 |   0.598 |   -1.105 | 
     | normalizer_inst/U2309               | A1 v -> ZN ^ | ND2D8    | 0.041 |   0.639 |   -1.064 | 
     | normalizer_inst/U2237               | I ^ -> ZN v  | INVD4    | 0.031 |   0.670 |   -1.034 | 
     | normalizer_inst/U8379               | A2 v -> ZN ^ | ND2D3    | 0.036 |   0.706 |   -0.997 | 
     | normalizer_inst/FE_RC_197_0         | A1 ^ -> ZN v | ND2D2    | 0.036 |   0.742 |   -0.961 | 
     | normalizer_inst/FE_RC_198_0         | A1 v -> ZN ^ | ND2D1    | 0.031 |   0.773 |   -0.930 | 
     | normalizer_inst/FE_RC_362_0         | A1 ^ -> ZN v | CKND2D2  | 0.026 |   0.799 |   -0.904 | 
     | normalizer_inst/FE_RC_2204_0        | B v -> ZN ^  | IAO21D1  | 0.046 |   0.845 |   -0.858 | 
     | normalizer_inst/U2252               | A1 ^ -> ZN v | ND2D2    | 0.040 |   0.885 |   -0.818 | 
     | normalizer_inst/FE_RC_261_0         | A1 v -> ZN ^ | ND3D4    | 0.030 |   0.915 |   -0.788 | 
     | normalizer_inst/U2478               | A1 ^ -> ZN v | ND3D8    | 0.048 |   0.963 |   -0.740 | 
     | normalizer_inst/U10713              | A1 v -> ZN ^ | NR2D3    | 0.060 |   1.023 |   -0.680 | 
     | normalizer_inst/U3130               | A2 ^ -> ZN v | NR2XD4   | 0.051 |   1.074 |   -0.629 | 
     | normalizer_inst/U2975_dup           | A2 v -> ZN ^ | ND2D8    | 0.041 |   1.116 |   -0.588 | 
     | normalizer_inst/U2922               | A1 ^ -> ZN v | ND2D3    | 0.062 |   1.178 |   -0.526 | 
     | normalizer_inst/U1573               | A2 v -> ZN ^ | CKND2D8  | 0.052 |   1.229 |   -0.474 | 
     | normalizer_inst/U7200               | A1 ^ -> ZN v | CKND2D1  | 0.056 |   1.285 |   -0.418 | 
     | normalizer_inst/FE_RC_302_0         | B v -> ZN ^  | OAI21D4  | 0.045 |   1.330 |   -0.373 | 
     | normalizer_inst/U1472               | A1 ^ -> ZN v | ND2D3    | 0.034 |   1.365 |   -0.339 | 
     | normalizer_inst/U7115               | A1 v -> ZN ^ | ND2D4    | 0.028 |   1.393 |   -0.311 | 
     | normalizer_inst/U8694               | A1 ^ -> ZN v | ND2D3    | 0.036 |   1.429 |   -0.275 | 
     | normalizer_inst/U8690               | A1 v -> ZN ^ | ND2D8    | 0.033 |   1.461 |   -0.242 | 
     | normalizer_inst/FE_OCPC2481_n5008   | I ^ -> ZN v  | INVD4    | 0.023 |   1.484 |   -0.219 | 
     | normalizer_inst/FE_RC_1175_0        | A1 v -> ZN ^ | ND3D8    | 0.030 |   1.514 |   -0.189 | 
     | normalizer_inst/FE_OFC1334_n3625    | I ^ -> ZN v  | INVD3    | 0.039 |   1.554 |   -0.150 | 
     | normalizer_inst/U9504               | A1 v -> ZN ^ | ND2D2    | 0.042 |   1.595 |   -0.108 | 
     | normalizer_inst/U2887               | A1 ^ -> ZN v | ND2D4    | 0.035 |   1.630 |   -0.073 | 
     | normalizer_inst/U2890               | A1 v -> ZN ^ | NR2D8    | 0.044 |   1.673 |   -0.030 | 
     | normalizer_inst/U9010_dup           | A1 ^ -> ZN v | ND3D8    | 0.054 |   1.728 |    0.024 | 
     | normalizer_inst/U3459               | A1 v -> ZN ^ | ND2D2    | 0.035 |   1.763 |    0.059 | 
     | normalizer_inst/U1081               | I ^ -> ZN v  | INVD2    | 0.025 |   1.787 |    0.084 | 
     | normalizer_inst/FE_RC_409_0         | A2 v -> ZN ^ | AOI21D2  | 0.054 |   1.841 |    0.138 | 
     | normalizer_inst/FE_RC_1567_0        | C ^ -> ZN v  | OAI211D4 | 0.078 |   1.919 |    0.216 | 
     | normalizer_inst/U2131               | A1 v -> ZN ^ | ND2D4    | 0.044 |   1.963 |    0.260 | 
     | normalizer_inst/U3449               | A1 ^ -> ZN v | CKND2D8  | 0.040 |   2.003 |    0.300 | 
     | normalizer_inst/U2267               | A1 v -> ZN ^ | ND2D8    | 0.029 |   2.032 |    0.329 | 
     | normalizer_inst/U2266               | A1 ^ -> ZN v | NR2XD3   | 0.043 |   2.075 |    0.372 | 
     | normalizer_inst/U8519               | A1 v -> ZN ^ | ND2D2    | 0.037 |   2.112 |    0.408 | 
     | normalizer_inst/FE_RC_2055_0        | A1 ^ -> ZN ^ | INR2D2   | 0.072 |   2.184 |    0.481 | 
     | normalizer_inst/U10508              | A2 ^ -> ZN v | ND2D4    | 0.048 |   2.232 |    0.529 | 
     | normalizer_inst/FE_OCPC2923_n7033   | I v -> ZN ^  | INVD8    | 0.037 |   2.269 |    0.566 | 
     | normalizer_inst/FE_OCPC2926_n7033   | I ^ -> ZN v  | INVD8    | 0.023 |   2.292 |    0.589 | 
     | normalizer_inst/FE_OCPC2927_n7033   | I v -> ZN ^  | CKND4    | 0.020 |   2.312 |    0.609 | 
     | normalizer_inst/U7975               | A1 ^ -> ZN v | ND2D3    | 0.022 |   2.335 |    0.631 | 
     | normalizer_inst/U7974               | A1 v -> ZN ^ | ND2D2    | 0.024 |   2.359 |    0.655 | 
     | normalizer_inst/U2769               | A1 ^ -> ZN v | ND2D2    | 0.025 |   2.383 |    0.680 | 
     | normalizer_inst/U2796               | A2 v -> ZN ^ | NR2XD1   | 0.035 |   2.418 |    0.715 | 
     | normalizer_inst/U2770               | A1 ^ -> ZN v | CKND2D2  | 0.029 |   2.447 |    0.744 | 
     | normalizer_inst/U2956               | A1 v -> ZN ^ | ND2D3    | 0.029 |   2.477 |    0.773 | 
     | normalizer_inst/U9289               | A1 ^ -> ZN v | CKND2D8  | 0.050 |   2.527 |    0.823 | 
     | normalizer_inst/FE_OFC533_n15560    | I v -> ZN ^  | INVD2    | 0.045 |   2.571 |    0.868 | 
     | normalizer_inst/U3770               | A1 ^ -> ZN v | ND2D3    | 0.030 |   2.601 |    0.898 | 
     | normalizer_inst/FE_OFC2081_n3928    | I v -> ZN ^  | INVD4    | 0.026 |   2.627 |    0.924 | 
     | normalizer_inst/FE_OCPC2800_n14606  | I ^ -> ZN v  | INVD4    | 0.020 |   2.647 |    0.944 | 
     | normalizer_inst/U9996               | A2 v -> ZN ^ | ND2D1    | 0.025 |   2.671 |    0.968 | 
     | normalizer_inst/div_out_2_reg_0__4_ | D ^          | DFQD1    | 0.000 |   2.671 |    0.968 | 
     +--------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  2.631
= Slack Time                   -1.662
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.662 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.471 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -1.399 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.357 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -1.328 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.386 |   -1.275 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -1.203 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -1.124 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |   -1.070 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |   -1.046 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |   -0.979 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |   -0.939 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |   -0.912 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |   -0.874 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |   -0.825 | 
     | normalizer_inst/FE_RC_2028_0          | A1 v -> ZN ^ | NR3D0    | 0.096 |   0.933 |   -0.729 | 
     | normalizer_inst/U10711                | A1 ^ -> ZN v | ND2D2    | 0.053 |   0.986 |   -0.676 | 
     | normalizer_inst/U9842                 | A1 v -> ZN ^ | ND2D4    | 0.041 |   1.027 |   -0.635 | 
     | normalizer_inst/U9650                 | A2 ^ -> ZN v | ND2D3    | 0.041 |   1.068 |   -0.594 | 
     | normalizer_inst/U11226                | A2 v -> ZN ^ | ND3D8    | 0.041 |   1.109 |   -0.553 | 
     | normalizer_inst/U1557                 | A1 ^ -> ZN v | ND2D3    | 0.061 |   1.169 |   -0.493 | 
     | normalizer_inst/U10862                | A1 v -> ZN ^ | ND2D8    | 0.041 |   1.211 |   -0.451 | 
     | normalizer_inst/FE_OCPC3092_n5561     | I ^ -> ZN v  | INVD4    | 0.029 |   1.240 |   -0.422 | 
     | normalizer_inst/U4970                 | A1 v -> ZN ^ | ND2D3    | 0.025 |   1.265 |   -0.397 | 
     | normalizer_inst/U11643                | A2 ^ -> ZN v | ND2D2    | 0.037 |   1.302 |   -0.360 | 
     | normalizer_inst/FE_RC_42_1            | B v -> ZN ^  | AOI21D4  | 0.053 |   1.355 |   -0.307 | 
     | normalizer_inst/U4326                 | A1 ^ -> ZN v | NR2D3    | 0.029 |   1.384 |   -0.278 | 
     | normalizer_inst/U10485                | A2 v -> ZN ^ | OAI211D4 | 0.047 |   1.430 |   -0.231 | 
     | normalizer_inst/U4116                 | A1 ^ -> ZN v | CKND2D8  | 0.059 |   1.489 |   -0.173 | 
     | normalizer_inst/U3280                 | A1 v -> ZN ^ | ND2D8    | 0.035 |   1.525 |   -0.137 | 
     | normalizer_inst/U1306                 | I ^ -> ZN v  | INVD6    | 0.024 |   1.548 |   -0.114 | 
     | normalizer_inst/U11352                | A1 v -> ZN ^ | ND2D3    | 0.031 |   1.579 |   -0.083 | 
     | normalizer_inst/U4006                 | A1 ^ -> ZN v | CKND2D4  | 0.025 |   1.603 |   -0.059 | 
     | normalizer_inst/U1231                 | A1 v -> ZN ^ | NR2D3    | 0.049 |   1.653 |   -0.009 | 
     | normalizer_inst/FE_RC_765_0           | A2 ^ -> ZN v | CKND2D4  | 0.062 |   1.714 |    0.053 | 
     | normalizer_inst/U4441                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.747 |    0.086 | 
     | normalizer_inst/U1143                 | I ^ -> ZN v  | INVD2    | 0.021 |   1.768 |    0.106 | 
     | normalizer_inst/U3489                 | A1 v -> ZN ^ | ND2D1    | 0.034 |   1.802 |    0.140 | 
     | normalizer_inst/U9915                 | A1 ^ -> ZN v | ND2D2    | 0.044 |   1.845 |    0.184 | 
     | normalizer_inst/U10746                | B v -> ZN ^  | AOI21D4  | 0.066 |   1.911 |    0.249 | 
     | normalizer_inst/U9411                 | A1 ^ -> ZN v | OAI21D4  | 0.037 |   1.949 |    0.287 | 
     | normalizer_inst/U9354                 | I v -> ZN ^  | INVD4    | 0.036 |   1.985 |    0.323 | 
     | normalizer_inst/U869                  | A1 ^ -> ZN v | ND2D8    | 0.032 |   2.017 |    0.355 | 
     | normalizer_inst/FE_OFC1357_n3435      | I v -> ZN ^  | CKND2    | 0.029 |   2.046 |    0.384 | 
     | normalizer_inst/U849                  | A2 ^ -> ZN v | ND2D4    | 0.034 |   2.080 |    0.418 | 
     | normalizer_inst/U8155                 | A2 v -> ZN ^ | ND2D8    | 0.035 |   2.115 |    0.453 | 
     | normalizer_inst/U8152                 | A1 ^ -> ZN v | ND2D8    | 0.040 |   2.154 |    0.493 | 
     | normalizer_inst/FE_RC_1161_0          | A1 v -> ZN ^ | OAI21D2  | 0.066 |   2.220 |    0.559 | 
     | normalizer_inst/U10741                | A2 ^ -> ZN v | NR2XD4   | 0.058 |   2.278 |    0.617 | 
     | normalizer_inst/U10675_dup            | A1 v -> ZN ^ | ND2D8    | 0.047 |   2.325 |    0.663 | 
     | normalizer_inst/U3931                 | A1 ^ -> ZN v | NR2D4    | 0.025 |   2.350 |    0.689 | 
     | normalizer_inst/U12117                | A1 v -> ZN ^ | NR2XD2   | 0.042 |   2.393 |    0.731 | 
     | normalizer_inst/U10504                | A1 ^ -> ZN v | ND2D4    | 0.037 |   2.429 |    0.768 | 
     | normalizer_inst/U11361                | I v -> ZN ^  | CKND3    | 0.030 |   2.460 |    0.798 | 
     | normalizer_inst/U10740                | A1 ^ -> ZN v | ND2D4    | 0.032 |   2.491 |    0.830 | 
     | normalizer_inst/U10576                | A1 v -> ZN ^ | NR2XD4   | 0.027 |   2.519 |    0.857 | 
     | normalizer_inst/U10505_dup            | A2 ^ -> ZN v | ND2D2    | 0.030 |   2.549 |    0.887 | 
     | normalizer_inst/U4475                 | A1 v -> ZN ^ | ND2D3    | 0.036 |   2.584 |    0.923 | 
     | normalizer_inst/FE_OCPC3020_n15558    | I ^ -> Z ^   | CKBD1    | 0.046 |   2.631 |    0.969 | 
     | normalizer_inst/div_out_1_reg_1__5_   | D ^          | DFQD1    | 0.000 |   2.631 |    0.969 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__4_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__4_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.981
- Arrival Time                  2.621
= Slack Time                   -1.640
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.640 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.450 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -1.377 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.335 | 
     | normalizer_inst/U7606                 | A1 ^ -> ZN v | CKND2D3  | 0.041 |   0.346 |   -1.294 | 
     | normalizer_inst/FE_RC_16_0            | A1 v -> ZN ^ | OAI21D4  | 0.053 |   0.399 |   -1.241 | 
     | normalizer_inst/U3152                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   0.434 |   -1.206 | 
     | normalizer_inst/U2689                 | A1 v -> ZN ^ | NR2XD2   | 0.027 |   0.461 |   -1.179 | 
     | normalizer_inst/U2578                 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.489 |   -1.151 | 
     | normalizer_inst/U3132                 | A1 v -> ZN ^ | NR2XD3   | 0.031 |   0.520 |   -1.120 | 
     | normalizer_inst/U10327                | A1 ^ -> ZN v | ND3D8    | 0.045 |   0.566 |   -1.074 | 
     | normalizer_inst/U2230                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   0.600 |   -1.040 | 
     | normalizer_inst/U10551                | A1 ^ -> ZN v | NR2D2    | 0.021 |   0.622 |   -1.019 | 
     | normalizer_inst/U2585                 | A1 v -> ZN ^ | ND2D2    | 0.022 |   0.644 |   -0.996 | 
     | normalizer_inst/U2302                 | A1 ^ -> ZN v | ND2D3    | 0.030 |   0.674 |   -0.966 | 
     | normalizer_inst/U1775                 | I v -> ZN ^  | CKND4    | 0.030 |   0.704 |   -0.936 | 
     | normalizer_inst/U10300_dup            | A2 ^ -> ZN v | ND2D4    | 0.047 |   0.752 |   -0.888 | 
     | normalizer_inst/U2391                 | A1 v -> ZN ^ | NR2D2    | 0.038 |   0.790 |   -0.850 | 
     | normalizer_inst/U2156                 | A1 ^ -> ZN v | NR2D2    | 0.023 |   0.813 |   -0.827 | 
     | normalizer_inst/U2654                 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.838 |   -0.802 | 
     | normalizer_inst/U9628                 | A1 ^ -> ZN v | ND3D4    | 0.036 |   0.874 |   -0.766 | 
     | normalizer_inst/U8230                 | A2 v -> ZN ^ | ND2D4    | 0.037 |   0.911 |   -0.729 | 
     | normalizer_inst/U8229                 | A1 ^ -> ZN v | ND2D8    | 0.043 |   0.954 |   -0.686 | 
     | normalizer_inst/U9048                 | A2 v -> ZN ^ | ND2D4    | 0.041 |   0.995 |   -0.645 | 
     | normalizer_inst/U10369                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.029 |   -0.611 | 
     | normalizer_inst/U8628                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.062 |   -0.578 | 
     | normalizer_inst/U3495                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.100 |   -0.540 | 
     | normalizer_inst/U2415                 | I v -> ZN ^  | INVD3    | 0.036 |   1.136 |   -0.504 | 
     | normalizer_inst/U8853                 | A1 ^ -> ZN v | ND2D8    | 0.036 |   1.172 |   -0.468 | 
     | normalizer_inst/U8974                 | A1 v -> ZN ^ | ND2D8    | 0.040 |   1.211 |   -0.429 | 
     | normalizer_inst/U8976                 | A1 ^ -> ZN v | NR2XD1   | 0.039 |   1.250 |   -0.390 | 
     | normalizer_inst/U2410                 | A2 v -> ZN ^ | NR2D4    | 0.052 |   1.302 |   -0.338 | 
     | normalizer_inst/U4272                 | I ^ -> ZN v  | INVD3    | 0.028 |   1.331 |   -0.309 | 
     | normalizer_inst/U2128                 | A2 v -> ZN ^ | ND3D8    | 0.024 |   1.355 |   -0.285 | 
     | normalizer_inst/U1376                 | A2 ^ -> ZN v | ND2D8    | 0.044 |   1.399 |   -0.241 | 
     | normalizer_inst/U2524                 | A1 v -> ZN ^ | NR2D8    | 0.060 |   1.460 |   -0.181 | 
     | normalizer_inst/U8886                 | A1 ^ -> ZN v | ND2D8    | 0.046 |   1.506 |   -0.134 | 
     | normalizer_inst/U10359                | A1 v -> ZN ^ | NR2D3    | 0.037 |   1.543 |   -0.097 | 
     | normalizer_inst/U2390                 | A1 ^ -> ZN v | NR2XD2   | 0.039 |   1.582 |   -0.058 | 
     | normalizer_inst/U2389                 | A2 v -> ZN ^ | CKND2D4  | 0.038 |   1.620 |   -0.020 | 
     | normalizer_inst/U2532                 | I ^ -> ZN v  | CKND6    | 0.026 |   1.646 |    0.005 | 
     | normalizer_inst/U9805                 | A1 v -> ZN ^ | ND3D4    | 0.036 |   1.682 |    0.042 | 
     | normalizer_inst/U4428                 | A1 ^ -> ZN v | NR2D2    | 0.030 |   1.711 |    0.071 | 
     | normalizer_inst/U2019                 | A1 v -> ZN ^ | NR2D1    | 0.062 |   1.773 |    0.133 | 
     | normalizer_inst/U7738                 | A1 ^ -> ZN v | CKND2D2  | 0.033 |   1.806 |    0.166 | 
     | normalizer_inst/U912                  | A1 v -> ZN ^ | CKND2D3  | 0.038 |   1.844 |    0.204 | 
     | normalizer_inst/U3260                 | A1 ^ -> ZN v | ND2D2    | 0.036 |   1.880 |    0.240 | 
     | normalizer_inst/U2734                 | A1 v -> ZN ^ | ND2D4    | 0.031 |   1.911 |    0.271 | 
     | normalizer_inst/U7655                 | A2 ^ -> ZN v | ND2D3    | 0.047 |   1.958 |    0.318 | 
     | normalizer_inst/U2087                 | A1 v -> ZN ^ | ND2D8    | 0.039 |   1.997 |    0.357 | 
     | normalizer_inst/U771                  | A3 ^ -> ZN v | ND3D4    | 0.051 |   2.048 |    0.408 | 
     | normalizer_inst/U732                  | I v -> ZN ^  | INVD4    | 0.041 |   2.088 |    0.448 | 
     | normalizer_inst/U10834                | A2 ^ -> ZN v | ND2D2    | 0.039 |   2.128 |    0.488 | 
     | normalizer_inst/U6629                 | A1 v -> ZN ^ | ND2D2    | 0.030 |   2.158 |    0.518 | 
     | normalizer_inst/U10607                | A1 ^ -> ZN v | NR2XD2   | 0.026 |   2.183 |    0.543 | 
     | normalizer_inst/FE_RC_8_1             | B2 v -> ZN ^ | IIND4D4  | 0.034 |   2.218 |    0.578 | 
     | normalizer_inst/FE_OCPC2952_n13568    | I ^ -> Z ^   | BUFFD16  | 0.055 |   2.273 |    0.632 | 
     | normalizer_inst/U2024                 | A1 ^ -> ZN v | NR2XD4   | 0.025 |   2.297 |    0.657 | 
     | normalizer_inst/U2251                 | A1 v -> ZN ^ | NR2D3    | 0.044 |   2.342 |    0.702 | 
     | normalizer_inst/U2250                 | A1 ^ -> ZN v | ND2D2    | 0.045 |   2.387 |    0.747 | 
     | normalizer_inst/U377                  | A1 v -> ZN ^ | NR2XD2   | 0.045 |   2.431 |    0.791 | 
     | normalizer_inst/U9475                 | A2 ^ -> ZN v | ND3D3    | 0.058 |   2.490 |    0.850 | 
     | normalizer_inst/U4548                 | A1 v -> ZN ^ | ND2D8    | 0.042 |   2.532 |    0.892 | 
     | normalizer_inst/FE_RC_2404_0          | A1 ^ -> ZN ^ | IND2D4   | 0.052 |   2.584 |    0.944 | 
     | normalizer_inst/U4543                 | A1 ^ -> ZN v | ND2D1    | 0.037 |   2.621 |    0.981 | 
     | normalizer_inst/div_out_1_reg_0__4_   | D v          | DFQD1    | 0.000 |   2.621 |    0.981 | 
     +----------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__5_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  2.588
= Slack Time                   -1.625
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.625 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.434 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -1.362 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -1.319 | 
     | normalizer_inst/U7606                 | A1 ^ -> ZN v | CKND2D3  | 0.041 |   0.346 |   -1.278 | 
     | normalizer_inst/FE_RC_16_0            | A1 v -> ZN ^ | OAI21D4  | 0.053 |   0.399 |   -1.226 | 
     | normalizer_inst/U3152                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   0.434 |   -1.190 | 
     | normalizer_inst/U2689                 | A1 v -> ZN ^ | NR2XD2   | 0.027 |   0.461 |   -1.164 | 
     | normalizer_inst/U2578                 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.489 |   -1.136 | 
     | normalizer_inst/U3132                 | A1 v -> ZN ^ | NR2XD3   | 0.031 |   0.520 |   -1.104 | 
     | normalizer_inst/U10327                | A1 ^ -> ZN v | ND3D8    | 0.045 |   0.566 |   -1.059 | 
     | normalizer_inst/U2230                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   0.600 |   -1.025 | 
     | normalizer_inst/U10551                | A1 ^ -> ZN v | NR2D2    | 0.021 |   0.622 |   -1.003 | 
     | normalizer_inst/U2585                 | A1 v -> ZN ^ | ND2D2    | 0.022 |   0.644 |   -0.981 | 
     | normalizer_inst/U2302                 | A1 ^ -> ZN v | ND2D3    | 0.030 |   0.674 |   -0.950 | 
     | normalizer_inst/U1775                 | I v -> ZN ^  | CKND4    | 0.030 |   0.704 |   -0.920 | 
     | normalizer_inst/U10300_dup            | A2 ^ -> ZN v | ND2D4    | 0.047 |   0.752 |   -0.873 | 
     | normalizer_inst/U2391                 | A1 v -> ZN ^ | NR2D2    | 0.038 |   0.790 |   -0.835 | 
     | normalizer_inst/U2156                 | A1 ^ -> ZN v | NR2D2    | 0.023 |   0.813 |   -0.811 | 
     | normalizer_inst/U2654                 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.838 |   -0.787 | 
     | normalizer_inst/U9628                 | A1 ^ -> ZN v | ND3D4    | 0.036 |   0.874 |   -0.751 | 
     | normalizer_inst/U8230                 | A2 v -> ZN ^ | ND2D4    | 0.037 |   0.911 |   -0.714 | 
     | normalizer_inst/U8229                 | A1 ^ -> ZN v | ND2D8    | 0.043 |   0.954 |   -0.671 | 
     | normalizer_inst/U9048                 | A2 v -> ZN ^ | ND2D4    | 0.041 |   0.995 |   -0.630 | 
     | normalizer_inst/U10369                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.029 |   -0.596 | 
     | normalizer_inst/U8628                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.062 |   -0.563 | 
     | normalizer_inst/U3495                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.100 |   -0.524 | 
     | normalizer_inst/U2415                 | I v -> ZN ^  | INVD3    | 0.036 |   1.136 |   -0.489 | 
     | normalizer_inst/U8853                 | A1 ^ -> ZN v | ND2D8    | 0.036 |   1.172 |   -0.453 | 
     | normalizer_inst/U8974                 | A1 v -> ZN ^ | ND2D8    | 0.040 |   1.211 |   -0.413 | 
     | normalizer_inst/U8976                 | A1 ^ -> ZN v | NR2XD1   | 0.039 |   1.250 |   -0.374 | 
     | normalizer_inst/U2410                 | A2 v -> ZN ^ | NR2D4    | 0.052 |   1.302 |   -0.322 | 
     | normalizer_inst/U4272                 | I ^ -> ZN v  | INVD3    | 0.028 |   1.331 |   -0.294 | 
     | normalizer_inst/U2128                 | A2 v -> ZN ^ | ND3D8    | 0.024 |   1.355 |   -0.270 | 
     | normalizer_inst/U1376                 | A2 ^ -> ZN v | ND2D8    | 0.044 |   1.399 |   -0.225 | 
     | normalizer_inst/U2524                 | A1 v -> ZN ^ | NR2D8    | 0.060 |   1.460 |   -0.165 | 
     | normalizer_inst/U8886                 | A1 ^ -> ZN v | ND2D8    | 0.046 |   1.506 |   -0.119 | 
     | normalizer_inst/U10359                | A1 v -> ZN ^ | NR2D3    | 0.037 |   1.543 |   -0.081 | 
     | normalizer_inst/U2390                 | A1 ^ -> ZN v | NR2XD2   | 0.039 |   1.582 |   -0.043 | 
     | normalizer_inst/U2389                 | A2 v -> ZN ^ | CKND2D4  | 0.038 |   1.620 |   -0.005 | 
     | normalizer_inst/U2532                 | I ^ -> ZN v  | CKND6    | 0.026 |   1.646 |    0.021 | 
     | normalizer_inst/U9805                 | A1 v -> ZN ^ | ND3D4    | 0.036 |   1.682 |    0.057 | 
     | normalizer_inst/U4428                 | A1 ^ -> ZN v | NR2D2    | 0.030 |   1.711 |    0.087 | 
     | normalizer_inst/U2019                 | A1 v -> ZN ^ | NR2D1    | 0.062 |   1.773 |    0.148 | 
     | normalizer_inst/U7738                 | A1 ^ -> ZN v | CKND2D2  | 0.033 |   1.806 |    0.181 | 
     | normalizer_inst/U912                  | A1 v -> ZN ^ | CKND2D3  | 0.038 |   1.844 |    0.219 | 
     | normalizer_inst/U3260                 | A1 ^ -> ZN v | ND2D2    | 0.036 |   1.880 |    0.255 | 
     | normalizer_inst/U2734                 | A1 v -> ZN ^ | ND2D4    | 0.031 |   1.911 |    0.286 | 
     | normalizer_inst/U7655                 | A2 ^ -> ZN v | ND2D3    | 0.047 |   1.958 |    0.333 | 
     | normalizer_inst/U2087                 | A1 v -> ZN ^ | ND2D8    | 0.039 |   1.997 |    0.372 | 
     | normalizer_inst/U771                  | A3 ^ -> ZN v | ND3D4    | 0.051 |   2.048 |    0.423 | 
     | normalizer_inst/U732                  | I v -> ZN ^  | INVD4    | 0.041 |   2.088 |    0.464 | 
     | normalizer_inst/U10834                | A2 ^ -> ZN v | ND2D2    | 0.039 |   2.128 |    0.503 | 
     | normalizer_inst/U6629                 | A1 v -> ZN ^ | ND2D2    | 0.030 |   2.158 |    0.533 | 
     | normalizer_inst/U10607                | A1 ^ -> ZN v | NR2XD2   | 0.026 |   2.183 |    0.559 | 
     | normalizer_inst/FE_RC_8_1             | B2 v -> ZN ^ | IIND4D4  | 0.034 |   2.218 |    0.593 | 
     | normalizer_inst/FE_OCPC2952_n13568    | I ^ -> Z ^   | BUFFD16  | 0.055 |   2.273 |    0.648 | 
     | normalizer_inst/U2024                 | A1 ^ -> ZN v | NR2XD4   | 0.025 |   2.297 |    0.673 | 
     | normalizer_inst/U2251                 | A1 v -> ZN ^ | NR2D3    | 0.044 |   2.342 |    0.717 | 
     | normalizer_inst/U2250                 | A1 ^ -> ZN v | ND2D2    | 0.045 |   2.387 |    0.762 | 
     | normalizer_inst/U377                  | A1 v -> ZN ^ | NR2XD2   | 0.045 |   2.431 |    0.807 | 
     | normalizer_inst/U9475                 | A2 ^ -> ZN v | ND3D3    | 0.058 |   2.490 |    0.865 | 
     | normalizer_inst/U4548                 | A1 v -> ZN ^ | ND2D8    | 0.042 |   2.532 |    0.907 | 
     | normalizer_inst/FE_OCPC3330_n15548    | I ^ -> Z ^   | CKBD1    | 0.056 |   2.588 |    0.964 | 
     | normalizer_inst/div_out_1_reg_0__5_   | D ^          | DFQD1    | 0.000 |   2.588 |    0.964 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__5_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  2.550
= Slack Time                   -1.584
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.584 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -1.398 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.251 |   -1.332 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -1.299 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4   | 0.048 |   0.333 |   -1.251 | 
     | normalizer_inst/U7601_dup             | A1 ^ -> ZN v | CKND2D8  | 0.040 |   0.374 |   -1.210 | 
     | normalizer_inst/U12164                | A1 v -> ZN ^ | NR2XD2   | 0.033 |   0.407 |   -1.177 | 
     | normalizer_inst/U11575                | A1 ^ -> ZN v | CKND2D4  | 0.033 |   0.440 |   -1.144 | 
     | normalizer_inst/U7459                 | A1 v -> ZN ^ | NR2XD4   | 0.031 |   0.471 |   -1.113 | 
     | normalizer_inst/FE_RC_1442_0          | A1 ^ -> ZN v | ND3D8    | 0.052 |   0.523 |   -1.061 | 
     | normalizer_inst/FE_DBTC70_n2960       | I v -> ZN ^  | CKND6    | 0.029 |   0.552 |   -1.032 | 
     | normalizer_inst/U3136_dup             | A1 ^ -> ZN v | CKND2D4  | 0.042 |   0.594 |   -0.990 | 
     | normalizer_inst/U7665_dup             | B v -> ZN ^  | OAI21D4  | 0.045 |   0.639 |   -0.945 | 
     | normalizer_inst/FE_RC_2198_0          | B1 ^ -> ZN v | IND3D4   | 0.063 |   0.702 |   -0.882 | 
     | normalizer_inst/U2110                 | A2 v -> ZN ^ | ND2D8    | 0.035 |   0.737 |   -0.847 | 
     | normalizer_inst/U8401                 | A1 ^ -> ZN v | ND2D4    | 0.028 |   0.765 |   -0.819 | 
     | normalizer_inst/U8428                 | A1 v -> ZN ^ | ND2D2    | 0.039 |   0.804 |   -0.779 | 
     | normalizer_inst/U2099                 | A1 ^ -> ZN v | NR2D3    | 0.021 |   0.825 |   -0.759 | 
     | normalizer_inst/U1698                 | A1 v -> ZN ^ | CKND2D4  | 0.043 |   0.868 |   -0.716 | 
     | normalizer_inst/U2210_dup             | A1 ^ -> ZN v | ND2D8    | 0.051 |   0.919 |   -0.665 | 
     | normalizer_inst/U8185                 | A2 v -> ZN ^ | NR2XD2   | 0.041 |   0.959 |   -0.624 | 
     | normalizer_inst/U12367                | A1 ^ -> ZN v | ND2D4    | 0.033 |   0.992 |   -0.592 | 
     | normalizer_inst/FE_RC_416_0           | A2 v -> ZN ^ | ND2D8    | 0.029 |   1.021 |   -0.563 | 
     | normalizer_inst/FE_RC_558_0           | A2 ^ -> Z ^  | AN2D2    | 0.081 |   1.102 |   -0.482 | 
     | normalizer_inst/FE_RC_1368_0          | A1 ^ -> ZN v | CKND2D4  | 0.032 |   1.133 |   -0.450 | 
     | normalizer_inst/FE_RC_1367_0          | A2 v -> ZN ^ | ND2D4    | 0.035 |   1.168 |   -0.416 | 
     | normalizer_inst/U8820                 | B2 ^ -> ZN v | IND3D1   | 0.075 |   1.244 |   -0.340 | 
     | normalizer_inst/FE_RC_1446_0          | A1 v -> Z v  | AN2D4    | 0.063 |   1.306 |   -0.277 | 
     | normalizer_inst/FE_RC_625_0           | A1 v -> ZN ^ | ND3D4    | 0.023 |   1.330 |   -0.254 | 
     | normalizer_inst/FE_RC_543_0           | B ^ -> ZN v  | OAI21D4  | 0.040 |   1.370 |   -0.214 | 
     | normalizer_inst/U4034                 | A1 v -> ZN ^ | ND2D4    | 0.038 |   1.408 |   -0.175 | 
     | normalizer_inst/U9673                 | A1 ^ -> ZN v | ND2D3    | 0.055 |   1.464 |   -0.120 | 
     | normalizer_inst/U7653                 | A2 v -> ZN ^ | ND2D8    | 0.043 |   1.507 |   -0.077 | 
     | normalizer_inst/U1243                 | A1 ^ -> ZN v | NR2D1    | 0.025 |   1.532 |   -0.052 | 
     | normalizer_inst/U10204                | A1 v -> ZN ^ | ND2D2    | 0.046 |   1.578 |   -0.006 | 
     | normalizer_inst/U3556                 | A1 ^ -> ZN v | CKND2D1  | 0.036 |   1.614 |    0.030 | 
     | normalizer_inst/U10122                | A1 v -> ZN v | IND2D1   | 0.064 |   1.677 |    0.094 | 
     | normalizer_inst/U1121                 | A1 v -> ZN ^ | NR3D1    | 0.073 |   1.750 |    0.167 | 
     | normalizer_inst/U10121                | A1 ^ -> ZN v | ND2D2    | 0.067 |   1.817 |    0.234 | 
     | normalizer_inst/FE_RC_557_0           | B1 v -> ZN ^ | IND2D2   | 0.050 |   1.868 |    0.284 | 
     | normalizer_inst/FE_RC_568_0           | A1 ^ -> ZN v | ND3D8    | 0.046 |   1.914 |    0.330 | 
     | normalizer_inst/U8817                 | A1 v -> ZN ^ | ND2D8    | 0.036 |   1.950 |    0.366 | 
     | normalizer_inst/U8816                 | A3 ^ -> ZN v | ND3D2    | 0.066 |   2.016 |    0.432 | 
     | normalizer_inst/U8791                 | I v -> ZN ^  | INVD3    | 0.047 |   2.064 |    0.480 | 
     | normalizer_inst/U3500                 | A2 ^ -> ZN v | ND2D8    | 0.038 |   2.102 |    0.518 | 
     | normalizer_inst/U9137                 | A1 v -> ZN ^ | NR2D1    | 0.081 |   2.183 |    0.599 | 
     | normalizer_inst/FE_RC_2384_0          | B1 ^ -> ZN v | INR2D2   | 0.040 |   2.223 |    0.639 | 
     | normalizer_inst/FE_RC_392_0           | A1 v -> ZN ^ | ND3D4    | 0.031 |   2.253 |    0.669 | 
     | normalizer_inst/U5434                 | I ^ -> ZN v  | INVD6    | 0.026 |   2.279 |    0.696 | 
     | normalizer_inst/U8439                 | A1 v -> ZN ^ | ND2D3    | 0.039 |   2.318 |    0.734 | 
     | normalizer_inst/U8433                 | A1 ^ -> ZN v | ND2D1    | 0.054 |   2.372 |    0.789 | 
     | normalizer_inst/U2388                 | A1 v -> ZN ^ | OAI21D4  | 0.047 |   2.420 |    0.836 | 
     | normalizer_inst/U2387                 | A1 ^ -> ZN v | NR2D4    | 0.026 |   2.446 |    0.863 | 
     | normalizer_inst/U7680                 | A2 v -> ZN ^ | ND2D8    | 0.028 |   2.474 |    0.891 | 
     | normalizer_inst/U2112                 | A1 ^ -> ZN v | ND2D8    | 0.038 |   2.512 |    0.929 | 
     | normalizer_inst/U10222_dup            | A1 v -> ZN ^ | ND2D8    | 0.037 |   2.549 |    0.966 | 
     | normalizer_inst/div_out_2_reg_1__5_   | D ^          | DFQD1    | 0.000 |   2.550 |    0.966 | 
     +----------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__5_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  2.529
= Slack Time                   -1.569
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_                   | CP ^         |          |       |   0.000 |   -1.569 | 
     | normalizer_inst/sum_reg_12_                   | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.379 | 
     | normalizer_inst/FE_RC_1354_0                  | A1 ^ -> ZN v | NR2XD4   | 0.065 |   0.255 |   -1.314 | 
     | normalizer_inst/U3059                         | A1 v -> ZN ^ | ND3D4    | 0.037 |   0.292 |   -1.277 | 
     | normalizer_inst/U4250                         | A1 ^ -> ZN v | NR2XD4   | 0.031 |   0.324 |   -1.245 | 
     | normalizer_inst/U2775_dup                     | A1 v -> ZN ^ | CKND2D4  | 0.041 |   0.364 |   -1.205 | 
     | normalizer_inst/U2573_dup                     | A1 ^ -> ZN v | ND2D1    | 0.067 |   0.432 |   -1.137 | 
     | normalizer_inst/FE_RC_2144_0                  | A1 v -> ZN ^ | OAI21D1  | 0.097 |   0.528 |   -1.041 | 
     | normalizer_inst/FE_RC_171_0                   | A2 ^ -> ZN v | ND3D4    | 0.070 |   0.598 |   -0.971 | 
     | normalizer_inst/U2309                         | A1 v -> ZN ^ | ND2D8    | 0.041 |   0.639 |   -0.930 | 
     | normalizer_inst/U2237                         | I ^ -> ZN v  | INVD4    | 0.031 |   0.670 |   -0.899 | 
     | normalizer_inst/U8379                         | A2 v -> ZN ^ | ND2D3    | 0.036 |   0.706 |   -0.863 | 
     | normalizer_inst/FE_RC_197_0                   | A1 ^ -> ZN v | ND2D2    | 0.036 |   0.742 |   -0.827 | 
     | normalizer_inst/FE_RC_198_0                   | A1 v -> ZN ^ | ND2D1    | 0.031 |   0.773 |   -0.796 | 
     | normalizer_inst/FE_RC_362_0                   | A1 ^ -> ZN v | CKND2D2  | 0.026 |   0.799 |   -0.770 | 
     | normalizer_inst/FE_RC_2204_0                  | B v -> ZN ^  | IAO21D1  | 0.046 |   0.845 |   -0.724 | 
     | normalizer_inst/U2252                         | A1 ^ -> ZN v | ND2D2    | 0.040 |   0.885 |   -0.684 | 
     | normalizer_inst/FE_RC_261_0                   | A1 v -> ZN ^ | ND3D4    | 0.030 |   0.915 |   -0.654 | 
     | normalizer_inst/U2478                         | A1 ^ -> ZN v | ND3D8    | 0.048 |   0.963 |   -0.606 | 
     | normalizer_inst/U10713                        | A1 v -> ZN ^ | NR2D3    | 0.060 |   1.023 |   -0.546 | 
     | normalizer_inst/U3130                         | A2 ^ -> ZN v | NR2XD4   | 0.051 |   1.074 |   -0.495 | 
     | normalizer_inst/U2975_dup                     | A2 v -> ZN ^ | ND2D8    | 0.041 |   1.116 |   -0.453 | 
     | normalizer_inst/U2922                         | A1 ^ -> ZN v | ND2D3    | 0.062 |   1.178 |   -0.391 | 
     | normalizer_inst/U1573                         | A2 v -> ZN ^ | CKND2D8  | 0.052 |   1.229 |   -0.340 | 
     | normalizer_inst/U7200                         | A1 ^ -> ZN v | CKND2D1  | 0.056 |   1.285 |   -0.284 | 
     | normalizer_inst/FE_RC_302_0                   | B v -> ZN ^  | OAI21D4  | 0.045 |   1.330 |   -0.239 | 
     | normalizer_inst/U1472                         | A1 ^ -> ZN v | ND2D3    | 0.034 |   1.365 |   -0.204 | 
     | normalizer_inst/U7115                         | A1 v -> ZN ^ | ND2D4    | 0.028 |   1.393 |   -0.176 | 
     | normalizer_inst/U8694                         | A1 ^ -> ZN v | ND2D3    | 0.036 |   1.429 |   -0.141 | 
     | normalizer_inst/U8690                         | A1 v -> ZN ^ | ND2D8    | 0.033 |   1.461 |   -0.108 | 
     | normalizer_inst/FE_OCPC2481_n5008             | I ^ -> ZN v  | INVD4    | 0.023 |   1.484 |   -0.085 | 
     | normalizer_inst/FE_RC_1175_0                  | A1 v -> ZN ^ | ND3D8    | 0.030 |   1.514 |   -0.055 | 
     | normalizer_inst/U4354                         | A1 ^ -> ZN v | NR2D2    | 0.023 |   1.537 |   -0.032 | 
     | normalizer_inst/U1991                         | A1 v -> ZN ^ | NR2D2    | 0.060 |   1.597 |    0.028 | 
     | normalizer_inst/U2939                         | A3 ^ -> ZN v | ND3D8    | 0.065 |   1.663 |    0.093 | 
     | normalizer_inst/U3154_dup                     | I v -> ZN ^  | CKND1    | 0.053 |   1.716 |    0.147 | 
     | normalizer_inst/U5625                         | A1 ^ -> ZN v | CKND2D2  | 0.040 |   1.756 |    0.186 | 
     | normalizer_inst/U1116                         | A2 v -> ZN ^ | ND2D1    | 0.063 |   1.819 |    0.250 | 
     | normalizer_inst/FE_RC_38_1                    | A3 ^ -> ZN v | ND3D8    | 0.060 |   1.879 |    0.310 | 
     | normalizer_inst/U10828                        | A1 v -> ZN ^ | ND2D2    | 0.043 |   1.922 |    0.353 | 
     | normalizer_inst/U11695                        | A1 ^ -> ZN v | ND3D8    | 0.049 |   1.971 |    0.402 | 
     | normalizer_inst/FE_OFC2128_n6581              | I v -> ZN ^  | CKND16   | 0.037 |   2.009 |    0.440 | 
     | normalizer_inst/FE_OCPC2977_FE_OFN15491_n6581 | I ^ -> ZN v  | INVD6    | 0.028 |   2.037 |    0.468 | 
     | normalizer_inst/U2266                         | A2 v -> ZN ^ | NR2XD3   | 0.066 |   2.102 |    0.533 | 
     | normalizer_inst/U8519                         | A1 ^ -> ZN v | ND2D2    | 0.046 |   2.149 |    0.579 | 
     | normalizer_inst/FE_RC_2055_0                  | A1 v -> ZN v | INR2D2   | 0.057 |   2.206 |    0.637 | 
     | normalizer_inst/U10508                        | A2 v -> ZN ^ | ND2D4    | 0.033 |   2.239 |    0.670 | 
     | normalizer_inst/FE_OCPC2923_n7033             | I ^ -> ZN v  | INVD8    | 0.029 |   2.268 |    0.699 | 
     | normalizer_inst/FE_OCPC2926_n7033             | I v -> ZN ^  | INVD8    | 0.024 |   2.292 |    0.723 | 
     | normalizer_inst/FE_OCPC2927_n7033             | I ^ -> ZN v  | CKND4    | 0.020 |   2.312 |    0.743 | 
     | normalizer_inst/U7975_dup                     | A1 v -> ZN ^ | ND2D3    | 0.019 |   2.331 |    0.762 | 
     | normalizer_inst/U2454                         | A1 ^ -> ZN v | ND2D3    | 0.030 |   2.362 |    0.792 | 
     | normalizer_inst/U2467                         | A1 v -> ZN ^ | ND2D2    | 0.022 |   2.384 |    0.815 | 
     | normalizer_inst/U9190                         | A1 ^ -> ZN v | ND2D2    | 0.024 |   2.408 |    0.839 | 
     | normalizer_inst/U9189                         | A1 v -> ZN ^ | NR2XD1   | 0.032 |   2.439 |    0.870 | 
     | normalizer_inst/U2956                         | A2 ^ -> ZN v | ND2D3    | 0.039 |   2.479 |    0.910 | 
     | normalizer_inst/U9289                         | A1 v -> ZN ^ | CKND2D8  | 0.050 |   2.528 |    0.959 | 
     | normalizer_inst/div_out_2_reg_0__5_           | D ^          | DFQD1    | 0.001 |   2.529 |    0.960 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__6_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__6_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  2.246
= Slack Time                   -1.289
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.289 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -1.103 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.251 |   -1.037 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -1.003 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4   | 0.048 |   0.333 |   -0.955 | 
     | normalizer_inst/U7601                 | A1 ^ -> ZN v | CKND2D8  | 0.042 |   0.375 |   -0.914 | 
     | normalizer_inst/U1909                 | A1 v -> ZN ^ | NR2XD8   | 0.028 |   0.403 |   -0.886 | 
     | normalizer_inst/U1892_dup             | A2 ^ -> ZN v | CKND2D8  | 0.046 |   0.448 |   -0.840 | 
     | normalizer_inst/U3253_dup             | A2 v -> ZN ^ | NR2D3    | 0.060 |   0.509 |   -0.780 | 
     | normalizer_inst/U2053_dup             | A2 ^ -> ZN v | ND2D3    | 0.042 |   0.551 |   -0.738 | 
     | normalizer_inst/FE_RC_72_0            | B1 v -> Z v  | AO32D4   | 0.109 |   0.660 |   -0.628 | 
     | normalizer_inst/U2150_dup             | A1 v -> ZN ^ | NR2XD2   | 0.041 |   0.701 |   -0.587 | 
     | normalizer_inst/U2110                 | A1 ^ -> ZN v | ND2D8    | 0.038 |   0.739 |   -0.549 | 
     | normalizer_inst/U8401                 | A1 v -> ZN ^ | ND2D4    | 0.026 |   0.765 |   -0.524 | 
     | normalizer_inst/U8428                 | A1 ^ -> ZN v | ND2D2    | 0.041 |   0.806 |   -0.482 | 
     | normalizer_inst/U2099                 | A1 v -> ZN ^ | NR2D3    | 0.038 |   0.844 |   -0.444 | 
     | normalizer_inst/U1698                 | A1 ^ -> ZN v | CKND2D4  | 0.046 |   0.890 |   -0.398 | 
     | normalizer_inst/U2210                 | A1 v -> ZN ^ | ND2D8    | 0.038 |   0.928 |   -0.361 | 
     | normalizer_inst/U8178                 | I ^ -> ZN v  | CKND4    | 0.026 |   0.954 |   -0.335 | 
     | normalizer_inst/U3413                 | A2 v -> ZN ^ | ND2D8    | 0.023 |   0.977 |   -0.312 | 
     | normalizer_inst/U1616                 | A1 ^ -> ZN v | NR2XD0   | 0.039 |   1.015 |   -0.273 | 
     | normalizer_inst/U1611                 | A1 v -> ZN ^ | NR2D2    | 0.040 |   1.055 |   -0.233 | 
     | normalizer_inst/U7265                 | A2 ^ -> ZN v | ND2D2    | 0.036 |   1.091 |   -0.198 | 
     | normalizer_inst/U11390                | A1 v -> ZN ^ | CKND2D2  | 0.047 |   1.138 |   -0.151 | 
     | normalizer_inst/U2944                 | A2 ^ -> ZN v | ND2D8    | 0.064 |   1.201 |   -0.087 | 
     | normalizer_inst/U3227                 | A1 v -> ZN ^ | ND2D1    | 0.055 |   1.256 |   -0.032 | 
     | normalizer_inst/U9141                 | A1 ^ -> ZN v | ND2D2    | 0.052 |   1.308 |    0.019 | 
     | normalizer_inst/U9140                 | A2 v -> ZN ^ | NR2XD1   | 0.051 |   1.359 |    0.071 | 
     | normalizer_inst/U5699                 | A1 ^ -> ZN v | CKND2D4  | 0.034 |   1.393 |    0.105 | 
     | normalizer_inst/U7107                 | A1 v -> ZN ^ | CKND2D8  | 0.040 |   1.433 |    0.145 | 
     | normalizer_inst/FE_OCPC2449_n4189_dup | I ^ -> ZN v  | INVD2    | 0.031 |   1.464 |    0.176 | 
     | normalizer_inst/U2527_dup             | A1 v -> ZN ^ | ND2D4    | 0.037 |   1.501 |    0.213 | 
     | normalizer_inst/FE_OFC1295_n5246      | I ^ -> ZN v  | INVD4    | 0.031 |   1.533 |    0.244 | 
     | normalizer_inst/U3499                 | A1 v -> ZN ^ | CKND2D1  | 0.035 |   1.567 |    0.279 | 
     | normalizer_inst/U3498                 | A2 ^ -> ZN v | ND2D2    | 0.041 |   1.609 |    0.320 | 
     | normalizer_inst/U9435                 | A1 v -> ZN ^ | NR2XD3   | 0.048 |   1.656 |    0.368 | 
     | normalizer_inst/U8935                 | A1 ^ -> ZN v | ND2D8    | 0.051 |   1.707 |    0.419 | 
     | normalizer_inst/FE_RC_11_1            | A1 v -> ZN v | IND2D2   | 0.074 |   1.781 |    0.493 | 
     | normalizer_inst/FE_RC_33_0            | A1 v -> ZN v | INR2D4   | 0.057 |   1.838 |    0.550 | 
     | normalizer_inst/FE_RC_32_0            | A1 v -> ZN ^ | ND2D4    | 0.024 |   1.862 |    0.574 | 
     | normalizer_inst/U8797                 | A2 ^ -> ZN v | ND2D1    | 0.045 |   1.907 |    0.618 | 
     | normalizer_inst/U870                  | A1 v -> ZN ^ | CKND2D3  | 0.044 |   1.951 |    0.663 | 
     | normalizer_inst/U10185                | A1 ^ -> ZN v | ND2D4    | 0.046 |   1.997 |    0.709 | 
     | normalizer_inst/U813                  | I v -> ZN ^  | INVD2    | 0.038 |   2.036 |    0.747 | 
     | normalizer_inst/FE_OCPC3634_n7334     | I ^ -> Z ^   | BUFFD2   | 0.056 |   2.092 |    0.803 | 
     | normalizer_inst/U11874                | A1 ^ -> ZN v | CKND2D1  | 0.037 |   2.129 |    0.840 | 
     | normalizer_inst/U4161                 | A1 v -> ZN ^ | CKND2D1  | 0.032 |   2.161 |    0.872 | 
     | normalizer_inst/U7899                 | A1 ^ -> ZN v | CKND2D1  | 0.033 |   2.194 |    0.905 | 
     | normalizer_inst/U4738                 | A1 v -> ZN ^ | ND2D1    | 0.052 |   2.246 |    0.957 | 
     | normalizer_inst/div_out_2_reg_1__6_   | D ^          | DFQD1    | 0.000 |   2.246 |    0.958 | 
     +----------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__6_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__6_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  2.245
= Slack Time                   -1.278
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.278 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.088 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -1.015 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -0.973 | 
     | normalizer_inst/U7606                 | A1 ^ -> ZN v | CKND2D3  | 0.041 |   0.346 |   -0.932 | 
     | normalizer_inst/FE_RC_16_0            | A1 v -> ZN ^ | OAI21D4  | 0.053 |   0.399 |   -0.879 | 
     | normalizer_inst/U3152                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   0.434 |   -0.844 | 
     | normalizer_inst/U2689                 | A1 v -> ZN ^ | NR2XD2   | 0.027 |   0.461 |   -0.817 | 
     | normalizer_inst/U2578                 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.489 |   -0.789 | 
     | normalizer_inst/U3132                 | A1 v -> ZN ^ | NR2XD3   | 0.031 |   0.520 |   -0.758 | 
     | normalizer_inst/U10327                | A1 ^ -> ZN v | ND3D8    | 0.045 |   0.566 |   -0.713 | 
     | normalizer_inst/U2230                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   0.600 |   -0.678 | 
     | normalizer_inst/U10551                | A1 ^ -> ZN v | NR2D2    | 0.021 |   0.622 |   -0.657 | 
     | normalizer_inst/U2585                 | A1 v -> ZN ^ | ND2D2    | 0.022 |   0.644 |   -0.635 | 
     | normalizer_inst/U2302                 | A1 ^ -> ZN v | ND2D3    | 0.030 |   0.674 |   -0.604 | 
     | normalizer_inst/U1775                 | I v -> ZN ^  | CKND4    | 0.030 |   0.704 |   -0.574 | 
     | normalizer_inst/U10300_dup            | A2 ^ -> ZN v | ND2D4    | 0.047 |   0.752 |   -0.527 | 
     | normalizer_inst/U2391                 | A1 v -> ZN ^ | NR2D2    | 0.038 |   0.790 |   -0.488 | 
     | normalizer_inst/U2156                 | A1 ^ -> ZN v | NR2D2    | 0.023 |   0.813 |   -0.465 | 
     | normalizer_inst/U2654                 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.838 |   -0.440 | 
     | normalizer_inst/U9628                 | A1 ^ -> ZN v | ND3D4    | 0.036 |   0.874 |   -0.405 | 
     | normalizer_inst/U8230                 | A2 v -> ZN ^ | ND2D4    | 0.037 |   0.911 |   -0.367 | 
     | normalizer_inst/U8229                 | A1 ^ -> ZN v | ND2D8    | 0.043 |   0.954 |   -0.325 | 
     | normalizer_inst/U9048                 | A2 v -> ZN ^ | ND2D4    | 0.041 |   0.995 |   -0.283 | 
     | normalizer_inst/U10369                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.029 |   -0.250 | 
     | normalizer_inst/U8628                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.062 |   -0.216 | 
     | normalizer_inst/U3495                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.100 |   -0.178 | 
     | normalizer_inst/U2415                 | I v -> ZN ^  | INVD3    | 0.036 |   1.136 |   -0.142 | 
     | normalizer_inst/U8853                 | A1 ^ -> ZN v | ND2D8    | 0.036 |   1.172 |   -0.107 | 
     | normalizer_inst/U8974                 | A1 v -> ZN ^ | ND2D8    | 0.040 |   1.211 |   -0.067 | 
     | normalizer_inst/U8976                 | A1 ^ -> ZN v | NR2XD1   | 0.039 |   1.250 |   -0.028 | 
     | normalizer_inst/U2410                 | A2 v -> ZN ^ | NR2D4    | 0.052 |   1.302 |    0.024 | 
     | normalizer_inst/U4272                 | I ^ -> ZN v  | INVD3    | 0.028 |   1.331 |    0.052 | 
     | normalizer_inst/U2128                 | A2 v -> ZN ^ | ND3D8    | 0.024 |   1.355 |    0.077 | 
     | normalizer_inst/U1376                 | A2 ^ -> ZN v | ND2D8    | 0.044 |   1.399 |    0.121 | 
     | normalizer_inst/U2524                 | A1 v -> ZN ^ | NR2D8    | 0.060 |   1.460 |    0.181 | 
     | normalizer_inst/U8886                 | A1 ^ -> ZN v | ND2D8    | 0.046 |   1.506 |    0.228 | 
     | normalizer_inst/U10359                | A1 v -> ZN ^ | NR2D3    | 0.037 |   1.543 |    0.265 | 
     | normalizer_inst/U2390                 | A1 ^ -> ZN v | NR2XD2   | 0.039 |   1.582 |    0.304 | 
     | normalizer_inst/U2389                 | A2 v -> ZN ^ | CKND2D4  | 0.038 |   1.620 |    0.342 | 
     | normalizer_inst/U2532                 | I ^ -> ZN v  | CKND6    | 0.026 |   1.646 |    0.367 | 
     | normalizer_inst/U9805                 | A1 v -> ZN ^ | ND3D4    | 0.036 |   1.682 |    0.403 | 
     | normalizer_inst/U4428                 | A1 ^ -> ZN v | NR2D2    | 0.030 |   1.711 |    0.433 | 
     | normalizer_inst/U2019                 | A1 v -> ZN ^ | NR2D1    | 0.062 |   1.773 |    0.495 | 
     | normalizer_inst/U7738                 | A1 ^ -> ZN v | CKND2D2  | 0.033 |   1.806 |    0.528 | 
     | normalizer_inst/U912                  | A1 v -> ZN ^ | CKND2D3  | 0.038 |   1.844 |    0.565 | 
     | normalizer_inst/U3260                 | A1 ^ -> ZN v | ND2D2    | 0.036 |   1.880 |    0.602 | 
     | normalizer_inst/U2734                 | A1 v -> ZN ^ | ND2D4    | 0.031 |   1.911 |    0.632 | 
     | normalizer_inst/U7655                 | A2 ^ -> ZN v | ND2D3    | 0.047 |   1.958 |    0.680 | 
     | normalizer_inst/U10751                | A1 v -> ZN ^ | ND3D4    | 0.043 |   2.001 |    0.723 | 
     | normalizer_inst/FE_OFC2204_n7779      | I ^ -> ZN v  | INVD8    | 0.033 |   2.034 |    0.756 | 
     | normalizer_inst/FE_OFC2205_n7779      | I v -> ZN ^  | INVD1    | 0.054 |   2.088 |    0.810 | 
     | normalizer_inst/U6653                 | A1 ^ -> ZN v | ND2D1    | 0.046 |   2.134 |    0.856 | 
     | normalizer_inst/FE_RC_2170_0          | A1 v -> ZN ^ | CKND2D2  | 0.032 |   2.166 |    0.888 | 
     | normalizer_inst/FE_RC_2169_0          | A1 ^ -> ZN v | ND2D1    | 0.078 |   2.244 |    0.966 | 
     | normalizer_inst/div_out_1_reg_0__6_   | D v          | DFQD1    | 0.001 |   2.245 |    0.967 | 
     +----------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__6_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__6_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  2.197
= Slack Time                   -1.229
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.229 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.039 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -0.966 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -0.924 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -0.895 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.387 |   -0.843 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -0.771 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -0.691 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |   -0.637 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |   -0.614 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |   -0.546 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |   -0.506 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |   -0.480 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |   -0.441 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |   -0.392 | 
     | normalizer_inst/FE_RC_2028_0          | A1 v -> ZN ^ | NR3D0    | 0.096 |   0.933 |   -0.297 | 
     | normalizer_inst/U10711                | A1 ^ -> ZN v | ND2D2    | 0.053 |   0.986 |   -0.243 | 
     | normalizer_inst/U9842                 | A1 v -> ZN ^ | ND2D4    | 0.041 |   1.027 |   -0.203 | 
     | normalizer_inst/U9650                 | A2 ^ -> ZN v | ND2D3    | 0.041 |   1.068 |   -0.161 | 
     | normalizer_inst/U11226                | A2 v -> ZN ^ | ND3D8    | 0.041 |   1.109 |   -0.121 | 
     | normalizer_inst/U1557                 | A1 ^ -> ZN v | ND2D3    | 0.061 |   1.169 |   -0.060 | 
     | normalizer_inst/U10862                | A1 v -> ZN ^ | ND2D8    | 0.041 |   1.211 |   -0.019 | 
     | normalizer_inst/FE_OCPC3092_n5561     | I ^ -> ZN v  | INVD4    | 0.029 |   1.240 |    0.011 | 
     | normalizer_inst/U11939                | A1 v -> ZN ^ | ND2D3    | 0.030 |   1.270 |    0.041 | 
     | normalizer_inst/FE_RC_964_0           | B1 ^ -> ZN v | IND3D4   | 0.048 |   1.318 |    0.089 | 
     | normalizer_inst/FE_RC_951_0           | A1 v -> ZN ^ | ND3D4    | 0.033 |   1.351 |    0.122 | 
     | normalizer_inst/U12265_dup            | A1 ^ -> ZN v | AOI21D2  | 0.038 |   1.389 |    0.159 | 
     | normalizer_inst/U10688                | A1 v -> ZN ^ | OAI21D4  | 0.062 |   1.451 |    0.222 | 
     | normalizer_inst/FE_OFC2217_n8712      | I ^ -> ZN v  | INVD1    | 0.046 |   1.497 |    0.268 | 
     | normalizer_inst/U8579                 | A1 v -> ZN ^ | ND2D1    | 0.046 |   1.543 |    0.314 | 
     | normalizer_inst/FE_RC_26_0            | A1 ^ -> ZN v | AOI31D4  | 0.052 |   1.595 |    0.366 | 
     | normalizer_inst/U10462                | A1 v -> ZN ^ | NR2XD4   | 0.055 |   1.650 |    0.421 | 
     | normalizer_inst/FE_RC_1793_0          | A1 ^ -> ZN v | ND3D8    | 0.057 |   1.707 |    0.478 | 
     | normalizer_inst/U8160                 | A1 v -> ZN ^ | NR2D1    | 0.064 |   1.771 |    0.542 | 
     | normalizer_inst/U11768                | A1 ^ -> ZN v | OAI21D2  | 0.051 |   1.822 |    0.592 | 
     | normalizer_inst/U8126                 | A1 v -> ZN ^ | ND2D3    | 0.031 |   1.853 |    0.624 | 
     | normalizer_inst/U3516                 | A1 ^ -> ZN v | ND2D4    | 0.036 |   1.889 |    0.660 | 
     | normalizer_inst/U8122                 | A1 v -> ZN ^ | ND2D3    | 0.028 |   1.917 |    0.688 | 
     | normalizer_inst/U2571                 | A1 ^ -> ZN v | CKND2D4  | 0.030 |   1.947 |    0.718 | 
     | normalizer_inst/U10765                | A1 v -> ZN ^ | ND2D4    | 0.028 |   1.975 |    0.746 | 
     | normalizer_inst/U11402                | A1 ^ -> ZN v | ND2D8    | 0.042 |   2.017 |    0.787 | 
     | normalizer_inst/U10567                | I v -> ZN ^  | INVD3    | 0.038 |   2.054 |    0.825 | 
     | normalizer_inst/U8559                 | A1 ^ -> ZN v | ND2D8    | 0.039 |   2.093 |    0.864 | 
     | normalizer_inst/U791                  | A1 v -> ZN ^ | ND2D2    | 0.032 |   2.125 |    0.896 | 
     | normalizer_inst/U9516                 | A1 ^ -> ZN v | ND2D4    | 0.037 |   2.162 |    0.933 | 
     | normalizer_inst/U3193                 | A2 v -> ZN ^ | CKND2D8  | 0.034 |   2.196 |    0.967 | 
     | normalizer_inst/div_out_1_reg_1__6_   | D ^          | DFQD1    | 0.000 |   2.197 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__7_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__7_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  2.194
= Slack Time                   -1.225
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.225 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -1.039 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.251 |   -0.974 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -0.940 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4   | 0.048 |   0.333 |   -0.892 | 
     | normalizer_inst/U7601_dup             | A1 ^ -> ZN v | CKND2D8  | 0.040 |   0.374 |   -0.851 | 
     | normalizer_inst/U12164                | A1 v -> ZN ^ | NR2XD2   | 0.033 |   0.407 |   -0.818 | 
     | normalizer_inst/U11575                | A1 ^ -> ZN v | CKND2D4  | 0.033 |   0.440 |   -0.785 | 
     | normalizer_inst/U7459                 | A1 v -> ZN ^ | NR2XD4   | 0.031 |   0.471 |   -0.754 | 
     | normalizer_inst/FE_RC_1442_0          | A1 ^ -> ZN v | ND3D8    | 0.052 |   0.523 |   -0.702 | 
     | normalizer_inst/FE_DBTC70_n2960       | I v -> ZN ^  | CKND6    | 0.029 |   0.552 |   -0.673 | 
     | normalizer_inst/U3136_dup             | A1 ^ -> ZN v | CKND2D4  | 0.042 |   0.594 |   -0.631 | 
     | normalizer_inst/U2611                 | A2 v -> ZN ^ | AOI22D2  | 0.076 |   0.670 |   -0.555 | 
     | normalizer_inst/FE_RC_1295_0          | A2 ^ -> ZN v | ND2D4    | 0.065 |   0.734 |   -0.491 | 
     | normalizer_inst/U12360                | A1 v -> ZN ^ | ND2D1    | 0.053 |   0.787 |   -0.438 | 
     | normalizer_inst/U8057                 | B ^ -> ZN v  | OAI21D2  | 0.053 |   0.840 |   -0.385 | 
     | normalizer_inst/U9711                 | A2 v -> ZN ^ | NR2XD1   | 0.055 |   0.896 |   -0.330 | 
     | normalizer_inst/FE_RC_1409_0          | A1 ^ -> ZN v | OAI211D4 | 0.050 |   0.945 |   -0.280 | 
     | normalizer_inst/U10523                | A2 v -> ZN ^ | NR2D3    | 0.057 |   1.002 |   -0.223 | 
     | normalizer_inst/U10616                | A2 ^ -> ZN v | NR2XD4   | 0.043 |   1.045 |   -0.180 | 
     | normalizer_inst/FE_RC_1636_0          | A2 v -> ZN ^ | ND2D8    | 0.038 |   1.083 |   -0.142 | 
     | normalizer_inst/U8246                 | A1 ^ -> ZN v | CKND2D3  | 0.050 |   1.133 |   -0.092 | 
     | normalizer_inst/U8244                 | A1 v -> ZN ^ | ND2D8    | 0.037 |   1.170 |   -0.055 | 
     | normalizer_inst/FE_RC_249_0           | A1 ^ -> ZN v | ND3D1    | 0.072 |   1.242 |    0.017 | 
     | normalizer_inst/U5780                 | A1 v -> ZN ^ | ND2D2    | 0.045 |   1.287 |    0.062 | 
     | normalizer_inst/U2614                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   1.322 |    0.097 | 
     | normalizer_inst/U8708                 | A1 v -> ZN ^ | ND3D2    | 0.030 |   1.352 |    0.127 | 
     | normalizer_inst/U7141                 | A1 ^ -> ZN v | ND2D4    | 0.037 |   1.389 |    0.164 | 
     | normalizer_inst/U7122                 | A1 v -> ZN ^ | ND2D3    | 0.037 |   1.427 |    0.201 | 
     | normalizer_inst/U2601_dup             | A1 ^ -> ZN v | ND2D4    | 0.033 |   1.460 |    0.235 | 
     | normalizer_inst/FE_RC_2357_0          | A1 v -> ZN v | IND2D4   | 0.063 |   1.523 |    0.298 | 
     | normalizer_inst/FE_OCPC3024_n17       | I v -> ZN ^  | INVD3    | 0.030 |   1.553 |    0.328 | 
     | normalizer_inst/U8394                 | A1 ^ -> ZN v | ND2D8    | 0.033 |   1.586 |    0.361 | 
     | normalizer_inst/U8927                 | A1 v -> ZN ^ | NR2D3    | 0.058 |   1.644 |    0.419 | 
     | normalizer_inst/U7044                 | I ^ -> ZN v  | CKND1    | 0.035 |   1.679 |    0.454 | 
     | normalizer_inst/U7015                 | A1 v -> ZN ^ | ND2D1    | 0.035 |   1.714 |    0.488 | 
     | normalizer_inst/FE_RC_1876_0          | A1 ^ -> ZN v | NR3D0    | 0.040 |   1.754 |    0.528 | 
     | normalizer_inst/U13971                | A1 v -> ZN ^ | NR2D1    | 0.047 |   1.801 |    0.575 | 
     | normalizer_inst/U1011                 | A2 ^ -> ZN v | ND2D1    | 0.048 |   1.849 |    0.623 | 
     | normalizer_inst/FE_RC_2373_0          | A1 v -> Z v  | AN2D2    | 0.051 |   1.900 |    0.675 | 
     | normalizer_inst/U2420                 | A1 v -> ZN ^ | ND2D3    | 0.024 |   1.924 |    0.699 | 
     | normalizer_inst/U8818_dup             | A1 ^ -> ZN v | AOI21D4  | 0.040 |   1.964 |    0.739 | 
     | normalizer_inst/U10185                | A2 v -> ZN ^ | ND2D4    | 0.043 |   2.007 |    0.782 | 
     | normalizer_inst/U813                  | I ^ -> ZN v  | INVD2    | 0.029 |   2.037 |    0.811 | 
     | normalizer_inst/FE_OCPC3634_n7334     | I v -> Z v   | BUFFD2   | 0.053 |   2.090 |    0.865 | 
     | normalizer_inst/U5465                 | A1 v -> ZN ^ | ND2D1    | 0.026 |   2.116 |    0.891 | 
     | normalizer_inst/U10348                | A1 ^ -> ZN v | ND2D1    | 0.048 |   2.164 |    0.939 | 
     | normalizer_inst/FE_OCPC2806_n5632     | I v -> ZN ^  | CKND1    | 0.030 |   2.194 |    0.968 | 
     | normalizer_inst/div_out_2_reg_1__7_   | D ^          | DFQD1    | 0.000 |   2.194 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__7_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__7_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  2.162
= Slack Time                   -1.215
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.215 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.024 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -0.952 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -0.909 | 
     | normalizer_inst/U7606                 | A1 ^ -> ZN v | CKND2D3  | 0.041 |   0.346 |   -0.869 | 
     | normalizer_inst/FE_RC_16_0            | A1 v -> ZN ^ | OAI21D4  | 0.053 |   0.399 |   -0.816 | 
     | normalizer_inst/U3152                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   0.434 |   -0.780 | 
     | normalizer_inst/U2689                 | A1 v -> ZN ^ | NR2XD2   | 0.027 |   0.461 |   -0.754 | 
     | normalizer_inst/U2578                 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.489 |   -0.726 | 
     | normalizer_inst/U3132                 | A1 v -> ZN ^ | NR2XD3   | 0.031 |   0.520 |   -0.694 | 
     | normalizer_inst/U10327                | A1 ^ -> ZN v | ND3D8    | 0.045 |   0.566 |   -0.649 | 
     | normalizer_inst/U2230                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   0.600 |   -0.615 | 
     | normalizer_inst/U10551                | A1 ^ -> ZN v | NR2D2    | 0.021 |   0.622 |   -0.593 | 
     | normalizer_inst/U2585                 | A1 v -> ZN ^ | ND2D2    | 0.022 |   0.644 |   -0.571 | 
     | normalizer_inst/U2302                 | A1 ^ -> ZN v | ND2D3    | 0.030 |   0.674 |   -0.540 | 
     | normalizer_inst/U1775                 | I v -> ZN ^  | CKND4    | 0.030 |   0.704 |   -0.510 | 
     | normalizer_inst/U10300_dup            | A2 ^ -> ZN v | ND2D4    | 0.047 |   0.752 |   -0.463 | 
     | normalizer_inst/U2391                 | A1 v -> ZN ^ | NR2D2    | 0.038 |   0.790 |   -0.425 | 
     | normalizer_inst/U2156                 | A1 ^ -> ZN v | NR2D2    | 0.023 |   0.813 |   -0.401 | 
     | normalizer_inst/U2654                 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.838 |   -0.377 | 
     | normalizer_inst/U9628                 | A1 ^ -> ZN v | ND3D4    | 0.036 |   0.874 |   -0.341 | 
     | normalizer_inst/U8230                 | A2 v -> ZN ^ | ND2D4    | 0.037 |   0.911 |   -0.304 | 
     | normalizer_inst/U8229                 | A1 ^ -> ZN v | ND2D8    | 0.043 |   0.954 |   -0.261 | 
     | normalizer_inst/U9048                 | A2 v -> ZN ^ | ND2D4    | 0.041 |   0.995 |   -0.220 | 
     | normalizer_inst/U10369                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.029 |   -0.186 | 
     | normalizer_inst/U8628                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.062 |   -0.153 | 
     | normalizer_inst/U3495                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.100 |   -0.114 | 
     | normalizer_inst/U2415                 | I v -> ZN ^  | INVD3    | 0.036 |   1.136 |   -0.079 | 
     | normalizer_inst/U8853                 | A1 ^ -> ZN v | ND2D8    | 0.036 |   1.172 |   -0.043 | 
     | normalizer_inst/U8974                 | A1 v -> ZN ^ | ND2D8    | 0.040 |   1.211 |   -0.003 | 
     | normalizer_inst/U8976                 | A1 ^ -> ZN v | NR2XD1   | 0.039 |   1.250 |    0.036 | 
     | normalizer_inst/U2410                 | A2 v -> ZN ^ | NR2D4    | 0.052 |   1.302 |    0.088 | 
     | normalizer_inst/U4272                 | I ^ -> ZN v  | INVD3    | 0.028 |   1.331 |    0.116 | 
     | normalizer_inst/U2128                 | A2 v -> ZN ^ | ND3D8    | 0.024 |   1.355 |    0.140 | 
     | normalizer_inst/U1376                 | A2 ^ -> ZN v | ND2D8    | 0.044 |   1.399 |    0.185 | 
     | normalizer_inst/U2524                 | A1 v -> ZN ^ | NR2D8    | 0.060 |   1.460 |    0.245 | 
     | normalizer_inst/U8886                 | A1 ^ -> ZN v | ND2D8    | 0.046 |   1.506 |    0.291 | 
     | normalizer_inst/U10359                | A1 v -> ZN ^ | NR2D3    | 0.037 |   1.543 |    0.329 | 
     | normalizer_inst/U2390                 | A1 ^ -> ZN v | NR2XD2   | 0.039 |   1.582 |    0.367 | 
     | normalizer_inst/U2389                 | A2 v -> ZN ^ | CKND2D4  | 0.038 |   1.620 |    0.405 | 
     | normalizer_inst/U2532                 | I ^ -> ZN v  | CKND6    | 0.026 |   1.646 |    0.431 | 
     | normalizer_inst/U9805                 | A1 v -> ZN ^ | ND3D4    | 0.036 |   1.682 |    0.467 | 
     | normalizer_inst/U4428                 | A1 ^ -> ZN v | NR2D2    | 0.030 |   1.711 |    0.497 | 
     | normalizer_inst/U2019                 | A1 v -> ZN ^ | NR2D1    | 0.062 |   1.773 |    0.558 | 
     | normalizer_inst/U7738                 | A1 ^ -> ZN v | CKND2D2  | 0.033 |   1.806 |    0.591 | 
     | normalizer_inst/U912                  | A1 v -> ZN ^ | CKND2D3  | 0.038 |   1.844 |    0.629 | 
     | normalizer_inst/U3260                 | A1 ^ -> ZN v | ND2D2    | 0.036 |   1.880 |    0.665 | 
     | normalizer_inst/U2734                 | A1 v -> ZN ^ | ND2D4    | 0.031 |   1.911 |    0.696 | 
     | normalizer_inst/U7655                 | A2 ^ -> ZN v | ND2D3    | 0.047 |   1.958 |    0.743 | 
     | normalizer_inst/U2087                 | A1 v -> ZN ^ | ND2D8    | 0.039 |   1.997 |    0.782 | 
     | normalizer_inst/FE_OCPC3153_n3571     | I ^ -> Z ^   | BUFFD2   | 0.046 |   2.043 |    0.829 | 
     | normalizer_inst/U11046                | I ^ -> ZN v  | INVD1    | 0.022 |   2.066 |    0.851 | 
     | normalizer_inst/U4756                 | A1 v -> ZN ^ | NR2D1    | 0.096 |   2.162 |    0.947 | 
     | normalizer_inst/div_out_1_reg_0__7_   | D ^          | DFQD1    | 0.000 |   2.162 |    0.948 | 
     +----------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__6_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__6_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  2.171
= Slack Time                   -1.202
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_                   | CP ^         |          |       |   0.000 |   -1.202 | 
     | normalizer_inst/sum_reg_12_                   | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -1.012 | 
     | normalizer_inst/FE_RC_1354_0                  | A1 ^ -> ZN v | NR2XD4   | 0.065 |   0.255 |   -0.947 | 
     | normalizer_inst/U3059                         | A1 v -> ZN ^ | ND3D4    | 0.037 |   0.292 |   -0.910 | 
     | normalizer_inst/U4250                         | A1 ^ -> ZN v | NR2XD4   | 0.031 |   0.324 |   -0.878 | 
     | normalizer_inst/U2775_dup                     | A1 v -> ZN ^ | CKND2D4  | 0.041 |   0.364 |   -0.837 | 
     | normalizer_inst/U2573_dup                     | A1 ^ -> ZN v | ND2D1    | 0.067 |   0.432 |   -0.770 | 
     | normalizer_inst/FE_RC_2144_0                  | A1 v -> ZN ^ | OAI21D1  | 0.097 |   0.528 |   -0.674 | 
     | normalizer_inst/FE_RC_171_0                   | A2 ^ -> ZN v | ND3D4    | 0.070 |   0.598 |   -0.604 | 
     | normalizer_inst/U2309                         | A1 v -> ZN ^ | ND2D8    | 0.041 |   0.639 |   -0.563 | 
     | normalizer_inst/U2237                         | I ^ -> ZN v  | INVD4    | 0.031 |   0.670 |   -0.532 | 
     | normalizer_inst/U8379                         | A2 v -> ZN ^ | ND2D3    | 0.036 |   0.706 |   -0.496 | 
     | normalizer_inst/FE_RC_197_0                   | A1 ^ -> ZN v | ND2D2    | 0.036 |   0.742 |   -0.460 | 
     | normalizer_inst/FE_RC_198_0                   | A1 v -> ZN ^ | ND2D1    | 0.031 |   0.773 |   -0.429 | 
     | normalizer_inst/FE_RC_362_0                   | A1 ^ -> ZN v | CKND2D2  | 0.026 |   0.799 |   -0.403 | 
     | normalizer_inst/FE_RC_2204_0                  | B v -> ZN ^  | IAO21D1  | 0.046 |   0.845 |   -0.357 | 
     | normalizer_inst/U2252                         | A1 ^ -> ZN v | ND2D2    | 0.040 |   0.885 |   -0.317 | 
     | normalizer_inst/FE_RC_261_0                   | A1 v -> ZN ^ | ND3D4    | 0.030 |   0.915 |   -0.287 | 
     | normalizer_inst/U2478                         | A1 ^ -> ZN v | ND3D8    | 0.048 |   0.963 |   -0.239 | 
     | normalizer_inst/U10713                        | A1 v -> ZN ^ | NR2D3    | 0.060 |   1.023 |   -0.179 | 
     | normalizer_inst/U3130                         | A2 ^ -> ZN v | NR2XD4   | 0.051 |   1.074 |   -0.128 | 
     | normalizer_inst/U2975_dup                     | A2 v -> ZN ^ | ND2D8    | 0.041 |   1.116 |   -0.086 | 
     | normalizer_inst/U2922                         | A1 ^ -> ZN v | ND2D3    | 0.062 |   1.178 |   -0.024 | 
     | normalizer_inst/U1573                         | A2 v -> ZN ^ | CKND2D8  | 0.052 |   1.229 |    0.027 | 
     | normalizer_inst/U7200                         | A1 ^ -> ZN v | CKND2D1  | 0.056 |   1.285 |    0.083 | 
     | normalizer_inst/FE_RC_302_0                   | B v -> ZN ^  | OAI21D4  | 0.045 |   1.330 |    0.128 | 
     | normalizer_inst/U1472                         | A1 ^ -> ZN v | ND2D3    | 0.034 |   1.365 |    0.163 | 
     | normalizer_inst/U7115                         | A1 v -> ZN ^ | ND2D4    | 0.028 |   1.393 |    0.191 | 
     | normalizer_inst/U8694                         | A1 ^ -> ZN v | ND2D3    | 0.036 |   1.429 |    0.227 | 
     | normalizer_inst/U8690                         | A1 v -> ZN ^ | ND2D8    | 0.033 |   1.461 |    0.259 | 
     | normalizer_inst/FE_OCPC2481_n5008             | I ^ -> ZN v  | INVD4    | 0.023 |   1.484 |    0.282 | 
     | normalizer_inst/FE_RC_1175_0                  | A1 v -> ZN ^ | ND3D8    | 0.030 |   1.514 |    0.312 | 
     | normalizer_inst/U4354                         | A1 ^ -> ZN v | NR2D2    | 0.023 |   1.537 |    0.335 | 
     | normalizer_inst/U1991                         | A1 v -> ZN ^ | NR2D2    | 0.060 |   1.597 |    0.395 | 
     | normalizer_inst/U2939                         | A3 ^ -> ZN v | ND3D8    | 0.065 |   1.663 |    0.461 | 
     | normalizer_inst/U3154_dup                     | I v -> ZN ^  | CKND1    | 0.053 |   1.716 |    0.514 | 
     | normalizer_inst/U5625                         | A1 ^ -> ZN v | CKND2D2  | 0.040 |   1.756 |    0.554 | 
     | normalizer_inst/U1116                         | A2 v -> ZN ^ | ND2D1    | 0.063 |   1.819 |    0.617 | 
     | normalizer_inst/FE_RC_38_1                    | A3 ^ -> ZN v | ND3D8    | 0.060 |   1.879 |    0.677 | 
     | normalizer_inst/U10828                        | A1 v -> ZN ^ | ND2D2    | 0.043 |   1.922 |    0.720 | 
     | normalizer_inst/U11695                        | A1 ^ -> ZN v | ND3D8    | 0.049 |   1.971 |    0.769 | 
     | normalizer_inst/FE_OFC2128_n6581              | I v -> ZN ^  | CKND16   | 0.037 |   2.009 |    0.807 | 
     | normalizer_inst/FE_OCPC2825_FE_OFN15491_n6581 | I ^ -> ZN v  | INVD6    | 0.035 |   2.043 |    0.841 | 
     | normalizer_inst/FE_OCPC2828_FE_OFN15491_n6581 | I v -> Z v   | CKBD1    | 0.047 |   2.090 |    0.888 | 
     | normalizer_inst/FE_OCPC2827_FE_OFN15491_n6581 | I v -> ZN ^  | CKND1    | 0.022 |   2.113 |    0.911 | 
     | normalizer_inst/U9022                         | B ^ -> ZN v  | OAI21D1  | 0.034 |   2.147 |    0.945 | 
     | normalizer_inst/U5436                         | A1 v -> ZN ^ | ND2D1    | 0.025 |   2.171 |    0.969 | 
     | normalizer_inst/div_out_2_reg_0__6_           | D ^          | DFQD1    | 0.000 |   2.171 |    0.969 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__7_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__7_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  2.124
= Slack Time                   -1.162
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_                   | CP ^         |          |       |   0.000 |   -1.162 | 
     | normalizer_inst/sum_reg_12_                   | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -0.972 | 
     | normalizer_inst/FE_RC_1354_0                  | A1 ^ -> ZN v | NR2XD4   | 0.065 |   0.255 |   -0.907 | 
     | normalizer_inst/U3059                         | A1 v -> ZN ^ | ND3D4    | 0.037 |   0.292 |   -0.870 | 
     | normalizer_inst/U4250                         | A1 ^ -> ZN v | NR2XD4   | 0.031 |   0.324 |   -0.838 | 
     | normalizer_inst/U2775_dup                     | A1 v -> ZN ^ | CKND2D4  | 0.041 |   0.364 |   -0.798 | 
     | normalizer_inst/U2573_dup                     | A1 ^ -> ZN v | ND2D1    | 0.067 |   0.432 |   -0.730 | 
     | normalizer_inst/FE_RC_2144_0                  | A1 v -> ZN ^ | OAI21D1  | 0.097 |   0.528 |   -0.634 | 
     | normalizer_inst/FE_RC_171_0                   | A2 ^ -> ZN v | ND3D4    | 0.070 |   0.598 |   -0.564 | 
     | normalizer_inst/U2309                         | A1 v -> ZN ^ | ND2D8    | 0.041 |   0.639 |   -0.523 | 
     | normalizer_inst/U2237                         | I ^ -> ZN v  | INVD4    | 0.031 |   0.670 |   -0.492 | 
     | normalizer_inst/U8379                         | A2 v -> ZN ^ | ND2D3    | 0.036 |   0.706 |   -0.456 | 
     | normalizer_inst/FE_RC_197_0                   | A1 ^ -> ZN v | ND2D2    | 0.036 |   0.742 |   -0.420 | 
     | normalizer_inst/FE_RC_198_0                   | A1 v -> ZN ^ | ND2D1    | 0.031 |   0.773 |   -0.389 | 
     | normalizer_inst/FE_RC_362_0                   | A1 ^ -> ZN v | CKND2D2  | 0.026 |   0.799 |   -0.363 | 
     | normalizer_inst/FE_RC_2204_0                  | B v -> ZN ^  | IAO21D1  | 0.046 |   0.845 |   -0.317 | 
     | normalizer_inst/U2252                         | A1 ^ -> ZN v | ND2D2    | 0.040 |   0.885 |   -0.277 | 
     | normalizer_inst/FE_RC_261_0                   | A1 v -> ZN ^ | ND3D4    | 0.030 |   0.915 |   -0.247 | 
     | normalizer_inst/U2478                         | A1 ^ -> ZN v | ND3D8    | 0.048 |   0.963 |   -0.199 | 
     | normalizer_inst/U10713                        | A1 v -> ZN ^ | NR2D3    | 0.060 |   1.023 |   -0.139 | 
     | normalizer_inst/U3130                         | A2 ^ -> ZN v | NR2XD4   | 0.051 |   1.074 |   -0.088 | 
     | normalizer_inst/U2975_dup                     | A2 v -> ZN ^ | ND2D8    | 0.041 |   1.116 |   -0.046 | 
     | normalizer_inst/U2922                         | A1 ^ -> ZN v | ND2D3    | 0.062 |   1.178 |    0.016 | 
     | normalizer_inst/U1573                         | A2 v -> ZN ^ | CKND2D8  | 0.052 |   1.229 |    0.067 | 
     | normalizer_inst/U7200                         | A1 ^ -> ZN v | CKND2D1  | 0.056 |   1.285 |    0.123 | 
     | normalizer_inst/FE_RC_302_0                   | B v -> ZN ^  | OAI21D4  | 0.045 |   1.330 |    0.168 | 
     | normalizer_inst/U1472                         | A1 ^ -> ZN v | ND2D3    | 0.034 |   1.365 |    0.203 | 
     | normalizer_inst/U7115                         | A1 v -> ZN ^ | ND2D4    | 0.028 |   1.393 |    0.231 | 
     | normalizer_inst/U8694                         | A1 ^ -> ZN v | ND2D3    | 0.036 |   1.429 |    0.266 | 
     | normalizer_inst/U8690                         | A1 v -> ZN ^ | ND2D8    | 0.033 |   1.461 |    0.299 | 
     | normalizer_inst/FE_OCPC2481_n5008             | I ^ -> ZN v  | INVD4    | 0.023 |   1.484 |    0.322 | 
     | normalizer_inst/FE_RC_1175_0                  | A1 v -> ZN ^ | ND3D8    | 0.030 |   1.514 |    0.352 | 
     | normalizer_inst/U4354                         | A1 ^ -> ZN v | NR2D2    | 0.023 |   1.537 |    0.375 | 
     | normalizer_inst/U1991                         | A1 v -> ZN ^ | NR2D2    | 0.060 |   1.597 |    0.435 | 
     | normalizer_inst/U2939                         | A3 ^ -> ZN v | ND3D8    | 0.065 |   1.663 |    0.500 | 
     | normalizer_inst/U3154_dup                     | I v -> ZN ^  | CKND1    | 0.053 |   1.716 |    0.554 | 
     | normalizer_inst/U5625                         | A1 ^ -> ZN v | CKND2D2  | 0.040 |   1.756 |    0.593 | 
     | normalizer_inst/U1116                         | A2 v -> ZN ^ | ND2D1    | 0.063 |   1.819 |    0.657 | 
     | normalizer_inst/FE_RC_38_1                    | A3 ^ -> ZN v | ND3D8    | 0.060 |   1.879 |    0.717 | 
     | normalizer_inst/U10828                        | A1 v -> ZN ^ | ND2D2    | 0.043 |   1.922 |    0.760 | 
     | normalizer_inst/U11695                        | A1 ^ -> ZN v | ND3D8    | 0.049 |   1.971 |    0.809 | 
     | normalizer_inst/FE_OFC2128_n6581              | I v -> ZN ^  | CKND16   | 0.037 |   2.009 |    0.847 | 
     | normalizer_inst/FE_OCPC4041_FE_OFN15491_n6581 | I ^ -> Z ^   | CKBD1    | 0.049 |   2.058 |    0.896 | 
     | normalizer_inst/U801                          | A2 ^ -> ZN v | NR2D3    | 0.025 |   2.083 |    0.921 | 
     | normalizer_inst/U8838                         | A1 v -> ZN ^ | NR2D1    | 0.041 |   2.124 |    0.962 | 
     | normalizer_inst/div_out_2_reg_0__7_           | D ^          | DFQD1    | 0.000 |   2.124 |    0.962 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__7_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__7_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  2.119
= Slack Time                   -1.154
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.154 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -0.963 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -0.891 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -0.848 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -0.820 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.387 |   -0.767 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -0.695 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -0.615 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |   -0.562 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |   -0.538 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |   -0.471 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |   -0.431 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |   -0.404 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |   -0.366 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |   -0.317 | 
     | normalizer_inst/U9460                 | A2 v -> ZN ^ | ND2D8    | 0.033 |   0.870 |   -0.284 | 
     | normalizer_inst/U10739                | A2 ^ -> ZN v | ND3D4    | 0.054 |   0.924 |   -0.230 | 
     | normalizer_inst/U9652                 | A1 v -> ZN ^ | ND2D8    | 0.046 |   0.970 |   -0.184 | 
     | normalizer_inst/FE_OCPC2460_n4030     | I ^ -> ZN v  | INVD12   | 0.025 |   0.995 |   -0.159 | 
     | normalizer_inst/U9650_dup             | A2 v -> ZN ^ | ND2D2    | 0.030 |   1.025 |   -0.129 | 
     | normalizer_inst/FE_RC_898_0           | A1 ^ -> ZN v | ND2D4    | 0.045 |   1.070 |   -0.084 | 
     | normalizer_inst/U10889                | A1 v -> ZN ^ | AOI21D4  | 0.074 |   1.144 |   -0.010 | 
     | normalizer_inst/U3105                 | A2 ^ -> ZN v | ND2D8    | 0.063 |   1.207 |    0.053 | 
     | normalizer_inst/FE_RC_561_0           | A1 v -> ZN ^ | OAI21D2  | 0.050 |   1.257 |    0.103 | 
     | normalizer_inst/FE_RC_560_0           | A1 ^ -> ZN v | ND2D2    | 0.039 |   1.295 |    0.142 | 
     | normalizer_inst/U8528                 | A1 v -> ZN ^ | ND2D2    | 0.029 |   1.324 |    0.170 | 
     | normalizer_inst/U8015                 | A1 ^ -> ZN v | CKND2D4  | 0.027 |   1.351 |    0.197 | 
     | normalizer_inst/FE_RC_434_0           | A1 v -> ZN ^ | AOI21D4  | 0.052 |   1.403 |    0.249 | 
     | normalizer_inst/U11281                | A1 ^ -> ZN v | OAI21D4  | 0.046 |   1.448 |    0.295 | 
     | normalizer_inst/FE_OCPC3085_n8548     | I v -> Z v   | BUFFD16  | 0.056 |   1.504 |    0.350 | 
     | normalizer_inst/U4498                 | A1 v -> ZN ^ | ND2D8    | 0.032 |   1.536 |    0.382 | 
     | normalizer_inst/FE_OCPC2456_n15520    | I ^ -> Z ^   | BUFFD2   | 0.057 |   1.593 |    0.439 | 
     | normalizer_inst/U4480                 | A1 ^ -> ZN v | NR2XD2   | 0.043 |   1.636 |    0.482 | 
     | normalizer_inst/U9814                 | A2 v -> ZN ^ | NR2XD8   | 0.047 |   1.683 |    0.530 | 
     | normalizer_inst/U9324                 | A1 ^ -> ZN v | CKND2D8  | 0.049 |   1.733 |    0.579 | 
     | normalizer_inst/U9438                 | A1 v -> ZN ^ | ND2D2    | 0.035 |   1.768 |    0.614 | 
     | normalizer_inst/U11647                | I ^ -> ZN v  | CKND2    | 0.025 |   1.793 |    0.640 | 
     | normalizer_inst/U9443                 | A2 v -> ZN ^ | ND2D2    | 0.022 |   1.816 |    0.662 | 
     | normalizer_inst/U9442                 | A1 ^ -> ZN v | CKND2D2  | 0.022 |   1.837 |    0.684 | 
     | normalizer_inst/U11203                | A1 v -> ZN ^ | NR2XD1   | 0.034 |   1.871 |    0.717 | 
     | normalizer_inst/U4077                 | A1 ^ -> ZN v | ND2D2    | 0.037 |   1.908 |    0.754 | 
     | normalizer_inst/U886                  | A1 v -> ZN ^ | ND2D4    | 0.030 |   1.937 |    0.783 | 
     | normalizer_inst/U6672                 | A2 ^ -> ZN v | ND2D8    | 0.039 |   1.976 |    0.823 | 
     | normalizer_inst/U8533                 | A2 v -> ZN ^ | ND3D8    | 0.031 |   2.008 |    0.854 | 
     | normalizer_inst/U3202                 | I ^ -> ZN v  | INVD12   | 0.021 |   2.029 |    0.875 | 
     | normalizer_inst/FE_OCPC3286_n4283     | I v -> Z v   | BUFFD3   | 0.054 |   2.083 |    0.929 | 
     | normalizer_inst/U5                    | A1 v -> ZN ^ | NR2D1    | 0.036 |   2.119 |    0.965 | 
     | normalizer_inst/div_out_1_reg_1__7_   | D ^          | DFQD1    | 0.000 |   2.119 |    0.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__8_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__8_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  2.073
= Slack Time                   -1.114
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.114 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -0.924 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -0.851 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -0.809 | 
     | normalizer_inst/U7606                 | A1 ^ -> ZN v | CKND2D3  | 0.041 |   0.346 |   -0.768 | 
     | normalizer_inst/FE_RC_16_0            | A1 v -> ZN ^ | OAI21D4  | 0.053 |   0.399 |   -0.715 | 
     | normalizer_inst/U3152                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   0.434 |   -0.680 | 
     | normalizer_inst/U2689                 | A1 v -> ZN ^ | NR2XD2   | 0.027 |   0.461 |   -0.653 | 
     | normalizer_inst/U2578                 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.489 |   -0.625 | 
     | normalizer_inst/U3132                 | A1 v -> ZN ^ | NR2XD3   | 0.031 |   0.520 |   -0.594 | 
     | normalizer_inst/U10327                | A1 ^ -> ZN v | ND3D8    | 0.045 |   0.566 |   -0.549 | 
     | normalizer_inst/U2230                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   0.600 |   -0.514 | 
     | normalizer_inst/U10551                | A1 ^ -> ZN v | NR2D2    | 0.021 |   0.622 |   -0.493 | 
     | normalizer_inst/U2585                 | A1 v -> ZN ^ | ND2D2    | 0.022 |   0.644 |   -0.470 | 
     | normalizer_inst/U2302                 | A1 ^ -> ZN v | ND2D3    | 0.030 |   0.674 |   -0.440 | 
     | normalizer_inst/U1775                 | I v -> ZN ^  | CKND4    | 0.030 |   0.704 |   -0.410 | 
     | normalizer_inst/U10300_dup            | A2 ^ -> ZN v | ND2D4    | 0.047 |   0.752 |   -0.362 | 
     | normalizer_inst/U2391                 | A1 v -> ZN ^ | NR2D2    | 0.038 |   0.790 |   -0.324 | 
     | normalizer_inst/U2156                 | A1 ^ -> ZN v | NR2D2    | 0.023 |   0.813 |   -0.301 | 
     | normalizer_inst/U2654                 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.838 |   -0.276 | 
     | normalizer_inst/U9628                 | A1 ^ -> ZN v | ND3D4    | 0.036 |   0.874 |   -0.240 | 
     | normalizer_inst/U8230                 | A2 v -> ZN ^ | ND2D4    | 0.037 |   0.911 |   -0.203 | 
     | normalizer_inst/U8229                 | A1 ^ -> ZN v | ND2D8    | 0.043 |   0.954 |   -0.160 | 
     | normalizer_inst/U9048                 | A2 v -> ZN ^ | ND2D4    | 0.041 |   0.995 |   -0.119 | 
     | normalizer_inst/U10369                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.029 |   -0.085 | 
     | normalizer_inst/U8628                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.062 |   -0.052 | 
     | normalizer_inst/U3495                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.100 |   -0.014 | 
     | normalizer_inst/U2415                 | I v -> ZN ^  | INVD3    | 0.036 |   1.136 |    0.022 | 
     | normalizer_inst/U8853                 | A1 ^ -> ZN v | ND2D8    | 0.036 |   1.172 |    0.058 | 
     | normalizer_inst/U8974                 | A1 v -> ZN ^ | ND2D8    | 0.040 |   1.211 |    0.097 | 
     | normalizer_inst/U8976                 | A1 ^ -> ZN v | NR2XD1   | 0.039 |   1.250 |    0.136 | 
     | normalizer_inst/U2410                 | A2 v -> ZN ^ | NR2D4    | 0.052 |   1.302 |    0.188 | 
     | normalizer_inst/U4272                 | I ^ -> ZN v  | INVD3    | 0.028 |   1.331 |    0.217 | 
     | normalizer_inst/U2128                 | A2 v -> ZN ^ | ND3D8    | 0.024 |   1.355 |    0.241 | 
     | normalizer_inst/U1376                 | A2 ^ -> ZN v | ND2D8    | 0.044 |   1.399 |    0.285 | 
     | normalizer_inst/U2524                 | A1 v -> ZN ^ | NR2D8    | 0.060 |   1.460 |    0.345 | 
     | normalizer_inst/U8886                 | A1 ^ -> ZN v | ND2D8    | 0.046 |   1.506 |    0.392 | 
     | normalizer_inst/U10359                | A1 v -> ZN ^ | NR2D3    | 0.037 |   1.543 |    0.429 | 
     | normalizer_inst/U2390                 | A1 ^ -> ZN v | NR2XD2   | 0.039 |   1.582 |    0.468 | 
     | normalizer_inst/U2389                 | A2 v -> ZN ^ | CKND2D4  | 0.038 |   1.620 |    0.506 | 
     | normalizer_inst/U2532                 | I ^ -> ZN v  | CKND6    | 0.026 |   1.646 |    0.531 | 
     | normalizer_inst/U9805_dup             | A1 v -> ZN ^ | ND3D8    | 0.030 |   1.676 |    0.562 | 
     | normalizer_inst/U1064                 | A1 ^ -> ZN v | CKND2D1  | 0.058 |   1.734 |    0.620 | 
     | normalizer_inst/U4096                 | A1 v -> ZN ^ | NR2XD1   | 0.052 |   1.786 |    0.672 | 
     | normalizer_inst/FE_RC_2371_0          | B1 ^ -> ZN v | INR2XD2  | 0.033 |   1.818 |    0.704 | 
     | normalizer_inst/U904                  | A2 v -> ZN ^ | ND2D4    | 0.036 |   1.855 |    0.740 | 
     | normalizer_inst/U885                  | A1 ^ -> ZN v | CKND2D3  | 0.038 |   1.892 |    0.778 | 
     | normalizer_inst/U4273                 | A2 v -> ZN ^ | ND2D8    | 0.038 |   1.930 |    0.816 | 
     | normalizer_inst/FE_OCPC2952_n15543    | I ^ -> Z ^   | BUFFD2   | 0.069 |   2.000 |    0.886 | 
     | normalizer_inst/FE_OCPC3171_n15543    | I ^ -> Z ^   | CKBD1    | 0.073 |   2.073 |    0.959 | 
     | normalizer_inst/div_out_1_reg_0__8_   | D ^          | DFQD1    | 0.000 |   2.073 |    0.959 | 
     +----------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__8_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__8_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  2.048
= Slack Time                   -1.085
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.085 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -0.899 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.251 |   -0.833 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -0.800 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4   | 0.048 |   0.333 |   -0.752 | 
     | normalizer_inst/U7601_dup             | A1 ^ -> ZN v | CKND2D8  | 0.040 |   0.374 |   -0.711 | 
     | normalizer_inst/U12164                | A1 v -> ZN ^ | NR2XD2   | 0.033 |   0.407 |   -0.678 | 
     | normalizer_inst/U11575                | A1 ^ -> ZN v | CKND2D4  | 0.033 |   0.440 |   -0.645 | 
     | normalizer_inst/U7459                 | A1 v -> ZN ^ | NR2XD4   | 0.031 |   0.471 |   -0.614 | 
     | normalizer_inst/FE_RC_1442_0          | A1 ^ -> ZN v | ND3D8    | 0.052 |   0.523 |   -0.562 | 
     | normalizer_inst/FE_DBTC70_n2960       | I v -> ZN ^  | CKND6    | 0.029 |   0.552 |   -0.533 | 
     | normalizer_inst/U3136_dup             | A1 ^ -> ZN v | CKND2D4  | 0.042 |   0.594 |   -0.491 | 
     | normalizer_inst/U2611                 | A2 v -> ZN ^ | AOI22D2  | 0.076 |   0.670 |   -0.415 | 
     | normalizer_inst/FE_RC_1295_0          | A2 ^ -> ZN v | ND2D4    | 0.065 |   0.734 |   -0.351 | 
     | normalizer_inst/U12360                | A1 v -> ZN ^ | ND2D1    | 0.053 |   0.787 |   -0.298 | 
     | normalizer_inst/U8057                 | B ^ -> ZN v  | OAI21D2  | 0.053 |   0.840 |   -0.245 | 
     | normalizer_inst/U9711                 | A2 v -> ZN ^ | NR2XD1   | 0.055 |   0.896 |   -0.189 | 
     | normalizer_inst/FE_RC_1409_0          | A1 ^ -> ZN v | OAI211D4 | 0.050 |   0.945 |   -0.140 | 
     | normalizer_inst/U10523                | A2 v -> ZN ^ | NR2D3    | 0.057 |   1.002 |   -0.083 | 
     | normalizer_inst/U10616                | A2 ^ -> ZN v | NR2XD4   | 0.043 |   1.045 |   -0.040 | 
     | normalizer_inst/FE_RC_1636_0          | A2 v -> ZN ^ | ND2D8    | 0.038 |   1.083 |   -0.002 | 
     | normalizer_inst/U8246                 | A1 ^ -> ZN v | CKND2D3  | 0.050 |   1.133 |    0.048 | 
     | normalizer_inst/U8244                 | A1 v -> ZN ^ | ND2D8    | 0.037 |   1.170 |    0.085 | 
     | normalizer_inst/FE_RC_249_0           | A1 ^ -> ZN v | ND3D1    | 0.072 |   1.242 |    0.157 | 
     | normalizer_inst/U5780                 | A1 v -> ZN ^ | ND2D2    | 0.045 |   1.287 |    0.202 | 
     | normalizer_inst/U2614                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   1.322 |    0.237 | 
     | normalizer_inst/U8708                 | A1 v -> ZN ^ | ND3D2    | 0.030 |   1.352 |    0.267 | 
     | normalizer_inst/U7141                 | A1 ^ -> ZN v | ND2D4    | 0.037 |   1.389 |    0.304 | 
     | normalizer_inst/U7122                 | A1 v -> ZN ^ | ND2D3    | 0.037 |   1.427 |    0.342 | 
     | normalizer_inst/U2601_dup             | A1 ^ -> ZN v | ND2D4    | 0.033 |   1.460 |    0.375 | 
     | normalizer_inst/FE_RC_2357_0          | A1 v -> ZN v | IND2D4   | 0.063 |   1.523 |    0.438 | 
     | normalizer_inst/FE_OCPC3024_n17       | I v -> ZN ^  | INVD3    | 0.030 |   1.553 |    0.468 | 
     | normalizer_inst/U8394                 | A1 ^ -> ZN v | ND2D8    | 0.033 |   1.586 |    0.501 | 
     | normalizer_inst/U3397                 | A1 v -> ZN ^ | ND2D3    | 0.028 |   1.614 |    0.530 | 
     | normalizer_inst/U3218                 | A1 ^ -> ZN v | OAI21D4  | 0.026 |   1.640 |    0.556 | 
     | normalizer_inst/FE_OCPC3629_n850      | I v -> Z v   | BUFFD8   | 0.052 |   1.693 |    0.608 | 
     | normalizer_inst/U6998                 | A2 v -> ZN ^ | ND2D2    | 0.022 |   1.715 |    0.630 | 
     | normalizer_inst/U9458                 | A1 ^ -> ZN v | CKND2D2  | 0.029 |   1.744 |    0.659 | 
     | normalizer_inst/U8347                 | A1 v -> ZN ^ | OAI21D1  | 0.065 |   1.809 |    0.725 | 
     | normalizer_inst/FE_RC_569_0           | A1 ^ -> ZN v | ND3D3    | 0.062 |   1.872 |    0.787 | 
     | normalizer_inst/FE_RC_568_0           | A2 v -> ZN ^ | ND3D8    | 0.040 |   1.911 |    0.827 | 
     | normalizer_inst/U8817                 | A1 ^ -> ZN v | ND2D8    | 0.040 |   1.951 |    0.866 | 
     | normalizer_inst/FE_RC_1286_0          | A2 v -> ZN ^ | ND2D8    | 0.038 |   1.990 |    0.905 | 
     | normalizer_inst/FE_OCPC2929_n15544    | I ^ -> Z ^   | BUFFD4   | 0.058 |   2.048 |    0.963 | 
     | normalizer_inst/div_out_2_reg_1__8_   | D ^          | DFQD1    | 0.000 |   2.048 |    0.963 | 
     +----------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__8_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__8_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  2.028
= Slack Time                   -1.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |                   Instance                    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                               |              |          |       |  Time   |   Time   | 
     |-----------------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_                   | CP ^         |          |       |   0.000 |   -1.066 | 
     | normalizer_inst/sum_reg_12_                   | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -0.876 | 
     | normalizer_inst/FE_RC_1354_0                  | A1 ^ -> ZN v | NR2XD4   | 0.065 |   0.255 |   -0.811 | 
     | normalizer_inst/U3059                         | A1 v -> ZN ^ | ND3D4    | 0.037 |   0.292 |   -0.774 | 
     | normalizer_inst/U4250                         | A1 ^ -> ZN v | NR2XD4   | 0.031 |   0.324 |   -0.743 | 
     | normalizer_inst/U2775_dup                     | A1 v -> ZN ^ | CKND2D4  | 0.041 |   0.364 |   -0.702 | 
     | normalizer_inst/U2573_dup                     | A1 ^ -> ZN v | ND2D1    | 0.067 |   0.432 |   -0.635 | 
     | normalizer_inst/FE_RC_2144_0                  | A1 v -> ZN ^ | OAI21D1  | 0.097 |   0.528 |   -0.538 | 
     | normalizer_inst/FE_RC_171_0                   | A2 ^ -> ZN v | ND3D4    | 0.070 |   0.598 |   -0.468 | 
     | normalizer_inst/U2309                         | A1 v -> ZN ^ | ND2D8    | 0.041 |   0.639 |   -0.427 | 
     | normalizer_inst/U2237                         | I ^ -> ZN v  | INVD4    | 0.031 |   0.670 |   -0.397 | 
     | normalizer_inst/U8379                         | A2 v -> ZN ^ | ND2D3    | 0.036 |   0.706 |   -0.360 | 
     | normalizer_inst/FE_RC_197_0                   | A1 ^ -> ZN v | ND2D2    | 0.036 |   0.742 |   -0.324 | 
     | normalizer_inst/FE_RC_198_0                   | A1 v -> ZN ^ | ND2D1    | 0.031 |   0.773 |   -0.293 | 
     | normalizer_inst/FE_RC_362_0                   | A1 ^ -> ZN v | CKND2D2  | 0.026 |   0.799 |   -0.267 | 
     | normalizer_inst/FE_RC_2204_0                  | B v -> ZN ^  | IAO21D1  | 0.046 |   0.845 |   -0.221 | 
     | normalizer_inst/U2252                         | A1 ^ -> ZN v | ND2D2    | 0.040 |   0.885 |   -0.181 | 
     | normalizer_inst/FE_RC_261_0                   | A1 v -> ZN ^ | ND3D4    | 0.030 |   0.915 |   -0.151 | 
     | normalizer_inst/U2478                         | A1 ^ -> ZN v | ND3D8    | 0.048 |   0.963 |   -0.103 | 
     | normalizer_inst/U10713                        | A1 v -> ZN ^ | NR2D3    | 0.060 |   1.023 |   -0.043 | 
     | normalizer_inst/U3130                         | A2 ^ -> ZN v | NR2XD4   | 0.051 |   1.074 |    0.008 | 
     | normalizer_inst/U2975_dup                     | A2 v -> ZN ^ | ND2D8    | 0.041 |   1.116 |    0.049 | 
     | normalizer_inst/U1613                         | A1 ^ -> ZN v | ND2D3    | 0.032 |   1.148 |    0.081 | 
     | normalizer_inst/U9557                         | A1 v -> ZN ^ | ND2D2    | 0.034 |   1.182 |    0.116 | 
     | normalizer_inst/U1573                         | A1 ^ -> ZN v | CKND2D8  | 0.039 |   1.221 |    0.154 | 
     | normalizer_inst/U7200                         | A1 v -> ZN ^ | CKND2D1  | 0.057 |   1.277 |    0.211 | 
     | normalizer_inst/FE_RC_302_0                   | B ^ -> ZN v  | OAI21D4  | 0.055 |   1.332 |    0.266 | 
     | normalizer_inst/U1472                         | A1 v -> ZN ^ | ND2D3    | 0.027 |   1.359 |    0.293 | 
     | normalizer_inst/U7115                         | A1 ^ -> ZN v | ND2D4    | 0.030 |   1.390 |    0.323 | 
     | normalizer_inst/U8694                         | A1 v -> ZN ^ | ND2D3    | 0.031 |   1.421 |    0.355 | 
     | normalizer_inst/U8690                         | A1 ^ -> ZN v | ND2D8    | 0.038 |   1.459 |    0.393 | 
     | normalizer_inst/FE_OCPC2481_n5008             | I v -> ZN ^  | INVD4    | 0.031 |   1.490 |    0.424 | 
     | normalizer_inst/FE_RC_1175_0                  | A1 ^ -> ZN v | ND3D8    | 0.054 |   1.544 |    0.477 | 
     | normalizer_inst/FE_OFC1334_n3625              | I v -> ZN ^  | INVD3    | 0.058 |   1.601 |    0.535 | 
     | normalizer_inst/U9504                         | A1 ^ -> ZN v | ND2D2    | 0.054 |   1.655 |    0.589 | 
     | normalizer_inst/U12977                        | A2 v -> ZN ^ | ND2D1    | 0.044 |   1.699 |    0.633 | 
     | normalizer_inst/U6984                         | A1 ^ -> ZN v | NR2D2    | 0.026 |   1.726 |    0.660 | 
     | normalizer_inst/U8879                         | A2 v -> ZN ^ | ND2D3    | 0.027 |   1.753 |    0.686 | 
     | normalizer_inst/FE_RC_1250_0                  | I ^ -> ZN v  | INVD1    | 0.028 |   1.781 |    0.715 | 
     | normalizer_inst/FE_RC_1249_0                  | A2 v -> ZN ^ | OAI21D4  | 0.045 |   1.826 |    0.760 | 
     | normalizer_inst/U3179                         | A2 ^ -> ZN v | ND2D2    | 0.039 |   1.866 |    0.800 | 
     | normalizer_inst/FE_RC_2376_0                  | B1 v -> ZN ^ | IND2D4   | 0.026 |   1.892 |    0.826 | 
     | normalizer_inst/U6695                         | A1 ^ -> ZN v | ND2D4    | 0.030 |   1.922 |    0.855 | 
     | normalizer_inst/U11695                        | A2 v -> ZN ^ | ND3D8    | 0.033 |   1.955 |    0.889 | 
     | normalizer_inst/FE_OFC2128_n6581              | I ^ -> ZN v  | CKND16   | 0.029 |   1.984 |    0.918 | 
     | normalizer_inst/FE_OCPC2825_FE_OFN15491_n6581 | I v -> ZN ^  | INVD6    | 0.043 |   2.027 |    0.960 | 
     | normalizer_inst/div_out_2_reg_0__8_           | D ^          | DFQD1    | 0.001 |   2.028 |    0.962 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__8_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__8_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  2.029
= Slack Time                   -1.062
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -1.062 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -0.872 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -0.799 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -0.757 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -0.728 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.387 |   -0.676 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -0.604 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -0.524 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |   -0.470 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |   -0.447 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |   -0.379 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |   -0.339 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |   -0.313 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |   -0.274 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |   -0.225 | 
     | normalizer_inst/FE_RC_2028_0          | A1 v -> ZN ^ | NR3D0    | 0.096 |   0.933 |   -0.130 | 
     | normalizer_inst/U10711                | A1 ^ -> ZN v | ND2D2    | 0.053 |   0.986 |   -0.076 | 
     | normalizer_inst/U9842                 | A1 v -> ZN ^ | ND2D4    | 0.041 |   1.027 |   -0.036 | 
     | normalizer_inst/U9650_dup             | A1 ^ -> ZN v | ND2D2    | 0.039 |   1.066 |    0.003 | 
     | normalizer_inst/FE_RC_898_0           | A1 v -> ZN ^ | ND2D4    | 0.040 |   1.106 |    0.044 | 
     | normalizer_inst/U10889                | A1 ^ -> ZN v | AOI21D4  | 0.052 |   1.157 |    0.095 | 
     | normalizer_inst/U3199                 | A1 v -> ZN ^ | CKND2D2  | 0.036 |   1.193 |    0.131 | 
     | normalizer_inst/U12008                | I ^ -> ZN v  | CKND2    | 0.018 |   1.212 |    0.150 | 
     | normalizer_inst/U8657                 | A2 v -> ZN ^ | ND2D1    | 0.042 |   1.254 |    0.192 | 
     | normalizer_inst/U8656                 | A1 ^ -> ZN v | ND2D2    | 0.036 |   1.290 |    0.228 | 
     | normalizer_inst/U5726                 | A1 v -> ZN ^ | ND2D3    | 0.032 |   1.322 |    0.260 | 
     | normalizer_inst/FE_RC_1930_0          | A1 ^ -> ZN v | ND3D4    | 0.037 |   1.359 |    0.297 | 
     | normalizer_inst/U8659                 | A1 v -> ZN ^ | ND2D4    | 0.036 |   1.396 |    0.334 | 
     | normalizer_inst/U8658                 | A2 ^ -> ZN v | ND2D8    | 0.035 |   1.431 |    0.369 | 
     | normalizer_inst/U10866                | A2 v -> ZN ^ | ND2D8    | 0.037 |   1.468 |    0.406 | 
     | normalizer_inst/U3546                 | I ^ -> ZN v  | CKND4    | 0.035 |   1.503 |    0.441 | 
     | normalizer_inst/U9659                 | A2 v -> ZN ^ | NR2D4    | 0.069 |   1.572 |    0.510 | 
     | normalizer_inst/U1289                 | A1 ^ -> ZN v | ND2D2    | 0.057 |   1.629 |    0.567 | 
     | normalizer_inst/FE_RC_372_0           | A2 v -> ZN ^ | ND3D8    | 0.037 |   1.666 |    0.603 | 
     | normalizer_inst/U9814                 | A1 ^ -> ZN v | NR2XD8   | 0.029 |   1.695 |    0.633 | 
     | normalizer_inst/U9324                 | A1 v -> ZN ^ | CKND2D8  | 0.046 |   1.741 |    0.679 | 
     | normalizer_inst/U9438                 | A1 ^ -> ZN v | ND2D2    | 0.039 |   1.781 |    0.718 | 
     | normalizer_inst/U11647                | I v -> ZN ^  | CKND2    | 0.028 |   1.808 |    0.746 | 
     | normalizer_inst/U9443                 | A2 ^ -> ZN v | ND2D2    | 0.027 |   1.836 |    0.773 | 
     | normalizer_inst/U9442                 | A1 v -> ZN ^ | CKND2D2  | 0.024 |   1.859 |    0.797 | 
     | normalizer_inst/U11203                | A1 ^ -> ZN v | NR2XD1   | 0.028 |   1.888 |    0.826 | 
     | normalizer_inst/U4077                 | A1 v -> ZN ^ | ND2D2    | 0.030 |   1.917 |    0.855 | 
     | normalizer_inst/U886                  | A1 ^ -> ZN v | ND2D4    | 0.032 |   1.950 |    0.887 | 
     | normalizer_inst/U6672                 | A2 v -> ZN ^ | ND2D8    | 0.032 |   1.981 |    0.919 | 
     | normalizer_inst/FE_OCPC2946_n15549    | I ^ -> Z ^   | CKBD1    | 0.047 |   2.029 |    0.967 | 
     | normalizer_inst/div_out_1_reg_1__8_   | D ^          | DFQD1    | 0.000 |   2.029 |    0.967 | 
     +----------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__9_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.982
- Arrival Time                  1.718
= Slack Time                   -0.736
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_         | CP ^         |          |       |   0.000 |   -0.736 | 
     | normalizer_inst/sum_reg_12_         | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -0.546 | 
     | normalizer_inst/FE_RC_1354_0        | A1 ^ -> ZN v | NR2XD4   | 0.065 |   0.255 |   -0.481 | 
     | normalizer_inst/U3059               | A1 v -> ZN ^ | ND3D4    | 0.037 |   0.292 |   -0.444 | 
     | normalizer_inst/U4250               | A1 ^ -> ZN v | NR2XD4   | 0.031 |   0.324 |   -0.413 | 
     | normalizer_inst/U2775_dup           | A1 v -> ZN ^ | CKND2D4  | 0.041 |   0.364 |   -0.372 | 
     | normalizer_inst/U2573_dup           | A1 ^ -> ZN v | ND2D1    | 0.067 |   0.432 |   -0.305 | 
     | normalizer_inst/FE_RC_2144_0        | A1 v -> ZN ^ | OAI21D1  | 0.097 |   0.528 |   -0.208 | 
     | normalizer_inst/FE_RC_171_0         | A2 ^ -> ZN v | ND3D4    | 0.070 |   0.598 |   -0.138 | 
     | normalizer_inst/U2309               | A1 v -> ZN ^ | ND2D8    | 0.041 |   0.639 |   -0.097 | 
     | normalizer_inst/U2237               | I ^ -> ZN v  | INVD4    | 0.031 |   0.670 |   -0.067 | 
     | normalizer_inst/U8379               | A2 v -> ZN ^ | ND2D3    | 0.036 |   0.706 |   -0.030 | 
     | normalizer_inst/FE_RC_197_0         | A1 ^ -> ZN v | ND2D2    | 0.036 |   0.742 |    0.006 | 
     | normalizer_inst/FE_RC_198_0         | A1 v -> ZN ^ | ND2D1    | 0.031 |   0.773 |    0.037 | 
     | normalizer_inst/FE_RC_362_0         | A1 ^ -> ZN v | CKND2D2  | 0.026 |   0.799 |    0.063 | 
     | normalizer_inst/FE_RC_2204_0        | B v -> ZN ^  | IAO21D1  | 0.046 |   0.845 |    0.109 | 
     | normalizer_inst/U2252               | A1 ^ -> ZN v | ND2D2    | 0.040 |   0.885 |    0.149 | 
     | normalizer_inst/FE_RC_261_0         | A1 v -> ZN ^ | ND3D4    | 0.030 |   0.915 |    0.179 | 
     | normalizer_inst/U2478               | A1 ^ -> ZN v | ND3D8    | 0.048 |   0.963 |    0.227 | 
     | normalizer_inst/U10713              | A1 v -> ZN ^ | NR2D3    | 0.060 |   1.023 |    0.287 | 
     | normalizer_inst/U3130               | A2 ^ -> ZN v | NR2XD4   | 0.051 |   1.074 |    0.338 | 
     | normalizer_inst/U2975               | A2 v -> ZN ^ | ND2D8    | 0.035 |   1.109 |    0.373 | 
     | normalizer_inst/FE_OFC1379_n3038    | I ^ -> ZN v  | INVD6    | 0.026 |   1.135 |    0.399 | 
     | normalizer_inst/U3038               | A1 v -> ZN ^ | ND2D3    | 0.027 |   1.163 |    0.426 | 
     | normalizer_inst/U8842_dup           | A1 ^ -> ZN v | ND2D8    | 0.046 |   1.208 |    0.472 | 
     | normalizer_inst/FE_OCPC3055_n2149   | I v -> ZN ^  | CKND6    | 0.036 |   1.244 |    0.508 | 
     | normalizer_inst/U8845_dup           | A1 ^ -> ZN v | CKND2D1  | 0.033 |   1.277 |    0.541 | 
     | normalizer_inst/U8478               | A1 v -> ZN ^ | ND2D2    | 0.022 |   1.299 |    0.563 | 
     | normalizer_inst/U2349               | A1 ^ -> ZN v | ND2D2    | 0.025 |   1.325 |    0.588 | 
     | normalizer_inst/U8479               | A1 v -> ZN ^ | ND2D2    | 0.026 |   1.350 |    0.614 | 
     | normalizer_inst/U2348               | A1 ^ -> ZN v | ND2D4    | 0.041 |   1.391 |    0.655 | 
     | normalizer_inst/U8480               | A1 v -> ZN ^ | ND2D8    | 0.038 |   1.429 |    0.693 | 
     | normalizer_inst/FE_RC_2119_0        | A1 ^ -> ZN ^ | INR2D1   | 0.079 |   1.508 |    0.772 | 
     | normalizer_inst/U8951               | A2 ^ -> ZN v | ND2D1    | 0.044 |   1.551 |    0.815 | 
     | normalizer_inst/U7019               | A1 v -> Z v  | AN2XD1   | 0.041 |   1.593 |    0.856 | 
     | normalizer_inst/U12129              | A1 v -> ZN ^ | ND2D1    | 0.025 |   1.617 |    0.881 | 
     | normalizer_inst/U13129              | A2 ^ -> Z ^  | AN2XD1   | 0.063 |   1.680 |    0.944 | 
     | normalizer_inst/U11307              | A1 ^ -> ZN v | ND2D1    | 0.038 |   1.718 |    0.982 | 
     | normalizer_inst/div_out_2_reg_0__9_ | D v          | DFQD1    | 0.000 |   1.718 |    0.982 | 
     +--------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__9_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__9_/D (v) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  1.663
= Slack Time                   -0.699
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -0.699 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -0.509 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -0.436 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -0.394 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -0.365 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.387 |   -0.312 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -0.241 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -0.161 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |   -0.107 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |   -0.083 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |   -0.016 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |    0.024 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |    0.051 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |    0.089 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |    0.138 | 
     | normalizer_inst/FE_RC_2028_0          | A1 v -> ZN ^ | NR3D0    | 0.096 |   0.933 |    0.234 | 
     | normalizer_inst/U10711                | A1 ^ -> ZN v | ND2D2    | 0.053 |   0.986 |    0.287 | 
     | normalizer_inst/U9842                 | A1 v -> ZN ^ | ND2D4    | 0.041 |   1.027 |    0.328 | 
     | normalizer_inst/U9650_dup             | A1 ^ -> ZN v | ND2D2    | 0.039 |   1.066 |    0.367 | 
     | normalizer_inst/FE_RC_898_0           | A1 v -> ZN ^ | ND2D4    | 0.040 |   1.106 |    0.407 | 
     | normalizer_inst/U10474                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.140 |    0.441 | 
     | normalizer_inst/U4992                 | I v -> ZN ^  | INVD3    | 0.036 |   1.176 |    0.477 | 
     | normalizer_inst/U13853                | A1 ^ -> ZN v | NR2D4    | 0.028 |   1.204 |    0.505 | 
     | normalizer_inst/U4338                 | A1 v -> ZN ^ | NR2XD1   | 0.036 |   1.240 |    0.542 | 
     | normalizer_inst/U9437                 | A1 ^ -> ZN v | NR2D1    | 0.024 |   1.265 |    0.566 | 
     | normalizer_inst/U9445                 | A2 v -> ZN ^ | AOI22D1  | 0.082 |   1.346 |    0.647 | 
     | normalizer_inst/U10485                | C ^ -> ZN v  | OAI211D4 | 0.080 |   1.426 |    0.727 | 
     | normalizer_inst/U4116                 | A1 v -> ZN ^ | CKND2D8  | 0.059 |   1.485 |    0.786 | 
     | normalizer_inst/FE_OFC1578_n5044      | I ^ -> ZN v  | INVD4    | 0.038 |   1.523 |    0.824 | 
     | normalizer_inst/U1278                 | A1 v -> ZN ^ | ND2D2    | 0.040 |   1.562 |    0.864 | 
     | normalizer_inst/FE_RC_2180_0          | A2 ^ -> ZN v | ND4D1    | 0.101 |   1.663 |    0.964 | 
     | normalizer_inst/div_out_1_reg_1__9_   | D v          | DFQD1    | 0.000 |   1.663 |    0.964 | 
     +----------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__9_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__9_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.644
= Slack Time                   -0.685
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -0.685 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -0.499 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.252 |   -0.434 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -0.400 | 
     | normalizer_inst/U10896                | A1 v -> ZN ^ | NR2XD2   | 0.033 |   0.318 |   -0.367 | 
     | normalizer_inst/U7593                 | A1 ^ -> ZN v | CKND2D3  | 0.055 |   0.373 |   -0.312 | 
     | normalizer_inst/FE_RC_2445_0          | A4 v -> ZN ^ | NR4D3    | 0.085 |   0.458 |   -0.227 | 
     | normalizer_inst/U2539                 | A1 ^ -> ZN v | CKND2D2  | 0.036 |   0.495 |   -0.191 | 
     | normalizer_inst/U10302                | A2 v -> ZN ^ | NR2XD2   | 0.038 |   0.532 |   -0.153 | 
     | normalizer_inst/FE_RC_84_1            | B2 ^ -> ZN v | IND3D4   | 0.054 |   0.586 |   -0.099 | 
     | normalizer_inst/U9168                 | I v -> ZN ^  | CKND4    | 0.030 |   0.616 |   -0.069 | 
     | normalizer_inst/U9068                 | A2 ^ -> ZN v | NR2D4    | 0.021 |   0.638 |   -0.048 | 
     | normalizer_inst/U3140                 | A1 v -> ZN ^ | ND2D2    | 0.028 |   0.666 |   -0.020 | 
     | normalizer_inst/U4363                 | A1 ^ -> ZN v | ND2D4    | 0.038 |   0.704 |    0.019 | 
     | normalizer_inst/U10757                | A1 v -> ZN ^ | NR2XD8   | 0.049 |   0.753 |    0.068 | 
     | normalizer_inst/U13573                | A1 ^ -> ZN v | CKND2D1  | 0.044 |   0.797 |    0.112 | 
     | normalizer_inst/U1678                 | A2 v -> ZN ^ | ND2D2    | 0.032 |   0.829 |    0.143 | 
     | normalizer_inst/U1668                 | A1 ^ -> ZN v | ND3D1    | 0.052 |   0.881 |    0.196 | 
     | normalizer_inst/U13807                | A1 v -> ZN ^ | AOI22D2  | 0.069 |   0.950 |    0.264 | 
     | normalizer_inst/U1650                 | A1 ^ -> ZN v | CKND2D4  | 0.049 |   0.999 |    0.314 | 
     | normalizer_inst/U10369                | A2 v -> ZN ^ | ND2D2    | 0.034 |   1.033 |    0.348 | 
     | normalizer_inst/U8628                 | A1 ^ -> ZN v | ND2D3    | 0.039 |   1.072 |    0.387 | 
     | normalizer_inst/U3495                 | A1 v -> ZN ^ | ND2D3    | 0.036 |   1.108 |    0.422 | 
     | normalizer_inst/U2415                 | I ^ -> ZN v  | INVD3    | 0.028 |   1.136 |    0.450 | 
     | normalizer_inst/U8853                 | A1 v -> ZN ^ | ND2D8    | 0.026 |   1.162 |    0.477 | 
     | normalizer_inst/U8974                 | A1 ^ -> ZN v | ND2D8    | 0.049 |   1.211 |    0.525 | 
     | normalizer_inst/U7963_dup             | A1 v -> ZN ^ | ND2D2    | 0.029 |   1.240 |    0.554 | 
     | normalizer_inst/U1452                 | I ^ -> ZN v  | INVD2    | 0.025 |   1.264 |    0.579 | 
     | normalizer_inst/U10299                | A2 v -> ZN ^ | ND2D4    | 0.022 |   1.286 |    0.601 | 
     | normalizer_inst/U10938_dup            | A1 ^ -> ZN v | CKND2D4  | 0.027 |   1.313 |    0.628 | 
     | normalizer_inst/FE_RC_107_0           | A2 v -> ZN ^ | OAI21D4  | 0.052 |   1.366 |    0.680 | 
     | normalizer_inst/U9004                 | A1 ^ -> ZN v | CKND2D8  | 0.048 |   1.414 |    0.728 | 
     | normalizer_inst/U2702                 | A1 v -> ZN ^ | NR2D3    | 0.059 |   1.473 |    0.788 | 
     | normalizer_inst/U4222                 | A1 ^ -> ZN v | CKND2D8  | 0.054 |   1.527 |    0.842 | 
     | normalizer_inst/U7643                 | A2 v -> ZN ^ | ND2D3    | 0.043 |   1.571 |    0.885 | 
     | normalizer_inst/U13132                | I ^ -> ZN v  | INVD1    | 0.027 |   1.598 |    0.912 | 
     | normalizer_inst/U4878                 | A1 v -> ZN ^ | ND2D1    | 0.046 |   1.644 |    0.958 | 
     | normalizer_inst/div_out_1_reg_0__9_   | D ^          | DFQD1    | 0.000 |   1.644 |    0.959 | 
     +----------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__9_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__9_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q         (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  1.633
= Slack Time                   -0.666
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -0.666 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -0.481 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.252 |   -0.415 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -0.381 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4   | 0.048 |   0.333 |   -0.333 | 
     | normalizer_inst/U7601_dup             | A1 ^ -> ZN v | CKND2D8  | 0.040 |   0.374 |   -0.293 | 
     | normalizer_inst/U12164                | A1 v -> ZN ^ | NR2XD2   | 0.033 |   0.407 |   -0.260 | 
     | normalizer_inst/U11575                | A1 ^ -> ZN v | CKND2D4  | 0.033 |   0.440 |   -0.226 | 
     | normalizer_inst/U7459                 | A1 v -> ZN ^ | NR2XD4   | 0.031 |   0.471 |   -0.195 | 
     | normalizer_inst/FE_RC_1442_0          | A1 ^ -> ZN v | ND3D8    | 0.052 |   0.523 |   -0.144 | 
     | normalizer_inst/FE_DBTC70_n2960       | I v -> ZN ^  | CKND6    | 0.029 |   0.552 |   -0.115 | 
     | normalizer_inst/U3136_dup             | A1 ^ -> ZN v | CKND2D4  | 0.042 |   0.594 |   -0.072 | 
     | normalizer_inst/U7665_dup             | B v -> ZN ^  | OAI21D4  | 0.045 |   0.639 |   -0.028 | 
     | normalizer_inst/FE_RC_2198_0          | B1 ^ -> ZN v | IND3D4   | 0.063 |   0.702 |    0.035 | 
     | normalizer_inst/U2110                 | A2 v -> ZN ^ | ND2D8    | 0.035 |   0.737 |    0.070 | 
     | normalizer_inst/U8401                 | A1 ^ -> ZN v | ND2D4    | 0.028 |   0.765 |    0.098 | 
     | normalizer_inst/U8428                 | A1 v -> ZN ^ | ND2D2    | 0.039 |   0.804 |    0.138 | 
     | normalizer_inst/U2099                 | A1 ^ -> ZN v | NR2D3    | 0.021 |   0.825 |    0.159 | 
     | normalizer_inst/U1698                 | A1 v -> ZN ^ | CKND2D4  | 0.043 |   0.868 |    0.201 | 
     | normalizer_inst/U2210_dup             | A1 ^ -> ZN v | ND2D8    | 0.051 |   0.919 |    0.252 | 
     | normalizer_inst/U8185                 | A2 v -> ZN ^ | NR2XD2   | 0.041 |   0.959 |    0.293 | 
     | normalizer_inst/U12367                | A1 ^ -> ZN v | ND2D4    | 0.033 |   0.992 |    0.326 | 
     | normalizer_inst/FE_RC_416_0           | A2 v -> ZN ^ | ND2D8    | 0.029 |   1.021 |    0.355 | 
     | normalizer_inst/FE_RC_558_0           | A2 ^ -> Z ^  | AN2D2    | 0.081 |   1.102 |    0.435 | 
     | normalizer_inst/FE_RC_1368_0          | A1 ^ -> ZN v | CKND2D4  | 0.032 |   1.133 |    0.467 | 
     | normalizer_inst/FE_RC_1367_0          | A2 v -> ZN ^ | ND2D4    | 0.035 |   1.168 |    0.502 | 
     | normalizer_inst/U8820                 | B2 ^ -> ZN v | IND3D1   | 0.075 |   1.244 |    0.577 | 
     | normalizer_inst/FE_RC_1446_0          | A1 v -> Z v  | AN2D4    | 0.063 |   1.306 |    0.640 | 
     | normalizer_inst/FE_RC_625_0           | A1 v -> ZN ^ | ND3D4    | 0.023 |   1.330 |    0.663 | 
     | normalizer_inst/FE_RC_543_0           | B ^ -> ZN v  | OAI21D4  | 0.040 |   1.370 |    0.704 | 
     | normalizer_inst/U4034                 | A1 v -> ZN ^ | ND2D4    | 0.038 |   1.408 |    0.742 | 
     | normalizer_inst/U2360                 | A2 ^ -> ZN v | ND2D8    | 0.041 |   1.449 |    0.783 | 
     | normalizer_inst/FE_OCPC2589_n3895     | I v -> ZN ^  | INVD2    | 0.024 |   1.473 |    0.807 | 
     | normalizer_inst/U1342                 | A1 ^ -> ZN v | ND2D2    | 0.031 |   1.504 |    0.837 | 
     | normalizer_inst/U3298                 | A1 v -> ZN ^ | NR2XD3   | 0.058 |   1.561 |    0.895 | 
     | normalizer_inst/U3297                 | A1 ^ -> ZN v | NR2XD3   | 0.040 |   1.601 |    0.935 | 
     | normalizer_inst/U3325_dup             | A1 v -> ZN ^ | CKND2D8  | 0.032 |   1.633 |    0.967 | 
     | normalizer_inst/div_out_2_reg_1__9_   | D ^          | DFQD1    | 0.000 |   1.633 |    0.967 | 
     +----------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_1__10_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_1__10_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.592
= Slack Time                   -0.628
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -0.628 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q v  | DFKCNQD1 | 0.186 |   0.186 |   -0.442 | 
     | normalizer_inst/FE_RC_1355_0          | I v -> ZN ^  | CKND4    | 0.066 |   0.252 |   -0.377 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I ^ -> ZN v  | INVD12   | 0.034 |   0.285 |   -0.343 | 
     | normalizer_inst/U3467                 | A1 v -> ZN ^ | NR2XD4   | 0.048 |   0.333 |   -0.295 | 
     | normalizer_inst/U7601_dup             | A1 ^ -> ZN v | CKND2D8  | 0.040 |   0.374 |   -0.255 | 
     | normalizer_inst/U12164                | A1 v -> ZN ^ | NR2XD2   | 0.033 |   0.407 |   -0.222 | 
     | normalizer_inst/U11575                | A1 ^ -> ZN v | CKND2D4  | 0.033 |   0.440 |   -0.188 | 
     | normalizer_inst/U7459                 | A1 v -> ZN ^ | NR2XD4   | 0.031 |   0.471 |   -0.157 | 
     | normalizer_inst/FE_RC_1442_0          | A1 ^ -> ZN v | ND3D8    | 0.052 |   0.523 |   -0.106 | 
     | normalizer_inst/FE_DBTC70_n2960       | I v -> ZN ^  | CKND6    | 0.029 |   0.552 |   -0.077 | 
     | normalizer_inst/U3136_dup             | A1 ^ -> ZN v | CKND2D4  | 0.042 |   0.594 |   -0.034 | 
     | normalizer_inst/U7665_dup             | B v -> ZN ^  | OAI21D4  | 0.045 |   0.639 |    0.010 | 
     | normalizer_inst/FE_RC_2198_0          | B1 ^ -> ZN v | IND3D4   | 0.063 |   0.702 |    0.073 | 
     | normalizer_inst/U2110                 | A2 v -> ZN ^ | ND2D8    | 0.035 |   0.737 |    0.109 | 
     | normalizer_inst/U8401                 | A1 ^ -> ZN v | ND2D4    | 0.028 |   0.765 |    0.137 | 
     | normalizer_inst/U8428                 | A1 v -> ZN ^ | ND2D2    | 0.039 |   0.804 |    0.176 | 
     | normalizer_inst/U2099                 | A1 ^ -> ZN v | NR2D3    | 0.021 |   0.825 |    0.197 | 
     | normalizer_inst/U1698                 | A1 v -> ZN ^ | CKND2D4  | 0.043 |   0.868 |    0.240 | 
     | normalizer_inst/U2210_dup             | A1 ^ -> ZN v | ND2D8    | 0.051 |   0.919 |    0.290 | 
     | normalizer_inst/U8185                 | A2 v -> ZN ^ | NR2XD2   | 0.041 |   0.959 |    0.331 | 
     | normalizer_inst/U12367                | A1 ^ -> ZN v | ND2D4    | 0.033 |   0.992 |    0.364 | 
     | normalizer_inst/FE_RC_416_0           | A2 v -> ZN ^ | ND2D8    | 0.029 |   1.021 |    0.393 | 
     | normalizer_inst/FE_RC_558_0           | A2 ^ -> Z ^  | AN2D2    | 0.081 |   1.102 |    0.473 | 
     | normalizer_inst/FE_RC_1368_0          | A1 ^ -> ZN v | CKND2D4  | 0.032 |   1.133 |    0.505 | 
     | normalizer_inst/FE_RC_1367_0          | A2 v -> ZN ^ | ND2D4    | 0.035 |   1.168 |    0.540 | 
     | normalizer_inst/U8820                 | B2 ^ -> ZN v | IND3D1   | 0.075 |   1.244 |    0.615 | 
     | normalizer_inst/FE_RC_1446_0          | A1 v -> Z v  | AN2D4    | 0.063 |   1.306 |    0.678 | 
     | normalizer_inst/FE_RC_625_0           | A1 v -> ZN ^ | ND3D4    | 0.023 |   1.330 |    0.701 | 
     | normalizer_inst/FE_RC_543_0           | B ^ -> ZN v  | OAI21D4  | 0.040 |   1.370 |    0.742 | 
     | normalizer_inst/U4034                 | A1 v -> ZN ^ | ND2D4    | 0.038 |   1.408 |    0.780 | 
     | normalizer_inst/U2360                 | A2 ^ -> ZN v | ND2D8    | 0.041 |   1.449 |    0.821 | 
     | normalizer_inst/FE_OCPC3819_n3895     | I v -> Z v   | CKBD1    | 0.051 |   1.501 |    0.872 | 
     | normalizer_inst/U11178                | A1 v -> ZN ^ | NR2D3    | 0.036 |   1.536 |    0.908 | 
     | normalizer_inst/U13522                | I ^ -> ZN v  | INVD1    | 0.021 |   1.557 |    0.929 | 
     | normalizer_inst/U8763                 | A1 v -> ZN ^ | ND2D1    | 0.034 |   1.591 |    0.963 | 
     | normalizer_inst/div_out_2_reg_1__10_  | D ^          | DFQD1    | 0.000 |   1.592 |    0.963 | 
     +----------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin normalizer_inst/div_out_2_reg_0__10_/CP 
Endpoint:   normalizer_inst/div_out_2_reg_0__10_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  1.562
= Slack Time                   -0.603
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_          | CP ^         |          |       |   0.000 |   -0.603 | 
     | normalizer_inst/sum_reg_12_          | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -0.412 | 
     | normalizer_inst/FE_RC_1354_0         | A1 ^ -> ZN v | NR2XD4   | 0.065 |   0.255 |   -0.348 | 
     | normalizer_inst/U3059                | A1 v -> ZN ^ | ND3D4    | 0.037 |   0.292 |   -0.311 | 
     | normalizer_inst/U4250                | A1 ^ -> ZN v | NR2XD4   | 0.031 |   0.324 |   -0.279 | 
     | normalizer_inst/U2775_dup            | A1 v -> ZN ^ | CKND2D4  | 0.041 |   0.364 |   -0.238 | 
     | normalizer_inst/U2573_dup            | A1 ^ -> ZN v | ND2D1    | 0.067 |   0.432 |   -0.171 | 
     | normalizer_inst/FE_RC_2144_0         | A1 v -> ZN ^ | OAI21D1  | 0.097 |   0.528 |   -0.074 | 
     | normalizer_inst/FE_RC_171_0          | A2 ^ -> ZN v | ND3D4    | 0.070 |   0.598 |   -0.005 | 
     | normalizer_inst/U2309                | A1 v -> ZN ^ | ND2D8    | 0.041 |   0.639 |    0.036 | 
     | normalizer_inst/U4489                | A1 ^ -> ZN v | CKND2D1  | 0.035 |   0.674 |    0.071 | 
     | normalizer_inst/U13690               | A1 v -> ZN ^ | ND2D2    | 0.031 |   0.705 |    0.102 | 
     | normalizer_inst/U2435                | A1 ^ -> ZN v | NR2XD3   | 0.039 |   0.744 |    0.142 | 
     | normalizer_inst/U14186               | A1 v -> ZN ^ | ND2D1    | 0.034 |   0.779 |    0.176 | 
     | normalizer_inst/U9771                | A1 ^ -> ZN v | ND2D1    | 0.049 |   0.827 |    0.224 | 
     | normalizer_inst/U2919                | A2 v -> ZN ^ | CKND2D2  | 0.037 |   0.864 |    0.262 | 
     | normalizer_inst/U3003                | I ^ -> ZN v  | CKND2    | 0.023 |   0.888 |    0.285 | 
     | normalizer_inst/U2967                | A1 v -> ZN ^ | ND2D4    | 0.026 |   0.913 |    0.311 | 
     | normalizer_inst/U2885                | A2 ^ -> ZN v | ND2D8    | 0.047 |   0.960 |    0.357 | 
     | normalizer_inst/FE_OCPC2719_n7066    | I v -> ZN ^  | INVD3    | 0.048 |   1.009 |    0.406 | 
     | normalizer_inst/U11694               | A1 ^ -> ZN v | ND2D3    | 0.035 |   1.043 |    0.440 | 
     | normalizer_inst/U11635_dup           | A2 v -> ZN ^ | ND2D1    | 0.041 |   1.084 |    0.481 | 
     | normalizer_inst/U11634               | A1 ^ -> ZN v | ND2D4    | 0.043 |   1.127 |    0.524 | 
     | normalizer_inst/U4995                | A1 v -> ZN ^ | ND2D1    | 0.031 |   1.157 |    0.555 | 
     | normalizer_inst/U11668               | A1 ^ -> ZN v | NR2XD0   | 0.057 |   1.214 |    0.611 | 
     | normalizer_inst/U12681               | A1 v -> ZN ^ | NR2D1    | 0.064 |   1.278 |    0.675 | 
     | normalizer_inst/U2986                | A1 ^ -> ZN v | CKND2D2  | 0.038 |   1.316 |    0.713 | 
     | normalizer_inst/U9027                | A1 v -> ZN ^ | NR2XD2   | 0.030 |   1.346 |    0.743 | 
     | normalizer_inst/FE_RC_94_0           | B ^ -> ZN v  | OAI21D4  | 0.044 |   1.390 |    0.787 | 
     | normalizer_inst/U2776                | A1 v -> ZN ^ | ND2D8    | 0.036 |   1.426 |    0.823 | 
     | normalizer_inst/U2864_dup            | A1 ^ -> ZN v | ND2D8    | 0.034 |   1.460 |    0.857 | 
     | normalizer_inst/FE_DBTC86_n7060_dup  | I v -> ZN ^  | INVD12   | 0.027 |   1.487 |    0.884 | 
     | normalizer_inst/U1315                | A1 ^ -> ZN v | ND2D3    | 0.029 |   1.516 |    0.913 | 
     | normalizer_inst/U7043                | A1 v -> ZN ^ | ND2D1    | 0.046 |   1.562 |    0.959 | 
     | normalizer_inst/div_out_2_reg_0__10_ | D ^          | DFQD1    | 0.000 |   1.562 |    0.960 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_0__10_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_0__10_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.555
= Slack Time                   -0.601
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -0.601 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -0.411 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -0.338 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -0.296 | 
     | normalizer_inst/U7606                 | A1 ^ -> ZN v | CKND2D3  | 0.041 |   0.346 |   -0.255 | 
     | normalizer_inst/FE_RC_16_0            | A1 v -> ZN ^ | OAI21D4  | 0.053 |   0.399 |   -0.202 | 
     | normalizer_inst/U3152                 | A1 ^ -> ZN v | CKND2D2  | 0.035 |   0.434 |   -0.167 | 
     | normalizer_inst/U2689                 | A1 v -> ZN ^ | NR2XD2   | 0.027 |   0.461 |   -0.140 | 
     | normalizer_inst/U2578                 | A1 ^ -> ZN v | CKND2D3  | 0.028 |   0.489 |   -0.112 | 
     | normalizer_inst/U3132                 | A1 v -> ZN ^ | NR2XD3   | 0.031 |   0.520 |   -0.081 | 
     | normalizer_inst/U10327                | A1 ^ -> ZN v | ND3D8    | 0.045 |   0.566 |   -0.035 | 
     | normalizer_inst/U2230                 | A1 v -> ZN ^ | ND2D8    | 0.034 |   0.600 |   -0.001 | 
     | normalizer_inst/U10551                | A1 ^ -> ZN v | NR2D2    | 0.021 |   0.622 |    0.021 | 
     | normalizer_inst/U2585                 | A1 v -> ZN ^ | ND2D2    | 0.022 |   0.644 |    0.043 | 
     | normalizer_inst/U2302                 | A1 ^ -> ZN v | ND2D3    | 0.030 |   0.674 |    0.073 | 
     | normalizer_inst/U1775                 | I v -> ZN ^  | CKND4    | 0.030 |   0.704 |    0.103 | 
     | normalizer_inst/U10300_dup            | A2 ^ -> ZN v | ND2D4    | 0.047 |   0.752 |    0.151 | 
     | normalizer_inst/U2391                 | A1 v -> ZN ^ | NR2D2    | 0.038 |   0.790 |    0.189 | 
     | normalizer_inst/U2156                 | A1 ^ -> ZN v | NR2D2    | 0.023 |   0.813 |    0.212 | 
     | normalizer_inst/U2654                 | A1 v -> ZN ^ | ND2D2    | 0.025 |   0.838 |    0.237 | 
     | normalizer_inst/U9628                 | A1 ^ -> ZN v | ND3D4    | 0.036 |   0.874 |    0.273 | 
     | normalizer_inst/U8230                 | A2 v -> ZN ^ | ND2D4    | 0.037 |   0.911 |    0.310 | 
     | normalizer_inst/U8229                 | A1 ^ -> ZN v | ND2D8    | 0.043 |   0.954 |    0.353 | 
     | normalizer_inst/U9048                 | A2 v -> ZN ^ | ND2D4    | 0.041 |   0.995 |    0.394 | 
     | normalizer_inst/U10369                | A1 ^ -> ZN v | ND2D2    | 0.034 |   1.029 |    0.428 | 
     | normalizer_inst/U8628                 | A1 v -> ZN ^ | ND2D3    | 0.033 |   1.062 |    0.461 | 
     | normalizer_inst/U3495                 | A1 ^ -> ZN v | ND2D3    | 0.038 |   1.100 |    0.499 | 
     | normalizer_inst/U2415                 | I v -> ZN ^  | INVD3    | 0.036 |   1.136 |    0.535 | 
     | normalizer_inst/U8853                 | A1 ^ -> ZN v | ND2D8    | 0.036 |   1.172 |    0.571 | 
     | normalizer_inst/U8974                 | A1 v -> ZN ^ | ND2D8    | 0.040 |   1.211 |    0.610 | 
     | normalizer_inst/U8976                 | A1 ^ -> ZN v | NR2XD1   | 0.039 |   1.250 |    0.649 | 
     | normalizer_inst/U2410                 | A2 v -> ZN ^ | NR2D4    | 0.052 |   1.302 |    0.701 | 
     | normalizer_inst/U4272                 | I ^ -> ZN v  | INVD3    | 0.028 |   1.331 |    0.730 | 
     | normalizer_inst/U2128                 | A2 v -> ZN ^ | ND3D8    | 0.024 |   1.355 |    0.754 | 
     | normalizer_inst/U1376                 | A2 ^ -> ZN v | ND2D8    | 0.044 |   1.399 |    0.798 | 
     | normalizer_inst/U2524                 | A1 v -> ZN ^ | NR2D8    | 0.060 |   1.460 |    0.859 | 
     | normalizer_inst/FE_OFC2035_n3235      | I ^ -> ZN v  | INVD3    | 0.031 |   1.491 |    0.890 | 
     | normalizer_inst/U4179                 | A1 v -> ZN ^ | ND2D1    | 0.063 |   1.554 |    0.953 | 
     | normalizer_inst/div_out_1_reg_0__10_  | D ^          | DFQD1    | 0.001 |   1.555 |    0.954 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin normalizer_inst/div_out_1_reg_1__10_/CP 
Endpoint:   normalizer_inst/div_out_1_reg_1__10_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/sum_reg_12_/Q          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.555
= Slack Time                   -0.592
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                       |              |          |       |  Time   |   Time   | 
     |---------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/sum_reg_12_           | CP ^         |          |       |   0.000 |   -0.592 | 
     | normalizer_inst/sum_reg_12_           | CP ^ -> Q ^  | DFKCNQD1 | 0.190 |   0.190 |   -0.402 | 
     | normalizer_inst/FE_RC_1355_0          | I ^ -> ZN v  | CKND4    | 0.073 |   0.263 |   -0.329 | 
     | normalizer_inst/FE_OFC2279_sum_12_dup | I v -> ZN ^  | INVD12   | 0.042 |   0.305 |   -0.287 | 
     | normalizer_inst/FE_RC_749_0           | A2 ^ -> ZN v | CKND2D3  | 0.029 |   0.334 |   -0.258 | 
     | normalizer_inst/FE_RC_748_0           | B v -> ZN ^  | OAI21D2  | 0.053 |   0.387 |   -0.205 | 
     | normalizer_inst/U5990                 | A2 ^ -> Z ^  | AN2D4    | 0.072 |   0.458 |   -0.134 | 
     | normalizer_inst/FE_RC_15_1            | A1 ^ -> Z ^  | AN4D4    | 0.080 |   0.538 |   -0.054 | 
     | normalizer_inst/U3715                 | A1 ^ -> Z ^  | AN2D4    | 0.054 |   0.592 |    0.000 | 
     | normalizer_inst/U2745_dup             | A1 ^ -> ZN v | ND2D4    | 0.024 |   0.616 |    0.024 | 
     | normalizer_inst/FE_RC_2472_0          | A1 v -> ZN v | INR3D1   | 0.067 |   0.683 |    0.091 | 
     | normalizer_inst/U1795                 | A1 v -> ZN ^ | ND2D4    | 0.040 |   0.723 |    0.131 | 
     | normalizer_inst/U1763                 | I ^ -> ZN v  | INVD1    | 0.026 |   0.749 |    0.157 | 
     | normalizer_inst/U11762                | A1 v -> ZN ^ | NR2D2    | 0.039 |   0.788 |    0.196 | 
     | normalizer_inst/U7283                 | A2 ^ -> ZN v | NR2XD2   | 0.049 |   0.837 |    0.245 | 
     | normalizer_inst/FE_RC_2028_0          | A1 v -> ZN ^ | NR3D0    | 0.096 |   0.933 |    0.341 | 
     | normalizer_inst/U10711                | A1 ^ -> ZN v | ND2D2    | 0.053 |   0.986 |    0.394 | 
     | normalizer_inst/U9842                 | A1 v -> ZN ^ | ND2D4    | 0.041 |   1.027 |    0.435 | 
     | normalizer_inst/U9650_dup             | A1 ^ -> ZN v | ND2D2    | 0.039 |   1.066 |    0.474 | 
     | normalizer_inst/FE_RC_898_0           | A1 v -> ZN ^ | ND2D4    | 0.040 |   1.106 |    0.514 | 
     | normalizer_inst/FE_RC_293_0           | A1 ^ -> ZN v | OAI21D2  | 0.043 |   1.149 |    0.557 | 
     | normalizer_inst/U4278                 | A1 v -> ZN ^ | ND2D4    | 0.042 |   1.191 |    0.599 | 
     | normalizer_inst/U8575                 | A1 ^ -> ZN v | CKND2D8  | 0.054 |   1.245 |    0.653 | 
     | normalizer_inst/U11600                | A1 v -> ZN ^ | ND2D1    | 0.038 |   1.283 |    0.691 | 
     | normalizer_inst/FE_RC_2147_0          | A1 ^ -> ZN v | ND3D2    | 0.046 |   1.330 |    0.738 | 
     | normalizer_inst/U9377                 | A1 v -> ZN ^ | NR2D3    | 0.055 |   1.385 |    0.793 | 
     | normalizer_inst/U9357                 | A2 ^ -> ZN v | CKND2D8  | 0.042 |   1.427 |    0.835 | 
     | normalizer_inst/U10826                | A1 v -> ZN ^ | ND2D8    | 0.032 |   1.459 |    0.867 | 
     | normalizer_inst/FE_RC_1484_0          | A2 ^ -> ZN v | ND2D8    | 0.048 |   1.507 |    0.915 | 
     | normalizer_inst/U8614                 | A2 v -> ZN ^ | ND2D3    | 0.048 |   1.555 |    0.963 | 
     | normalizer_inst/div_out_1_reg_1__10_  | D ^          | DFQD1    | 0.000 |   1.555 |    0.963 | 
     +----------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin normalizer_inst/sum_reg_13_/CP 
Endpoint:   normalizer_inst/sum_reg_13_/CN        (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.119
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.881
- Arrival Time                  1.404
= Slack Time                   -0.523
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^         |          |       |   0.000 |   -0.523 | 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^ -> Q ^  | DFQD2    | 0.114 |   0.114 |   -0.408 | 
     | normalizer_inst/FE_OCPC2832_shift_90 | I ^ -> ZN v  | INVD3    | 0.023 |   0.137 |   -0.386 | 
     | normalizer_inst/U6032                | A2 v -> ZN ^ | NR2D2    | 0.041 |   0.178 |   -0.345 | 
     | normalizer_inst/U6019                | A1 ^ -> Z v  | CKXOR2D4 | 0.146 |   0.324 |   -0.199 | 
     | normalizer_inst/U15480               | A v -> S v   | FA1D0    | 0.188 |   0.512 |   -0.011 | 
     | normalizer_inst/U15484               | A v -> CO v  | FA1D1    | 0.151 |   0.663 |    0.140 | 
     | normalizer_inst/U15485               | CI v -> CO v | FA1D1    | 0.074 |   0.737 |    0.214 | 
     | normalizer_inst/U15486               | CI v -> CO v | FA1D1    | 0.072 |   0.809 |    0.286 | 
     | normalizer_inst/U15487               | CI v -> CO v | FA1D1    | 0.077 |   0.886 |    0.363 | 
     | normalizer_inst/U15488               | CI v -> CO v | FA1D1    | 0.075 |   0.961 |    0.438 | 
     | normalizer_inst/U15489               | CI v -> CO v | FA1D1    | 0.084 |   1.045 |    0.523 | 
     | normalizer_inst/FE_RC_77_0           | A1 v -> ZN ^ | ND2D2    | 0.026 |   1.072 |    0.549 | 
     | normalizer_inst/FE_RC_76_0           | A1 ^ -> ZN v | ND2D2    | 0.026 |   1.097 |    0.574 | 
     | normalizer_inst/FE_RC_67_0           | A1 v -> ZN ^ | ND2D2    | 0.021 |   1.118 |    0.596 | 
     | normalizer_inst/FE_RC_66_0           | A1 ^ -> ZN v | CKND2D2  | 0.026 |   1.144 |    0.621 | 
     | normalizer_inst/FE_RC_87_0           | A1 v -> ZN ^ | ND2D2    | 0.022 |   1.166 |    0.643 | 
     | normalizer_inst/FE_RC_86_0           | A1 ^ -> ZN v | ND2D2    | 0.023 |   1.189 |    0.666 | 
     | normalizer_inst/U15493               | CI v -> CO v | FA1D1    | 0.070 |   1.259 |    0.736 | 
     | normalizer_inst/U15482               | A v -> CO v  | HA1D0    | 0.068 |   1.327 |    0.804 | 
     | normalizer_inst/U7281                | A1 v -> Z ^  | XOR2D1   | 0.076 |   1.404 |    0.881 | 
     | normalizer_inst/sum_reg_13_          | CN ^         | DFKCNQD1 | 0.000 |   1.404 |    0.881 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin normalizer_inst/sum_reg_12_/CP 
Endpoint:   normalizer_inst/sum_reg_12_/CN        (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.124
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.876
- Arrival Time                  1.363
= Slack Time                   -0.487
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^         |          |       |   0.000 |   -0.487 | 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^ -> Q ^  | DFQD2    | 0.114 |   0.114 |   -0.372 | 
     | normalizer_inst/FE_OCPC2832_shift_90 | I ^ -> ZN v  | INVD3    | 0.023 |   0.137 |   -0.350 | 
     | normalizer_inst/U6032                | A2 v -> ZN ^ | NR2D2    | 0.041 |   0.178 |   -0.309 | 
     | normalizer_inst/U6019                | A1 ^ -> Z v  | CKXOR2D4 | 0.146 |   0.324 |   -0.163 | 
     | normalizer_inst/U15480               | A v -> S v   | FA1D0    | 0.188 |   0.512 |    0.025 | 
     | normalizer_inst/U15484               | A v -> CO v  | FA1D1    | 0.151 |   0.663 |    0.176 | 
     | normalizer_inst/U15485               | CI v -> CO v | FA1D1    | 0.074 |   0.737 |    0.250 | 
     | normalizer_inst/U15486               | CI v -> CO v | FA1D1    | 0.072 |   0.809 |    0.322 | 
     | normalizer_inst/U15487               | CI v -> CO v | FA1D1    | 0.077 |   0.886 |    0.399 | 
     | normalizer_inst/U15488               | CI v -> CO v | FA1D1    | 0.075 |   0.961 |    0.474 | 
     | normalizer_inst/U15489               | CI v -> CO v | FA1D1    | 0.084 |   1.045 |    0.559 | 
     | normalizer_inst/FE_RC_77_0           | A1 v -> ZN ^ | ND2D2    | 0.026 |   1.072 |    0.585 | 
     | normalizer_inst/FE_RC_76_0           | A1 ^ -> ZN v | ND2D2    | 0.026 |   1.097 |    0.610 | 
     | normalizer_inst/FE_RC_67_0           | A1 v -> ZN ^ | ND2D2    | 0.021 |   1.118 |    0.632 | 
     | normalizer_inst/FE_RC_66_0           | A1 ^ -> ZN v | CKND2D2  | 0.026 |   1.144 |    0.657 | 
     | normalizer_inst/FE_RC_87_0           | A1 v -> ZN ^ | ND2D2    | 0.022 |   1.166 |    0.679 | 
     | normalizer_inst/FE_RC_86_0           | A1 ^ -> ZN v | ND2D2    | 0.023 |   1.189 |    0.702 | 
     | normalizer_inst/U15493               | CI v -> CO v | FA1D1    | 0.070 |   1.259 |    0.772 | 
     | normalizer_inst/U15482               | A v -> S ^   | HA1D0    | 0.104 |   1.363 |    0.876 | 
     | normalizer_inst/sum_reg_12_          | CN ^         | DFKCNQD1 | 0.000 |   1.363 |    0.876 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin normalizer_inst/sum_reg_11_/CP 
Endpoint:   normalizer_inst/sum_reg_11_/CN        (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.120
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.880
- Arrival Time                  1.274
= Slack Time                   -0.393
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^         |          |       |   0.000 |   -0.393 | 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^ -> Q ^  | DFQD2    | 0.114 |   0.114 |   -0.279 | 
     | normalizer_inst/FE_OCPC2832_shift_90 | I ^ -> ZN v  | INVD3    | 0.023 |   0.137 |   -0.256 | 
     | normalizer_inst/U6032                | A2 v -> ZN ^ | NR2D2    | 0.041 |   0.178 |   -0.215 | 
     | normalizer_inst/U6019                | A1 ^ -> Z v  | CKXOR2D4 | 0.146 |   0.324 |   -0.069 | 
     | normalizer_inst/U15480               | A v -> S v   | FA1D0    | 0.188 |   0.512 |    0.118 | 
     | normalizer_inst/U15484               | A v -> CO v  | FA1D1    | 0.151 |   0.663 |    0.270 | 
     | normalizer_inst/U15485               | CI v -> CO v | FA1D1    | 0.074 |   0.737 |    0.344 | 
     | normalizer_inst/U15486               | CI v -> CO v | FA1D1    | 0.072 |   0.809 |    0.416 | 
     | normalizer_inst/U15487               | CI v -> CO v | FA1D1    | 0.077 |   0.886 |    0.493 | 
     | normalizer_inst/U15488               | CI v -> CO v | FA1D1    | 0.075 |   0.961 |    0.568 | 
     | normalizer_inst/U15489               | CI v -> CO v | FA1D1    | 0.084 |   1.045 |    0.652 | 
     | normalizer_inst/FE_RC_77_0           | A1 v -> ZN ^ | ND2D2    | 0.026 |   1.072 |    0.678 | 
     | normalizer_inst/FE_RC_76_0           | A1 ^ -> ZN v | ND2D2    | 0.026 |   1.097 |    0.704 | 
     | normalizer_inst/FE_RC_67_0           | A1 v -> ZN ^ | ND2D2    | 0.021 |   1.118 |    0.725 | 
     | normalizer_inst/FE_RC_66_0           | A1 ^ -> ZN v | CKND2D2  | 0.026 |   1.144 |    0.751 | 
     | normalizer_inst/FE_RC_87_0           | A1 v -> ZN ^ | ND2D2    | 0.022 |   1.166 |    0.772 | 
     | normalizer_inst/FE_RC_86_0           | A1 ^ -> ZN v | ND2D2    | 0.023 |   1.189 |    0.796 | 
     | normalizer_inst/U15493               | CI v -> S ^  | FA1D1    | 0.085 |   1.274 |    0.880 | 
     | normalizer_inst/sum_reg_11_          | CN ^         | DFKCNQD2 | 0.000 |   1.274 |    0.880 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin normalizer_inst/sum_reg_10_/CP 
Endpoint:   normalizer_inst/sum_reg_10_/CN        (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.874
- Arrival Time                  1.243
= Slack Time                   -0.369
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^         |          |       |   0.000 |   -0.369 | 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^ -> Q ^  | DFQD2    | 0.114 |   0.114 |   -0.255 | 
     | normalizer_inst/FE_OCPC2832_shift_90 | I ^ -> ZN v  | INVD3    | 0.023 |   0.137 |   -0.232 | 
     | normalizer_inst/U6032                | A2 v -> ZN ^ | NR2D2    | 0.041 |   0.178 |   -0.191 | 
     | normalizer_inst/U6019                | A1 ^ -> Z v  | CKXOR2D4 | 0.146 |   0.324 |   -0.045 | 
     | normalizer_inst/U15480               | A v -> S ^   | FA1D0    | 0.189 |   0.513 |    0.144 | 
     | normalizer_inst/U15484               | A ^ -> CO ^  | FA1D1    | 0.145 |   0.658 |    0.289 | 
     | normalizer_inst/U15485               | CI ^ -> CO ^ | FA1D1    | 0.068 |   0.727 |    0.357 | 
     | normalizer_inst/U15486               | CI ^ -> CO ^ | FA1D1    | 0.066 |   0.793 |    0.424 | 
     | normalizer_inst/U15487               | CI ^ -> CO ^ | FA1D1    | 0.072 |   0.865 |    0.495 | 
     | normalizer_inst/U15488               | CI ^ -> CO ^ | FA1D1    | 0.070 |   0.934 |    0.565 | 
     | normalizer_inst/U15489               | CI ^ -> CO ^ | FA1D1    | 0.080 |   1.015 |    0.645 | 
     | normalizer_inst/FE_RC_77_0           | A1 ^ -> ZN v | ND2D2    | 0.030 |   1.045 |    0.676 | 
     | normalizer_inst/FE_RC_76_0           | A1 v -> ZN ^ | ND2D2    | 0.023 |   1.068 |    0.699 | 
     | normalizer_inst/FE_RC_67_0           | A1 ^ -> ZN v | ND2D2    | 0.025 |   1.093 |    0.724 | 
     | normalizer_inst/FE_RC_66_0           | A1 v -> ZN ^ | CKND2D2  | 0.028 |   1.121 |    0.752 | 
     | normalizer_inst/FE_OCPC4056_n15477   | I ^ -> Z ^   | CKBD1    | 0.052 |   1.173 |    0.804 | 
     | normalizer_inst/FE_RC_2172_0         | A1 ^ -> ZN v | CKND2D1  | 0.037 |   1.210 |    0.841 | 
     | normalizer_inst/FE_RC_2171_0         | B v -> ZN ^  | OAI21D1  | 0.033 |   1.243 |    0.874 | 
     | normalizer_inst/sum_reg_10_          | CN ^         | DFKCNQD4 | 0.000 |   1.243 |    0.874 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin normalizer_inst/sum_reg_9_/CP 
Endpoint:   normalizer_inst/sum_reg_9_/CN         (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.124
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.876
- Arrival Time                  1.193
= Slack Time                   -0.317
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^         |          |       |   0.000 |   -0.317 | 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^ -> Q ^  | DFQD2    | 0.114 |   0.114 |   -0.203 | 
     | normalizer_inst/FE_OCPC2832_shift_90 | I ^ -> ZN v  | INVD3    | 0.023 |   0.137 |   -0.180 | 
     | normalizer_inst/U6032                | A2 v -> ZN ^ | NR2D2    | 0.041 |   0.178 |   -0.139 | 
     | normalizer_inst/U6019                | A1 ^ -> Z v  | CKXOR2D4 | 0.146 |   0.324 |    0.007 | 
     | normalizer_inst/U15480               | A v -> S v   | FA1D0    | 0.188 |   0.512 |    0.195 | 
     | normalizer_inst/U15484               | A v -> CO v  | FA1D1    | 0.151 |   0.663 |    0.346 | 
     | normalizer_inst/U15485               | CI v -> CO v | FA1D1    | 0.074 |   0.737 |    0.420 | 
     | normalizer_inst/U15486               | CI v -> CO v | FA1D1    | 0.072 |   0.809 |    0.492 | 
     | normalizer_inst/U15487               | CI v -> CO v | FA1D1    | 0.077 |   0.886 |    0.569 | 
     | normalizer_inst/U15488               | CI v -> CO v | FA1D1    | 0.075 |   0.961 |    0.644 | 
     | normalizer_inst/U15489               | CI v -> CO v | FA1D1    | 0.084 |   1.045 |    0.728 | 
     | normalizer_inst/FE_RC_77_0           | A1 v -> ZN ^ | ND2D2    | 0.026 |   1.072 |    0.754 | 
     | normalizer_inst/FE_RC_76_0           | A1 ^ -> ZN v | ND2D2    | 0.026 |   1.097 |    0.780 | 
     | normalizer_inst/FE_PSC4178_n15474    | I v -> Z v   | BUFFD1   | 0.055 |   1.152 |    0.835 | 
     | normalizer_inst/FE_RC_2176_0         | A2 v -> ZN ^ | OAI21D1  | 0.041 |   1.193 |    0.876 | 
     | normalizer_inst/sum_reg_9_           | CN ^         | DFKCNQD4 | 0.000 |   1.193 |    0.876 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin normalizer_inst/sum_reg_8_/CP 
Endpoint:   normalizer_inst/sum_reg_8_/CN         (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.126
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.874
- Arrival Time                  1.095
= Slack Time                   -0.221
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^         |          |       |   0.000 |   -0.221 | 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^ -> Q ^  | DFQD2    | 0.114 |   0.114 |   -0.107 | 
     | normalizer_inst/FE_OCPC2832_shift_90 | I ^ -> ZN v  | INVD3    | 0.023 |   0.137 |   -0.084 | 
     | normalizer_inst/U6032                | A2 v -> ZN ^ | NR2D2    | 0.041 |   0.178 |   -0.043 | 
     | normalizer_inst/U6019                | A1 ^ -> Z v  | CKXOR2D4 | 0.146 |   0.324 |    0.103 | 
     | normalizer_inst/U15480               | A v -> S v   | FA1D0    | 0.188 |   0.512 |    0.291 | 
     | normalizer_inst/U15484               | A v -> CO v  | FA1D1    | 0.151 |   0.663 |    0.442 | 
     | normalizer_inst/U15485               | CI v -> CO v | FA1D1    | 0.074 |   0.737 |    0.516 | 
     | normalizer_inst/U15486               | CI v -> CO v | FA1D1    | 0.072 |   0.809 |    0.588 | 
     | normalizer_inst/U15487               | CI v -> CO v | FA1D1    | 0.077 |   0.886 |    0.665 | 
     | normalizer_inst/U15488               | CI v -> CO v | FA1D1    | 0.075 |   0.961 |    0.740 | 
     | normalizer_inst/U15489               | CI v -> CO v | FA1D1    | 0.084 |   1.045 |    0.824 | 
     | normalizer_inst/FE_RC_2178_0         | A2 v -> ZN ^ | OAI21D1  | 0.050 |   1.095 |    0.874 | 
     | normalizer_inst/sum_reg_8_           | CN ^         | DFKCNQD4 | 0.000 |   1.095 |    0.874 | 
     +---------------------------------------------------------------------------------------------+ 
Path 51: VIOLATED Setup Check with Pin normalizer_inst/sum_reg_7_/CP 
Endpoint:   normalizer_inst/sum_reg_7_/CN         (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.878
- Arrival Time                  1.048
= Slack Time                   -0.170
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^         |          |       |   0.000 |   -0.170 | 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^ -> Q ^  | DFQD2    | 0.114 |   0.114 |   -0.056 | 
     | normalizer_inst/FE_OCPC2832_shift_90 | I ^ -> ZN v  | INVD3    | 0.023 |   0.137 |   -0.033 | 
     | normalizer_inst/U6032                | A2 v -> ZN ^ | NR2D2    | 0.041 |   0.178 |    0.008 | 
     | normalizer_inst/U6019                | A1 ^ -> Z v  | CKXOR2D4 | 0.146 |   0.324 |    0.154 | 
     | normalizer_inst/U15480               | A v -> S v   | FA1D0    | 0.188 |   0.512 |    0.342 | 
     | normalizer_inst/U15484               | A v -> CO v  | FA1D1    | 0.151 |   0.663 |    0.493 | 
     | normalizer_inst/U15485               | CI v -> CO v | FA1D1    | 0.074 |   0.737 |    0.567 | 
     | normalizer_inst/U15486               | CI v -> CO v | FA1D1    | 0.072 |   0.809 |    0.639 | 
     | normalizer_inst/U15487               | CI v -> CO v | FA1D1    | 0.077 |   0.886 |    0.716 | 
     | normalizer_inst/U15488               | CI v -> CO v | FA1D1    | 0.075 |   0.961 |    0.791 | 
     | normalizer_inst/U15489               | CI v -> S ^  | FA1D1    | 0.087 |   1.048 |    0.878 | 
     | normalizer_inst/sum_reg_7_           | CN ^         | DFKCNQD4 | 0.000 |   1.048 |    0.878 | 
     +---------------------------------------------------------------------------------------------+ 
Path 52: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_13_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_13_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  1.085
= Slack Time                   -0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.071 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.170 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.383 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.636 | 
     | core2_inst/psum_mem_instance/U204            | B1 ^ -> ZN v    | AOI22D0 | 0.153 |   0.919 |    0.789 | 
     | core2_inst/psum_mem_instance/U663            | A2 v -> Z v     | AN4D2   | 0.104 |   1.022 |    0.893 | 
     | core2_inst/psum_mem_instance/U662            | A1 v -> ZN ^    | ND2D1   | 0.062 |   1.084 |    0.955 | 
     | core2_inst/psum_mem_instance/Q_reg_13_       | D ^             | DFQD1   | 0.001 |   1.085 |    0.955 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 53: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_86_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_86_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.081
= Slack Time                   -0.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.081 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.157 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.212 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.249 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.476 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.718 | 
     | core1_inst/psum_mem_instance/U627            | A2 ^ -> ZN v     | AOI22D0 | 0.124 |   0.961 |    0.842 | 
     | core1_inst/psum_mem_instance/U630            | A1 v -> Z v      | AN4XD1  | 0.078 |   1.039 |    0.920 | 
     | core1_inst/psum_mem_instance/U631            | A2 v -> ZN ^     | ND2D1   | 0.042 |   1.081 |    0.962 | 
     | core1_inst/psum_mem_instance/Q_reg_86_       | D ^              | DFQD1   | 0.000 |   1.081 |    0.962 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 54: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_54_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_54_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  1.069
= Slack Time                   -0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.083 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.159 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.215 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.252 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.479 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.721 | 
     | core1_inst/psum_mem_instance/U843            | A1 ^ -> ZN v     | AOI22D1 | 0.088 |   0.926 |    0.809 | 
     | core1_inst/psum_mem_instance/U846            | A1 v -> Z v      | AN4XD1  | 0.071 |   0.997 |    0.881 | 
     | core1_inst/psum_mem_instance/U847            | A2 v -> ZN ^     | ND2D1   | 0.071 |   1.069 |    0.952 | 
     | core1_inst/psum_mem_instance/Q_reg_54_       | D ^              | DFQD1   | 0.000 |   1.069 |    0.952 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 55: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_85_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_85_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.074
= Slack Time                   -0.114
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.086 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.162 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.218 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.254 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.481 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.723 | 
     | core1_inst/psum_mem_instance/U424            | A2 ^ -> ZN v     | AOI22D0 | 0.113 |   0.951 |    0.837 | 
     | core1_inst/psum_mem_instance/U427            | A1 v -> Z v      | AN4XD1  | 0.076 |   1.027 |    0.913 | 
     | core1_inst/psum_mem_instance/U428            | A2 v -> ZN ^     | ND2D1   | 0.047 |   1.074 |    0.959 | 
     | core1_inst/psum_mem_instance/Q_reg_85_       | D ^              | DFQD1   | 0.000 |   1.074 |    0.959 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 56: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_69_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_69_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  1.074
= Slack Time                   -0.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.087 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.163 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.218 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.255 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.482 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.724 | 
     | core1_inst/psum_mem_instance/U791            | A2 ^ -> ZN v     | AOI22D0 | 0.110 |   0.947 |    0.834 | 
     | core1_inst/psum_mem_instance/U794            | A2 v -> Z v      | AN4XD1  | 0.083 |   1.030 |    0.917 | 
     | core1_inst/psum_mem_instance/U795            | A2 v -> ZN ^     | ND2D1   | 0.044 |   1.074 |    0.961 | 
     | core1_inst/psum_mem_instance/Q_reg_69_       | D ^              | DFQD1   | 0.000 |   1.074 |    0.961 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 57: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_14_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_14_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  1.076
= Slack Time                   -0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.090 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.189 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.402 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.655 | 
     | core2_inst/psum_mem_instance/U210            | B2 ^ -> ZN v    | AOI22D0 | 0.138 |   0.904 |    0.794 | 
     | core2_inst/psum_mem_instance/U667            | A1 v -> Z v     | AN4XD1  | 0.128 |   1.032 |    0.922 | 
     | core2_inst/psum_mem_instance/U666            | A1 v -> ZN ^    | ND2D1   | 0.044 |   1.076 |    0.965 | 
     | core2_inst/psum_mem_instance/Q_reg_14_       | D ^             | DFQD1   | 0.000 |   1.076 |    0.965 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 58: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_81_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_81_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  1.066
= Slack Time                   -0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.090 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.166 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.222 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.258 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.485 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.728 | 
     | core1_inst/psum_mem_instance/U902            | A2 ^ -> ZN v     | AOI22D0 | 0.097 |   0.935 |    0.824 | 
     | core1_inst/psum_mem_instance/U905            | A1 v -> Z v      | AN4XD1  | 0.073 |   1.008 |    0.898 | 
     | core1_inst/psum_mem_instance/U906            | A2 v -> ZN ^     | ND2D1   | 0.057 |   1.065 |    0.955 | 
     | core1_inst/psum_mem_instance/Q_reg_81_       | D ^              | DFQD1   | 0.001 |   1.066 |    0.955 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 59: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_53_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_53_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.064
= Slack Time                   -0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.090 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.166 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.222 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.258 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.486 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.728 | 
     | core1_inst/psum_mem_instance/U833            | A1 ^ -> ZN v     | AOI22D1 | 0.088 |   0.926 |    0.816 | 
     | core1_inst/psum_mem_instance/U836            | A2 v -> Z v      | AN4XD1  | 0.073 |   0.999 |    0.890 | 
     | core1_inst/psum_mem_instance/U837            | A2 v -> ZN ^     | ND2D1   | 0.064 |   1.063 |    0.953 | 
     | core1_inst/psum_mem_instance/Q_reg_53_       | D ^              | DFQD1   | 0.001 |   1.064 |    0.954 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 60: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_33_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_33_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  1.071
= Slack Time                   -0.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.090 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.166 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.222 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.258 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.486 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.728 | 
     | core1_inst/psum_mem_instance/U486            | A1 ^ -> ZN v     | AOI22D0 | 0.104 |   0.942 |    0.832 | 
     | core1_inst/psum_mem_instance/U489            | A2 v -> Z v      | AN4XD1  | 0.083 |   1.025 |    0.915 | 
     | core1_inst/psum_mem_instance/U490            | A2 v -> ZN ^     | ND2D1   | 0.045 |   1.070 |    0.960 | 
     | core1_inst/psum_mem_instance/Q_reg_33_       | D ^              | DFQD1   | 0.000 |   1.071 |    0.961 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 61: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_30_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_30_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.067
= Slack Time                   -0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.091 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.190 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.403 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.668 | 
     | core2_inst/psum_mem_instance/U307            | B1 ^ -> ZN v    | AOI22D0 | 0.153 |   0.930 |    0.821 | 
     | core2_inst/psum_mem_instance/U730            | A2 v -> Z v     | AN4XD1  | 0.086 |   1.016 |    0.907 | 
     | core2_inst/psum_mem_instance/U729            | A1 v -> ZN ^    | ND2D1   | 0.051 |   1.066 |    0.957 | 
     | core2_inst/psum_mem_instance/Q_reg_30_       | D ^             | DFQD1   | 0.000 |   1.067 |    0.958 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 62: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_9_/CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_9_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.068
= Slack Time                   -0.109
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.091 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.190 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.403 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.668 | 
     | core2_inst/psum_mem_instance/U178            | B1 ^ -> ZN v    | AOI22D0 | 0.152 |   0.929 |    0.821 | 
     | core2_inst/psum_mem_instance/U649            | A2 v -> Z v     | AN4XD1  | 0.090 |   1.019 |    0.910 | 
     | core2_inst/psum_mem_instance/U647            | A1 v -> ZN ^    | ND2D1   | 0.049 |   1.068 |    0.959 | 
     | core2_inst/psum_mem_instance/Q_reg_9_        | D ^             | DFQD1   | 0.000 |   1.068 |    0.959 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 63: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_60_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_60_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.061
= Slack Time                   -0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.092 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.168 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.224 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.260 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.487 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.730 | 
     | core1_inst/psum_mem_instance/U892            | A2 ^ -> ZN v     | AOI22D1 | 0.077 |   0.914 |    0.806 | 
     | core1_inst/psum_mem_instance/U895            | A1 v -> Z v      | AN4XD1  | 0.074 |   0.989 |    0.881 | 
     | core1_inst/psum_mem_instance/U100            | A2 v -> ZN ^     | ND2D1   | 0.071 |   1.060 |    0.952 | 
     | core1_inst/psum_mem_instance/Q_reg_60_       | D ^              | DFQD1   | 0.001 |   1.061 |    0.953 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 64: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_21_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_21_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.066
= Slack Time                   -0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.093 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.192 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.405 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.669 | 
     | core2_inst/psum_mem_instance/U249            | B1 ^ -> ZN v    | AOI22D0 | 0.146 |   0.923 |    0.816 | 
     | core2_inst/psum_mem_instance/U694            | A2 v -> Z v     | AN4XD1  | 0.091 |   1.014 |    0.907 | 
     | core2_inst/psum_mem_instance/U693            | A1 v -> ZN ^    | ND2D1   | 0.051 |   1.066 |    0.958 | 
     | core2_inst/psum_mem_instance/Q_reg_21_       | D ^             | DFQD1   | 0.000 |   1.066 |    0.959 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 65: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_59_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_59_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  1.062
= Slack Time                   -0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.093 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.169 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.225 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.261 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.489 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.731 | 
     | core1_inst/psum_mem_instance/U913            | A1 ^ -> ZN v     | AOI22D1 | 0.080 |   0.917 |    0.810 | 
     | core1_inst/psum_mem_instance/U916            | A1 v -> Z v      | AN4XD1  | 0.079 |   0.997 |    0.890 | 
     | core1_inst/psum_mem_instance/U917            | A2 v -> ZN ^     | ND2D1   | 0.064 |   1.061 |    0.954 | 
     | core1_inst/psum_mem_instance/Q_reg_59_       | D ^              | DFQD1   | 0.001 |   1.062 |    0.955 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 66: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_46_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_46_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.055
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.945
- Arrival Time                  1.052
= Slack Time                   -0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.093 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.192 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.406 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.659 | 
     | core2_inst/psum_mem_instance/U795            | B1 ^ -> ZN v    | AOI22D1 | 0.101 |   0.867 |    0.760 | 
     | core2_inst/psum_mem_instance/U793            | A2 v -> Z v     | AN4XD1  | 0.079 |   0.945 |    0.838 | 
     | core2_inst/psum_mem_instance/U792            | A1 v -> ZN ^    | ND2D1   | 0.104 |   1.049 |    0.943 | 
     | core2_inst/psum_mem_instance/Q_reg_46_       | D ^             | DFQD1   | 0.003 |   1.052 |    0.945 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 67: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_42_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_42_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  1.058
= Slack Time                   -0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.094 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.193 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.406 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.659 | 
     | core2_inst/psum_mem_instance/U374            | B1 ^ -> ZN v    | AOI22D0 | 0.129 |   0.894 |    0.788 | 
     | core2_inst/psum_mem_instance/U778            | A2 v -> Z v     | AN4XD1  | 0.086 |   0.981 |    0.875 | 
     | core2_inst/psum_mem_instance/U776            | A1 v -> ZN ^    | ND2D1   | 0.076 |   1.057 |    0.951 | 
     | core2_inst/psum_mem_instance/Q_reg_42_       | D ^             | DFQD1   | 0.001 |   1.058 |    0.952 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 68: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_32_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_32_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.068
= Slack Time                   -0.106
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.094 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.193 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.406 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.671 | 
     | core2_inst/psum_mem_instance/U59             | B1 ^ -> ZN v    | AOI22D0 | 0.154 |   0.930 |    0.824 | 
     | core2_inst/psum_mem_instance/U738            | A2 v -> Z v     | AN4XD1  | 0.093 |   1.024 |    0.918 | 
     | core2_inst/psum_mem_instance/U1001           | A1 v -> ZN ^    | ND2D1   | 0.044 |   1.068 |    0.962 | 
     | core2_inst/psum_mem_instance/Q_reg_32_       | D ^             | DFQD1   | 0.000 |   1.068 |    0.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 69: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_25_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_25_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  1.055
= Slack Time                   -0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.095 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.194 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.408 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.661 | 
     | core2_inst/psum_mem_instance/U964            | B2 ^ -> ZN v    | AOI22D0 | 0.133 |   0.899 |    0.794 | 
     | core2_inst/psum_mem_instance/U710            | A1 v -> Z v     | AN4XD1  | 0.077 |   0.976 |    0.872 | 
     | core2_inst/psum_mem_instance/U709            | A1 v -> ZN ^    | ND2D1   | 0.078 |   1.054 |    0.949 | 
     | core2_inst/psum_mem_instance/Q_reg_25_       | D ^             | DFQD1   | 0.001 |   1.055 |    0.951 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 70: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_41_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_41_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  1.066
= Slack Time                   -0.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.095 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.194 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.408 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.661 | 
     | core2_inst/psum_mem_instance/U775            | B1 ^ -> ZN v    | AOI22D0 | 0.129 |   0.895 |    0.790 | 
     | core2_inst/psum_mem_instance/U773            | A1 v -> Z v     | AN4XD1  | 0.113 |   1.007 |    0.903 | 
     | core2_inst/psum_mem_instance/U772            | A1 v -> ZN ^    | ND2D1   | 0.058 |   1.066 |    0.961 | 
     | core2_inst/psum_mem_instance/Q_reg_41_       | D ^             | DFQD1   | 0.000 |   1.066 |    0.961 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 71: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_12_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_12_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.070
= Slack Time                   -0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.096 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.195 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.408 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.661 | 
     | core2_inst/psum_mem_instance/U48             | B1 ^ -> ZN v    | AOI22D0 | 0.138 |   0.904 |    0.800 | 
     | core2_inst/psum_mem_instance/U660            | A2 v -> Z v     | AN4XD1  | 0.125 |   1.029 |    0.925 | 
     | core2_inst/psum_mem_instance/U659            | A1 v -> ZN ^    | ND2D1   | 0.041 |   1.070 |    0.966 | 
     | core2_inst/psum_mem_instance/Q_reg_12_       | D ^             | DFQD1   | 0.000 |   1.070 |    0.966 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 72: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_79_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_79_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  1.059
= Slack Time                   -0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.096 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.172 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.228 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.264 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.491 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.733 | 
     | core1_inst/psum_mem_instance/U944            | A1 ^ -> ZN v     | AOI22D1 | 0.083 |   0.920 |    0.816 | 
     | core1_inst/psum_mem_instance/U947            | A2 v -> Z v      | AN4XD1  | 0.077 |   0.998 |    0.894 | 
     | core1_inst/psum_mem_instance/U948            | A2 v -> ZN ^     | ND2D1   | 0.061 |   1.058 |    0.954 | 
     | core1_inst/psum_mem_instance/Q_reg_79_       | D ^              | DFQD1   | 0.001 |   1.059 |    0.955 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 73: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_1_/CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_1_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  1.069
= Slack Time                   -0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.096 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.195 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.408 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.673 | 
     | core2_inst/psum_mem_instance/U619            | B1 ^ -> ZN v    | AOI22D0 | 0.166 |   0.943 |    0.839 | 
     | core2_inst/psum_mem_instance/U617            | A2 v -> Z v     | AN4XD1  | 0.091 |   1.034 |    0.930 | 
     | core2_inst/psum_mem_instance/U616            | A1 v -> ZN ^    | ND2D1   | 0.035 |   1.069 |    0.965 | 
     | core2_inst/psum_mem_instance/Q_reg_1_        | D ^             | DFQD1   | 0.000 |   1.069 |    0.965 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 74: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_65_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_65_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.057
= Slack Time                   -0.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.096 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.172 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.228 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.264 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.492 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.734 | 
     | core1_inst/psum_mem_instance/U761            | A2 ^ -> ZN v     | AOI22D1 | 0.079 |   0.917 |    0.813 | 
     | core1_inst/psum_mem_instance/U764            | A1 v -> Z v      | AN4XD1  | 0.069 |   0.986 |    0.882 | 
     | core1_inst/psum_mem_instance/U765            | A2 v -> ZN ^     | ND2D1   | 0.069 |   1.056 |    0.952 | 
     | core1_inst/psum_mem_instance/Q_reg_65_       | D ^              | DFQD1   | 0.001 |   1.057 |    0.953 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 75: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_3__
mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  1.054
= Slack Time                   -0.104
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.104 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.024 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.170 |   0.299 |    0.195 | 
     | nst/intadd_16_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.405 |    0.302 | 
     | nst/intadd_16_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.479 |    0.375 | 
     | nst/intadd_16_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.577 |    0.473 | 
     | nst/intadd_16_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.683 |    0.580 | 
     | nst/intadd_16_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.788 |    0.685 | 
     | nst/intadd_16_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.892 |    0.788 | 
     | nst/intadd_16_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D0 | 0.162 |   1.054 |    0.950 | 
     | nst/intadd_16_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   1.054 |    0.951 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 76: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_3_/CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_3_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.057
= Slack Time                   -0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.097 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.196 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.409 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.674 | 
     | core2_inst/psum_mem_instance/U626            | B1 ^ -> ZN v    | AOI22D1 | 0.115 |   0.891 |    0.789 | 
     | core2_inst/psum_mem_instance/U624            | A2 v -> Z v     | AN4D0   | 0.099 |   0.990 |    0.888 | 
     | core2_inst/psum_mem_instance/U623            | A1 v -> ZN ^    | ND2D1   | 0.066 |   1.056 |    0.954 | 
     | core2_inst/psum_mem_instance/Q_reg_3_        | D ^             | DFQD1   | 0.001 |   1.057 |    0.954 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 77: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_68_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_68_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.062
= Slack Time                   -0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.097 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.196 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.409 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.679 | 
     | core2_inst/psum_mem_instance/U84             | B1 ^ -> ZN v    | AOI22D0 | 0.151 |   0.933 |    0.830 | 
     | core2_inst/psum_mem_instance/U879            | A1 v -> Z v     | AN4XD1  | 0.081 |   1.014 |    0.911 | 
     | core2_inst/psum_mem_instance/U878            | A1 v -> ZN ^    | ND2D1   | 0.048 |   1.061 |    0.959 | 
     | core2_inst/psum_mem_instance/Q_reg_68_       | D ^             | DFQD1   | 0.000 |   1.062 |    0.959 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 78: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_78_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_78_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  1.060
= Slack Time                   -0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.098 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.174 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.229 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.266 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.493 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.735 | 
     | core1_inst/psum_mem_instance/U76             | A1 ^ -> ZN v     | AOI22D1 | 0.096 |   0.934 |    0.831 | 
     | core1_inst/psum_mem_instance/U125            | A1 v -> Z v      | AN4XD1  | 0.074 |   1.008 |    0.905 | 
     | core1_inst/psum_mem_instance/U126            | A2 v -> ZN ^     | ND2D1   | 0.052 |   1.059 |    0.957 | 
     | core1_inst/psum_mem_instance/Q_reg_78_       | D ^              | DFQD1   | 0.000 |   1.060 |    0.957 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 79: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_55_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_55_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.069
= Slack Time                   -0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.098 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.174 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.229 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.266 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.493 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.735 | 
     | core1_inst/psum_mem_instance/U934            | A2 ^ -> ZN v     | AOI22D0 | 0.119 |   0.957 |    0.854 | 
     | core1_inst/psum_mem_instance/U89             | A1 v -> Z v      | AN4XD1  | 0.079 |   1.036 |    0.934 | 
     | core1_inst/psum_mem_instance/U937            | A2 v -> ZN ^     | ND2D2   | 0.033 |   1.069 |    0.966 | 
     | core1_inst/psum_mem_instance/Q_reg_55_       | D ^              | DFQD1   | 0.000 |   1.069 |    0.966 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 80: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_63_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_63_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  1.052
= Slack Time                   -0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.098 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.197 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.411 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.664 | 
     | core2_inst/psum_mem_instance/U861            | B2 ^ -> ZN v    | AOI22D1 | 0.122 |   0.888 |    0.786 | 
     | core2_inst/psum_mem_instance/U859            | A1 v -> Z v     | AN4XD1  | 0.081 |   0.968 |    0.867 | 
     | core2_inst/psum_mem_instance/U858            | A1 v -> ZN ^    | ND2D1   | 0.083 |   1.051 |    0.950 | 
     | core2_inst/psum_mem_instance/Q_reg_63_       | D ^             | DFQD1   | 0.000 |   1.052 |    0.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 81: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_11_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_11_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  1.052
= Slack Time                   -0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.099 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.198 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.411 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.665 | 
     | core2_inst/psum_mem_instance/U197            | B1 ^ -> ZN v    | AOI22D0 | 0.125 |   0.891 |    0.790 | 
     | core2_inst/psum_mem_instance/U656            | A2 v -> Z v     | AN4XD1  | 0.082 |   0.972 |    0.871 | 
     | core2_inst/psum_mem_instance/U655            | A1 v -> ZN ^    | ND2D1   | 0.078 |   1.051 |    0.950 | 
     | core2_inst/psum_mem_instance/Q_reg_11_       | D ^             | DFQD1   | 0.001 |   1.052 |    0.951 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 82: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_27_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_27_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.063
= Slack Time                   -0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.099 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.198 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.412 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.676 | 
     | core2_inst/psum_mem_instance/U283            | B1 ^ -> ZN v    | AOI22D0 | 0.154 |   0.931 |    0.830 | 
     | core2_inst/psum_mem_instance/U719            | A2 v -> Z v     | AN4XD1  | 0.090 |   1.020 |    0.920 | 
     | core2_inst/psum_mem_instance/U717            | A1 v -> ZN ^    | ND2D1   | 0.042 |   1.062 |    0.962 | 
     | core2_inst/psum_mem_instance/Q_reg_27_       | D ^             | DFQD1   | 0.000 |   1.063 |    0.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 83: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_82_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_82_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.055
= Slack Time                   -0.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.099 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.198 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.412 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.681 | 
     | core2_inst/psum_mem_instance/U591            | B1 ^ -> ZN v    | AOI22D0 | 0.134 |   0.916 |    0.815 | 
     | core2_inst/psum_mem_instance/U930            | A2 v -> Z v     | AN4XD1  | 0.077 |   0.993 |    0.892 | 
     | core2_inst/psum_mem_instance/U929            | A1 v -> ZN ^    | ND2D1   | 0.061 |   1.054 |    0.953 | 
     | core2_inst/psum_mem_instance/Q_reg_82_       | D ^             | DFQD1   | 0.001 |   1.055 |    0.954 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 84: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_27_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_27_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.054
= Slack Time                   -0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.100 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.176 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.231 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.481 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.715 | 
     | core1_inst/psum_mem_instance/U305            | A2 ^ -> ZN v     | AOI22D0 | 0.103 |   0.918 |    0.818 | 
     | core1_inst/psum_mem_instance/U308            | A2 v -> Z v      | AN4XD1  | 0.070 |   0.988 |    0.888 | 
     | core1_inst/psum_mem_instance/U314            | A1 v -> ZN ^     | ND2D1   | 0.064 |   1.053 |    0.953 | 
     | core1_inst/psum_mem_instance/Q_reg_27_       | D ^              | DFQD1   | 0.001 |   1.054 |    0.954 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 85: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_17_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_17_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  1.055
= Slack Time                   -0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.100 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.176 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.231 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.481 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.716 | 
     | core1_inst/psum_mem_instance/U275            | A1 ^ -> ZN v     | AOI22D0 | 0.094 |   0.909 |    0.810 | 
     | core1_inst/psum_mem_instance/U84             | A2 v -> Z v      | AN4D0   | 0.085 |   0.994 |    0.894 | 
     | core1_inst/psum_mem_instance/U282            | A1 v -> ZN ^     | ND2D1   | 0.060 |   1.054 |    0.954 | 
     | core1_inst/psum_mem_instance/Q_reg_17_       | D ^              | DFQD1   | 0.001 |   1.055 |    0.955 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 86: VIOLATED Setup Check with Pin normalizer_inst/sum_reg_6_/CP 
Endpoint:   normalizer_inst/sum_reg_6_/CN         (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.878
- Arrival Time                  0.977
= Slack Time                   -0.100
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^         |          |       |   0.000 |   -0.100 | 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^ -> Q ^  | DFQD2    | 0.114 |   0.114 |    0.015 | 
     | normalizer_inst/FE_OCPC2832_shift_90 | I ^ -> ZN v  | INVD3    | 0.023 |   0.137 |    0.038 | 
     | normalizer_inst/U6032                | A2 v -> ZN ^ | NR2D2    | 0.041 |   0.178 |    0.078 | 
     | normalizer_inst/U6019                | A1 ^ -> Z v  | CKXOR2D4 | 0.146 |   0.324 |    0.225 | 
     | normalizer_inst/U15480               | A v -> S v   | FA1D0    | 0.188 |   0.512 |    0.412 | 
     | normalizer_inst/U15484               | A v -> CO v  | FA1D1    | 0.151 |   0.663 |    0.563 | 
     | normalizer_inst/U15485               | CI v -> CO v | FA1D1    | 0.074 |   0.737 |    0.637 | 
     | normalizer_inst/U15486               | CI v -> CO v | FA1D1    | 0.072 |   0.809 |    0.710 | 
     | normalizer_inst/U15487               | CI v -> CO v | FA1D1    | 0.077 |   0.886 |    0.787 | 
     | normalizer_inst/U15488               | CI v -> S ^  | FA1D1    | 0.091 |   0.977 |    0.878 | 
     | normalizer_inst/sum_reg_6_           | CN ^         | DFKCNQD4 | 0.000 |   0.977 |    0.878 | 
     +---------------------------------------------------------------------------------------------+ 
Path 87: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_86_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_86_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.051
= Slack Time                   -0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.103 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.202 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.415 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.684 | 
     | core2_inst/psum_mem_instance/U611            | B1 ^ -> ZN v    | AOI22D0 | 0.127 |   0.908 |    0.811 | 
     | core2_inst/psum_mem_instance/U945            | A2 v -> Z v     | AN4XD1  | 0.079 |   0.987 |    0.890 | 
     | core2_inst/psum_mem_instance/U944            | A1 v -> ZN ^    | ND2D1   | 0.064 |   1.051 |    0.953 | 
     | core2_inst/psum_mem_instance/Q_reg_86_       | D ^             | DFQD1   | 0.001 |   1.051 |    0.954 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 88: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_28_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_28_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  1.053
= Slack Time                   -0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.103 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.202 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.415 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.680 | 
     | core2_inst/psum_mem_instance/U294            | B1 ^ -> ZN v    | AOI22D0 | 0.122 |   0.898 |    0.801 | 
     | core2_inst/psum_mem_instance/U722            | A2 v -> Z v     | AN4D0   | 0.097 |   0.996 |    0.898 | 
     | core2_inst/psum_mem_instance/U721            | A1 v -> ZN ^    | ND2D1   | 0.057 |   1.053 |    0.956 | 
     | core2_inst/psum_mem_instance/Q_reg_28_       | D ^             | DFQD1   | 0.000 |   1.053 |    0.956 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 89: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_77_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_77_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.055
= Slack Time                   -0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.103 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.179 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.235 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.271 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.499 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.741 | 
     | core1_inst/psum_mem_instance/U536            | A2 ^ -> ZN v     | AOI22D1 | 0.078 |   0.915 |    0.819 | 
     | core1_inst/psum_mem_instance/U539            | A1 v -> Z v      | AN4XD1  | 0.085 |   1.000 |    0.903 | 
     | core1_inst/psum_mem_instance/U540            | A2 v -> ZN ^     | ND2D1   | 0.055 |   1.055 |    0.958 | 
     | core1_inst/psum_mem_instance/Q_reg_77_       | D ^              | DFQD1   | 0.000 |   1.055 |    0.958 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 90: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_10_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_10_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[10]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  1.046
= Slack Time                   -0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                    |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                    | inst_core2[10] v |         |       |   0.200 |    0.103 | 
     | core2_inst/psum_mem_instance/FE_OFC1399_inst_core2 | I v -> ZN ^      | INVD1   | 0.023 |   0.223 |    0.126 | 
     | _10                                                |                  |         |       |         |          | 
     | core2_inst/psum_mem_instance/U13                   | A2 ^ -> Z ^      | AN2XD1  | 0.055 |   0.277 |    0.181 | 
     | core2_inst/psum_mem_instance/U21                   | A1 ^ -> ZN v     | ND2D1   | 0.047 |   0.324 |    0.228 | 
     | core2_inst/psum_mem_instance/U10                   | A1 v -> ZN ^     | NR2XD0  | 0.121 |   0.445 |    0.348 | 
     | core2_inst/psum_mem_instance/FE_OFC855_n699        | I ^ -> Z ^       | CKBD1   | 0.301 |   0.746 |    0.649 | 
     | core2_inst/psum_mem_instance/U190                  | A1 ^ -> ZN v     | AOI22D0 | 0.127 |   0.873 |    0.776 | 
     | core2_inst/psum_mem_instance/U652                  | A3 v -> Z v      | AN4XD1  | 0.086 |   0.959 |    0.862 | 
     | core2_inst/psum_mem_instance/U651                  | A2 v -> ZN ^     | ND2D1   | 0.086 |   1.044 |    0.948 | 
     | core2_inst/psum_mem_instance/Q_reg_10_             | D ^              | DFQD1   | 0.002 |   1.046 |    0.949 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 91: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_35_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_35_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  1.063
= Slack Time                   -0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.104 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.180 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.236 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.272 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.499 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.742 | 
     | core1_inst/psum_mem_instance/U404            | A1 ^ -> ZN v     | AOI22D0 | 0.112 |   0.949 |    0.853 | 
     | core1_inst/psum_mem_instance/U407            | A2 v -> Z v      | AN4XD1  | 0.084 |   1.033 |    0.937 | 
     | core1_inst/psum_mem_instance/U408            | A2 v -> ZN ^     | ND2D1   | 0.030 |   1.063 |    0.967 | 
     | core1_inst/psum_mem_instance/Q_reg_35_       | D ^              | DFQD1   | 0.000 |   1.063 |    0.967 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 92: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_43_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_43_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  1.053
= Slack Time                   -0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.104 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.180 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.235 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.485 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.720 | 
     | core1_inst/psum_mem_instance/U1001           | A1 ^ -> ZN v     | AOI22D1 | 0.092 |   0.907 |    0.811 | 
     | core1_inst/psum_mem_instance/U1003           | A2 v -> Z v      | AN4XD1  | 0.088 |   0.995 |    0.899 | 
     | core1_inst/psum_mem_instance/U1009           | A1 v -> ZN ^     | ND2D1   | 0.057 |   1.053 |    0.957 | 
     | core1_inst/psum_mem_instance/Q_reg_43_       | D ^              | DFQD1   | 0.000 |   1.053 |    0.957 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 93: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_61_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_61_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  1.055
= Slack Time                   -0.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.104 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.180 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.235 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.485 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.720 | 
     | core1_inst/psum_mem_instance/U430            | A2 ^ -> ZN v     | AOI22D0 | 0.123 |   0.938 |    0.842 | 
     | core1_inst/psum_mem_instance/U433            | A2 v -> Z v      | AN4XD1  | 0.073 |   1.011 |    0.916 | 
     | core1_inst/psum_mem_instance/U439            | A1 v -> ZN ^     | ND2D1   | 0.044 |   1.055 |    0.959 | 
     | core1_inst/psum_mem_instance/Q_reg_61_       | D ^              | DFQD1   | 0.000 |   1.055 |    0.960 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 94: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_39_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_39_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.061
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.105 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.181 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.236 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.273 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.500 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.742 | 
     | core1_inst/psum_mem_instance/U964            | A2 ^ -> ZN v     | AOI22D0 | 0.112 |   0.949 |    0.854 | 
     | core1_inst/psum_mem_instance/U967            | A1 v -> Z v      | AN4XD1  | 0.078 |   1.027 |    0.932 | 
     | core1_inst/psum_mem_instance/U968            | A2 v -> ZN ^     | ND2D1   | 0.033 |   1.061 |    0.966 | 
     | core1_inst/psum_mem_instance/Q_reg_39_       | D ^              | DFQD1   | 0.000 |   1.061 |    0.966 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 95: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_31_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_31_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.049
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.105 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.204 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.417 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.671 | 
     | core2_inst/psum_mem_instance/U313            | B1 ^ -> ZN v    | AOI22D0 | 0.127 |   0.893 |    0.798 | 
     | core2_inst/psum_mem_instance/U734            | A2 v -> Z v     | AN4XD1  | 0.087 |   0.980 |    0.885 | 
     | core2_inst/psum_mem_instance/U733            | A1 v -> ZN ^    | ND2D1   | 0.068 |   1.048 |    0.953 | 
     | core2_inst/psum_mem_instance/Q_reg_31_       | D ^             | DFQD1   | 0.001 |   1.049 |    0.954 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 96: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_83_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_83_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  1.046
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.105 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.204 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.417 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.687 | 
     | core2_inst/psum_mem_instance/U119            | B1 ^ -> ZN v    | AOI22D1 | 0.114 |   0.895 |    0.800 | 
     | core2_inst/psum_mem_instance/U934            | A1 v -> Z v     | AN4XD1  | 0.073 |   0.968 |    0.873 | 
     | core2_inst/psum_mem_instance/U933            | A1 v -> ZN ^    | ND2D1   | 0.077 |   1.044 |    0.950 | 
     | core2_inst/psum_mem_instance/Q_reg_83_       | D ^             | DFQD1   | 0.001 |   1.046 |    0.951 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 97: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_22_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_22_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.058
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.105 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.204 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.417 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.682 | 
     | core2_inst/psum_mem_instance/U255            | B1 ^ -> ZN v    | AOI22D0 | 0.128 |   0.905 |    0.810 | 
     | core2_inst/psum_mem_instance/U698            | A2 v -> Z v     | AN4D0   | 0.107 |   1.012 |    0.917 | 
     | core2_inst/psum_mem_instance/U697            | A1 v -> ZN ^    | ND2D1   | 0.045 |   1.057 |    0.963 | 
     | core2_inst/psum_mem_instance/Q_reg_22_       | D ^             | DFQD1   | 0.000 |   1.058 |    0.963 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 98: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_68_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_68_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.048
= Slack Time                   -0.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.105 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.151 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.210 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.430 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.694 | 
     | core1_inst/psum_mem_instance/U234            | A2 ^ -> ZN v    | AOI22D0 | 0.117 |   0.905 |    0.811 | 
     | core1_inst/psum_mem_instance/U236            | A1 v -> Z v     | AN4XD1  | 0.077 |   0.982 |    0.887 | 
     | core1_inst/psum_mem_instance/U242            | A1 v -> ZN ^    | ND2D1   | 0.065 |   1.047 |    0.953 | 
     | core1_inst/psum_mem_instance/Q_reg_68_       | D ^             | DFQD1   | 0.001 |   1.048 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 99: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_38_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.056
= Slack Time                   -0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.106 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.205 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.418 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.671 | 
     | core2_inst/psum_mem_instance/U763            | B1 ^ -> ZN v    | AOI22D0 | 0.125 |   0.891 |    0.796 | 
     | core2_inst/psum_mem_instance/U761            | A2 v -> Z v     | AN4XD1  | 0.112 |   1.002 |    0.908 | 
     | core2_inst/psum_mem_instance/U760            | A1 v -> ZN ^    | ND2D1   | 0.054 |   1.056 |    0.962 | 
     | core2_inst/psum_mem_instance/Q_reg_38_       | D ^             | DFQD1   | 0.000 |   1.056 |    0.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 100: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_41_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_41_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.057
= Slack Time                   -0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.106 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.182 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.237 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.487 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.721 | 
     | core1_inst/psum_mem_instance/U980            | A1 ^ -> ZN v     | AOI22D0 | 0.120 |   0.936 |    0.842 | 
     | core1_inst/psum_mem_instance/U982            | A2 v -> Z v      | AN4XD1  | 0.081 |   1.017 |    0.923 | 
     | core1_inst/psum_mem_instance/U988            | A1 v -> ZN ^     | ND2D1   | 0.040 |   1.057 |    0.963 | 
     | core1_inst/psum_mem_instance/Q_reg_41_       | D ^              | DFQD1   | 0.000 |   1.057 |    0.963 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 101: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_0_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_0_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  1.044
= Slack Time                   -0.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.106 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.205 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.418 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.683 | 
     | core2_inst/psum_mem_instance/U130            | B1 ^ -> ZN v    | AOI22D1 | 0.105 |   0.882 |    0.788 | 
     | core2_inst/psum_mem_instance/U614            | A2 v -> Z v     | AN4XD1  | 0.078 |   0.960 |    0.866 | 
     | core2_inst/psum_mem_instance/U612            | A1 v -> ZN ^    | ND2D1   | 0.083 |   1.042 |    0.948 | 
     | core2_inst/psum_mem_instance/Q_reg_0_        | D ^             | DFQD1   | 0.002 |   1.044 |    0.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 102: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_7_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.053
= Slack Time                   -0.093
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.093 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.132 |   0.132 |    0.038 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.212 | 
     | nst/intadd_100_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.404 |    0.311 | 
     | nst/intadd_100_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.509 |    0.416 | 
     | nst/intadd_100_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.611 |    0.518 | 
     | nst/intadd_100_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.717 |    0.624 | 
     | nst/intadd_100_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.109 |   0.826 |    0.733 | 
     | nst/intadd_100_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.927 |    0.834 | 
     | nst/intadd_100_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D0 | 0.125 |   1.052 |    0.959 | 
     | nst/intadd_100_U2                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1 | 0.000 |   1.053 |    0.959 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 103: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_51_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_51_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[10]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.046
= Slack Time                   -0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                    |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                    | inst_core2[10] v |         |       |   0.200 |    0.108 | 
     | core2_inst/psum_mem_instance/FE_OFC1399_inst_core2 | I v -> ZN ^      | INVD1   | 0.023 |   0.223 |    0.130 | 
     | _10                                                |                  |         |       |         |          | 
     | core2_inst/psum_mem_instance/U13                   | A2 ^ -> Z ^      | AN2XD1  | 0.055 |   0.277 |    0.185 | 
     | core2_inst/psum_mem_instance/U21                   | A1 ^ -> ZN v     | ND2D1   | 0.047 |   0.324 |    0.232 | 
     | core2_inst/psum_mem_instance/U10                   | A1 v -> ZN ^     | NR2XD0  | 0.121 |   0.445 |    0.353 | 
     | core2_inst/psum_mem_instance/FE_OFC855_n699        | I ^ -> Z ^       | CKBD1   | 0.301 |   0.746 |    0.654 | 
     | core2_inst/psum_mem_instance/U425                  | A1 ^ -> ZN v     | AOI22D0 | 0.148 |   0.894 |    0.801 | 
     | core2_inst/psum_mem_instance/U813                  | A1 v -> Z v      | AN4XD1  | 0.085 |   0.978 |    0.886 | 
     | core2_inst/psum_mem_instance/U811                  | A2 v -> ZN ^     | ND2D1   | 0.067 |   1.045 |    0.953 | 
     | core2_inst/psum_mem_instance/Q_reg_51_             | D ^              | DFQD1   | 0.001 |   1.046 |    0.954 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 104: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_70_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_70_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  1.053
= Slack Time                   -0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.108 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.207 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.420 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.689 | 
     | core2_inst/psum_mem_instance/U988            | B1 ^ -> ZN v    | AOI22D0 | 0.137 |   0.918 |    0.826 | 
     | core2_inst/psum_mem_instance/U886            | A2 v -> Z v     | AN4XD1  | 0.089 |   1.007 |    0.915 | 
     | core2_inst/psum_mem_instance/U885            | A1 v -> ZN ^    | ND2D1   | 0.046 |   1.053 |    0.961 | 
     | core2_inst/psum_mem_instance/Q_reg_70_       | D ^             | DFQD1   | 0.000 |   1.053 |    0.961 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 105: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_40_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_40_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  1.059
= Slack Time                   -0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.108 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.184 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.240 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.276 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.504 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.746 | 
     | core1_inst/psum_mem_instance/U975            | A2 ^ -> ZN v     | AOI22D0 | 0.114 |   0.952 |    0.860 | 
     | core1_inst/psum_mem_instance/U87             | A1 v -> Z v      | AN4XD1  | 0.078 |   1.030 |    0.938 | 
     | core1_inst/psum_mem_instance/U978            | A2 v -> ZN ^     | ND2D1   | 0.029 |   1.059 |    0.967 | 
     | core1_inst/psum_mem_instance/Q_reg_40_       | D ^              | DFQD1   | 0.000 |   1.059 |    0.967 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 106: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_64_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_64_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.045
= Slack Time                   -0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.108 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.184 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.240 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.490 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.724 | 
     | core1_inst/psum_mem_instance/U451            | A1 ^ -> ZN v     | AOI22D0 | 0.095 |   0.910 |    0.818 | 
     | core1_inst/psum_mem_instance/U454            | A2 v -> Z v      | AN4XD1  | 0.068 |   0.978 |    0.887 | 
     | core1_inst/psum_mem_instance/U459            | A1 v -> ZN ^     | ND2D1   | 0.065 |   1.044 |    0.952 | 
     | core1_inst/psum_mem_instance/Q_reg_64_       | D ^              | DFQD1   | 0.001 |   1.045 |    0.953 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 107: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_56_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_56_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  1.042
= Slack Time                   -0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.109 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.154 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.213 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.433 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.697 | 
     | core1_inst/psum_mem_instance/U65             | A1 ^ -> ZN v    | AOI22D1 | 0.095 |   0.883 |    0.792 | 
     | core1_inst/psum_mem_instance/U921            | A1 v -> Z v     | AN4XD1  | 0.077 |   0.961 |    0.869 | 
     | core1_inst/psum_mem_instance/U927            | A1 v -> ZN ^    | ND2D1   | 0.081 |   1.041 |    0.950 | 
     | core1_inst/psum_mem_instance/Q_reg_56_       | D ^             | DFQD1   | 0.000 |   1.042 |    0.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 108: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_33_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_33_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  1.056
= Slack Time                   -0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.109 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.208 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.421 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.674 | 
     | core2_inst/psum_mem_instance/U319            | B1 ^ -> ZN v    | AOI22D0 | 0.120 |   0.886 |    0.794 | 
     | core2_inst/psum_mem_instance/U741            | A2 v -> Z v     | AN4XD1  | 0.128 |   1.013 |    0.922 | 
     | core2_inst/psum_mem_instance/U740            | A1 v -> ZN ^    | ND2D1   | 0.043 |   1.056 |    0.965 | 
     | core2_inst/psum_mem_instance/Q_reg_33_       | D ^             | DFQD1   | 0.000 |   1.056 |    0.965 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 109: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_44_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_44_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  1.043
= Slack Time                   -0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.109 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.154 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.213 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.433 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.697 | 
     | core1_inst/psum_mem_instance/U991            | A2 ^ -> ZN v    | AOI22D0 | 0.102 |   0.890 |    0.799 | 
     | core1_inst/psum_mem_instance/U993            | A1 v -> Z v     | AN4XD1  | 0.078 |   0.968 |    0.877 | 
     | core1_inst/psum_mem_instance/U999            | A1 v -> ZN ^    | ND2D1   | 0.075 |   1.043 |    0.951 | 
     | core1_inst/psum_mem_instance/Q_reg_44_       | D ^             | DFQD1   | 0.000 |   1.043 |    0.952 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 110: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_42_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_42_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.054
= Slack Time                   -0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.109 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.185 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.240 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.490 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.724 | 
     | core1_inst/psum_mem_instance/U1011           | A1 ^ -> ZN v     | AOI22D0 | 0.116 |   0.931 |    0.840 | 
     | core1_inst/psum_mem_instance/U1014           | A2 v -> Z v      | AN4XD1  | 0.083 |   1.014 |    0.923 | 
     | core1_inst/psum_mem_instance/U1020           | A1 v -> ZN ^     | ND2D1   | 0.040 |   1.054 |    0.963 | 
     | core1_inst/psum_mem_instance/Q_reg_42_       | D ^              | DFQD1   | 0.000 |   1.054 |    0.963 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 111: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_47_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_47_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.044
= Slack Time                   -0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.109 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.208 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.421 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.675 | 
     | core2_inst/psum_mem_instance/U67             | B1 ^ -> ZN v    | AOI22D0 | 0.132 |   0.897 |    0.807 | 
     | core2_inst/psum_mem_instance/U797            | A2 v -> Z v     | AN4XD1  | 0.078 |   0.976 |    0.885 | 
     | core2_inst/psum_mem_instance/U1002           | A1 v -> ZN ^    | ND2D1   | 0.068 |   1.043 |    0.953 | 
     | core2_inst/psum_mem_instance/Q_reg_47_       | D ^             | DFQD1   | 0.000 |   1.044 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 112: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_4_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_4_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  1.039
= Slack Time                   -0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.109 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.208 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.421 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.675 | 
     | core2_inst/psum_mem_instance/U152            | B1 ^ -> ZN v    | AOI22D1 | 0.102 |   0.867 |    0.777 | 
     | core2_inst/psum_mem_instance/U628            | A2 v -> Z v     | AN4XD1  | 0.080 |   0.947 |    0.857 | 
     | core2_inst/psum_mem_instance/U627            | A1 v -> ZN ^    | ND2D1   | 0.090 |   1.037 |    0.947 | 
     | core2_inst/psum_mem_instance/Q_reg_4_        | D ^             | DFQD1   | 0.002 |   1.039 |    0.949 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 113: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_6_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_6_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  1.041
= Slack Time                   -0.091
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.109 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.208 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.421 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.686 | 
     | core2_inst/psum_mem_instance/U165            | B1 ^ -> ZN v    | AOI22D1 | 0.105 |   0.882 |    0.792 | 
     | core2_inst/psum_mem_instance/U636            | A2 v -> Z v     | AN4XD1  | 0.076 |   0.959 |    0.868 | 
     | core2_inst/psum_mem_instance/U635            | A1 v -> ZN ^    | ND2D1   | 0.081 |   1.040 |    0.949 | 
     | core2_inst/psum_mem_instance/Q_reg_6_        | D ^             | DFQD1   | 0.002 |   1.041 |    0.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 114: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_73_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_73_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  1.043
= Slack Time                   -0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.110 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.155 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.214 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.434 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.698 | 
     | core1_inst/psum_mem_instance/U778            | A2 ^ -> ZN v    | AOI22D0 | 0.108 |   0.896 |    0.806 | 
     | core1_inst/psum_mem_instance/U779            | A1 v -> Z v     | AN4XD1  | 0.076 |   0.972 |    0.881 | 
     | core1_inst/psum_mem_instance/U785            | A1 v -> ZN ^    | ND2D1   | 0.070 |   1.042 |    0.951 | 
     | core1_inst/psum_mem_instance/Q_reg_73_       | D ^             | DFQD1   | 0.001 |   1.043 |    0.952 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 115: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_6_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.043
= Slack Time                   -0.090
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.090 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.134 |   0.134 |    0.044 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.173 |   0.307 |    0.217 | 
     | nst/intadd_93_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.412 |    0.322 | 
     | nst/intadd_93_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.511 |    0.421 | 
     | nst/intadd_93_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.606 |    0.516 | 
     | nst/intadd_93_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.702 |    0.612 | 
     | nst/intadd_93_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.801 |    0.711 | 
     | nst/intadd_93_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.898 |    0.808 | 
     | nst/intadd_93_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D0 | 0.145 |   1.043 |    0.953 | 
     | nst/intadd_93_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   1.043 |    0.954 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 116: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_57_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_57_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[10]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.055
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.945
- Arrival Time                  1.035
= Slack Time                   -0.090
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                    |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                    | inst_core2[10] v |         |       |   0.200 |    0.110 | 
     | core2_inst/psum_mem_instance/FE_OFC1399_inst_core2 | I v -> ZN ^      | INVD1   | 0.023 |   0.223 |    0.133 | 
     | _10                                                |                  |         |       |         |          | 
     | core2_inst/psum_mem_instance/U13                   | A2 ^ -> Z ^      | AN2XD1  | 0.055 |   0.277 |    0.187 | 
     | core2_inst/psum_mem_instance/U21                   | A1 ^ -> ZN v     | ND2D1   | 0.047 |   0.324 |    0.234 | 
     | core2_inst/psum_mem_instance/U10                   | A1 v -> ZN ^     | NR2XD0  | 0.121 |   0.445 |    0.355 | 
     | core2_inst/psum_mem_instance/FE_OFC855_n699        | I ^ -> Z ^       | CKBD1   | 0.301 |   0.746 |    0.656 | 
     | core2_inst/psum_mem_instance/U467                  | A1 ^ -> ZN v     | AOI22D1 | 0.087 |   0.833 |    0.744 | 
     | core2_inst/psum_mem_instance/U836                  | A3 v -> Z v      | AN4XD1  | 0.090 |   0.923 |    0.834 | 
     | core2_inst/psum_mem_instance/U835                  | A2 v -> ZN ^     | ND2D1   | 0.109 |   1.032 |    0.942 | 
     | core2_inst/psum_mem_instance/Q_reg_57_             | D ^              | DFQD1   | 0.003 |   1.035 |    0.945 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 117: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_43_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_43_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  1.046
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.111 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.210 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.423 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.688 | 
     | core2_inst/psum_mem_instance/U783            | B1 ^ -> ZN v    | AOI22D0 | 0.132 |   0.909 |    0.820 | 
     | core2_inst/psum_mem_instance/U781            | A2 v -> Z v     | AN4XD1  | 0.084 |   0.993 |    0.904 | 
     | core2_inst/psum_mem_instance/U780            | A1 v -> ZN ^    | ND2D1   | 0.053 |   1.046 |    0.957 | 
     | core2_inst/psum_mem_instance/Q_reg_43_       | D ^             | DFQD1   | 0.000 |   1.046 |    0.957 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 118: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_45_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_45_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  1.038
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.111 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.158 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.216 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.331 | 
     | core1_inst/psum_mem_instance/FE_OFC1451_n268 | I ^ -> Z ^       | CKBD1   | 0.298 |   0.718 |    0.629 | 
     | core1_inst/psum_mem_instance/U850            | B1 ^ -> ZN v     | AOI22D0 | 0.157 |   0.876 |    0.786 | 
     | core1_inst/psum_mem_instance/U852            | A1 v -> Z v      | AN4XD1  | 0.076 |   0.952 |    0.863 | 
     | core1_inst/psum_mem_instance/U99             | A1 v -> ZN ^     | ND2D1   | 0.086 |   1.038 |    0.949 | 
     | core1_inst/psum_mem_instance/Q_reg_45_       | D ^              | DFQD1   | 0.000 |   1.038 |    0.949 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 119: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_29_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_29_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.056
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.111 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.210 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.423 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.688 | 
     | core2_inst/psum_mem_instance/U300            | B1 ^ -> ZN v    | AOI22D0 | 0.165 |   0.942 |    0.853 | 
     | core2_inst/psum_mem_instance/U726            | A2 v -> Z v     | AN4XD1  | 0.084 |   1.026 |    0.936 | 
     | core2_inst/psum_mem_instance/U725            | A1 v -> ZN ^    | ND2D1   | 0.030 |   1.056 |    0.966 | 
     | core2_inst/psum_mem_instance/Q_reg_29_       | D ^             | DFQD1   | 0.000 |   1.056 |    0.966 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 120: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_36_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_36_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.042
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.111 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.210 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.423 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.676 | 
     | core2_inst/psum_mem_instance/U339            | B1 ^ -> ZN v    | AOI22D0 | 0.122 |   0.888 |    0.799 | 
     | core2_inst/psum_mem_instance/U753            | A2 v -> Z v     | AN4XD1  | 0.085 |   0.973 |    0.883 | 
     | core2_inst/psum_mem_instance/U752            | A1 v -> ZN ^    | ND2D1   | 0.070 |   1.042 |    0.953 | 
     | core2_inst/psum_mem_instance/Q_reg_36_       | D ^             | DFQD1   | 0.000 |   1.042 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 121: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_62_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_62_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.051
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.111 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.187 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.242 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.492 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.726 | 
     | core1_inst/psum_mem_instance/U472            | A1 ^ -> ZN v     | AOI22D0 | 0.124 |   0.939 |    0.850 | 
     | core1_inst/psum_mem_instance/U90             | A2 v -> Z v      | AN4XD1  | 0.072 |   1.012 |    0.922 | 
     | core1_inst/psum_mem_instance/U479            | A1 v -> ZN ^     | ND2D1   | 0.039 |   1.051 |    0.961 | 
     | core1_inst/psum_mem_instance/Q_reg_62_       | D ^              | DFQD1   | 0.000 |   1.051 |    0.962 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 122: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_5_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_5_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.051
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.111 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.210 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.423 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.688 | 
     | core2_inst/psum_mem_instance/U155            | B1 ^ -> ZN v    | AOI22D1 | 0.110 |   0.886 |    0.798 | 
     | core2_inst/psum_mem_instance/U633            | A2 v -> Z v     | AN4D0   | 0.113 |   1.000 |    0.911 | 
     | core2_inst/psum_mem_instance/U631            | A1 v -> ZN ^    | ND2D1   | 0.051 |   1.051 |    0.962 | 
     | core2_inst/psum_mem_instance/Q_reg_5_        | D ^             | DFQD1   | 0.000 |   1.051 |    0.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 123: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_73_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_73_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.048
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.111 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.210 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.423 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.693 | 
     | core2_inst/psum_mem_instance/U546            | B2 ^ -> ZN v    | AOI22D0 | 0.132 |   0.914 |    0.825 | 
     | core2_inst/psum_mem_instance/U896            | A1 v -> Z v     | AN4XD1  | 0.084 |   0.998 |    0.909 | 
     | core2_inst/psum_mem_instance/U895            | A1 v -> ZN ^    | ND2D1   | 0.050 |   1.047 |    0.958 | 
     | core2_inst/psum_mem_instance/Q_reg_73_       | D ^             | DFQD1   | 0.000 |   1.048 |    0.959 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 124: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_87_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_87_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  1.041
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.111 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.157 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.216 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.436 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.700 | 
     | core1_inst/psum_mem_instance/U390            | A1 ^ -> ZN v    | AOI22D0 | 0.102 |   0.890 |    0.802 | 
     | core1_inst/psum_mem_instance/U392            | A3 v -> Z v     | AN4XD1  | 0.080 |   0.971 |    0.882 | 
     | core1_inst/psum_mem_instance/U397            | A1 v -> ZN ^    | ND2D1   | 0.069 |   1.040 |    0.951 | 
     | core1_inst/psum_mem_instance/Q_reg_87_       | D ^             | DFQD1   | 0.001 |   1.041 |    0.952 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 125: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_24_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_24_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.042
= Slack Time                   -0.089
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.111 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.210 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.424 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.677 | 
     | core2_inst/psum_mem_instance/U268            | B1 ^ -> ZN v    | AOI22D0 | 0.125 |   0.891 |    0.802 | 
     | core2_inst/psum_mem_instance/U706            | A2 v -> Z v     | AN4XD1  | 0.083 |   0.974 |    0.885 | 
     | core2_inst/psum_mem_instance/U705            | A1 v -> ZN ^    | ND2D1   | 0.067 |   1.041 |    0.953 | 
     | core2_inst/psum_mem_instance/Q_reg_24_       | D ^             | DFQD1   | 0.001 |   1.042 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 126: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_15_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_15_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  1.041
= Slack Time                   -0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.112 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.211 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.424 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.677 | 
     | core2_inst/psum_mem_instance/U217            | B1 ^ -> ZN v    | AOI22D0 | 0.122 |   0.888 |    0.800 | 
     | core2_inst/psum_mem_instance/U671            | A1 v -> Z v     | AN4XD1  | 0.080 |   0.968 |    0.880 | 
     | core2_inst/psum_mem_instance/U670            | A1 v -> ZN ^    | ND2D1   | 0.073 |   1.041 |    0.952 | 
     | core2_inst/psum_mem_instance/Q_reg_15_       | D ^             | DFQD1   | 0.000 |   1.041 |    0.952 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 127: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_79_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_79_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.042
= Slack Time                   -0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.112 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.211 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.424 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.693 | 
     | core2_inst/psum_mem_instance/U920            | B1 ^ -> ZN v    | AOI22D0 | 0.124 |   0.906 |    0.818 | 
     | core2_inst/psum_mem_instance/U918            | A2 v -> Z v     | AN4XD1  | 0.075 |   0.981 |    0.893 | 
     | core2_inst/psum_mem_instance/U917            | A1 v -> ZN ^    | ND2D1   | 0.061 |   1.042 |    0.953 | 
     | core2_inst/psum_mem_instance/Q_reg_79_       | D ^             | DFQD1   | 0.001 |   1.042 |    0.954 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 128: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_53_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_53_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  1.037
= Slack Time                   -0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.112 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.211 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.424 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.678 | 
     | core2_inst/psum_mem_instance/U822            | B1 ^ -> ZN v    | AOI22D1 | 0.104 |   0.870 |    0.782 | 
     | core2_inst/psum_mem_instance/U820            | A2 v -> Z v     | AN4XD1  | 0.079 |   0.949 |    0.862 | 
     | core2_inst/psum_mem_instance/U819            | A1 v -> ZN ^    | ND2D1   | 0.087 |   1.036 |    0.949 | 
     | core2_inst/psum_mem_instance/Q_reg_53_       | D ^             | DFQD1   | 0.000 |   1.037 |    0.949 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 129: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_84_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_84_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  1.043
= Slack Time                   -0.088
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.112 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.188 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.244 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.281 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.508 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.750 | 
     | core1_inst/psum_mem_instance/U606            | A1 ^ -> ZN v     | AOI22D1 | 0.077 |   0.915 |    0.827 | 
     | core1_inst/psum_mem_instance/U609            | A1 v -> Z v      | AN4XD1  | 0.072 |   0.986 |    0.899 | 
     | core1_inst/psum_mem_instance/U610            | A2 v -> ZN ^     | ND2D1   | 0.056 |   1.043 |    0.955 | 
     | core1_inst/psum_mem_instance/Q_reg_84_       | D ^              | DFQD1   | 0.001 |   1.043 |    0.956 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 130: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_76_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_76_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  1.039
= Slack Time                   -0.087
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.113 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.159 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.217 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.437 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.702 | 
     | core1_inst/psum_mem_instance/U202            | A1 ^ -> ZN v    | AOI22D1 | 0.097 |   0.886 |    0.799 | 
     | core1_inst/psum_mem_instance/U204            | A3 v -> Z v     | AN4XD1  | 0.083 |   0.968 |    0.881 | 
     | core1_inst/psum_mem_instance/U210            | A1 v -> ZN ^    | ND2D1   | 0.071 |   1.039 |    0.952 | 
     | core1_inst/psum_mem_instance/Q_reg_76_       | D ^             | DFQD1   | 0.000 |   1.039 |    0.952 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 131: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_64_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_64_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.048
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.115 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.214 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.427 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.680 | 
     | core2_inst/psum_mem_instance/U865            | B1 ^ -> ZN v    | AOI22D1 | 0.095 |   0.861 |    0.776 | 
     | core2_inst/psum_mem_instance/U863            | A1 v -> Z v     | AN4XD1  | 0.135 |   0.996 |    0.910 | 
     | core2_inst/psum_mem_instance/U862            | A1 v -> ZN ^    | ND2D1   | 0.052 |   1.048 |    0.963 | 
     | core2_inst/psum_mem_instance/Q_reg_64_       | D ^             | DFQD1   | 0.000 |   1.048 |    0.963 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 132: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_56_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_56_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[11]                           (^) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.031
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core2[11] ^ |         |       |   0.200 |    0.115 | 
     | core2_inst/psum_mem_instance/U6              | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.138 | 
     | core2_inst/psum_mem_instance/U14             | A1 v -> ZN ^     | NR2XD0  | 0.050 |   0.273 |    0.188 | 
     | core2_inst/psum_mem_instance/U19             | A2 ^ -> ZN v     | CKND2D1 | 0.076 |   0.350 |    0.264 | 
     | core2_inst/psum_mem_instance/U9              | A1 v -> ZN ^     | NR2XD0  | 0.099 |   0.448 |    0.363 | 
     | core2_inst/psum_mem_instance/FE_OFC1506_n274 | I ^ -> Z ^       | BUFFD2  | 0.259 |   0.707 |    0.622 | 
     | core2_inst/psum_mem_instance/U455            | B1 ^ -> ZN v     | AOI22D0 | 0.129 |   0.836 |    0.751 | 
     | core2_inst/psum_mem_instance/U833            | A3 v -> Z v      | AN4XD1  | 0.090 |   0.926 |    0.840 | 
     | core2_inst/psum_mem_instance/U831            | A2 v -> ZN ^     | ND2D1   | 0.103 |   1.029 |    0.944 | 
     | core2_inst/psum_mem_instance/Q_reg_56_       | D ^              | DFQD1   | 0.003 |   1.031 |    0.946 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 133: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_75_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_75_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.047
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.115 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.214 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.427 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.696 | 
     | core2_inst/psum_mem_instance/U553            | B1 ^ -> ZN v    | AOI22D0 | 0.139 |   0.921 |    0.836 | 
     | core2_inst/psum_mem_instance/U903            | A2 v -> Z v     | AN4XD1  | 0.085 |   1.006 |    0.921 | 
     | core2_inst/psum_mem_instance/U902            | A1 v -> ZN ^    | ND2D1   | 0.041 |   1.047 |    0.962 | 
     | core2_inst/psum_mem_instance/Q_reg_75_       | D ^             | DFQD1   | 0.000 |   1.047 |    0.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 134: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_46_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_46_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.056
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  1.029
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.115 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.162 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.221 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.335 | 
     | core1_inst/psum_mem_instance/FE_OFC1451_n268 | I ^ -> Z ^       | CKBD1   | 0.298 |   0.718 |    0.633 | 
     | core1_inst/psum_mem_instance/U859            | B1 ^ -> ZN v     | AOI22D1 | 0.125 |   0.843 |    0.758 | 
     | core1_inst/psum_mem_instance/U861            | A1 v -> Z v      | AN4XD1  | 0.074 |   0.917 |    0.832 | 
     | core1_inst/psum_mem_instance/U867            | A1 v -> ZN ^     | ND2D1   | 0.110 |   1.027 |    0.942 | 
     | core1_inst/psum_mem_instance/Q_reg_46_       | D ^              | DFQD1   | 0.002 |   1.029 |    0.944 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 135: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_5_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_5_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  1.034
= Slack Time                   -0.085
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.115 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.160 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.219 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.439 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.703 | 
     | core1_inst/psum_mem_instance/U129            | A1 ^ -> ZN v    | AOI22D1 | 0.094 |   0.882 |    0.797 | 
     | core1_inst/psum_mem_instance/U131            | A1 v -> Z v     | AN4XD1  | 0.067 |   0.948 |    0.863 | 
     | core1_inst/psum_mem_instance/U137            | A1 v -> ZN ^    | ND2D1   | 0.085 |   1.034 |    0.949 | 
     | core1_inst/psum_mem_instance/Q_reg_5_        | D ^             | DFQD1   | 0.000 |   1.034 |    0.949 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 136: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_84_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_84_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  1.035
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.116 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.215 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.428 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.697 | 
     | core2_inst/psum_mem_instance/U598            | B1 ^ -> ZN v    | AOI22D1 | 0.103 |   0.885 |    0.801 | 
     | core2_inst/psum_mem_instance/U937            | A2 v -> Z v     | AN4XD1  | 0.073 |   0.958 |    0.873 | 
     | core2_inst/psum_mem_instance/U936            | A1 v -> ZN ^    | ND2D1   | 0.076 |   1.034 |    0.950 | 
     | core2_inst/psum_mem_instance/Q_reg_84_       | D ^             | DFQD1   | 0.001 |   1.035 |    0.951 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 137: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_67_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_67_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  1.035
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.116 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.161 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.220 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.440 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.704 | 
     | core1_inst/psum_mem_instance/U767            | A1 ^ -> ZN v    | AOI22D1 | 0.085 |   0.873 |    0.789 | 
     | core1_inst/psum_mem_instance/U769            | A3 v -> Z v     | AN4XD1  | 0.080 |   0.953 |    0.869 | 
     | core1_inst/psum_mem_instance/U775            | A1 v -> ZN ^    | ND2D1   | 0.080 |   1.033 |    0.949 | 
     | core1_inst/psum_mem_instance/Q_reg_67_       | D ^             | DFQD1   | 0.002 |   1.035 |    0.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 138: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_38_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_38_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.046
= Slack Time                   -0.084
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.116 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.192 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.248 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.498 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.732 | 
     | core1_inst/psum_mem_instance/U492            | A1 ^ -> ZN v     | AOI22D0 | 0.115 |   0.931 |    0.847 | 
     | core1_inst/psum_mem_instance/U495            | A2 v -> Z v      | AN4XD1  | 0.075 |   1.006 |    0.922 | 
     | core1_inst/psum_mem_instance/U501            | A1 v -> ZN ^     | ND2D1   | 0.040 |   1.045 |    0.962 | 
     | core1_inst/psum_mem_instance/Q_reg_38_       | D ^              | DFQD1   | 0.000 |   1.046 |    0.962 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 139: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_0_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_0_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.057
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.943
- Arrival Time                  1.027
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] v |         |       |   0.200 |    0.117 | 
     | core1_inst/psum_mem_instance/U18             | A2 v -> ZN ^     | NR2XD0  | 0.042 |   0.242 |    0.159 | 
     | core1_inst/psum_mem_instance/U23             | A1 ^ -> ZN v     | ND2D1   | 0.057 |   0.299 |    0.216 | 
     | core1_inst/psum_mem_instance/U15             | A2 v -> ZN ^     | NR2D1   | 0.128 |   0.427 |    0.344 | 
     | core1_inst/psum_mem_instance/FE_OFC1340_n667 | I ^ -> Z ^       | CKBD1   | 0.229 |   0.656 |    0.573 | 
     | core1_inst/psum_mem_instance/U152            | B1 ^ -> ZN v     | AOI22D0 | 0.161 |   0.818 |    0.734 | 
     | core1_inst/psum_mem_instance/U155            | A2 v -> Z v      | AN4XD1  | 0.091 |   0.909 |    0.825 | 
     | core1_inst/psum_mem_instance/U96             | A2 v -> ZN ^     | ND2D1   | 0.117 |   1.025 |    0.942 | 
     | core1_inst/psum_mem_instance/Q_reg_0_        | D ^              | DFQD1   | 0.002 |   1.027 |    0.943 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 140: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_32_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_32_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.041
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.117 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.193 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.248 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.498 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.732 | 
     | core1_inst/psum_mem_instance/U523            | A1 ^ -> ZN v     | AOI22D0 | 0.106 |   0.922 |    0.838 | 
     | core1_inst/psum_mem_instance/U86             | A2 v -> Z v      | AN4XD1  | 0.070 |   0.991 |    0.908 | 
     | core1_inst/psum_mem_instance/U530            | A1 v -> ZN ^     | ND2D1   | 0.049 |   1.040 |    0.957 | 
     | core1_inst/psum_mem_instance/Q_reg_32_       | D ^              | DFQD1   | 0.000 |   1.041 |    0.958 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 141: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_10_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_10_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  1.033
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.117 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.162 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.221 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.441 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.705 | 
     | core1_inst/psum_mem_instance/U675            | A2 ^ -> ZN v    | AOI22D1 | 0.092 |   0.880 |    0.797 | 
     | core1_inst/psum_mem_instance/U677            | A1 v -> Z v     | AN4XD1  | 0.069 |   0.949 |    0.866 | 
     | core1_inst/psum_mem_instance/U682            | A1 v -> ZN ^    | ND2D1   | 0.083 |   1.033 |    0.950 | 
     | core1_inst/psum_mem_instance/Q_reg_10_       | D ^             | DFQD1   | 0.000 |   1.033 |    0.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 142: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_47_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_47_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.029
= Slack Time                   -0.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.117 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.165 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.223 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.337 | 
     | core1_inst/psum_mem_instance/FE_OFC1451_n268 | I ^ -> Z ^       | CKBD1   | 0.298 |   0.718 |    0.636 | 
     | core1_inst/psum_mem_instance/U880            | B2 ^ -> ZN v     | AOI22D0 | 0.136 |   0.855 |    0.772 | 
     | core1_inst/psum_mem_instance/U88             | A1 v -> Z v      | AN4XD1  | 0.076 |   0.931 |    0.848 | 
     | core1_inst/psum_mem_instance/FE_RC_499_0     | B1 v -> ZN ^     | IND2D1  | 0.097 |   1.029 |    0.946 | 
     | core1_inst/psum_mem_instance/Q_reg_47_       | D ^              | DFQD1   | 0.000 |   1.029 |    0.946 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 143: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_3_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  1.043
= Slack Time                   -0.082
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.082 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.046 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.170 |   0.299 |    0.216 | 
     | nst/intadd_16_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.405 |    0.323 | 
     | nst/intadd_16_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.479 |    0.397 | 
     | nst/intadd_16_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.577 |    0.494 | 
     | nst/intadd_16_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.683 |    0.601 | 
     | nst/intadd_16_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.788 |    0.706 | 
     | nst/intadd_16_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.892 |    0.810 | 
     | nst/intadd_16_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.993 |    0.910 | 
     | nst/intadd_16_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1 | 0.050 |   1.042 |    0.960 | 
     | nst/FE_OFC271_intadd_16_n1                         |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   1.043 |    0.960 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 144: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_45_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_45_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.040
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.118 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.217 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.430 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.699 | 
     | core2_inst/psum_mem_instance/U791            | B1 ^ -> ZN v    | AOI22D0 | 0.130 |   0.912 |    0.830 | 
     | core2_inst/psum_mem_instance/U789            | A2 v -> Z v     | AN4XD1  | 0.080 |   0.992 |    0.910 | 
     | core2_inst/psum_mem_instance/U788            | A1 v -> ZN ^    | ND2D1   | 0.048 |   1.040 |    0.958 | 
     | core2_inst/psum_mem_instance/Q_reg_45_       | D ^             | DFQD1   | 0.000 |   1.040 |    0.958 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 145: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_65_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_65_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[11]                           (^) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.055
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.945
- Arrival Time                  1.027
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core2[11] ^ |         |       |   0.200 |    0.118 | 
     | core2_inst/psum_mem_instance/U6              | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.142 | 
     | core2_inst/psum_mem_instance/U14             | A1 v -> ZN ^     | NR2XD0  | 0.050 |   0.273 |    0.192 | 
     | core2_inst/psum_mem_instance/U19             | A2 ^ -> ZN v     | CKND2D1 | 0.076 |   0.350 |    0.268 | 
     | core2_inst/psum_mem_instance/U9              | A1 v -> ZN ^     | NR2XD0  | 0.099 |   0.448 |    0.366 | 
     | core2_inst/psum_mem_instance/FE_OFC1506_n274 | I ^ -> Z ^       | BUFFD2  | 0.259 |   0.707 |    0.625 | 
     | core2_inst/psum_mem_instance/U985            | B1 ^ -> ZN v     | AOI22D1 | 0.116 |   0.823 |    0.742 | 
     | core2_inst/psum_mem_instance/U868            | A3 v -> Z v      | AN4XD1  | 0.092 |   0.916 |    0.834 | 
     | core2_inst/psum_mem_instance/U866            | A2 v -> ZN ^     | ND2D1   | 0.109 |   1.024 |    0.942 | 
     | core2_inst/psum_mem_instance/Q_reg_65_       | D ^              | DFQD1   | 0.003 |   1.027 |    0.945 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 146: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_48_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_48_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.059
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.941
- Arrival Time                  1.023
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.118 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.165 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.224 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.338 | 
     | core1_inst/psum_mem_instance/FE_OFC1451_n268 | I ^ -> Z ^       | CKBD1   | 0.298 |   0.718 |    0.637 | 
     | core1_inst/psum_mem_instance/U552            | B1 ^ -> ZN v     | AOI22D1 | 0.112 |   0.830 |    0.748 | 
     | core1_inst/psum_mem_instance/U554            | A1 v -> Z v      | AN4XD1  | 0.070 |   0.900 |    0.818 | 
     | core1_inst/psum_mem_instance/U560            | A1 v -> ZN ^     | ND2D1   | 0.121 |   1.021 |    0.939 | 
     | core1_inst/psum_mem_instance/Q_reg_48_       | D ^              | DFQD1   | 0.002 |   1.023 |    0.941 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 147: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_29_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_29_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  1.043
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.118 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.194 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.249 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.499 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.734 | 
     | core1_inst/psum_mem_instance/U264            | A1 ^ -> ZN v     | AOI22D0 | 0.100 |   0.915 |    0.834 | 
     | core1_inst/psum_mem_instance/U267            | A2 v -> Z v      | AN4XD1  | 0.083 |   0.998 |    0.916 | 
     | core1_inst/psum_mem_instance/U273            | A1 v -> ZN ^     | ND2D1   | 0.045 |   1.043 |    0.961 | 
     | core1_inst/psum_mem_instance/Q_reg_29_       | D ^              | DFQD1   | 0.000 |   1.043 |    0.961 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 148: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_74_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_74_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  1.033
= Slack Time                   -0.082
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.118 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.164 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.223 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.443 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.707 | 
     | core1_inst/psum_mem_instance/U191            | A1 ^ -> ZN v    | AOI22D1 | 0.088 |   0.876 |    0.795 | 
     | core1_inst/psum_mem_instance/U193            | A3 v -> Z v     | AN4XD1  | 0.081 |   0.958 |    0.876 | 
     | core1_inst/psum_mem_instance/U199            | A1 v -> ZN ^    | ND2D1   | 0.074 |   1.032 |    0.950 | 
     | core1_inst/psum_mem_instance/Q_reg_74_       | D ^             | DFQD1   | 0.001 |   1.033 |    0.951 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 149: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_72_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_72_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  1.036
= Slack Time                   -0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.119 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.164 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.223 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.443 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.707 | 
     | core1_inst/psum_mem_instance/U213            | A2 ^ -> ZN v    | AOI22D0 | 0.114 |   0.902 |    0.821 | 
     | core1_inst/psum_mem_instance/U215            | A1 v -> Z v     | AN4XD1  | 0.076 |   0.979 |    0.898 | 
     | core1_inst/psum_mem_instance/U221            | A1 v -> ZN ^    | ND2D1   | 0.057 |   1.036 |    0.955 | 
     | core1_inst/psum_mem_instance/Q_reg_72_       | D ^             | DFQD1   | 0.000 |   1.036 |    0.955 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 150: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_5_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  1.048
= Slack Time                   -0.081
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.081 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.047 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.168 |   0.297 |    0.216 | 
     | nst/intadd_30_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.404 |    0.323 | 
     | nst/intadd_30_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.507 |    0.426 | 
     | nst/intadd_30_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.608 |    0.526 | 
     | nst/intadd_30_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.707 |    0.626 | 
     | nst/intadd_30_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.816 |    0.735 | 
     | nst/intadd_30_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.923 |    0.842 | 
     | nst/intadd_30_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.093 |   1.015 |    0.934 | 
     | nst/intadd_30_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1 | 0.032 |   1.048 |    0.967 | 
     | nst/U14                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   1.048 |    0.967 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 151: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_25_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_25_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.043
= Slack Time                   -0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.119 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.195 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.250 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.500 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.734 | 
     | core1_inst/psum_mem_instance/U797            | A1 ^ -> ZN v     | AOI22D0 | 0.110 |   0.925 |    0.844 | 
     | core1_inst/psum_mem_instance/U800            | A2 v -> Z v      | AN4XD1  | 0.078 |   1.003 |    0.922 | 
     | core1_inst/psum_mem_instance/U805            | A1 v -> ZN ^     | ND2D1   | 0.040 |   1.043 |    0.962 | 
     | core1_inst/psum_mem_instance/Q_reg_25_       | D ^              | DFQD1   | 0.000 |   1.043 |    0.962 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 152: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_8_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_8_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.046
= Slack Time                   -0.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.119 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.218 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.431 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.696 | 
     | core2_inst/psum_mem_instance/U174            | B1 ^ -> ZN v    | AOI22D1 | 0.112 |   0.889 |    0.808 | 
     | core2_inst/psum_mem_instance/U645            | A2 v -> Z v     | AN4XD1  | 0.115 |   1.004 |    0.923 | 
     | core2_inst/psum_mem_instance/U643            | A1 v -> ZN ^    | ND2D1   | 0.043 |   1.046 |    0.966 | 
     | core2_inst/psum_mem_instance/Q_reg_8_        | D ^             | DFQD1   | 0.000 |   1.046 |    0.966 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 153: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_57_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  1.031
= Slack Time                   -0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.120 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.167 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.225 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.340 | 
     | core1_inst/psum_mem_instance/FE_OFC1451_n268 | I ^ -> Z ^       | CKBD1   | 0.298 |   0.718 |    0.638 | 
     | core1_inst/psum_mem_instance/U818            | B2 ^ -> ZN v     | AOI22D0 | 0.157 |   0.876 |    0.795 | 
     | core1_inst/psum_mem_instance/U820            | A1 v -> Z v      | AN4XD1  | 0.075 |   0.950 |    0.870 | 
     | core1_inst/psum_mem_instance/U826            | A1 v -> ZN ^     | ND2D1   | 0.080 |   1.030 |    0.950 | 
     | core1_inst/psum_mem_instance/Q_reg_57_       | D ^              | DFQD1   | 0.000 |   1.031 |    0.950 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 154: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_18_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_18_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  1.040
= Slack Time                   -0.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.120 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.219 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.432 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.697 | 
     | core2_inst/psum_mem_instance/U229            | B1 ^ -> ZN v    | AOI22D0 | 0.130 |   0.907 |    0.827 | 
     | core2_inst/psum_mem_instance/U682            | A2 v -> Z v     | AN4XD1  | 0.086 |   0.993 |    0.913 | 
     | core2_inst/psum_mem_instance/U681            | A1 v -> ZN ^    | ND2D1   | 0.047 |   1.040 |    0.960 | 
     | core2_inst/psum_mem_instance/Q_reg_18_       | D ^             | DFQD1   | 0.000 |   1.040 |    0.960 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 155: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_8_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_8_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  1.036
= Slack Time                   -0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.121 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.197 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.252 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.502 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.736 | 
     | core1_inst/psum_mem_instance/U179            | A1 ^ -> ZN v     | AOI22D1 | 0.098 |   0.914 |    0.834 | 
     | core1_inst/psum_mem_instance/FE_RC_41_0      | A2 v -> Z v      | AN3D2   | 0.075 |   0.989 |    0.910 | 
     | core1_inst/psum_mem_instance/FE_RC_40_0      | A1 v -> ZN ^     | ND3D2   | 0.046 |   1.035 |    0.956 | 
     | core1_inst/psum_mem_instance/Q_reg_8_        | D ^              | DFQD1   | 0.000 |   1.036 |    0.956 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 156: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_19_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_19_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.033
= Slack Time                   -0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.121 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.220 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.433 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.687 | 
     | core2_inst/psum_mem_instance/U236            | B1 ^ -> ZN v    | AOI22D1 | 0.109 |   0.875 |    0.796 | 
     | core2_inst/psum_mem_instance/U686            | A2 v -> Z v     | AN4XD1  | 0.087 |   0.962 |    0.883 | 
     | core2_inst/psum_mem_instance/U685            | A1 v -> ZN ^    | ND2D1   | 0.070 |   1.031 |    0.952 | 
     | core2_inst/psum_mem_instance/Q_reg_19_       | D ^             | DFQD1   | 0.001 |   1.033 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 157: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_50_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_50_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  1.021
= Slack Time                   -0.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.121 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.168 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.227 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.341 | 
     | core1_inst/psum_mem_instance/FE_OFC1450_n268 | I ^ -> Z ^       | CKBD1   | 0.275 |   0.695 |    0.616 | 
     | core1_inst/psum_mem_instance/U715            | B1 ^ -> ZN v     | AOI22D1 | 0.106 |   0.801 |    0.722 | 
     | core1_inst/psum_mem_instance/U717            | A3 v -> Z v      | AN4D0   | 0.098 |   0.899 |    0.820 | 
     | core1_inst/psum_mem_instance/U723            | A1 v -> ZN ^     | ND2D1   | 0.121 |   1.019 |    0.940 | 
     | core1_inst/psum_mem_instance/Q_reg_50_       | D ^              | DFQD1   | 0.002 |   1.021 |    0.942 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 158: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_23_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_23_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.031
= Slack Time                   -0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.122 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.221 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.434 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.687 | 
     | core2_inst/psum_mem_instance/U704            | B1 ^ -> ZN v    | AOI22D0 | 0.120 |   0.886 |    0.808 | 
     | core2_inst/psum_mem_instance/U702            | A1 v -> Z v     | AN4XD1  | 0.076 |   0.962 |    0.883 | 
     | core2_inst/psum_mem_instance/U701            | A1 v -> ZN ^    | ND2D1   | 0.069 |   1.030 |    0.952 | 
     | core2_inst/psum_mem_instance/Q_reg_23_       | D ^             | DFQD1   | 0.001 |   1.031 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 159: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_34_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.057
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.943
- Arrival Time                  1.021
= Slack Time                   -0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                             |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                             | inst_core1[11] ^ |         |       |   0.200 |    0.122 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0     | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.169 | 
     | core1_inst/psum_mem_instance/U20            | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.228 | 
     | core1_inst/psum_mem_instance/U9             | A2 v -> ZN ^     | NR2D1   | 0.093 |   0.398 |    0.320 | 
     | core1_inst/psum_mem_instance/FE_OFC564_n274 | I ^ -> Z ^       | BUFFD3  | 0.246 |   0.645 |    0.567 | 
     | core1_inst/psum_mem_instance/U53            | B1 ^ -> ZN v     | AOI22D0 | 0.158 |   0.803 |    0.725 | 
     | core1_inst/psum_mem_instance/U448           | A3 v -> Z v      | AN4XD1  | 0.096 |   0.899 |    0.821 | 
     | core1_inst/psum_mem_instance/U449           | A2 v -> ZN ^     | ND2D1   | 0.120 |   1.019 |    0.941 | 
     | core1_inst/psum_mem_instance/Q_reg_34_      | D ^              | DFQD1   | 0.002 |   1.021 |    0.943 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 160: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_76_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_76_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  1.033
= Slack Time                   -0.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.122 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.221 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.434 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.704 | 
     | core2_inst/psum_mem_instance/U559            | B1 ^ -> ZN v    | AOI22D1 | 0.117 |   0.899 |    0.821 | 
     | core2_inst/psum_mem_instance/U907            | A2 v -> Z v     | AN4XD1  | 0.076 |   0.975 |    0.897 | 
     | core2_inst/psum_mem_instance/U906            | A1 v -> ZN ^    | ND2D1   | 0.057 |   1.032 |    0.954 | 
     | core2_inst/psum_mem_instance/Q_reg_76_       | D ^             | DFQD1   | 0.001 |   1.033 |    0.955 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 161: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_5_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.041
= Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.078 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.051 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.168 |   0.297 |    0.219 | 
     | nst/intadd_30_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.404 |    0.326 | 
     | nst/intadd_30_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.507 |    0.429 | 
     | nst/intadd_30_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.608 |    0.530 | 
     | nst/intadd_30_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.707 |    0.630 | 
     | nst/intadd_30_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.816 |    0.738 | 
     | nst/intadd_30_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.923 |    0.845 | 
     | nst/intadd_30_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D0 | 0.118 |   1.041 |    0.963 | 
     | nst/intadd_30_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   1.041 |    0.963 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 162: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_7_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  1.047
= Slack Time                   -0.078
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.078 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.132 |   0.132 |    0.054 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.228 | 
     | nst/intadd_100_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.404 |    0.327 | 
     | nst/intadd_100_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.509 |    0.432 | 
     | nst/intadd_100_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.611 |    0.533 | 
     | nst/intadd_100_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.717 |    0.639 | 
     | nst/intadd_100_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.109 |   0.826 |    0.748 | 
     | nst/intadd_100_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.927 |    0.849 | 
     | nst/intadd_100_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.093 |   1.020 |    0.942 | 
     | nst/intadd_100_U2                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1 | 0.027 |   1.047 |    0.969 | 
     | nst/U20                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1 | 0.000 |   1.047 |    0.969 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 163: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_17_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_17_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  1.043
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.123 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.222 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.435 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.699 | 
     | core2_inst/psum_mem_instance/U52             | B2 ^ -> ZN v    | AOI22D0 | 0.148 |   0.924 |    0.847 | 
     | core2_inst/psum_mem_instance/U679            | A2 v -> Z v     | AN4XD1  | 0.085 |   1.009 |    0.932 | 
     | core2_inst/psum_mem_instance/U1000           | A1 v -> ZN ^    | ND2D1   | 0.033 |   1.043 |    0.965 | 
     | core2_inst/psum_mem_instance/Q_reg_17_       | D ^             | DFQD1   | 0.000 |   1.043 |    0.965 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 164: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_6_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_6_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  1.025
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.123 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.170 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.229 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.343 | 
     | core1_inst/psum_mem_instance/FE_OFC1450_n268 | I ^ -> Z ^       | CKBD1   | 0.275 |   0.695 |    0.618 | 
     | core1_inst/psum_mem_instance/U695            | B1 ^ -> ZN v     | AOI22D0 | 0.145 |   0.840 |    0.763 | 
     | core1_inst/psum_mem_instance/FE_RC_2293_0    | A3 v -> ZN ^     | ND4D1   | 0.061 |   0.901 |    0.824 | 
     | core1_inst/psum_mem_instance/FE_RC_493_0     | A1 ^ -> ZN ^     | IND2D1  | 0.122 |   1.023 |    0.946 | 
     | core1_inst/psum_mem_instance/Q_reg_6_        | D ^              | DFQD1   | 0.002 |   1.025 |    0.948 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 165: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_70_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_70_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  1.032
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.123 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.168 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.227 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.447 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.711 | 
     | core1_inst/psum_mem_instance/U224            | A1 ^ -> ZN v    | AOI22D0 | 0.103 |   0.891 |    0.814 | 
     | core1_inst/psum_mem_instance/U226            | A3 v -> Z v     | AN4XD1  | 0.081 |   0.972 |    0.895 | 
     | core1_inst/psum_mem_instance/U231            | A1 v -> ZN ^    | ND2D1   | 0.059 |   1.031 |    0.954 | 
     | core1_inst/psum_mem_instance/Q_reg_70_       | D ^             | DFQD1   | 0.000 |   1.032 |    0.955 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 166: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_58_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  1.028
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.123 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.168 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.227 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.447 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.711 | 
     | core1_inst/psum_mem_instance/U870            | A1 ^ -> ZN v    | AOI22D1 | 0.094 |   0.882 |    0.805 | 
     | core1_inst/psum_mem_instance/U871            | A1 v -> Z v     | AN4XD1  | 0.071 |   0.953 |    0.876 | 
     | core1_inst/psum_mem_instance/U877            | A1 v -> ZN ^    | ND2D1   | 0.075 |   1.028 |    0.951 | 
     | core1_inst/psum_mem_instance/Q_reg_58_       | D ^             | DFQD1   | 0.000 |   1.028 |    0.951 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 167: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_83_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_83_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.030
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] v |         |       |   0.200 |    0.123 | 
     | core1_inst/psum_mem_instance/U18             | A2 v -> ZN ^     | NR2XD0  | 0.042 |   0.242 |    0.165 | 
     | core1_inst/psum_mem_instance/U23             | A1 ^ -> ZN v     | ND2D1   | 0.057 |   0.299 |    0.222 | 
     | core1_inst/psum_mem_instance/U12             | A2 v -> ZN ^     | NR2D1   | 0.050 |   0.349 |    0.272 | 
     | core1_inst/psum_mem_instance/FE_OFC1804_n662 | I ^ -> Z ^       | BUFFD2  | 0.183 |   0.532 |    0.455 | 
     | core1_inst/psum_mem_instance/FE_OFC1806_n662 | I ^ -> Z ^       | CKBD1   | 0.224 |   0.756 |    0.679 | 
     | core1_inst/psum_mem_instance/U379            | B1 ^ -> ZN v     | AOI22D0 | 0.128 |   0.884 |    0.807 | 
     | core1_inst/psum_mem_instance/U382            | A2 v -> Z v      | AN4XD1  | 0.081 |   0.965 |    0.888 | 
     | core1_inst/psum_mem_instance/U387            | A1 v -> ZN ^     | ND2D1   | 0.065 |   1.029 |    0.953 | 
     | core1_inst/psum_mem_instance/Q_reg_83_       | D ^              | DFQD1   | 0.001 |   1.030 |    0.954 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 168: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_67_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_67_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  1.033
= Slack Time                   -0.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.123 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.222 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.436 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.705 | 
     | core2_inst/psum_mem_instance/U525            | B1 ^ -> ZN v    | AOI22D1 | 0.115 |   0.896 |    0.820 | 
     | core2_inst/psum_mem_instance/U875            | A2 v -> Z v     | AN4XD1  | 0.081 |   0.977 |    0.901 | 
     | core2_inst/psum_mem_instance/U874            | A1 v -> ZN ^    | ND2D1   | 0.055 |   1.032 |    0.955 | 
     | core2_inst/psum_mem_instance/Q_reg_67_       | D ^             | DFQD1   | 0.001 |   1.033 |    0.956 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 169: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_71_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_71_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  1.031
= Slack Time                   -0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.124 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.169 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.228 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.448 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.712 | 
     | core1_inst/psum_mem_instance/U73             | A1 ^ -> ZN v    | AOI22D0 | 0.109 |   0.897 |    0.821 | 
     | core1_inst/psum_mem_instance/U318            | A1 v -> Z v     | AN4XD1  | 0.075 |   0.973 |    0.897 | 
     | core1_inst/psum_mem_instance/U324            | A1 v -> ZN ^    | ND2D1   | 0.058 |   1.031 |    0.955 | 
     | core1_inst/psum_mem_instance/Q_reg_71_       | D ^             | DFQD1   | 0.000 |   1.031 |    0.955 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 170: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_52_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_52_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[10]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  1.023
= Slack Time                   -0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                    |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                    | inst_core2[10] v |         |       |   0.200 |    0.124 | 
     | core2_inst/psum_mem_instance/FE_OFC1399_inst_core2 | I v -> ZN ^      | INVD1   | 0.023 |   0.223 |    0.147 | 
     | _10                                                |                  |         |       |         |          | 
     | core2_inst/psum_mem_instance/U13                   | A2 ^ -> Z ^      | AN2XD1  | 0.055 |   0.277 |    0.201 | 
     | core2_inst/psum_mem_instance/U20                   | A2 ^ -> ZN v     | CKND2D1 | 0.066 |   0.343 |    0.267 | 
     | core2_inst/psum_mem_instance/U27                   | A2 v -> ZN ^     | NR2D1   | 0.076 |   0.419 |    0.343 | 
     | core2_inst/psum_mem_instance/FE_OFC1639_n906       | I ^ -> Z ^       | BUFFD2  | 0.289 |   0.708 |    0.632 | 
     | core2_inst/psum_mem_instance/U430                  | A1 ^ -> ZN v     | AOI22D0 | 0.135 |   0.843 |    0.767 | 
     | core2_inst/psum_mem_instance/U817                  | A1 v -> Z v      | AN4XD1  | 0.080 |   0.923 |    0.847 | 
     | core2_inst/psum_mem_instance/U815                  | A2 v -> ZN ^     | ND2D1   | 0.098 |   1.021 |    0.945 | 
     | core2_inst/psum_mem_instance/Q_reg_52_             | D ^              | DFQD1   | 0.002 |   1.023 |    0.947 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 171: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_26_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  1.041
= Slack Time                   -0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.124 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.200 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.255 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.505 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.739 | 
     | core1_inst/psum_mem_instance/U254            | A1 ^ -> ZN v     | AOI22D0 | 0.112 |   0.928 |    0.852 | 
     | core1_inst/psum_mem_instance/U256            | A2 v -> Z v      | AN4XD1  | 0.080 |   1.008 |    0.932 | 
     | core1_inst/psum_mem_instance/U262            | A1 v -> ZN ^     | ND2D1   | 0.034 |   1.041 |    0.965 | 
     | core1_inst/psum_mem_instance/Q_reg_26_       | D ^              | DFQD1   | 0.000 |   1.041 |    0.965 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 172: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_66_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_66_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.028
= Slack Time                   -0.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.124 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.169 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.228 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.448 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.712 | 
     | core1_inst/psum_mem_instance/U359            | A1 ^ -> ZN v    | AOI22D1 | 0.092 |   0.880 |    0.804 | 
     | core1_inst/psum_mem_instance/U361            | A3 v -> Z v     | AN4XD1  | 0.079 |   0.959 |    0.883 | 
     | core1_inst/psum_mem_instance/U366            | A1 v -> ZN ^    | ND2D1   | 0.068 |   1.027 |    0.952 | 
     | core1_inst/psum_mem_instance/Q_reg_66_       | D ^             | DFQD1   | 0.001 |   1.028 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 173: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_6_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  1.036
= Slack Time                   -0.076
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.076 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.134 |   0.134 |    0.058 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.173 |   0.307 |    0.231 | 
     | nst/intadd_93_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.412 |    0.336 | 
     | nst/intadd_93_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.511 |    0.435 | 
     | nst/intadd_93_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.606 |    0.530 | 
     | nst/intadd_93_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.702 |    0.627 | 
     | nst/intadd_93_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.801 |    0.726 | 
     | nst/intadd_93_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.898 |    0.822 | 
     | nst/intadd_93_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.092 |   0.989 |    0.914 | 
     | nst/intadd_93_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD1 | 0.047 |   1.036 |    0.960 | 
     | nst/FE_OFC407_intadd_93_n1                         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   1.036 |    0.961 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 174: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_37_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_37_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  1.039
= Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.125 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.201 | 
     | core1_inst/psum_mem_instance/U32             | A2 v -> ZN ^     | NR2XD0  | 0.056 |   0.332 |    0.257 | 
     | core1_inst/psum_mem_instance/FE_OFC1509_n905 | I ^ -> ZN v      | INVD1   | 0.036 |   0.368 |    0.293 | 
     | core1_inst/psum_mem_instance/FE_OFC204_n905  | I v -> ZN ^      | INVD1   | 0.227 |   0.595 |    0.520 | 
     | core1_inst/psum_mem_instance/FE_OFC1198_n905 | I ^ -> Z ^       | CKBD1   | 0.242 |   0.838 |    0.762 | 
     | core1_inst/psum_mem_instance/U507            | A1 ^ -> ZN v     | AOI22D1 | 0.084 |   0.922 |    0.847 | 
     | core1_inst/psum_mem_instance/U510            | A2 v -> Z v      | AN4XD1  | 0.080 |   1.002 |    0.927 | 
     | core1_inst/psum_mem_instance/U511            | A2 v -> ZN ^     | ND2D1   | 0.038 |   1.039 |    0.964 | 
     | core1_inst/psum_mem_instance/Q_reg_37_       | D ^              | DFQD1   | 0.000 |   1.039 |    0.964 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 175: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_36_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_36_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.034
= Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.125 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.201 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.256 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.506 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.740 | 
     | core1_inst/psum_mem_instance/U513            | A1 ^ -> ZN v     | AOI22D0 | 0.095 |   0.910 |    0.835 | 
     | core1_inst/psum_mem_instance/U516            | A2 v -> Z v      | AN4XD1  | 0.075 |   0.985 |    0.910 | 
     | core1_inst/psum_mem_instance/U521            | A1 v -> ZN ^     | ND2D1   | 0.049 |   1.033 |    0.958 | 
     | core1_inst/psum_mem_instance/Q_reg_36_       | D ^              | DFQD1   | 0.000 |   1.034 |    0.959 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 176: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_77_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_77_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.029
= Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.125 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.224 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.437 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.706 | 
     | core2_inst/psum_mem_instance/U108            | B1 ^ -> ZN v    | AOI22D1 | 0.114 |   0.895 |    0.820 | 
     | core2_inst/psum_mem_instance/U911            | A2 v -> Z v     | AN4XD1  | 0.073 |   0.968 |    0.893 | 
     | core2_inst/psum_mem_instance/U1004           | A1 v -> ZN ^    | ND2D1   | 0.060 |   1.029 |    0.954 | 
     | core2_inst/psum_mem_instance/Q_reg_77_       | D ^             | DFQD1   | 0.001 |   1.029 |    0.954 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 177: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_60_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_60_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  1.024
= Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.125 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.224 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.437 | 
     | core2_inst/psum_mem_instance/FE_OFC1281_n662 | I ^ -> Z ^      | CKBD1   | 0.253 |   0.766 |    0.691 | 
     | core2_inst/psum_mem_instance/U850            | B1 ^ -> ZN v    | AOI22D1 | 0.095 |   0.861 |    0.786 | 
     | core2_inst/psum_mem_instance/U848            | A2 v -> Z v     | AN4XD1  | 0.074 |   0.935 |    0.860 | 
     | core2_inst/psum_mem_instance/U847            | A1 v -> ZN ^    | ND2D1   | 0.088 |   1.023 |    0.948 | 
     | core2_inst/psum_mem_instance/Q_reg_60_       | D ^             | DFQD1   | 0.000 |   1.024 |    0.949 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 178: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_26_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_26_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  1.039
= Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.125 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.224 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.437 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.702 | 
     | core2_inst/psum_mem_instance/U281            | B1 ^ -> ZN v    | AOI22D0 | 0.123 |   0.899 |    0.824 | 
     | core2_inst/psum_mem_instance/U714            | A2 v -> Z v     | AN4D0   | 0.101 |   1.000 |    0.925 | 
     | core2_inst/psum_mem_instance/U713            | A1 v -> ZN ^    | ND2D1   | 0.039 |   1.039 |    0.964 | 
     | core2_inst/psum_mem_instance/Q_reg_26_       | D ^             | DFQD1   | 0.000 |   1.039 |    0.964 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 179: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.021
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.075 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.055 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.234 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.315 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.388 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.464 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.541 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.623 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.700 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.774 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.171 |   1.021 |    0.946 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   1.021 |    0.946 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 180: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.021
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.075 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.055 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.234 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.315 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.388 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.464 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.541 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.623 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.700 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.774 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.171 |   1.021 |    0.946 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   1.021 |    0.946 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 181: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.021
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.075 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.055 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.234 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.315 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.388 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.464 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.541 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.623 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.700 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.774 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.171 |   1.021 |    0.946 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   1.021 |    0.946 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 182: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.021
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.075 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.055 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.234 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.315 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.388 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.464 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.541 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.623 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.700 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.774 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.171 |   1.021 |    0.946 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   1.021 |    0.946 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 183: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.021
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.075 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.055 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.234 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.315 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.388 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.464 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.541 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.623 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.700 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.774 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.171 |   1.021 |    0.946 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   1.021 |    0.946 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 184: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.021
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.075 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.055 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.234 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.315 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.388 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.464 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.541 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.623 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.700 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.774 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.171 |   1.021 |    0.946 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   1.021 |    0.946 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 185: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.021
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.075 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.055 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.234 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.315 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.388 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.464 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.541 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.623 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.700 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.774 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.171 |   1.021 |    0.946 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   1.021 |    0.946 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 186: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.021
= Slack Time                   -0.075
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.075 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.055 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.234 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.315 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.388 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.464 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.541 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.623 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.700 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.774 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.171 |   1.021 |    0.946 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   1.021 |    0.946 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 187: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_39_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_39_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.036
= Slack Time                   -0.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.125 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.224 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.437 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.707 | 
     | core2_inst/psum_mem_instance/U767            | B1 ^ -> ZN v    | AOI22D0 | 0.123 |   0.905 |    0.830 | 
     | core2_inst/psum_mem_instance/U765            | A2 v -> Z v     | AN4D0   | 0.091 |   0.995 |    0.921 | 
     | core2_inst/psum_mem_instance/U764            | A1 v -> ZN ^    | ND2D1   | 0.041 |   1.036 |    0.962 | 
     | core2_inst/psum_mem_instance/Q_reg_39_       | D ^             | DFQD1   | 0.000 |   1.036 |    0.962 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 188: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_16_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_16_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.040
= Slack Time                   -0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.126 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.225 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.438 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.703 | 
     | core2_inst/psum_mem_instance/U223            | B1 ^ -> ZN v    | AOI22D0 | 0.145 |   0.922 |    0.848 | 
     | core2_inst/psum_mem_instance/U675            | A2 v -> Z v     | AN4XD1  | 0.085 |   1.007 |    0.933 | 
     | core2_inst/psum_mem_instance/U674            | A1 v -> ZN ^    | ND2D1   | 0.033 |   1.040 |    0.966 | 
     | core2_inst/psum_mem_instance/Q_reg_16_       | D ^             | DFQD1   | 0.000 |   1.040 |    0.966 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 189: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_72_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_72_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.040
= Slack Time                   -0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.126 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.225 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.439 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.708 | 
     | core2_inst/psum_mem_instance/U97             | B2 ^ -> ZN v    | AOI22D0 | 0.142 |   0.923 |    0.850 | 
     | core2_inst/psum_mem_instance/U893            | A2 v -> Z v     | AN4XD1  | 0.085 |   1.009 |    0.935 | 
     | core2_inst/psum_mem_instance/U892            | A1 v -> ZN ^    | ND2D1   | 0.031 |   1.040 |    0.966 | 
     | core2_inst/psum_mem_instance/Q_reg_72_       | D ^             | DFQD1   | 0.000 |   1.040 |    0.966 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 190: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_7_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_7_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.039
= Slack Time                   -0.074
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.126 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.202 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.258 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.508 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.742 | 
     | core1_inst/psum_mem_instance/U683            | A1 ^ -> ZN v     | AOI22D1 | 0.075 |   0.891 |    0.817 | 
     | core1_inst/psum_mem_instance/U686            | A2 v -> Z v      | AN4XD1  | 0.109 |   0.999 |    0.926 | 
     | core1_inst/psum_mem_instance/U692            | A1 v -> ZN ^     | ND2D1   | 0.040 |   1.039 |    0.966 | 
     | core1_inst/psum_mem_instance/Q_reg_7_        | D ^              | DFQD1   | 0.000 |   1.039 |    0.966 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 191: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_52_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_52_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.055
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.945
- Arrival Time                  1.018
= Slack Time                   -0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                             |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                             | inst_core1[11] v |         |       |   0.200 |    0.127 | 
     | core1_inst/psum_mem_instance/U18            | A2 v -> ZN ^     | NR2XD0  | 0.042 |   0.242 |    0.169 | 
     | core1_inst/psum_mem_instance/U22            | A2 ^ -> ZN v     | CKND2D1 | 0.075 |   0.317 |    0.243 | 
     | core1_inst/psum_mem_instance/U27            | A2 v -> ZN ^     | NR2D1   | 0.089 |   0.406 |    0.333 | 
     | core1_inst/psum_mem_instance/FE_OFC676_n904 | I ^ -> Z ^       | BUFFD3  | 0.247 |   0.653 |    0.579 | 
     | core1_inst/psum_mem_instance/U707           | B1 ^ -> ZN v     | AOI22D0 | 0.131 |   0.783 |    0.710 | 
     | core1_inst/psum_mem_instance/U711           | A1 v -> Z v      | AN4D0   | 0.113 |   0.896 |    0.823 | 
     | core1_inst/psum_mem_instance/U712           | A2 v -> ZN ^     | ND2D1   | 0.120 |   1.016 |    0.943 | 
     | core1_inst/psum_mem_instance/Q_reg_52_      | D ^              | DFQD1   | 0.002 |   1.018 |    0.945 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 192: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_7_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_7_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.027
= Slack Time                   -0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.127 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.226 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.439 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.704 | 
     | core2_inst/psum_mem_instance/U171            | B1 ^ -> ZN v    | AOI22D1 | 0.101 |   0.878 |    0.805 | 
     | core2_inst/psum_mem_instance/U640            | A2 v -> Z v     | AN4XD1  | 0.080 |   0.958 |    0.885 | 
     | core2_inst/psum_mem_instance/U639            | A1 v -> ZN ^    | ND2D1   | 0.067 |   1.026 |    0.953 | 
     | core2_inst/psum_mem_instance/Q_reg_7_        | D ^             | DFQD1   | 0.001 |   1.027 |    0.954 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 193: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_20_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_20_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  1.038
= Slack Time                   -0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.127 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.226 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.439 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.704 | 
     | core2_inst/psum_mem_instance/U242            | B1 ^ -> ZN v    | AOI22D1 | 0.119 |   0.896 |    0.823 | 
     | core2_inst/psum_mem_instance/U690            | A2 v -> Z v     | AN4D0   | 0.102 |   0.998 |    0.925 | 
     | core2_inst/psum_mem_instance/U689            | A1 v -> ZN ^    | ND2D1   | 0.040 |   1.038 |    0.965 | 
     | core2_inst/psum_mem_instance/Q_reg_20_       | D ^             | DFQD1   | 0.000 |   1.038 |    0.965 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 194: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_35_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_35_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.032
= Slack Time                   -0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.127 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.226 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.439 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.709 | 
     | core2_inst/psum_mem_instance/U332            | B1 ^ -> ZN v    | AOI22D0 | 0.124 |   0.906 |    0.833 | 
     | core2_inst/psum_mem_instance/U749            | A2 v -> Z v     | AN4XD1  | 0.080 |   0.985 |    0.912 | 
     | core2_inst/psum_mem_instance/U748            | A1 v -> ZN ^    | ND2D1   | 0.047 |   1.032 |    0.959 | 
     | core2_inst/psum_mem_instance/Q_reg_35_       | D ^             | DFQD1   | 0.000 |   1.032 |    0.959 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 195: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_85_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_85_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.026
= Slack Time                   -0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.127 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.226 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.439 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.709 | 
     | core2_inst/psum_mem_instance/U996            | B1 ^ -> ZN v    | AOI22D1 | 0.101 |   0.883 |    0.810 | 
     | core2_inst/psum_mem_instance/U942            | A2 v -> Z v     | AN4XD1  | 0.074 |   0.956 |    0.883 | 
     | core2_inst/psum_mem_instance/U940            | A1 v -> ZN ^    | ND2D1   | 0.068 |   1.025 |    0.952 | 
     | core2_inst/psum_mem_instance/Q_reg_85_       | D ^             | DFQD1   | 0.001 |   1.026 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 196: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_9_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_9_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  1.014
= Slack Time                   -0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.127 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.173 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.231 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.451 | 
     | core1_inst/psum_mem_instance/FE_OFC1458_n898 | I ^ -> Z ^      | BUFFD2  | 0.211 |   0.735 |    0.662 | 
     | core1_inst/psum_mem_instance/U337            | A1 ^ -> ZN v    | AOI22D1 | 0.077 |   0.812 |    0.739 | 
     | core1_inst/psum_mem_instance/U339            | A3 v -> Z v     | AN4XD1  | 0.079 |   0.891 |    0.818 | 
     | core1_inst/psum_mem_instance/U345            | A1 v -> ZN ^    | ND2D1   | 0.121 |   1.012 |    0.939 | 
     | core1_inst/psum_mem_instance/Q_reg_9_        | D ^             | DFQD1   | 0.002 |   1.014 |    0.942 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 197: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_74_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_74_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  1.040
= Slack Time                   -0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.128 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.227 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.440 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.710 | 
     | core2_inst/psum_mem_instance/U104            | B1 ^ -> ZN v    | AOI22D0 | 0.144 |   0.925 |    0.853 | 
     | core2_inst/psum_mem_instance/U900            | A2 v -> Z v     | AN4XD1  | 0.087 |   1.012 |    0.940 | 
     | core2_inst/psum_mem_instance/U899            | A1 v -> ZN ^    | ND2D1   | 0.028 |   1.040 |    0.968 | 
     | core2_inst/psum_mem_instance/Q_reg_74_       | D ^             | DFQD1   | 0.000 |   1.040 |    0.968 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 198: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_49_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_49_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.057
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.943
- Arrival Time                  1.014
= Slack Time                   -0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.129 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.176 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.234 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.349 | 
     | core1_inst/psum_mem_instance/FE_OFC1451_n268 | I ^ -> Z ^       | CKBD1   | 0.298 |   0.718 |    0.647 | 
     | core1_inst/psum_mem_instance/U726            | B2 ^ -> ZN v     | AOI22D1 | 0.112 |   0.831 |    0.759 | 
     | core1_inst/psum_mem_instance/U728            | A1 v -> Z v      | AN4XD1  | 0.067 |   0.898 |    0.827 | 
     | core1_inst/psum_mem_instance/U733            | A1 v -> ZN ^     | ND2D1   | 0.114 |   1.013 |    0.941 | 
     | core1_inst/psum_mem_instance/Q_reg_49_       | D ^              | DFQD1   | 0.002 |   1.014 |    0.943 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 199: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_78_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_78_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.029
= Slack Time                   -0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.130 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.229 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.442 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.711 | 
     | core2_inst/psum_mem_instance/U916            | B1 ^ -> ZN v    | AOI22D0 | 0.128 |   0.910 |    0.840 | 
     | core2_inst/psum_mem_instance/U914            | A2 v -> Z v     | AN4XD1  | 0.075 |   0.984 |    0.914 | 
     | core2_inst/psum_mem_instance/U913            | A1 v -> ZN ^    | ND2D1   | 0.045 |   1.029 |    0.959 | 
     | core2_inst/psum_mem_instance/Q_reg_78_       | D ^             | DFQD1   | 0.000 |   1.029 |    0.959 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 200: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_4_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_4_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                          (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  1.012
= Slack Time                   -0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] v |         |       |   0.200 |    0.130 | 
     | core1_inst/psum_mem_instance/U18             | A2 v -> ZN ^     | NR2XD0  | 0.042 |   0.242 |    0.172 | 
     | core1_inst/psum_mem_instance/U23             | A1 ^ -> ZN v     | ND2D1   | 0.057 |   0.299 |    0.229 | 
     | core1_inst/psum_mem_instance/U15             | A2 v -> ZN ^     | NR2D1   | 0.128 |   0.427 |    0.357 | 
     | core1_inst/psum_mem_instance/FE_OFC1340_n667 | I ^ -> Z ^       | CKBD1   | 0.229 |   0.656 |    0.586 | 
     | core1_inst/psum_mem_instance/U617            | B1 ^ -> ZN v     | AOI22D0 | 0.139 |   0.795 |    0.725 | 
     | core1_inst/psum_mem_instance/U619            | A2 v -> Z v      | AN4XD1  | 0.091 |   0.887 |    0.817 | 
     | core1_inst/psum_mem_instance/FE_RC_910_0     | A2 v -> ZN ^     | ND2D1   | 0.124 |   1.010 |    0.940 | 
     | core1_inst/psum_mem_instance/Q_reg_4_        | D ^              | DFQD1   | 0.002 |   1.012 |    0.942 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 201: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_61_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_61_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[11]                           (^) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.055
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.945
- Arrival Time                  1.015
= Slack Time                   -0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core2[11] ^ |         |       |   0.200 |    0.130 | 
     | core2_inst/psum_mem_instance/U6              | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.154 | 
     | core2_inst/psum_mem_instance/U14             | A1 v -> ZN ^     | NR2XD0  | 0.050 |   0.273 |    0.204 | 
     | core2_inst/psum_mem_instance/U19             | A2 ^ -> ZN v     | CKND2D1 | 0.076 |   0.350 |    0.280 | 
     | core2_inst/psum_mem_instance/U9              | A1 v -> ZN ^     | NR2XD0  | 0.099 |   0.448 |    0.378 | 
     | core2_inst/psum_mem_instance/FE_OFC1506_n274 | I ^ -> Z ^       | BUFFD2  | 0.259 |   0.707 |    0.637 | 
     | core2_inst/psum_mem_instance/U492            | B1 ^ -> ZN v     | AOI22D1 | 0.109 |   0.816 |    0.746 | 
     | core2_inst/psum_mem_instance/U852            | A3 v -> Z v      | AN4XD1  | 0.087 |   0.903 |    0.833 | 
     | core2_inst/psum_mem_instance/U851            | A2 v -> ZN ^     | ND2D1   | 0.109 |   1.012 |    0.942 | 
     | core2_inst/psum_mem_instance/Q_reg_61_       | D ^              | DFQD1   | 0.003 |   1.015 |    0.945 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 202: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_48_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_48_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[10]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  1.020
= Slack Time                   -0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                    |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                    | inst_core2[10] v |         |       |   0.200 |    0.130 | 
     | core2_inst/psum_mem_instance/FE_OFC1399_inst_core2 | I v -> ZN ^      | INVD1   | 0.023 |   0.223 |    0.153 | 
     | _10                                                |                  |         |       |         |          | 
     | core2_inst/psum_mem_instance/U13                   | A2 ^ -> Z ^      | AN2XD1  | 0.055 |   0.277 |    0.207 | 
     | core2_inst/psum_mem_instance/U21                   | A1 ^ -> ZN v     | ND2D1   | 0.047 |   0.324 |    0.254 | 
     | core2_inst/psum_mem_instance/U10                   | A1 v -> ZN ^     | NR2XD0  | 0.121 |   0.445 |    0.375 | 
     | core2_inst/psum_mem_instance/FE_OFC855_n699        | I ^ -> Z ^       | CKBD1   | 0.301 |   0.746 |    0.676 | 
     | core2_inst/psum_mem_instance/U406                  | A1 ^ -> ZN v     | AOI22D0 | 0.119 |   0.865 |    0.795 | 
     | core2_inst/psum_mem_instance/U801                  | A1 v -> Z v      | AN4XD1  | 0.072 |   0.937 |    0.867 | 
     | core2_inst/psum_mem_instance/U799                  | A2 v -> ZN ^     | ND2D1   | 0.081 |   1.018 |    0.949 | 
     | core2_inst/psum_mem_instance/Q_reg_48_             | D ^              | DFQD1   | 0.002 |   1.020 |    0.950 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 203: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_87_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_87_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  1.030
= Slack Time                   -0.070
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.130 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.229 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.442 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.712 | 
     | core2_inst/psum_mem_instance/U125            | B1 ^ -> ZN v    | AOI22D0 | 0.129 |   0.910 |    0.840 | 
     | core2_inst/psum_mem_instance/U949            | A2 v -> Z v     | AN4XD1  | 0.075 |   0.986 |    0.916 | 
     | core2_inst/psum_mem_instance/U948            | A1 v -> ZN ^    | ND2D1   | 0.044 |   1.029 |    0.959 | 
     | core2_inst/psum_mem_instance/Q_reg_87_       | D ^             | DFQD1   | 0.000 |   1.030 |    0.960 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 204: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_3_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  1.037
= Slack Time                   -0.069
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.069 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.060 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.169 |   0.298 |    0.229 | 
     | nst/intadd_71_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.400 |    0.331 | 
     | nst/intadd_71_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.504 |    0.435 | 
     | nst/intadd_71_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.607 |    0.538 | 
     | nst/intadd_71_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.709 |    0.640 | 
     | nst/intadd_71_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.808 |    0.739 | 
     | nst/intadd_71_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.914 |    0.846 | 
     | nst/intadd_71_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   1.008 |    0.939 | 
     | nst/intadd_71_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1 | 0.029 |   1.037 |    0.968 | 
     | nst/U18                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   1.037 |    0.968 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 205: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_80_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_80_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.021
= Slack Time                   -0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.131 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.177 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.235 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.455 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.720 | 
     | core1_inst/psum_mem_instance/U950            | A1 ^ -> ZN v    | AOI22D1 | 0.085 |   0.873 |    0.804 | 
     | core1_inst/psum_mem_instance/U952            | A3 v -> Z v     | AN4XD1  | 0.079 |   0.952 |    0.883 | 
     | core1_inst/psum_mem_instance/U958            | A1 v -> ZN ^    | ND2D1   | 0.068 |   1.020 |    0.952 | 
     | core1_inst/psum_mem_instance/Q_reg_80_       | D ^             | DFQD1   | 0.001 |   1.021 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 206: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_2_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_2_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  1.024
= Slack Time                   -0.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.131 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.230 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.444 | 
     | core2_inst/psum_mem_instance/FE_OFC1280_n662 | I ^ -> Z ^      | CKBD1   | 0.265 |   0.777 |    0.708 | 
     | core2_inst/psum_mem_instance/U622            | B1 ^ -> ZN v    | AOI22D1 | 0.108 |   0.885 |    0.816 | 
     | core2_inst/psum_mem_instance/U620            | A2 v -> Z v     | AN4XD1  | 0.081 |   0.966 |    0.898 | 
     | core2_inst/psum_mem_instance/U999            | A1 v -> ZN ^    | ND2D1   | 0.057 |   1.024 |    0.955 | 
     | core2_inst/psum_mem_instance/Q_reg_2_        | D ^             | DFQD1   | 0.001 |   1.024 |    0.956 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 207: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_3_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  1.019
= Slack Time                   -0.068
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.068 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.060 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.164 |   0.292 |    0.224 | 
     | nst/intadd_72_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.388 |    0.319 | 
     | nst/intadd_72_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.488 |    0.420 | 
     | nst/intadd_72_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.584 |    0.516 | 
     | nst/intadd_72_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.680 |    0.612 | 
     | nst/intadd_72_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.787 |    0.718 | 
     | nst/intadd_72_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.861 |    0.792 | 
     | nst/intadd_72_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D0 | 0.158 |   1.018 |    0.950 | 
     | nst/intadd_72_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   1.019 |    0.951 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 208: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_1_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_1_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.059
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.941
- Arrival Time                  1.009
= Slack Time                   -0.068
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.132 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.178 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.237 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.457 | 
     | core1_inst/psum_mem_instance/FE_OFC1458_n898 | I ^ -> Z ^      | BUFFD2  | 0.211 |   0.735 |    0.667 | 
     | core1_inst/psum_mem_instance/U158            | A1 ^ -> ZN v    | AOI22D1 | 0.071 |   0.806 |    0.738 | 
     | core1_inst/psum_mem_instance/U160            | A3 v -> Z v     | AN4XD1  | 0.078 |   0.884 |    0.816 | 
     | core1_inst/psum_mem_instance/U166            | A1 v -> ZN ^    | ND2D1   | 0.123 |   1.006 |    0.939 | 
     | core1_inst/psum_mem_instance/Q_reg_1_        | D ^             | DFQD1   | 0.002 |   1.009 |    0.941 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 209: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_80_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_80_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.026
= Slack Time                   -0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.133 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.232 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.445 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.714 | 
     | core2_inst/psum_mem_instance/U924            | B1 ^ -> ZN v    | AOI22D0 | 0.124 |   0.906 |    0.839 | 
     | core2_inst/psum_mem_instance/U922            | A2 v -> Z v     | AN4XD1  | 0.074 |   0.980 |    0.913 | 
     | core2_inst/psum_mem_instance/U921            | A1 v -> ZN ^    | ND2D1   | 0.046 |   1.026 |    0.959 | 
     | core2_inst/psum_mem_instance/Q_reg_80_       | D ^             | DFQD1   | 0.000 |   1.026 |    0.959 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 210: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_24_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_24_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.020
= Slack Time                   -0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.133 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.209 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.264 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.514 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.749 | 
     | core1_inst/psum_mem_instance/U48             | A1 ^ -> ZN v     | AOI22D1 | 0.073 |   0.889 |    0.822 | 
     | core1_inst/psum_mem_instance/U564            | A2 v -> Z v      | AN4XD1  | 0.065 |   0.953 |    0.887 | 
     | core1_inst/psum_mem_instance/U570            | A1 v -> ZN ^     | ND2D1   | 0.066 |   1.019 |    0.952 | 
     | core1_inst/psum_mem_instance/Q_reg_24_       | D ^              | DFQD1   | 0.001 |   1.020 |    0.953 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 211: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_51_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_51_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.059
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.941
- Arrival Time                  1.008
= Slack Time                   -0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] v |         |       |   0.200 |    0.133 | 
     | core1_inst/psum_mem_instance/U18             | A2 v -> ZN ^     | NR2XD0  | 0.042 |   0.242 |    0.175 | 
     | core1_inst/psum_mem_instance/U23             | A1 ^ -> ZN v     | ND2D1   | 0.057 |   0.299 |    0.232 | 
     | core1_inst/psum_mem_instance/U15             | A2 v -> ZN ^     | NR2D1   | 0.128 |   0.427 |    0.361 | 
     | core1_inst/psum_mem_instance/FE_OFC1340_n667 | I ^ -> Z ^       | CKBD1   | 0.229 |   0.656 |    0.590 | 
     | core1_inst/psum_mem_instance/U740            | B1 ^ -> ZN v     | AOI22D0 | 0.138 |   0.794 |    0.728 | 
     | core1_inst/psum_mem_instance/U742            | A2 v -> Z v      | AN4XD1  | 0.085 |   0.880 |    0.813 | 
     | core1_inst/psum_mem_instance/U743            | A2 v -> ZN ^     | ND2D1   | 0.126 |   1.006 |    0.939 | 
     | core1_inst/psum_mem_instance/Q_reg_51_       | D ^              | DFQD1   | 0.002 |   1.008 |    0.941 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 212: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_58_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_58_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[11]                           (^) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.013
= Slack Time                   -0.067
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core2[11] ^ |         |       |   0.200 |    0.133 | 
     | core2_inst/psum_mem_instance/U6              | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.157 | 
     | core2_inst/psum_mem_instance/U14             | A1 v -> ZN ^     | NR2XD0  | 0.050 |   0.273 |    0.207 | 
     | core2_inst/psum_mem_instance/U19             | A2 ^ -> ZN v     | CKND2D1 | 0.076 |   0.350 |    0.283 | 
     | core2_inst/psum_mem_instance/U9              | A1 v -> ZN ^     | NR2XD0  | 0.099 |   0.448 |    0.382 | 
     | core2_inst/psum_mem_instance/FE_OFC1506_n274 | I ^ -> Z ^       | BUFFD2  | 0.259 |   0.707 |    0.641 | 
     | core2_inst/psum_mem_instance/U468            | B1 ^ -> ZN v     | AOI22D1 | 0.113 |   0.820 |    0.754 | 
     | core2_inst/psum_mem_instance/U841            | A1 v -> Z v      | AN4XD1  | 0.085 |   0.905 |    0.838 | 
     | core2_inst/psum_mem_instance/U839            | A2 v -> ZN ^     | ND2D1   | 0.105 |   1.010 |    0.943 | 
     | core2_inst/psum_mem_instance/Q_reg_58_       | D ^              | DFQD1   | 0.003 |   1.013 |    0.946 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 213: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_82_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_82_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.019
= Slack Time                   -0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.134 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.179 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.238 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.458 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.722 | 
     | core1_inst/psum_mem_instance/U583            | A1 ^ -> ZN v    | AOI22D1 | 0.084 |   0.872 |    0.806 | 
     | core1_inst/psum_mem_instance/U585            | A1 v -> Z v     | AN4XD1  | 0.077 |   0.949 |    0.883 | 
     | core1_inst/psum_mem_instance/U590            | A1 v -> ZN ^    | ND2D1   | 0.069 |   1.018 |    0.952 | 
     | core1_inst/psum_mem_instance/Q_reg_82_       | D ^             | DFQD1   | 0.001 |   1.019 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 214: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_81_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_81_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  1.028
= Slack Time                   -0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.134 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.233 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.446 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.715 | 
     | core2_inst/psum_mem_instance/U928            | B1 ^ -> ZN v    | AOI22D0 | 0.128 |   0.910 |    0.843 | 
     | core2_inst/psum_mem_instance/U926            | A2 v -> Z v     | AN4XD1  | 0.077 |   0.987 |    0.920 | 
     | core2_inst/psum_mem_instance/U925            | A1 v -> ZN ^    | ND2D1   | 0.041 |   1.027 |    0.961 | 
     | core2_inst/psum_mem_instance/Q_reg_81_       | D ^             | DFQD1   | 0.000 |   1.028 |    0.961 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 215: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_3_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  1.031
= Slack Time                   -0.066
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.066 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.063 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.169 |   0.298 |    0.231 | 
     | nst/intadd_71_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.400 |    0.333 | 
     | nst/intadd_71_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.504 |    0.438 | 
     | nst/intadd_71_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.607 |    0.540 | 
     | nst/intadd_71_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.709 |    0.643 | 
     | nst/intadd_71_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.808 |    0.741 | 
     | nst/intadd_71_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.914 |    0.848 | 
     | nst/intadd_71_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D0 | 0.116 |   1.031 |    0.964 | 
     | nst/intadd_71_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   1.031 |    0.964 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 216: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_30_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_30_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.032
= Slack Time                   -0.066
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.134 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.210 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.266 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.516 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.750 | 
     | core1_inst/psum_mem_instance/U542            | A1 ^ -> ZN v     | AOI22D0 | 0.098 |   0.914 |    0.848 | 
     | core1_inst/psum_mem_instance/U545            | A2 v -> Z v      | AN4XD1  | 0.084 |   0.998 |    0.932 | 
     | core1_inst/psum_mem_instance/U98             | A1 v -> ZN ^     | ND2D1   | 0.034 |   1.032 |    0.966 | 
     | core1_inst/psum_mem_instance/Q_reg_30_       | D ^              | DFQD1   | 0.000 |   1.032 |    0.966 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 217: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_55_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_55_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[11]                           (^) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  1.015
= Slack Time                   -0.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core2[11] ^ |         |       |   0.200 |    0.135 | 
     | core2_inst/psum_mem_instance/U6              | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.158 | 
     | core2_inst/psum_mem_instance/U14             | A1 v -> ZN ^     | NR2XD0  | 0.050 |   0.273 |    0.208 | 
     | core2_inst/psum_mem_instance/U19             | A2 ^ -> ZN v     | CKND2D1 | 0.076 |   0.350 |    0.285 | 
     | core2_inst/psum_mem_instance/U9              | A1 v -> ZN ^     | NR2XD0  | 0.099 |   0.448 |    0.383 | 
     | core2_inst/psum_mem_instance/FE_OFC1506_n274 | I ^ -> Z ^       | BUFFD2  | 0.259 |   0.707 |    0.642 | 
     | core2_inst/psum_mem_instance/U449            | B1 ^ -> ZN v     | AOI22D0 | 0.132 |   0.839 |    0.774 | 
     | core2_inst/psum_mem_instance/U829            | A3 v -> Z v      | AN4XD1  | 0.090 |   0.929 |    0.864 | 
     | core2_inst/psum_mem_instance/U827            | A2 v -> ZN ^     | ND2D1   | 0.085 |   1.014 |    0.948 | 
     | core2_inst/psum_mem_instance/Q_reg_55_       | D ^              | DFQD1   | 0.002 |   1.015 |    0.950 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 218: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_37_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_37_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  1.030
= Slack Time                   -0.065
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.135 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.234 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.447 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.717 | 
     | core2_inst/psum_mem_instance/U345            | B1 ^ -> ZN v    | AOI22D0 | 0.139 |   0.920 |    0.855 | 
     | core2_inst/psum_mem_instance/U757            | A2 v -> Z v     | AN4XD1  | 0.078 |   0.998 |    0.933 | 
     | core2_inst/psum_mem_instance/U756            | A1 v -> ZN ^    | ND2D1   | 0.031 |   1.030 |    0.965 | 
     | core2_inst/psum_mem_instance/Q_reg_37_       | D ^             | DFQD1   | 0.000 |   1.030 |    0.965 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 219: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_75_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_75_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.018
= Slack Time                   -0.064
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.136 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.181 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.240 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.460 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.724 | 
     | core1_inst/psum_mem_instance/U411            | A1 ^ -> ZN v    | AOI22D1 | 0.087 |   0.876 |    0.811 | 
     | core1_inst/psum_mem_instance/U413            | A1 v -> Z v     | AN4XD1  | 0.075 |   0.951 |    0.887 | 
     | core1_inst/psum_mem_instance/U101            | A1 v -> ZN ^    | ND2D1   | 0.066 |   1.017 |    0.953 | 
     | core1_inst/psum_mem_instance/Q_reg_75_       | D ^             | DFQD1   | 0.000 |   1.018 |    0.953 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 220: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_71_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_71_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.026
= Slack Time                   -0.063
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.137 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.236 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.450 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.719 | 
     | core2_inst/psum_mem_instance/U539            | B1 ^ -> ZN v    | AOI22D1 | 0.117 |   0.899 |    0.836 | 
     | core2_inst/psum_mem_instance/U889            | A2 v -> Z v     | AN4XD1  | 0.087 |   0.986 |    0.924 | 
     | core2_inst/psum_mem_instance/U888            | A1 v -> ZN ^    | ND2D1   | 0.040 |   1.026 |    0.963 | 
     | core2_inst/psum_mem_instance/Q_reg_71_       | D ^             | DFQD1   | 0.000 |   1.026 |    0.963 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 221: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_11_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_11_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.054
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.946
- Arrival Time                  1.007
= Slack Time                   -0.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] v |         |       |   0.200 |    0.139 | 
     | core1_inst/psum_mem_instance/U18             | A2 v -> ZN ^     | NR2XD0  | 0.042 |   0.242 |    0.181 | 
     | core1_inst/psum_mem_instance/U23             | A1 ^ -> ZN v     | ND2D1   | 0.057 |   0.299 |    0.238 | 
     | core1_inst/psum_mem_instance/U15             | A2 v -> ZN ^     | NR2D1   | 0.128 |   0.427 |    0.366 | 
     | core1_inst/psum_mem_instance/FE_OFC1340_n667 | I ^ -> Z ^       | CKBD1   | 0.229 |   0.656 |    0.595 | 
     | core1_inst/psum_mem_instance/U668            | B2 ^ -> ZN v     | AOI22D0 | 0.151 |   0.807 |    0.746 | 
     | core1_inst/psum_mem_instance/U671            | A2 v -> Z v      | AN4XD1  | 0.093 |   0.900 |    0.839 | 
     | core1_inst/psum_mem_instance/U672            | A2 v -> ZN ^     | ND2D1   | 0.105 |   1.005 |    0.943 | 
     | core1_inst/psum_mem_instance/Q_reg_11_       | D ^              | DFQD1   | 0.003 |   1.007 |    0.946 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 222: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_20_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_20_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.056
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  1.005
= Slack Time                   -0.061
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] v |         |       |   0.200 |    0.139 | 
     | core1_inst/psum_mem_instance/U18             | A2 v -> ZN ^     | NR2XD0  | 0.042 |   0.242 |    0.181 | 
     | core1_inst/psum_mem_instance/U23             | A1 ^ -> ZN v     | ND2D1   | 0.057 |   0.299 |    0.238 | 
     | core1_inst/psum_mem_instance/U15             | A2 v -> ZN ^     | NR2D1   | 0.128 |   0.427 |    0.366 | 
     | core1_inst/psum_mem_instance/FE_OFC1340_n667 | I ^ -> Z ^       | CKBD1   | 0.229 |   0.656 |    0.595 | 
     | core1_inst/psum_mem_instance/U373            | B1 ^ -> ZN v     | AOI22D0 | 0.139 |   0.795 |    0.734 | 
     | core1_inst/psum_mem_instance/U376            | A2 v -> Z v      | AN4XD1  | 0.091 |   0.887 |    0.825 | 
     | core1_inst/psum_mem_instance/U377            | A2 v -> ZN ^     | ND2D1   | 0.117 |   1.003 |    0.942 | 
     | core1_inst/psum_mem_instance/Q_reg_20_       | D ^              | DFQD1   | 0.002 |   1.005 |    0.944 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 223: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_7_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.015
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.060 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.133 |   0.133 |    0.072 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0 | 0.184 |   0.317 |    0.257 | 
     | nst/intadd_44_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.389 |    0.329 | 
     | nst/intadd_44_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.481 |    0.420 | 
     | nst/intadd_44_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.575 |    0.515 | 
     | nst/intadd_44_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.672 |    0.611 | 
     | nst/intadd_44_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.771 |    0.711 | 
     | nst/intadd_44_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.871 |    0.811 | 
     | nst/intadd_44_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D0 | 0.143 |   1.014 |    0.954 | 
     | nst/intadd_44_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1 | 0.000 |   1.015 |    0.954 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 224: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  1.019
= Slack Time                   -0.060
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.060 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.070 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.172 |   0.302 |    0.242 | 
     | nst/intadd_22_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.400 |    0.340 | 
     | nst/intadd_22_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.495 |    0.435 | 
     | nst/intadd_22_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.594 |    0.535 | 
     | nst/intadd_22_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.693 |    0.633 | 
     | nst/intadd_22_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.796 |    0.737 | 
     | nst/intadd_22_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.895 |    0.836 | 
     | nst/intadd_22_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D0 | 0.124 |   1.019 |    0.960 | 
     | nst/intadd_22_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   1.019 |    0.960 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 225: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_2_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_2_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                          (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  1.008
= Slack Time                   -0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.141 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.188 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.246 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.361 | 
     | core1_inst/psum_mem_instance/FE_OFC1450_n268 | I ^ -> Z ^       | CKBD1   | 0.275 |   0.695 |    0.635 | 
     | core1_inst/psum_mem_instance/U140            | B1 ^ -> ZN v     | AOI22D0 | 0.125 |   0.820 |    0.760 | 
     | core1_inst/psum_mem_instance/U82             | A3 v -> Z v      | AN4D0   | 0.094 |   0.914 |    0.855 | 
     | core1_inst/psum_mem_instance/FE_RC_2190_0    | A1 v -> ZN ^     | ND2D1   | 0.092 |   1.005 |    0.946 | 
     | core1_inst/psum_mem_instance/Q_reg_2_        | D ^              | DFQD1   | 0.002 |   1.008 |    0.948 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 226: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_3_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_3_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  1.001
= Slack Time                   -0.059
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.141 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.186 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.245 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.465 | 
     | core1_inst/psum_mem_instance/FE_OFC1458_n898 | I ^ -> Z ^      | BUFFD2  | 0.211 |   0.735 |    0.676 | 
     | core1_inst/psum_mem_instance/U169            | A1 ^ -> ZN v    | AOI22D1 | 0.070 |   0.804 |    0.745 | 
     | core1_inst/psum_mem_instance/FE_RC_2341_0    | A3 v -> Z v     | AN4XD1  | 0.077 |   0.881 |    0.822 | 
     | core1_inst/psum_mem_instance/FE_RC_743_0     | A1 v -> ZN ^    | ND2D1   | 0.118 |   0.999 |    0.940 | 
     | core1_inst/psum_mem_instance/Q_reg_3_        | D ^             | DFQD1   | 0.002 |   1.001 |    0.942 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 227: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_18_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_18_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  1.009
= Slack Time                   -0.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.142 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.189 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.247 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.362 | 
     | core1_inst/psum_mem_instance/FE_OFC1450_n268 | I ^ -> Z ^       | CKBD1   | 0.275 |   0.695 |    0.636 | 
     | core1_inst/psum_mem_instance/U634            | B1 ^ -> ZN v     | AOI22D0 | 0.151 |   0.845 |    0.787 | 
     | core1_inst/psum_mem_instance/U636            | A3 v -> Z v      | AN4XD1  | 0.084 |   0.929 |    0.871 | 
     | core1_inst/psum_mem_instance/U642            | A1 v -> ZN ^     | ND2D1   | 0.078 |   1.007 |    0.949 | 
     | core1_inst/psum_mem_instance/Q_reg_18_       | D ^              | DFQD1   | 0.002 |   1.009 |    0.951 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 228: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_22_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_22_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  1.006
= Slack Time                   -0.058
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.142 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.189 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.248 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.362 | 
     | core1_inst/psum_mem_instance/FE_OFC1450_n268 | I ^ -> Z ^       | CKBD1   | 0.275 |   0.695 |    0.637 | 
     | core1_inst/psum_mem_instance/U572            | B1 ^ -> ZN v     | AOI22D0 | 0.135 |   0.830 |    0.772 | 
     | core1_inst/psum_mem_instance/U574            | A3 v -> Z v      | AN4XD1  | 0.081 |   0.911 |    0.853 | 
     | core1_inst/psum_mem_instance/U580            | A1 v -> ZN ^     | ND2D1   | 0.092 |   1.003 |    0.946 | 
     | core1_inst/psum_mem_instance/Q_reg_22_       | D ^              | DFQD1   | 0.002 |   1.006 |    0.948 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 229: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_6_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  1.027
= Slack Time                   -0.058
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.058 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.073 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.171 |   0.302 |    0.244 | 
     | nst/intadd_36_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.400 |    0.342 | 
     | nst/intadd_36_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.501 |    0.443 | 
     | nst/intadd_36_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.606 |    0.548 | 
     | nst/intadd_36_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.706 |    0.648 | 
     | nst/intadd_36_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.805 |    0.747 | 
     | nst/intadd_36_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.899 |    0.841 | 
     | nst/intadd_36_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.999 |    0.941 | 
     | nst/intadd_36_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1 | 0.028 |   1.027 |    0.969 | 
     | nst/U14                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   1.027 |    0.969 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 230: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_15_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_15_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  1.006
= Slack Time                   -0.057
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] v |         |       |   0.200 |    0.143 | 
     | core1_inst/psum_mem_instance/U18             | A2 v -> ZN ^     | NR2XD0  | 0.042 |   0.242 |    0.185 | 
     | core1_inst/psum_mem_instance/U23             | A1 ^ -> ZN v     | ND2D1   | 0.057 |   0.299 |    0.242 | 
     | core1_inst/psum_mem_instance/U15             | A2 v -> ZN ^     | NR2D1   | 0.128 |   0.427 |    0.370 | 
     | core1_inst/psum_mem_instance/FE_OFC1340_n667 | I ^ -> Z ^       | CKBD1   | 0.229 |   0.656 |    0.599 | 
     | core1_inst/psum_mem_instance/U648            | B2 ^ -> ZN v     | AOI22D0 | 0.153 |   0.809 |    0.752 | 
     | core1_inst/psum_mem_instance/U651            | A2 v -> Z v      | AN4XD1  | 0.101 |   0.910 |    0.853 | 
     | core1_inst/psum_mem_instance/U97             | A2 v -> ZN ^     | ND2D1   | 0.094 |   1.004 |    0.947 | 
     | core1_inst/psum_mem_instance/Q_reg_15_       | D ^              | DFQD1   | 0.002 |   1.006 |    0.949 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 231: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_6_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  1.018
= Slack Time                   -0.057
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.057 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.074 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.171 |   0.302 |    0.245 | 
     | nst/intadd_36_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.400 |    0.343 | 
     | nst/intadd_36_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.501 |    0.444 | 
     | nst/intadd_36_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.606 |    0.549 | 
     | nst/intadd_36_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.706 |    0.649 | 
     | nst/intadd_36_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.805 |    0.748 | 
     | nst/intadd_36_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.899 |    0.841 | 
     | nst/intadd_36_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D0 | 0.120 |   1.018 |    0.961 | 
     | nst/intadd_36_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   1.018 |    0.961 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 232: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_69_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_69_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[10]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  1.005
= Slack Time                   -0.056
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                    |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                    | inst_core2[10] v |         |       |   0.200 |    0.144 | 
     | core2_inst/psum_mem_instance/FE_OFC1399_inst_core2 | I v -> ZN ^      | INVD1   | 0.023 |   0.223 |    0.166 | 
     | _10                                                |                  |         |       |         |          | 
     | core2_inst/psum_mem_instance/U13                   | A2 ^ -> Z ^      | AN2XD1  | 0.055 |   0.277 |    0.221 | 
     | core2_inst/psum_mem_instance/U20                   | A2 ^ -> ZN v     | CKND2D1 | 0.066 |   0.343 |    0.287 | 
     | core2_inst/psum_mem_instance/U27                   | A2 v -> ZN ^     | NR2D1   | 0.076 |   0.419 |    0.363 | 
     | core2_inst/psum_mem_instance/FE_OFC1639_n906       | I ^ -> Z ^       | BUFFD2  | 0.289 |   0.708 |    0.652 | 
     | core2_inst/psum_mem_instance/U526                  | A1 ^ -> ZN v     | AOI22D1 | 0.116 |   0.824 |    0.768 | 
     | core2_inst/psum_mem_instance/U883                  | A3 v -> Z v      | AN4XD1  | 0.087 |   0.911 |    0.855 | 
     | core2_inst/psum_mem_instance/U881                  | A2 v -> ZN ^     | ND2D1   | 0.092 |   1.003 |    0.946 | 
     | core2_inst/psum_mem_instance/Q_reg_69_             | D ^              | DFQD1   | 0.002 |   1.005 |    0.948 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 233: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_13_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_13_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  1.003
= Slack Time                   -0.055
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] v |         |       |   0.200 |    0.145 | 
     | core1_inst/psum_mem_instance/U18             | A2 v -> ZN ^     | NR2XD0  | 0.042 |   0.242 |    0.187 | 
     | core1_inst/psum_mem_instance/U23             | A1 ^ -> ZN v     | ND2D1   | 0.057 |   0.299 |    0.244 | 
     | core1_inst/psum_mem_instance/U15             | A2 v -> ZN ^     | NR2D1   | 0.128 |   0.427 |    0.372 | 
     | core1_inst/psum_mem_instance/FE_OFC1340_n667 | I ^ -> Z ^       | CKBD1   | 0.229 |   0.656 |    0.601 | 
     | core1_inst/psum_mem_instance/U248            | B1 ^ -> ZN v     | AOI22D0 | 0.140 |   0.796 |    0.741 | 
     | core1_inst/psum_mem_instance/U251            | A2 v -> Z v      | AN4XD1  | 0.103 |   0.899 |    0.844 | 
     | core1_inst/psum_mem_instance/U252            | A2 v -> ZN ^     | ND2D1   | 0.102 |   1.001 |    0.946 | 
     | core1_inst/psum_mem_instance/Q_reg_13_       | D ^              | DFQD1   | 0.002 |   1.003 |    0.948 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 234: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.970
- Arrival Time                  1.023
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.053 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.077 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.172 |   0.302 |    0.248 | 
     | nst/intadd_22_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.400 |    0.346 | 
     | nst/intadd_22_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.495 |    0.442 | 
     | nst/intadd_22_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.594 |    0.541 | 
     | nst/intadd_22_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.693 |    0.640 | 
     | nst/intadd_22_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.796 |    0.743 | 
     | nst/intadd_22_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.895 |    0.842 | 
     | nst/intadd_22_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.997 |    0.944 | 
     | nst/intadd_22_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1 | 0.026 |   1.023 |    0.970 | 
     | nst/U49                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   1.023 |    0.970 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 235: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_54_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_54_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[11]                           (^) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.007
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core2[11] ^ |         |       |   0.200 |    0.147 | 
     | core2_inst/psum_mem_instance/U6              | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.170 | 
     | core2_inst/psum_mem_instance/U14             | A1 v -> ZN ^     | NR2XD0  | 0.050 |   0.273 |    0.220 | 
     | core2_inst/psum_mem_instance/U19             | A2 ^ -> ZN v     | CKND2D1 | 0.076 |   0.350 |    0.296 | 
     | core2_inst/psum_mem_instance/U9              | A1 v -> ZN ^     | NR2XD0  | 0.099 |   0.448 |    0.395 | 
     | core2_inst/psum_mem_instance/FE_OFC1506_n274 | I ^ -> Z ^       | BUFFD2  | 0.259 |   0.707 |    0.654 | 
     | core2_inst/psum_mem_instance/U442            | B1 ^ -> ZN v     | AOI22D0 | 0.145 |   0.852 |    0.799 | 
     | core2_inst/psum_mem_instance/U825            | A3 v -> Z v      | AN4XD1  | 0.087 |   0.939 |    0.886 | 
     | core2_inst/psum_mem_instance/U823            | A2 v -> ZN ^     | ND2D1   | 0.067 |   1.006 |    0.953 | 
     | core2_inst/psum_mem_instance/Q_reg_54_       | D ^              | DFQD1   | 0.001 |   1.007 |    0.953 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 236: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_5_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  1.022
= Slack Time                   -0.053
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.053 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.076 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.170 |   0.299 |    0.246 | 
     | nst/intadd_86_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.398 |    0.345 | 
     | nst/intadd_86_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.498 |    0.444 | 
     | nst/intadd_86_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.596 |    0.543 | 
     | nst/intadd_86_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.694 |    0.641 | 
     | nst/intadd_86_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.791 |    0.738 | 
     | nst/intadd_86_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.892 |    0.839 | 
     | nst/intadd_86_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.993 |    0.940 | 
     | nst/intadd_86_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1 | 0.029 |   1.022 |    0.969 | 
     | nst/U18                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   1.022 |    0.969 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 237: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_63_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_63_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  1.009
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.147 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.192 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.251 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.471 | 
     | core1_inst/psum_mem_instance/FE_OFC1457_n898 | I ^ -> Z ^      | BUFFD2  | 0.264 |   0.788 |    0.735 | 
     | core1_inst/psum_mem_instance/U462            | A1 ^ -> ZN v    | AOI22D1 | 0.087 |   0.875 |    0.822 | 
     | core1_inst/psum_mem_instance/U464            | A3 v -> Z v     | AN4XD1  | 0.080 |   0.954 |    0.902 | 
     | core1_inst/psum_mem_instance/U470            | A1 v -> ZN ^    | ND2D1   | 0.054 |   1.008 |    0.956 | 
     | core1_inst/psum_mem_instance/Q_reg_63_       | D ^             | DFQD1   | 0.000 |   1.009 |    0.956 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 238: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_50_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_50_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[10]                           (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  1.007
= Slack Time                   -0.053
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                    |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                    | inst_core2[10] v |         |       |   0.200 |    0.147 | 
     | core2_inst/psum_mem_instance/FE_OFC1399_inst_core2 | I v -> ZN ^      | INVD1   | 0.023 |   0.223 |    0.170 | 
     | _10                                                |                  |         |       |         |          | 
     | core2_inst/psum_mem_instance/U13                   | A2 ^ -> Z ^      | AN2XD1  | 0.055 |   0.277 |    0.225 | 
     | core2_inst/psum_mem_instance/U21                   | A1 ^ -> ZN v     | ND2D1   | 0.047 |   0.324 |    0.272 | 
     | core2_inst/psum_mem_instance/U10                   | A1 v -> ZN ^     | NR2XD0  | 0.121 |   0.445 |    0.392 | 
     | core2_inst/psum_mem_instance/FE_OFC855_n699        | I ^ -> Z ^       | CKBD1   | 0.301 |   0.746 |    0.693 | 
     | core2_inst/psum_mem_instance/U418                  | A1 ^ -> ZN v     | AOI22D0 | 0.116 |   0.862 |    0.809 | 
     | core2_inst/psum_mem_instance/U809                  | A1 v -> Z v      | AN4XD1  | 0.080 |   0.942 |    0.889 | 
     | core2_inst/psum_mem_instance/U807                  | A2 v -> ZN ^     | ND2D1   | 0.064 |   1.006 |    0.954 | 
     | core2_inst/psum_mem_instance/Q_reg_50_             | D ^              | DFQD1   | 0.001 |   1.007 |    0.954 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 239: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_5_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.015
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.052 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.126 |   0.126 |    0.074 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.175 |   0.301 |    0.249 | 
     | nst/intadd_85_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.407 |    0.354 | 
     | nst/intadd_85_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.510 |    0.458 | 
     | nst/intadd_85_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.610 |    0.557 | 
     | nst/intadd_85_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.703 |    0.651 | 
     | nst/intadd_85_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.804 |    0.752 | 
     | nst/intadd_85_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.900 |    0.848 | 
     | nst/intadd_85_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D0 | 0.115 |   1.015 |    0.963 | 
     | nst/intadd_85_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   1.015 |    0.963 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 240: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_7_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  1.020
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.052 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.133 |   0.133 |    0.081 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0 | 0.184 |   0.317 |    0.265 | 
     | nst/intadd_44_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.389 |    0.337 | 
     | nst/intadd_44_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.481 |    0.429 | 
     | nst/intadd_44_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.575 |    0.523 | 
     | nst/intadd_44_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.672 |    0.620 | 
     | nst/intadd_44_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.771 |    0.719 | 
     | nst/intadd_44_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.871 |    0.819 | 
     | nst/intadd_44_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.117 |   0.988 |    0.936 | 
     | nst/intadd_44_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1 | 0.032 |   1.020 |    0.968 | 
     | nst/U14                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1 | 0.000 |   1.020 |    0.968 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 241: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_5_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  1.013
= Slack Time                   -0.052
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.052 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.077 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.170 |   0.299 |    0.247 | 
     | nst/intadd_86_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.398 |    0.347 | 
     | nst/intadd_86_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.498 |    0.446 | 
     | nst/intadd_86_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.596 |    0.544 | 
     | nst/intadd_86_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.694 |    0.642 | 
     | nst/intadd_86_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.791 |    0.739 | 
     | nst/intadd_86_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.892 |    0.841 | 
     | nst/intadd_86_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D0 | 0.121 |   1.013 |    0.962 | 
     | nst/intadd_86_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   1.013 |    0.962 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 242: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_28_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_28_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  1.020
= Slack Time                   -0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.149 | 
     | core1_inst/psum_mem_instance/U33             | A3 ^ -> ZN v     | ND3D1   | 0.076 |   0.276 |    0.225 | 
     | core1_inst/psum_mem_instance/U29             | A2 v -> ZN ^     | NR2XD0  | 0.055 |   0.331 |    0.280 | 
     | core1_inst/psum_mem_instance/FE_OFC1255_n897 | I ^ -> Z ^       | BUFFD2  | 0.250 |   0.581 |    0.530 | 
     | core1_inst/psum_mem_instance/FE_OFC608_n897  | I ^ -> Z ^       | BUFFD2  | 0.234 |   0.815 |    0.765 | 
     | core1_inst/psum_mem_instance/U295            | A1 ^ -> ZN v     | AOI22D0 | 0.095 |   0.911 |    0.860 | 
     | core1_inst/psum_mem_instance/U297            | A2 v -> Z v      | AN4XD1  | 0.082 |   0.993 |    0.942 | 
     | core1_inst/psum_mem_instance/U303            | A1 v -> ZN ^     | ND2D1   | 0.027 |   1.020 |    0.969 | 
     | core1_inst/psum_mem_instance/Q_reg_28_       | D ^              | DFQD1   | 0.000 |   1.020 |    0.969 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 243: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_16_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_16_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  1.000
= Slack Time                   -0.051
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.149 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.196 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.255 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.369 | 
     | core1_inst/psum_mem_instance/FE_OFC1450_n268 | I ^ -> Z ^       | CKBD1   | 0.275 |   0.695 |    0.644 | 
     | core1_inst/psum_mem_instance/U327            | B1 ^ -> ZN v     | AOI22D0 | 0.131 |   0.826 |    0.775 | 
     | core1_inst/psum_mem_instance/FE_RC_2292_0    | A3 v -> ZN ^     | ND4D1   | 0.056 |   0.882 |    0.831 | 
     | core1_inst/psum_mem_instance/FE_RC_495_0     | A1 ^ -> ZN ^     | IND2D1  | 0.116 |   0.998 |    0.947 | 
     | core1_inst/psum_mem_instance/Q_reg_16_       | D ^              | DFQD1   | 0.002 |   1.000 |    0.949 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 244: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_66_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_66_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.013
= Slack Time                   -0.050
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.150 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.249 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.462 | 
     | core2_inst/psum_mem_instance/FE_OFC1283_n662 | I ^ -> Z ^      | CKBD1   | 0.269 |   0.781 |    0.731 | 
     | core2_inst/psum_mem_instance/U519            | B1 ^ -> ZN v    | AOI22D1 | 0.109 |   0.890 |    0.840 | 
     | core2_inst/psum_mem_instance/U871            | A2 v -> Z v     | AN4XD1  | 0.083 |   0.973 |    0.922 | 
     | core2_inst/psum_mem_instance/U870            | A1 v -> ZN ^    | ND2D1   | 0.040 |   1.013 |    0.963 | 
     | core2_inst/psum_mem_instance/Q_reg_66_       | D ^             | DFQD1   | 0.000 |   1.013 |    0.963 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 245: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_2_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  1.003
= Slack Time                   -0.050
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.050 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.126 |   0.126 |    0.075 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0 | 0.165 |   0.291 |    0.240 | 
     | nst/intadd_9_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.386 |    0.336 | 
     | nst/intadd_9_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.482 |    0.432 | 
     | nst/intadd_9_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.578 |    0.528 | 
     | nst/intadd_9_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.109 |   0.687 |    0.637 | 
     | nst/intadd_9_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.760 |    0.710 | 
     | nst/intadd_9_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.856 |    0.806 | 
     | nst/intadd_9_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D0 | 0.147 |   1.003 |    0.953 | 
     | nst/intadd_9_U2                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1 | 0.000 |   1.003 |    0.953 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 246: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_23_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_23_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  1.002
= Slack Time                   -0.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.152 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.200 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.258 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.372 | 
     | core1_inst/psum_mem_instance/FE_OFC1450_n268 | I ^ -> Z ^       | CKBD1   | 0.275 |   0.695 |    0.647 | 
     | core1_inst/psum_mem_instance/U348            | B1 ^ -> ZN v     | AOI22D0 | 0.142 |   0.837 |    0.789 | 
     | core1_inst/psum_mem_instance/U350            | A3 v -> Z v      | AN4D0   | 0.102 |   0.939 |    0.891 | 
     | core1_inst/psum_mem_instance/U356            | A1 v -> ZN ^     | ND2D1   | 0.062 |   1.002 |    0.954 | 
     | core1_inst/psum_mem_instance/Q_reg_23_       | D ^              | DFQD1   | 0.001 |   1.002 |    0.955 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 247: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_3_
_mac_col_inst/product0_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/key_q_reg_2_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  1.015
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |   -0.047 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.153 |   0.153 |    0.106 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.108 |   0.261 |    0.214 | 
     | nst/mac_8in_instance/U209                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.048 |   0.309 |    0.262 | 
     | nst/mac_8in_instance/FE_OFC334_n93                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.340 |    0.292 | 
     | nst/mac_8in_instance/U211                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.175 |   0.515 |    0.467 | 
     | nst/mac_8in_instance/intadd_135_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.617 |    0.569 | 
     | nst/mac_8in_instance/intadd_135_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.725 |    0.678 | 
     | nst/mac_8in_instance/intadd_135_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.078 |   0.803 |    0.756 | 
     | nst/mac_8in_instance/U182                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.837 |    0.789 | 
     | nst/mac_8in_instance/U12                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.178 |   1.015 |    0.967 | 
     | nst/mac_8in_instance/U317                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   1.015 |    0.967 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 248: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_21_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_21_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.998
= Slack Time                   -0.047
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.153 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.200 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.258 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.373 | 
     | core1_inst/psum_mem_instance/FE_OFC1450_n268 | I ^ -> Z ^       | CKBD1   | 0.275 |   0.695 |    0.647 | 
     | core1_inst/psum_mem_instance/U808            | B1 ^ -> ZN v     | AOI22D0 | 0.125 |   0.820 |    0.773 | 
     | core1_inst/psum_mem_instance/U810            | A3 v -> Z v      | AN4D0   | 0.099 |   0.919 |    0.871 | 
     | core1_inst/psum_mem_instance/U815            | A1 v -> ZN ^     | ND2D1   | 0.078 |   0.997 |    0.950 | 
     | core1_inst/psum_mem_instance/Q_reg_21_       | D ^              | DFQD1   | 0.001 |   0.998 |    0.951 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 249: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product6_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_26_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  1.013
= Slack Time                   -0.047
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.047 | 
     | nst/key_q_reg_26_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.161 |   0.161 |    0.114 | 
     | nst/key_q_reg_26_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.104 |   0.265 |    0.219 | 
     | nst/mac_8in_instance/U287                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.043 |   0.308 |    0.261 | 
     | nst/mac_8in_instance/FE_OFC351_n193                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.337 |    0.291 | 
     | nst/mac_8in_instance/U289                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.182 |   0.519 |    0.472 | 
     | nst/mac_8in_instance/intadd_137_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.101 |   0.620 |    0.574 | 
     | nst/mac_8in_instance/intadd_137_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.732 |    0.686 | 
     | nst/mac_8in_instance/intadd_137_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.070 |   0.802 |    0.755 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.032 |   0.834 |    0.788 | 
     | nst/mac_8in_instance/U327                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.179 |   1.013 |    0.967 | 
     | nst/mac_8in_instance/U328                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   1.013 |    0.967 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 250: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.997
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.046 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.090 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.232 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.343 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.422 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.498 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.573 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.647 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.724 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.800 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.150 |   0.996 |    0.950 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.997 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 251: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.997
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.046 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.090 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.232 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.343 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.422 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.498 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.573 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.647 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.724 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.800 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.150 |   0.996 |    0.950 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.997 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 252: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.997
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.046 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.090 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.232 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.343 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.422 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.498 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.573 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.647 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.724 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.800 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.150 |   0.996 |    0.950 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.997 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 253: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.997
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.046 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.090 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.232 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.343 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.422 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.498 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.573 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.647 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.724 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.800 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.150 |   0.996 |    0.950 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.997 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 254: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.997
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.046 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.090 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.232 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.343 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.422 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.498 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.573 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.647 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.724 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.800 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.150 |   0.996 |    0.950 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.997 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 255: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.997
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.046 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.090 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.232 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.343 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.422 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.498 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.573 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.647 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.724 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.800 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.150 |   0.996 |    0.950 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.997 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 256: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.997
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.046 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.090 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.232 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.343 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.422 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.498 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.573 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.647 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.724 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.800 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.150 |   0.996 |    0.950 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.997 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 257: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.997
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.046 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.090 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.232 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.343 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.422 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.498 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.573 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.647 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.724 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.800 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.150 |   0.996 |    0.950 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.997 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 258: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_8_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  1.013
= Slack Time                   -0.046
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.046 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.126 |   0.126 |    0.080 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.169 |   0.294 |    0.249 | 
     | nst/intadd_50_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.397 |    0.351 | 
     | nst/intadd_50_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.498 |    0.452 | 
     | nst/intadd_50_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.600 |    0.555 | 
     | nst/intadd_50_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.700 |    0.655 | 
     | nst/intadd_50_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.794 |    0.748 | 
     | nst/intadd_50_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.092 |   0.887 |    0.841 | 
     | nst/intadd_50_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.982 |    0.936 | 
     | nst/intadd_50_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1 | 0.031 |   1.013 |    0.968 | 
     | nst/U12                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   1.013 |    0.968 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 259: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.003
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.045 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.085 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.264 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.344 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.418 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.494 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.571 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.653 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.730 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.804 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.943 |    0.898 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   1.003 |    0.958 | 
     | OFC1355_array_out_65                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   1.003 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 260: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.003
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.045 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.085 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.264 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.344 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.418 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.494 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.571 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.653 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.730 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.804 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.943 |    0.898 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   1.003 |    0.958 | 
     | OFC1355_array_out_65                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   1.003 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 261: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.003
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.045 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.085 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.264 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.344 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.418 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.494 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.571 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.653 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.730 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.804 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.943 |    0.898 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   1.003 |    0.958 | 
     | OFC1355_array_out_65                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   1.003 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 262: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.003
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.045 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.085 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.264 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.344 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.418 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.494 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.571 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.653 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.730 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.804 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.943 |    0.898 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   1.003 |    0.958 | 
     | OFC1355_array_out_65                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   1.003 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 263: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.003
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.045 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.085 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.264 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.344 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.418 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.494 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.571 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.653 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.730 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.804 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.943 |    0.898 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   1.003 |    0.958 | 
     | OFC1355_array_out_65                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   1.003 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 264: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.003
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.045 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.085 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.264 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.344 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.418 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.494 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.571 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.653 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.730 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.804 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.943 |    0.898 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   1.003 |    0.958 | 
     | OFC1355_array_out_65                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   1.003 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 265: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.003
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.045 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.085 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.264 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.344 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.418 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.494 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.571 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.653 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.730 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.804 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.943 |    0.898 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   1.003 |    0.958 | 
     | OFC1355_array_out_65                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   1.003 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 266: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.003
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.045 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.085 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.264 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.344 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.418 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.494 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.571 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.653 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.730 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.849 |    0.804 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.943 |    0.898 | 
     | nst/intadd_91_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   1.003 |    0.958 | 
     | OFC1355_array_out_65                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   1.003 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 267: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_4_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  1.004
= Slack Time                   -0.045
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.045 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.083 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.166 |   0.293 |    0.249 | 
     | nst/intadd_79_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.391 |    0.346 | 
     | nst/intadd_79_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.490 |    0.445 | 
     | nst/intadd_79_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.587 |    0.542 | 
     | nst/intadd_79_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.685 |    0.640 | 
     | nst/intadd_79_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.782 |    0.737 | 
     | nst/intadd_79_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.878 |    0.834 | 
     | nst/intadd_79_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D0 | 0.125 |   1.004 |    0.959 | 
     | nst/intadd_79_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   1.004 |    0.959 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 268: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_7_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  1.014
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.044 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.084 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0 | 0.168 |   0.296 |    0.252 | 
     | nst/intadd_43_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.406 |    0.362 | 
     | nst/intadd_43_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.508 |    0.464 | 
     | nst/intadd_43_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.616 |    0.571 | 
     | nst/intadd_43_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.692 |    0.647 | 
     | nst/intadd_43_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.791 |    0.746 | 
     | nst/intadd_43_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.890 |    0.846 | 
     | nst/intadd_43_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.988 |    0.943 | 
     | nst/intadd_43_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1 | 0.026 |   1.014 |    0.969 | 
     | nst/U48                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1 | 0.000 |   1.014 |    0.969 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 269: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_3_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  1.007
= Slack Time                   -0.044
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.044 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.085 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.164 |   0.292 |    0.249 | 
     | nst/intadd_72_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.388 |    0.344 | 
     | nst/intadd_72_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.488 |    0.444 | 
     | nst/intadd_72_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.584 |    0.540 | 
     | nst/intadd_72_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.680 |    0.637 | 
     | nst/intadd_72_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.787 |    0.743 | 
     | nst/intadd_72_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.861 |    0.817 | 
     | nst/intadd_72_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.962 |    0.918 | 
     | nst/intadd_72_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1 | 0.045 |   1.007 |    0.963 | 
     | nst/FE_OFC495_intadd_72_n1                         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   1.007 |    0.963 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 270: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.001
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.043 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.093 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.235 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.346 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.425 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.501 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.576 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.651 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.728 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.803 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.093 |   0.940 |    0.897 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.061 |   1.001 |    0.958 | 
     | OFC1380_array_out_76                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   1.001 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 271: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.001
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.043 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.093 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.235 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.346 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.425 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.501 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.576 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.651 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.728 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.803 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.093 |   0.940 |    0.897 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.061 |   1.001 |    0.958 | 
     | OFC1380_array_out_76                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   1.001 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 272: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.001
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.043 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.093 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.235 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.346 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.425 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.501 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.576 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.651 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.728 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.803 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.093 |   0.940 |    0.897 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.061 |   1.001 |    0.958 | 
     | OFC1380_array_out_76                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   1.001 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 273: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.001
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.043 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.093 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.235 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.346 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.425 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.501 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.576 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.651 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.728 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.803 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.093 |   0.940 |    0.897 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.061 |   1.001 |    0.958 | 
     | OFC1380_array_out_76                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   1.001 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 274: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.001
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.043 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.093 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.235 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.346 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.425 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.501 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.576 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.651 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.728 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.803 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.093 |   0.940 |    0.897 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.061 |   1.001 |    0.958 | 
     | OFC1380_array_out_76                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   1.001 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 275: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.001
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.043 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.093 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.235 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.346 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.425 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.501 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.576 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.651 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.728 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.803 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.093 |   0.940 |    0.897 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.061 |   1.001 |    0.958 | 
     | OFC1380_array_out_76                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   1.001 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 276: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.001
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.043 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.093 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.235 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.346 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.425 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.501 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.576 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.651 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.728 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.803 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.093 |   0.940 |    0.897 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.061 |   1.001 |    0.958 | 
     | OFC1380_array_out_76                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   1.001 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 277: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  1.001
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.043 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.093 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.235 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.346 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.425 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.501 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.576 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.651 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.728 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.846 |    0.803 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.093 |   0.940 |    0.897 | 
     | nst/intadd_98_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.061 |   1.001 |    0.958 | 
     | OFC1380_array_out_76                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   1.001 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 278: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_5_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.970
- Arrival Time                  1.013
= Slack Time                   -0.043
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.043 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.126 |   0.126 |    0.084 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.175 |   0.301 |    0.259 | 
     | nst/intadd_85_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.407 |    0.364 | 
     | nst/intadd_85_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.510 |    0.468 | 
     | nst/intadd_85_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.610 |    0.567 | 
     | nst/intadd_85_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.703 |    0.660 | 
     | nst/intadd_85_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.804 |    0.762 | 
     | nst/intadd_85_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.900 |    0.857 | 
     | nst/intadd_85_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.090 |   0.990 |    0.947 | 
     | nst/intadd_85_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1 | 0.023 |   1.013 |    0.970 | 
     | nst/U24                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   1.013 |    0.970 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 279: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_1_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  1.007
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.042 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.085 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.168 |   0.296 |    0.253 | 
     | nst/intadd_57_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.394 |    0.352 | 
     | nst/intadd_57_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.496 |    0.454 | 
     | nst/intadd_57_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.597 |    0.555 | 
     | nst/intadd_57_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.696 |    0.654 | 
     | nst/intadd_57_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.793 |    0.750 | 
     | nst/intadd_57_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.893 |    0.850 | 
     | nst/intadd_57_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D0 | 0.114 |   1.007 |    0.964 | 
     | nst/intadd_57_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1 | 0.000 |   1.007 |    0.964 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 280: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_19_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_19_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.994
= Slack Time                   -0.042
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.158 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.205 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.264 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.378 | 
     | core1_inst/psum_mem_instance/FE_OFC1450_n268 | I ^ -> Z ^       | CKBD1   | 0.275 |   0.695 |    0.653 | 
     | core1_inst/psum_mem_instance/U593            | B1 ^ -> ZN v     | AOI22D0 | 0.124 |   0.819 |    0.776 | 
     | core1_inst/psum_mem_instance/U595            | A3 v -> Z v      | AN4D0   | 0.098 |   0.917 |    0.875 | 
     | core1_inst/psum_mem_instance/U600            | A1 v -> ZN ^     | ND2D1   | 0.076 |   0.993 |    0.951 | 
     | core1_inst/psum_mem_instance/Q_reg_19_       | D ^              | DFQD1   | 0.001 |   0.994 |    0.952 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 281: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_3_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  1.002
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.042 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.086 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.169 |   0.298 |    0.256 | 
     | nst/intadd_15_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.397 |    0.355 | 
     | nst/intadd_15_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.497 |    0.455 | 
     | nst/intadd_15_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.591 |    0.549 | 
     | nst/intadd_15_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.687 |    0.645 | 
     | nst/intadd_15_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.786 |    0.744 | 
     | nst/intadd_15_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.881 |    0.839 | 
     | nst/intadd_15_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D0 | 0.121 |   1.002 |    0.960 | 
     | nst/intadd_15_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   1.002 |    0.960 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 282: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_8_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.008
= Slack Time                   -0.042
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.042 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.127 |   0.127 |    0.085 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.172 |   0.299 |    0.258 | 
     | nst/intadd_51_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.394 |    0.352 | 
     | nst/intadd_51_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.497 |    0.455 | 
     | nst/intadd_51_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.593 |    0.551 | 
     | nst/intadd_51_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.699 |    0.657 | 
     | nst/intadd_51_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.772 |    0.731 | 
     | nst/intadd_51_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.864 |    0.822 | 
     | nst/intadd_51_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.969 |    0.927 | 
     | nst/intadd_51_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1 | 0.038 |   1.008 |    0.966 | 
     | nst/U44                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   1.008 |    0.966 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 283: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_1_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  1.011
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.041 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.086 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.168 |   0.296 |    0.254 | 
     | nst/intadd_57_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.394 |    0.353 | 
     | nst/intadd_57_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.496 |    0.455 | 
     | nst/intadd_57_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.597 |    0.556 | 
     | nst/intadd_57_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.696 |    0.655 | 
     | nst/intadd_57_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.793 |    0.751 | 
     | nst/intadd_57_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.893 |    0.851 | 
     | nst/intadd_57_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.984 |    0.943 | 
     | nst/intadd_57_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1 | 0.026 |   1.011 |    0.969 | 
     | nst/U20                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1 | 0.000 |   1.011 |    0.969 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 284: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.988
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.041 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.086 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.262 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.341 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.412 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.484 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.558 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.632 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.706 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.779 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.167 |   0.988 |    0.947 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.988 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 285: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.988
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.041 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.086 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.262 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.341 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.412 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.484 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.558 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.632 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.706 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.779 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.167 |   0.988 |    0.947 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.988 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 286: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.988
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.041 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.086 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.262 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.341 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.412 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.484 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.558 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.632 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.706 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.779 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.167 |   0.988 |    0.947 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.988 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 287: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.988
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.041 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.086 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.262 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.341 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.412 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.484 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.558 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.632 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.706 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.779 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.167 |   0.988 |    0.947 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.988 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 288: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.988
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.041 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.086 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.262 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.341 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.412 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.484 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.558 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.632 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.706 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.779 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.167 |   0.988 |    0.947 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.988 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 289: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.988
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.041 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.086 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.262 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.341 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.412 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.484 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.558 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.632 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.706 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.779 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.167 |   0.988 |    0.947 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.988 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 290: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.988
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.041 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.086 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.262 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.341 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.412 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.484 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.558 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.632 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.706 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.779 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.167 |   0.988 |    0.947 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.988 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 291: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.988
= Slack Time                   -0.041
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.041 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.086 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.262 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.341 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.412 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.484 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.558 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.632 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.706 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.779 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.167 |   0.988 |    0.947 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.988 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 292: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_59_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_59_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[11]                           (^) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.990
= Slack Time                   -0.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core2[11] ^ |         |       |   0.200 |    0.160 | 
     | core2_inst/psum_mem_instance/U6              | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.183 | 
     | core2_inst/psum_mem_instance/U14             | A1 v -> ZN ^     | NR2XD0  | 0.050 |   0.273 |    0.233 | 
     | core2_inst/psum_mem_instance/U19             | A2 ^ -> ZN v     | CKND2D1 | 0.076 |   0.350 |    0.309 | 
     | core2_inst/psum_mem_instance/U9              | A1 v -> ZN ^     | NR2XD0  | 0.099 |   0.448 |    0.408 | 
     | core2_inst/psum_mem_instance/FE_OFC1506_n274 | I ^ -> Z ^       | BUFFD2  | 0.259 |   0.707 |    0.667 | 
     | core2_inst/psum_mem_instance/U475            | B1 ^ -> ZN v     | AOI22D1 | 0.103 |   0.810 |    0.770 | 
     | core2_inst/psum_mem_instance/U845            | A3 v -> Z v      | AN4XD1  | 0.088 |   0.898 |    0.858 | 
     | core2_inst/psum_mem_instance/U843            | A2 v -> ZN ^     | ND2D1   | 0.090 |   0.988 |    0.947 | 
     | core2_inst/psum_mem_instance/Q_reg_59_       | D ^              | DFQD1   | 0.002 |   0.990 |    0.949 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 293: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_7_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  1.004
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.040 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.089 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0 | 0.168 |   0.296 |    0.257 | 
     | nst/intadd_43_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.406 |    0.367 | 
     | nst/intadd_43_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.508 |    0.469 | 
     | nst/intadd_43_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.616 |    0.576 | 
     | nst/intadd_43_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.692 |    0.652 | 
     | nst/intadd_43_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.791 |    0.751 | 
     | nst/intadd_43_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.890 |    0.851 | 
     | nst/intadd_43_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D0 | 0.113 |   1.004 |    0.964 | 
     | nst/intadd_43_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1 | 0.000 |   1.004 |    0.964 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 294: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.989
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.040 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.096 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.241 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.312 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.422 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.500 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.573 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.645 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.719 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.793 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.156 |   0.988 |    0.949 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.989 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 295: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.989
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.040 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.096 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.241 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.312 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.422 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.500 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.573 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.645 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.719 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.793 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.156 |   0.988 |    0.949 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.989 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 296: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.989
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.040 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.096 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.241 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.312 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.422 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.500 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.573 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.645 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.719 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.793 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.156 |   0.988 |    0.949 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.989 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 297: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.989
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.040 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.096 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.241 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.312 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.422 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.500 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.573 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.645 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.719 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.793 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.156 |   0.988 |    0.949 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.989 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 298: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.989
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.040 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.096 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.241 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.312 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.422 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.500 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.573 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.645 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.719 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.793 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.156 |   0.988 |    0.949 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.989 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 299: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.989
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.040 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.096 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.241 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.312 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.422 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.500 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.573 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.645 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.719 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.793 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.156 |   0.988 |    0.949 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.989 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 300: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.989
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.040 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.096 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.241 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.312 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.422 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.500 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.573 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.645 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.719 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.793 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.156 |   0.988 |    0.949 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.989 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 301: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.989
= Slack Time                   -0.040
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.040 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.096 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.241 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.312 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.422 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.500 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.573 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.645 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.719 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.793 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.156 |   0.988 |    0.949 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.989 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 302: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_6_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.970
- Arrival Time                  1.007
= Slack Time                   -0.038
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.038 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.134 |   0.134 |    0.097 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.173 |   0.308 |    0.270 | 
     | nst/intadd_92_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.413 |    0.376 | 
     | nst/intadd_92_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.521 |    0.483 | 
     | nst/intadd_92_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.596 |    0.559 | 
     | nst/intadd_92_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.093 |   0.690 |    0.652 | 
     | nst/intadd_92_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.784 |    0.747 | 
     | nst/intadd_92_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.883 |    0.846 | 
     | nst/intadd_92_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.981 |    0.944 | 
     | nst/intadd_92_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1 | 0.026 |   1.007 |    0.970 | 
     | nst/U19                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   1.007 |    0.970 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 303: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product2_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  1.004
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.037 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD2   | 0.162 |   0.162 |    0.125 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.095 |   0.257 |    0.220 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.296 |    0.259 | 
     | nst/mac_8in_instance/FE_OFC464_n113                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.322 |    0.285 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.179 |   0.501 |    0.464 | 
     | nst/mac_8in_instance/intadd_141_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.612 |    0.575 | 
     | nst/mac_8in_instance/intadd_141_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.115 |   0.727 |    0.690 | 
     | nst/mac_8in_instance/intadd_141_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.067 |   0.794 |    0.757 | 
     | nst/mac_8in_instance/U95                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.824 |    0.787 | 
     | nst/mac_8in_instance/U319                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.180 |   1.004 |    0.967 | 
     | nst/mac_8in_instance/U320                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   1.004 |    0.967 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 304: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_4_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.999
= Slack Time                   -0.037
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.037 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.137 |   0.137 |    0.100 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.180 |   0.317 |    0.280 | 
     | nst/intadd_78_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.389 |    0.352 | 
     | nst/intadd_78_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.482 |    0.445 | 
     | nst/intadd_78_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.586 |    0.549 | 
     | nst/intadd_78_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.682 |    0.645 | 
     | nst/intadd_78_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.780 |    0.743 | 
     | nst/intadd_78_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.880 |    0.843 | 
     | nst/intadd_78_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D0 | 0.119 |   0.999 |    0.962 | 
     | nst/intadd_78_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   0.999 |    0.962 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 305: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.984
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.036 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.094 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.268 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.344 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.417 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.490 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.563 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.636 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.708 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.781 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.166 |   0.983 |    0.947 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.984 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 306: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.984
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.036 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.094 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.268 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.344 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.417 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.490 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.563 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.636 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.708 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.781 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.166 |   0.983 |    0.947 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.984 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 307: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.984
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.036 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.094 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.268 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.344 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.417 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.490 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.563 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.636 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.708 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.781 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.166 |   0.983 |    0.947 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.984 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 308: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.984
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.036 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.094 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.268 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.344 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.417 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.490 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.563 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.636 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.708 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.781 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.166 |   0.983 |    0.947 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.984 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 309: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.984
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.036 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.094 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.268 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.344 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.417 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.490 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.563 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.636 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.708 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.781 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.166 |   0.983 |    0.947 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.984 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 310: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.984
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.036 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.094 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.268 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.344 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.417 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.490 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.563 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.636 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.708 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.781 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.166 |   0.983 |    0.947 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.984 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 311: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.984
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.036 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.094 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.268 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.344 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.417 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.490 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.563 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.636 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.708 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.781 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.166 |   0.983 |    0.947 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.984 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 312: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.984
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.036 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.094 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.268 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.344 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.417 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.490 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.563 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.636 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.708 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.781 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.166 |   0.983 |    0.947 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.984 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 313: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product4_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  1.002
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.036 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD2   | 0.154 |   0.154 |    0.119 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.107 |   0.262 |    0.226 | 
     | nst/mac_8in_instance/U256                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.299 |    0.263 | 
     | nst/mac_8in_instance/FE_OFC371_n153                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.326 |    0.290 | 
     | nst/mac_8in_instance/U258                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.171 |   0.497 |    0.461 | 
     | nst/mac_8in_instance/intadd_139_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.608 |    0.572 | 
     | nst/mac_8in_instance/intadd_139_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.720 |    0.684 | 
     | nst/mac_8in_instance/intadd_139_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.066 |   0.785 |    0.749 | 
     | nst/mac_8in_instance/U153                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.818 |    0.782 | 
     | nst/mac_8in_instance/U323                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.183 |   1.002 |    0.966 | 
     | nst/mac_8in_instance/U324                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   1.002 |    0.966 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 314: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_6_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.999
= Slack Time                   -0.036
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.036 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.134 |   0.134 |    0.099 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.173 |   0.308 |    0.272 | 
     | nst/intadd_92_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.413 |    0.378 | 
     | nst/intadd_92_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.521 |    0.485 | 
     | nst/intadd_92_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.596 |    0.561 | 
     | nst/intadd_92_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.093 |   0.690 |    0.654 | 
     | nst/intadd_92_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.784 |    0.749 | 
     | nst/intadd_92_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.883 |    0.848 | 
     | nst/intadd_92_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D0 | 0.116 |   0.999 |    0.963 | 
     | nst/intadd_92_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   0.999 |    0.963 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 315: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product1_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.996
= Slack Time                   -0.035
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.035 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.173 |   0.173 |    0.138 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.133 |   0.306 |    0.271 | 
     | nst/mac_8in_instance/U209                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.045 |   0.351 |    0.317 | 
     | nst/mac_8in_instance/FE_OFC454_n93                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.380 |    0.345 | 
     | nst/mac_8in_instance/U210                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.167 |   0.547 |    0.512 | 
     | nst/mac_8in_instance/intadd_142_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.645 |    0.610 | 
     | nst/mac_8in_instance/intadd_142_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.115 |   0.760 |    0.725 | 
     | nst/mac_8in_instance/intadd_142_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.078 |   0.838 |    0.803 | 
     | nst/mac_8in_instance/U168                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.871 |    0.836 | 
     | nst/mac_8in_instance/U317                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.125 |   0.996 |    0.961 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.996 |    0.961 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 316: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_1_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.990
= Slack Time                   -0.034
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.034 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.127 |   0.127 |    0.094 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.170 |   0.297 |    0.264 | 
     | nst/intadd_2_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.401 |    0.368 | 
     | nst/intadd_2_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.474 |    0.440 | 
     | nst/intadd_2_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.093 |   0.567 |    0.534 | 
     | nst/intadd_2_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.662 |    0.628 | 
     | nst/intadd_2_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.761 |    0.727 | 
     | nst/intadd_2_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.857 |    0.824 | 
     | nst/intadd_2_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D0 | 0.132 |   0.990 |    0.956 | 
     | nst/intadd_2_U2                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1 | 0.000 |   0.990 |    0.956 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 317: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_1_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  1.000
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.033 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.127 |   0.127 |    0.094 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.170 |   0.297 |    0.264 | 
     | nst/intadd_2_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.401 |    0.368 | 
     | nst/intadd_2_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.474 |    0.441 | 
     | nst/intadd_2_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.093 |   0.567 |    0.534 | 
     | nst/intadd_2_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.662 |    0.629 | 
     | nst/intadd_2_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.761 |    0.727 | 
     | nst/intadd_2_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.857 |    0.824 | 
     | nst/intadd_2_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.965 |    0.931 | 
     | nst/intadd_2_U2                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1 | 0.036 |   1.000 |    0.967 | 
     | nst/FE_OFC485_intadd_2_n1                          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1 | 0.000 |   1.000 |    0.967 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 318: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_6_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.994
= Slack Time                   -0.033
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.033 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.095 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.271 | 
     | nst/intadd_37_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.376 |    0.343 | 
     | nst/intadd_37_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.090 |   0.467 |    0.433 | 
     | nst/intadd_37_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.568 |    0.535 | 
     | nst/intadd_37_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.672 |    0.639 | 
     | nst/intadd_37_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.772 |    0.739 | 
     | nst/intadd_37_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.872 |    0.839 | 
     | nst/intadd_37_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D0 | 0.122 |   0.994 |    0.961 | 
     | nst/intadd_37_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   0.994 |    0.961 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 319: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_8_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.997
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.032 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.126 |   0.126 |    0.094 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.169 |   0.294 |    0.262 | 
     | nst/intadd_50_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.397 |    0.365 | 
     | nst/intadd_50_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.498 |    0.466 | 
     | nst/intadd_50_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.600 |    0.568 | 
     | nst/intadd_50_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.700 |    0.668 | 
     | nst/intadd_50_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.794 |    0.762 | 
     | nst/intadd_50_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.092 |   0.887 |    0.855 | 
     | nst/intadd_50_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D0 | 0.110 |   0.997 |    0.965 | 
     | nst/intadd_50_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   0.997 |    0.965 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 320: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_2_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.994
= Slack Time                   -0.032
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.032 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.126 |   0.126 |    0.094 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0 | 0.165 |   0.291 |    0.259 | 
     | nst/intadd_9_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.386 |    0.354 | 
     | nst/intadd_9_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.482 |    0.450 | 
     | nst/intadd_9_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.578 |    0.546 | 
     | nst/intadd_9_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.109 |   0.687 |    0.655 | 
     | nst/intadd_9_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.760 |    0.728 | 
     | nst/intadd_9_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.856 |    0.824 | 
     | nst/intadd_9_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.093 |   0.949 |    0.917 | 
     | nst/intadd_9_U2                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1 | 0.044 |   0.993 |    0.962 | 
     | nst/FE_OFC381_intadd_9_n1                          |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1 | 0.000 |   0.994 |    0.962 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 321: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_3_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.970
- Arrival Time                  1.000
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.030 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.098 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.169 |   0.298 |    0.267 | 
     | nst/intadd_15_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.397 |    0.367 | 
     | nst/intadd_15_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.497 |    0.466 | 
     | nst/intadd_15_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.591 |    0.561 | 
     | nst/intadd_15_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.687 |    0.657 | 
     | nst/intadd_15_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.786 |    0.755 | 
     | nst/intadd_15_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.881 |    0.851 | 
     | nst/intadd_15_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.975 |    0.945 | 
     | nst/intadd_15_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1 | 0.025 |   1.000 |    0.970 | 
     | nst/U13                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   1.000 |    0.970 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 322: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_1_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.999
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.030 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.098 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.171 |   0.300 |    0.270 | 
     | nst/intadd_58_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.399 |    0.368 | 
     | nst/intadd_58_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.503 |    0.472 | 
     | nst/intadd_58_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.573 |    0.543 | 
     | nst/intadd_58_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.671 |    0.640 | 
     | nst/intadd_58_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.773 |    0.742 | 
     | nst/intadd_58_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.874 |    0.844 | 
     | nst/intadd_58_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.971 |    0.940 | 
     | nst/intadd_58_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1 | 0.029 |   0.999 |    0.969 | 
     | nst/U16                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1 | 0.000 |   0.999 |    0.969 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 323: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_1_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.992
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.030 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.099 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.171 |   0.300 |    0.270 | 
     | nst/intadd_58_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.399 |    0.369 | 
     | nst/intadd_58_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.503 |    0.473 | 
     | nst/intadd_58_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.573 |    0.543 | 
     | nst/intadd_58_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.671 |    0.640 | 
     | nst/intadd_58_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.773 |    0.743 | 
     | nst/intadd_58_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.874 |    0.844 | 
     | nst/intadd_58_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D0 | 0.118 |   0.992 |    0.962 | 
     | nst/intadd_58_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1 | 0.000 |   0.992 |    0.962 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 324: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product1_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.971
- Arrival Time                  1.001
= Slack Time                   -0.030
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.030 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.173 |   0.173 |    0.143 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.133 |   0.306 |    0.276 | 
     | nst/mac_8in_instance/U209                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.045 |   0.351 |    0.322 | 
     | nst/mac_8in_instance/FE_OFC454_n93                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.380 |    0.350 | 
     | nst/mac_8in_instance/U210                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.167 |   0.547 |    0.517 | 
     | nst/mac_8in_instance/intadd_142_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.645 |    0.615 | 
     | nst/mac_8in_instance/intadd_142_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.115 |   0.760 |    0.730 | 
     | nst/mac_8in_instance/intadd_142_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.078 |   0.838 |    0.808 | 
     | nst/mac_8in_instance/U168                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.059 |   0.897 |    0.867 | 
     | nst/mac_8in_instance/U334                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | S v -> ZN v  | MUX2ND0 | 0.104 |   1.001 |    0.971 | 
     | nst/mac_8in_instance/U335                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   1.001 |    0.971 | 
     | nst/product1_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 325: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_5_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.997
= Slack Time                   -0.029
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.029 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.133 |   0.133 |    0.104 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.170 |   0.303 |    0.274 | 
     | nst/intadd_29_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.401 |    0.372 | 
     | nst/intadd_29_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.499 |    0.470 | 
     | nst/intadd_29_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.607 |    0.578 | 
     | nst/intadd_29_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.678 |    0.649 | 
     | nst/intadd_29_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.769 |    0.740 | 
     | nst/intadd_29_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.866 |    0.837 | 
     | nst/intadd_29_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.967 |    0.938 | 
     | nst/intadd_29_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1 | 0.030 |   0.997 |    0.968 | 
     | nst/U13                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   0.997 |    0.968 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 326: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_4_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.997
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.028 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.137 |   0.137 |    0.108 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.180 |   0.317 |    0.289 | 
     | nst/intadd_78_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.389 |    0.361 | 
     | nst/intadd_78_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.482 |    0.454 | 
     | nst/intadd_78_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.586 |    0.558 | 
     | nst/intadd_78_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.682 |    0.653 | 
     | nst/intadd_78_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.780 |    0.751 | 
     | nst/intadd_78_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.880 |    0.851 | 
     | nst/intadd_78_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.971 |    0.943 | 
     | nst/intadd_78_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1 | 0.026 |   0.997 |    0.969 | 
     | nst/U23                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   0.997 |    0.969 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 327: VIOLATED Clock Gating Setup Check with Pin normalizer_inst/clk_gate_
div_in_2_reg_1_/latch/CP 
Endpoint:   normalizer_inst/clk_gate_div_in_2_reg_1_/latch/E (^) checked with  
leading edge of 'clk1'
Beginpoint: normalizer_inst/state_reg_5_/Q                   (v) triggered by  
leading edge of 'clk1'
Path Groups: {clock_gating_default}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Clock Gating Setup            0.101
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.899
- Arrival Time                  0.927
= Slack Time                   -0.028
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                |              |         |       |  Time   |   Time   | 
     |------------------------------------------------+--------------+---------+-------+---------+----------| 
     | normalizer_inst/state_reg_5_                   | CP ^         |         |       |   0.000 |   -0.028 | 
     | normalizer_inst/state_reg_5_                   | CP ^ -> Q v  | DFQD1   | 0.130 |   0.130 |    0.103 | 
     | normalizer_inst/U15616                         | A3 v -> ZN ^ | NR4D0   | 0.106 |   0.237 |    0.209 | 
     | normalizer_inst/U15620                         | A3 ^ -> ZN v | ND4D1   | 0.090 |   0.327 |    0.299 | 
     | normalizer_inst/U15621                         | A1 v -> ZN ^ | NR4D1   | 0.052 |   0.379 |    0.351 | 
     | normalizer_inst/U7581                          | A1 ^ -> ZN v | ND3D1   | 0.089 |   0.468 |    0.440 | 
     | normalizer_inst/U15626                         | A1 v -> ZN ^ | NR3D0   | 0.082 |   0.550 |    0.522 | 
     | normalizer_inst/FE_OFC1568_n90                 | I ^ -> ZN v  | INVD1   | 0.078 |   0.628 |    0.600 | 
     | normalizer_inst/U15628                         | A2 v -> ZN ^ | NR2XD0  | 0.296 |   0.924 |    0.896 | 
     | normalizer_inst/clk_gate_div_in_2_reg_1_/latch | E ^          | CKLNQD6 | 0.003 |   0.927 |    0.899 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 328: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_49_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_49_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[11]                           (^) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.982
= Slack Time                   -0.027
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                             |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                             | inst_core2[11] ^ |         |       |   0.200 |    0.173 | 
     | core2_inst/psum_mem_instance/U6             | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.197 | 
     | core2_inst/psum_mem_instance/U14            | A1 v -> ZN ^     | NR2XD0  | 0.050 |   0.273 |    0.247 | 
     | core2_inst/psum_mem_instance/U19            | A2 ^ -> ZN v     | CKND2D1 | 0.076 |   0.350 |    0.323 | 
     | core2_inst/psum_mem_instance/U16            | A2 v -> ZN ^     | NR2D1   | 0.070 |   0.420 |    0.393 | 
     | core2_inst/psum_mem_instance/FE_OFC695_n268 | I ^ -> Z ^       | BUFFD2  | 0.254 |   0.674 |    0.647 | 
     | core2_inst/psum_mem_instance/U414           | B1 ^ -> ZN v     | AOI22D0 | 0.152 |   0.826 |    0.799 | 
     | core2_inst/psum_mem_instance/U804           | A3 v -> Z v      | AN4XD1  | 0.095 |   0.922 |    0.895 | 
     | core2_inst/psum_mem_instance/U803           | A1 v -> ZN ^     | ND2D1   | 0.060 |   0.982 |    0.955 | 
     | core2_inst/psum_mem_instance/Q_reg_49_      | D ^              | DFQD1   | 0.001 |   0.982 |    0.955 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 329: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_1_
_mac_col_inst/product4_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_18_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.994
= Slack Time                   -0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |   -0.027 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.155 |   0.155 |    0.128 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.095 |   0.250 |    0.224 | 
     | nst/mac_8in_instance/U222                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.041 |   0.292 |    0.265 | 
     | nst/mac_8in_instance/FE_OFC339_n113                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.320 |    0.293 | 
     | nst/mac_8in_instance/U224                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.497 |    0.470 | 
     | nst/mac_8in_instance/intadd_115_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.597 |    0.570 | 
     | nst/mac_8in_instance/intadd_115_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.707 |    0.681 | 
     | nst/mac_8in_instance/intadd_115_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.074 |   0.781 |    0.754 | 
     | nst/mac_8in_instance/U126                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.814 |    0.787 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.180 |   0.994 |    0.967 | 
     | nst/mac_8in_instance/U319                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.994 |    0.967 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 330: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.973
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.026 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.241 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.342 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.417 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.489 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.562 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.635 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.706 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.778 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.972 |    0.946 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 331: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.973
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.026 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.241 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.342 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.417 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.489 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.562 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.635 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.706 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.778 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.972 |    0.946 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 332: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.973
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.026 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.241 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.342 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.417 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.489 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.562 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.635 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.706 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.778 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.972 |    0.946 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 333: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.973
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.026 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.241 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.342 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.417 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.489 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.562 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.635 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.706 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.778 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.972 |    0.946 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 334: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.973
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.026 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.241 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.342 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.417 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.489 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.562 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.635 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.706 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.778 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.972 |    0.946 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 335: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.973
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.026 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.241 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.342 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.417 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.489 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.562 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.635 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.706 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.778 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.972 |    0.946 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 336: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.973
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.026 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.241 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.342 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.417 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.489 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.562 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.635 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.706 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.778 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.972 |    0.946 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 337: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.973
= Slack Time                   -0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.026 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.241 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.342 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.417 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.489 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.562 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.635 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.706 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.778 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.972 |    0.946 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.947 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 338: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_18_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_18_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.991
= Slack Time                   -0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.174 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.197 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.253 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.343 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.655 | 
     | core1_inst/qmem_instance/U264      | B1 ^ -> ZN v     | AOI22D0 | 0.169 |   0.850 |    0.824 | 
     | core1_inst/qmem_instance/U265      | A4 v -> Z v      | AN4XD1  | 0.104 |   0.954 |    0.928 | 
     | core1_inst/qmem_instance/U270      | A1 v -> ZN ^     | CKND2D1 | 0.037 |   0.991 |    0.965 | 
     | core1_inst/qmem_instance/Q_reg_18_ | D ^              | DFQD1   | 0.000 |   0.991 |    0.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 339: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_6_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.970
- Arrival Time                  0.995
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.025 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.103 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.279 | 
     | nst/intadd_37_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.376 |    0.351 | 
     | nst/intadd_37_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.090 |   0.467 |    0.441 | 
     | nst/intadd_37_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.568 |    0.543 | 
     | nst/intadd_37_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.672 |    0.647 | 
     | nst/intadd_37_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.772 |    0.747 | 
     | nst/intadd_37_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.872 |    0.846 | 
     | nst/intadd_37_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.969 |    0.943 | 
     | nst/intadd_37_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1 | 0.026 |   0.995 |    0.970 | 
     | nst/U45                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   0.995 |    0.970 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 340: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_4_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.970
- Arrival Time                  0.995
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.025 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.103 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.166 |   0.293 |    0.268 | 
     | nst/intadd_79_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.391 |    0.365 | 
     | nst/intadd_79_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.490 |    0.465 | 
     | nst/intadd_79_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.587 |    0.561 | 
     | nst/intadd_79_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.685 |    0.659 | 
     | nst/intadd_79_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.782 |    0.756 | 
     | nst/intadd_79_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.878 |    0.853 | 
     | nst/intadd_79_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.970 |    0.945 | 
     | nst/intadd_79_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1 | 0.025 |   0.995 |    0.970 | 
     | nst/U24                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   0.995 |    0.970 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 341: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q1_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.967
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.025 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.284 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.364 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.438 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.513 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.590 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.673 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.749 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.191 |   0.965 |    0.940 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ | D ^          | DFQD1 | 0.002 |   0.967 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 342: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q0_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.967
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.025 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.284 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.364 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.438 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.513 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.590 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.673 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.749 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.191 |   0.965 |    0.940 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ | D ^          | DFQD1 | 0.002 |   0.967 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 343: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q2_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.967
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.025 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.284 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.364 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.438 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.513 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.590 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.673 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.749 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.191 |   0.965 |    0.940 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ | D ^          | DFQD1 | 0.002 |   0.967 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 344: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q3_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.967
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.025 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.284 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.364 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.438 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.513 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.590 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.673 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.749 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.191 |   0.965 |    0.940 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ | D ^          | DFQD1 | 0.002 |   0.967 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 345: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q4_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.967
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.025 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.284 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.364 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.438 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.514 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.590 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.673 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.749 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.191 |   0.965 |    0.940 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ | D ^          | DFQD1 | 0.002 |   0.967 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 346: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q6_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.967
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.025 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.284 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.364 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.438 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.514 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.590 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.673 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.749 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.191 |   0.965 |    0.940 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ | D ^          | DFQD1 | 0.002 |   0.967 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 347: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q7_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.967
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.025 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.284 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.364 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.438 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.514 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.590 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.673 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.749 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.191 |   0.965 |    0.940 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q7_ | D ^          | DFQD1 | 0.002 |   0.967 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 348: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_5__fifo_
instance/q5_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.967
= Slack Time                   -0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.025 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.105 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.179 |   0.309 |    0.284 | 
     | nst/intadd_91_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.389 |    0.364 | 
     | nst/intadd_91_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.463 |    0.438 | 
     | nst/intadd_91_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.539 |    0.514 | 
     | nst/intadd_91_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.615 |    0.591 | 
     | nst/intadd_91_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.698 |    0.673 | 
     | nst/intadd_91_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.774 |    0.750 | 
     | nst/intadd_91_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.191 |   0.965 |    0.940 | 
     | nst/intadd_91_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_5__fifo_instance/q5_ | D ^          | DFQD1 | 0.002 |   0.967 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 349: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_2_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.992
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.024 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.107 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0 | 0.167 |   0.299 |    0.274 | 
     | nst/intadd_65_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.395 |    0.370 | 
     | nst/intadd_65_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.490 |    0.465 | 
     | nst/intadd_65_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.092 |   0.582 |    0.558 | 
     | nst/intadd_65_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.687 |    0.663 | 
     | nst/intadd_65_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.764 |    0.739 | 
     | nst/intadd_65_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.070 |   0.834 |    0.809 | 
     | nst/intadd_65_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.123 |   0.957 |    0.933 | 
     | nst/intadd_65_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1 | 0.034 |   0.992 |    0.967 | 
     | nst/U20                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1 | 0.000 |   0.992 |    0.967 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 350: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_5_
_mac_col_inst/product6_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product6_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.987
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |   -0.024 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.185 |   0.185 |    0.161 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.114 |   0.299 |    0.275 | 
     | nst/mac_8in_instance/U25                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> ZN ^  | IOA21D1 | 0.041 |   0.340 |    0.316 | 
     | nst/mac_8in_instance/FE_RC_2271_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I ^ -> ZN v  | INVD1   | 0.023 |   0.363 |    0.339 | 
     | nst/mac_8in_instance/FE_RC_2272_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.168 |   0.531 |    0.507 | 
     | nst/mac_8in_instance/intadd_209_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.634 |    0.610 | 
     | nst/mac_8in_instance/intadd_209_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.115 |   0.749 |    0.725 | 
     | nst/mac_8in_instance/intadd_209_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.078 |   0.827 |    0.803 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.043 |   0.870 |    0.846 | 
     | nst/mac_8in_instance/U144                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.117 |   0.987 |    0.963 | 
     | nst/mac_8in_instance/FE_RC_2327_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.987 |    0.963 | 
     | nst/product6_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 351: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.975
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.024 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.104 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.280 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.356 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.429 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.502 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.573 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.646 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.719 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.790 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.159 |   0.973 |    0.949 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ | D ^          | DFQD1 | 0.002 |   0.975 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 352: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.975
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.024 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.104 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.280 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.356 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.429 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.502 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.573 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.646 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.719 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.790 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.159 |   0.973 |    0.949 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ | D ^          | DFQD1 | 0.002 |   0.975 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 353: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.975
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.024 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.104 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.280 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.356 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.429 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.502 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.573 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.646 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.719 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.790 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.159 |   0.973 |    0.949 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q3_ | D ^          | DFQD1 | 0.002 |   0.975 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 354: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.975
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.024 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.104 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.280 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.356 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.429 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.502 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.573 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.646 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.719 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.790 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.159 |   0.973 |    0.949 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q0_ | D ^          | DFQD1 | 0.002 |   0.975 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 355: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.975
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.024 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.104 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.280 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.356 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.430 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.503 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.573 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.646 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.719 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.790 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.159 |   0.973 |    0.950 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q5_ | D ^          | DFQD1 | 0.002 |   0.975 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 356: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.975
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.024 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.104 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.280 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.356 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.430 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.503 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.573 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.646 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.719 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.790 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.159 |   0.973 |    0.950 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q4_ | D ^          | DFQD1 | 0.002 |   0.975 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 357: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.975
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.024 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.104 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.280 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.356 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.430 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.503 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.573 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.647 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.719 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.790 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.159 |   0.973 |    0.950 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ | D ^          | DFQD1 | 0.002 |   0.975 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 358: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.975
= Slack Time                   -0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.024 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.104 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.280 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.357 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.430 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.503 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.573 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.647 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.719 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.791 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.159 |   0.973 |    0.950 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q6_ | D ^          | DFQD1 | 0.002 |   0.975 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 359: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_6_
_mac_col_inst/product5_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.982
= Slack Time                   -0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |   -0.023 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.206 |   0.206 |    0.183 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.117 |   0.324 |    0.301 | 
     | nst/mac_8in_instance/U223                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.364 |    0.341 | 
     | nst/mac_8in_instance/FE_OFC340_n113                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.393 |    0.369 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.567 |    0.543 | 
     | nst/mac_8in_instance/intadd_154_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.670 |    0.646 | 
     | nst/mac_8in_instance/intadd_154_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.783 |    0.760 | 
     | nst/mac_8in_instance/intadd_154_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.044 |   0.827 |    0.804 | 
     | nst/mac_8in_instance/U152                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.856 |    0.833 | 
     | nst/mac_8in_instance/U345                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.126 |   0.982 |    0.959 | 
     | nst/mac_8in_instance/FE_RC_2308_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.982 |    0.959 | 
     | nst/product5_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 360: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_2_
_mac_col_inst/product0_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.986
= Slack Time                   -0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |   -0.022 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.212 |   0.212 |    0.190 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.117 |   0.329 |    0.306 | 
     | nst/mac_8in_instance/U247                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.367 |    0.345 | 
     | nst/mac_8in_instance/FE_OFC427_n113                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.395 |    0.373 | 
     | nst/mac_8in_instance/U192                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.573 |    0.551 | 
     | nst/mac_8in_instance/intadd_191_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.670 |    0.648 | 
     | nst/mac_8in_instance/intadd_191_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.775 |    0.753 | 
     | nst/mac_8in_instance/intadd_191_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.063 |   0.838 |    0.816 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.031 |   0.869 |    0.847 | 
     | nst/mac_8in_instance/U189                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.117 |   0.986 |    0.964 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.986 |    0.964 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 361: VIOLATED Setup Check with Pin normalizer_inst/sum_reg_5_/CP 
Endpoint:   normalizer_inst/sum_reg_5_/CN         (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/shift_reg_1__0__10_/Q (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.122
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.878
- Arrival Time                  0.899
= Slack Time                   -0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                      |              |          |       |  Time   |   Time   | 
     |--------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^         |          |       |   0.000 |   -0.021 | 
     | normalizer_inst/shift_reg_1__0__10_  | CP ^ -> Q ^  | DFQD2    | 0.114 |   0.114 |    0.093 | 
     | normalizer_inst/FE_OCPC2832_shift_90 | I ^ -> ZN v  | INVD3    | 0.023 |   0.137 |    0.116 | 
     | normalizer_inst/U6032                | A2 v -> ZN ^ | NR2D2    | 0.041 |   0.178 |    0.157 | 
     | normalizer_inst/U6019                | A1 ^ -> Z v  | CKXOR2D4 | 0.146 |   0.324 |    0.303 | 
     | normalizer_inst/U15480               | A v -> S v   | FA1D0    | 0.188 |   0.512 |    0.490 | 
     | normalizer_inst/U15484               | A v -> CO v  | FA1D1    | 0.151 |   0.663 |    0.641 | 
     | normalizer_inst/U15485               | CI v -> CO v | FA1D1    | 0.074 |   0.737 |    0.716 | 
     | normalizer_inst/U15486               | CI v -> CO v | FA1D1    | 0.072 |   0.809 |    0.788 | 
     | normalizer_inst/U15487               | CI v -> S ^  | FA1D1    | 0.090 |   0.899 |    0.878 | 
     | normalizer_inst/sum_reg_5_           | CN ^         | DFKCNQD4 | 0.000 |   0.899 |    0.878 | 
     +---------------------------------------------------------------------------------------------+ 
Path 362: VIOLATED Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_40_/
CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_40_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[10]                           (^) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.977
= Slack Time                   -0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core2[10] ^ |         |       |   0.200 |    0.179 | 
     | core2_inst/psum_mem_instance/FE_RC_231_0     | A3 ^ -> ZN v     | ND3D1   | 0.087 |   0.287 |    0.265 | 
     | core2_inst/psum_mem_instance/U33             | A2 v -> ZN ^     | NR2D1   | 0.152 |   0.439 |    0.417 | 
     | core2_inst/psum_mem_instance/FE_OFC1714_n897 | I ^ -> Z ^       | CKBD1   | 0.276 |   0.715 |    0.693 | 
     | core2_inst/psum_mem_instance/U972            | A2 ^ -> ZN v     | AOI22D0 | 0.117 |   0.832 |    0.811 | 
     | core2_inst/psum_mem_instance/U769            | A2 v -> Z v      | AN4XD1  | 0.087 |   0.919 |    0.897 | 
     | core2_inst/psum_mem_instance/U768            | A1 v -> ZN ^     | ND2D1   | 0.058 |   0.976 |    0.955 | 
     | core2_inst/psum_mem_instance/Q_reg_40_       | D ^              | DFQD1   | 0.001 |   0.977 |    0.956 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 363: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_2_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_2_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.987
= Slack Time                   -0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] ^ |         |       |   0.200 |    0.180 | 
     | core1_inst/qmem_instance/U13      | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.202 | 
     | core1_inst/qmem_instance/U11      | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.259 | 
     | core1_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.349 | 
     | core1_inst/qmem_instance/U23      | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.661 | 
     | core1_inst/qmem_instance/U192     | B1 ^ -> ZN v     | AOI22D0 | 0.171 |   0.853 |    0.832 | 
     | core1_inst/qmem_instance/U193     | A4 v -> Z v      | AN4XD1  | 0.103 |   0.956 |    0.935 | 
     | core1_inst/qmem_instance/U57      | A1 v -> ZN ^     | CKND2D1 | 0.032 |   0.987 |    0.967 | 
     | core1_inst/qmem_instance/Q_reg_2_ | D ^              | DFQD1   | 0.000 |   0.987 |    0.967 | 
     +---------------------------------------------------------------------------------------------+ 
Path 364: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product0_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.017
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.983
- Arrival Time                  1.003
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.020 | 
     | nst/query_q_reg_2_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.222 |   0.222 |    0.202 | 
     | nst/query_q_reg_2_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D1 | 0.080 |   0.302 |    0.282 | 
     | nst/mac_8in_instance/U9                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.110 |   0.412 |    0.392 | 
     | nst/mac_8in_instance/U32                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> S v  | FA1D0   | 0.136 |   0.548 |    0.528 | 
     | nst/mac_8in_instance/U323                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.033 |   0.581 |    0.561 | 
     | nst/mac_8in_instance/U189                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.145 |   0.726 |    0.706 | 
     | nst/mac_8in_instance/intadd_207_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.050 |   0.777 |    0.757 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.046 |   0.822 |    0.802 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> Z v  | XOR3D1  | 0.180 |   1.003 |    0.983 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   1.003 |    0.983 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 365: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_8_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.989
= Slack Time                   -0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.020 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.109 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.285 | 
     | nst/intadd_106_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.376 |    0.356 | 
     | nst/intadd_106_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.471 |    0.451 | 
     | nst/intadd_106_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.571 |    0.552 | 
     | nst/intadd_106_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.669 |    0.650 | 
     | nst/intadd_106_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.766 |    0.746 | 
     | nst/intadd_106_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.861 |    0.841 | 
     | nst/intadd_106_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.961 |    0.941 | 
     | nst/intadd_106_U2                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1 | 0.028 |   0.989 |    0.969 | 
     | nst/U16                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   0.989 |    0.969 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 366: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_20_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_20_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.984
= Slack Time                   -0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.181 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.203 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.260 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.350 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.662 | 
     | core1_inst/qmem_instance/U284      | B1 ^ -> ZN v     | AOI22D0 | 0.176 |   0.857 |    0.838 | 
     | core1_inst/qmem_instance/U285      | A4 v -> Z v      | AN4XD1  | 0.093 |   0.950 |    0.931 | 
     | core1_inst/qmem_instance/U290      | A1 v -> ZN ^     | ND2D1   | 0.034 |   0.984 |    0.964 | 
     | core1_inst/qmem_instance/Q_reg_20_ | D ^              | DFQD1   | 0.000 |   0.984 |    0.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 367: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_6_
_mac_col_inst/product3_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product3_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.983
= Slack Time                   -0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |   -0.018 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.204 |   0.204 |    0.187 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.116 |   0.320 |    0.303 | 
     | nst/mac_8in_instance/U18                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.359 |    0.341 | 
     | nst/mac_8in_instance/FE_OFC309_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.387 |    0.369 | 
     | nst/mac_8in_instance/U216                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.564 |    0.546 | 
     | nst/mac_8in_instance/intadd_220_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.667 |    0.650 | 
     | nst/mac_8in_instance/intadd_220_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.773 |    0.755 | 
     | nst/mac_8in_instance/intadd_220_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.057 |   0.829 |    0.812 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0   | 0.039 |   0.868 |    0.851 | 
     | nst/mac_8in_instance/U212                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.114 |   0.983 |    0.965 | 
     | nst/mac_8in_instance/U211                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.983 |    0.965 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 368: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_7_
_mac_col_inst/product6_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.976
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |   -0.017 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.181 |   0.181 |    0.164 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.106 |   0.288 |    0.270 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.041 |   0.329 |    0.312 | 
     | nst/mac_8in_instance/FE_OFC436_n113                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.359 |    0.341 | 
     | nst/mac_8in_instance/U222                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.535 |    0.517 | 
     | nst/mac_8in_instance/intadd_161_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.637 |    0.620 | 
     | nst/mac_8in_instance/intadd_161_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.745 |    0.728 | 
     | nst/mac_8in_instance/intadd_161_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.067 |   0.812 |    0.795 | 
     | nst/mac_8in_instance/U166                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.845 |    0.828 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.131 |   0.976 |    0.959 | 
     | nst/mac_8in_instance/U319                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.976 |    0.959 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 369: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product5_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
22_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.982
- Arrival Time                  0.999
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |        |       |   0.000 |   -0.017 | 
     | nst/query_q_reg_22_                                |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.191 |   0.191 |    0.175 | 
     | nst/query_q_reg_22_                                |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I ^ -> ZN v  | INVD0  | 0.072 |   0.263 |    0.247 | 
     | nst/mac_8in_instance/U143                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D0  | 0.101 |   0.364 |    0.347 | 
     | nst/mac_8in_instance/U268                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D0  | 0.165 |   0.529 |    0.512 | 
     | nst/mac_8in_instance/intadd_138_U4                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> CO ^ | FA1D0  | 0.095 |   0.624 |    0.607 | 
     | nst/mac_8in_instance/intadd_138_U3                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> CO ^ | FA1D0  | 0.096 |   0.720 |    0.703 | 
     | nst/mac_8in_instance/intadd_138_U2                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2XD0 | 0.049 |   0.768 |    0.752 | 
     | nst/mac_8in_instance/U139                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1  | 0.048 |   0.816 |    0.800 | 
     | nst/mac_8in_instance/U325                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> Z v  | XOR3D1 | 0.183 |   0.999 |    0.982 | 
     | nst/mac_8in_instance/U326                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1  | 0.000 |   0.999 |    0.982 | 
     | nst/product5_reg_reg_6_                            |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 370: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.974
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.017 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.119 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.264 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.335 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.445 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.523 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.596 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.668 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.742 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.816 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.085 |   0.917 |    0.901 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.057 |   0.974 |    0.958 | 
     | OFC513_intadd_84_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.974 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 371: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.974
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.017 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.119 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.264 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.335 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.445 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.523 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.596 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.668 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.742 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.816 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.085 |   0.917 |    0.901 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.057 |   0.974 |    0.958 | 
     | OFC513_intadd_84_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.974 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 372: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.974
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.017 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.119 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.264 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.335 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.445 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.523 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.596 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.668 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.742 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.816 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.085 |   0.917 |    0.901 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.057 |   0.974 |    0.958 | 
     | OFC513_intadd_84_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.974 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 373: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.974
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.017 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.119 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.264 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.335 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.445 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.523 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.596 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.668 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.742 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.816 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.085 |   0.917 |    0.901 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.057 |   0.974 |    0.958 | 
     | OFC513_intadd_84_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.974 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 374: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.974
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.017 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.119 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.264 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.335 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.445 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.523 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.596 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.668 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.742 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.816 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.085 |   0.917 |    0.901 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.057 |   0.974 |    0.958 | 
     | OFC513_intadd_84_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.974 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 375: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.974
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.017 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.119 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.264 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.335 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.445 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.523 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.596 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.668 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.742 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.816 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.085 |   0.917 |    0.901 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.057 |   0.974 |    0.958 | 
     | OFC513_intadd_84_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.974 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 376: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.974
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.017 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.119 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.264 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.335 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.445 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.523 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.596 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.668 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.742 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.816 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.085 |   0.917 |    0.901 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.057 |   0.974 |    0.958 | 
     | OFC513_intadd_84_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.974 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 377: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.974
= Slack Time                   -0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.017 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.119 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.264 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.335 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.445 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.523 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.596 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.668 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.742 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.833 |    0.816 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.085 |   0.917 |    0.901 | 
     | nst/intadd_84_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.057 |   0.974 |    0.958 | 
     | OFC513_intadd_84_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.974 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 378: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_2_
_mac_col_inst/product2_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.982
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |   -0.016 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.162 |   0.162 |    0.145 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.069 |   0.231 |    0.214 | 
     | nst/mac_8in_instance/U150                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.046 |   0.277 |    0.260 | 
     | nst/mac_8in_instance/U151                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.106 |   0.383 |    0.367 | 
     | nst/mac_8in_instance/U152                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> S v  | FA1D0   | 0.129 |   0.512 |    0.496 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0   | 0.049 |   0.561 |    0.545 | 
     | nst/mac_8in_instance/U204                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.155 |   0.716 |    0.699 | 
     | nst/mac_8in_instance/intadd_125_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.052 |   0.768 |    0.751 | 
     | nst/mac_8in_instance/U14                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.045 |   0.812 |    0.796 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> Z ^  | XOR3D1  | 0.170 |   0.982 |    0.966 | 
     | nst/mac_8in_instance/U316                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.982 |    0.966 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 379: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_4_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_4_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.983
= Slack Time                   -0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                      |                  |         |       |  Time   |   Time   | 
     |--------------------------------------+------------------+---------+-------+---------+----------| 
     |                                      | inst_core1[15] v |         |       |   0.200 |    0.184 | 
     | core1_inst/qmem_instance/U15         | A2 v -> ZN ^     | NR2D1   | 0.049 |   0.249 |    0.233 | 
     | core1_inst/qmem_instance/U7          | A2 ^ -> ZN v     | CKND2D1 | 0.088 |   0.337 |    0.321 | 
     | core1_inst/qmem_instance/FE_RC_739_0 | A2 v -> Z v      | OR2XD1  | 0.084 |   0.421 |    0.405 | 
     | core1_inst/qmem_instance/FE_RC_740_0 | I v -> ZN ^      | INVD1   | 0.239 |   0.661 |    0.644 | 
     | core1_inst/qmem_instance/U108        | B1 ^ -> ZN v     | AOI22D0 | 0.190 |   0.851 |    0.834 | 
     | core1_inst/qmem_instance/U53         | A1 v -> Z v      | AN4XD1  | 0.096 |   0.947 |    0.931 | 
     | core1_inst/qmem_instance/U117        | A1 v -> ZN ^     | ND2D1   | 0.035 |   0.982 |    0.966 | 
     | core1_inst/qmem_instance/Q_reg_4_    | D ^              | DFQD1   | 0.000 |   0.983 |    0.966 | 
     +------------------------------------------------------------------------------------------------+ 
Path 380: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_5_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.980
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.016 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.133 |   0.133 |    0.117 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.170 |   0.303 |    0.287 | 
     | nst/intadd_29_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.401 |    0.385 | 
     | nst/intadd_29_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.499 |    0.483 | 
     | nst/intadd_29_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.607 |    0.590 | 
     | nst/intadd_29_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.678 |    0.662 | 
     | nst/intadd_29_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.769 |    0.753 | 
     | nst/intadd_29_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.866 |    0.850 | 
     | nst/intadd_29_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D0 | 0.114 |   0.980 |    0.964 | 
     | nst/intadd_29_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   0.980 |    0.964 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 381: VIOLATED Setup Check with Pin core2_inst/kmem_instance/Q_reg_0_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_0_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.971
= Slack Time                   -0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.184 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.212 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.260 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.326 | 
     | core2_inst/kmem_instance/U394                     | A2 v -> ZN ^     | NR2D1   | 0.048 |   0.389 |    0.373 | 
     | core2_inst/kmem_instance/FE_OFC1679_n332          | I ^ -> Z ^       | BUFFD1  | 0.264 |   0.653 |    0.637 | 
     | core2_inst/kmem_instance/U353                     | B1 ^ -> ZN v     | AOI22D0 | 0.164 |   0.817 |    0.801 | 
     | core2_inst/kmem_instance/U232                     | A3 v -> Z v      | AN4XD1  | 0.096 |   0.913 |    0.898 | 
     | core2_inst/kmem_instance/U230                     | A1 v -> ZN ^     | ND2D1   | 0.058 |   0.971 |    0.955 | 
     | core2_inst/kmem_instance/Q_reg_0_                 | D ^              | DFQD1   | 0.001 |   0.971 |    0.956 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 382: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_8_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.979
= Slack Time                   -0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.016 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.127 |   0.127 |    0.112 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.172 |   0.299 |    0.284 | 
     | nst/intadd_51_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.394 |    0.379 | 
     | nst/intadd_51_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.497 |    0.482 | 
     | nst/intadd_51_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.593 |    0.577 | 
     | nst/intadd_51_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.699 |    0.683 | 
     | nst/intadd_51_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.772 |    0.757 | 
     | nst/intadd_51_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.864 |    0.848 | 
     | nst/intadd_51_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D0 | 0.115 |   0.979 |    0.963 | 
     | nst/intadd_51_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   0.979 |    0.963 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 383: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_6_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_6_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.983
= Slack Time                   -0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] ^ |         |       |   0.200 |    0.185 | 
     | core1_inst/qmem_instance/U13      | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.207 | 
     | core1_inst/qmem_instance/U11      | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.264 | 
     | core1_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.354 | 
     | core1_inst/qmem_instance/U23      | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.666 | 
     | core1_inst/qmem_instance/U79      | B1 ^ -> ZN v     | AOI22D0 | 0.173 |   0.854 |    0.838 | 
     | core1_inst/qmem_instance/U80      | A1 v -> Z v      | AN4XD1  | 0.096 |   0.950 |    0.934 | 
     | core1_inst/qmem_instance/U86      | A1 v -> ZN ^     | ND2D1   | 0.033 |   0.983 |    0.967 | 
     | core1_inst/qmem_instance/Q_reg_6_ | D ^              | DFQD1   | 0.000 |   0.983 |    0.967 | 
     +---------------------------------------------------------------------------------------------+ 
Path 384: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_31_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_31_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (v) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.972
= Slack Time                   -0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] v |         |       |   0.200 |    0.185 | 
     | core1_inst/psum_mem_instance/U18             | A2 v -> ZN ^     | NR2XD0  | 0.042 |   0.242 |    0.227 | 
     | core1_inst/psum_mem_instance/U22             | A2 ^ -> ZN v     | CKND2D1 | 0.075 |   0.317 |    0.301 | 
     | core1_inst/psum_mem_instance/U28             | A1 v -> ZN ^     | NR2D2   | 0.152 |   0.469 |    0.453 | 
     | core1_inst/psum_mem_instance/FE_OFC1313_n896 | I ^ -> Z ^       | CKBD1   | 0.237 |   0.705 |    0.690 | 
     | core1_inst/psum_mem_instance/U283            | B1 ^ -> ZN v     | AOI22D0 | 0.141 |   0.846 |    0.831 | 
     | core1_inst/psum_mem_instance/U287            | A1 v -> Z v      | AN4XD1  | 0.074 |   0.920 |    0.905 | 
     | core1_inst/psum_mem_instance/U293            | A1 v -> ZN ^     | ND2D1   | 0.051 |   0.971 |    0.956 | 
     | core1_inst/psum_mem_instance/Q_reg_31_       | D ^              | DFQD1   | 0.001 |   0.972 |    0.957 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 385: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.964
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.116 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.273 |    0.259 | 
     | nst/intadd_70_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.350 |    0.335 | 
     | nst/intadd_70_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.425 |    0.410 | 
     | nst/intadd_70_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.501 |    0.487 | 
     | nst/intadd_70_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.581 |    0.567 | 
     | nst/intadd_70_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.657 |    0.642 | 
     | nst/intadd_70_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.734 |    0.720 | 
     | nst/intadd_70_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.809 |    0.794 | 
     | nst/intadd_70_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.155 |   0.964 |    0.949 | 
     | nst/intadd_70_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.964 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 386: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.964
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.116 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.273 |    0.259 | 
     | nst/intadd_70_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.350 |    0.335 | 
     | nst/intadd_70_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.425 |    0.410 | 
     | nst/intadd_70_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.501 |    0.487 | 
     | nst/intadd_70_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.581 |    0.567 | 
     | nst/intadd_70_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.657 |    0.642 | 
     | nst/intadd_70_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.734 |    0.720 | 
     | nst/intadd_70_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.809 |    0.794 | 
     | nst/intadd_70_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.155 |   0.964 |    0.949 | 
     | nst/intadd_70_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.964 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 387: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.964
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.116 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.273 |    0.259 | 
     | nst/intadd_70_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.350 |    0.335 | 
     | nst/intadd_70_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.425 |    0.410 | 
     | nst/intadd_70_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.501 |    0.487 | 
     | nst/intadd_70_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.581 |    0.567 | 
     | nst/intadd_70_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.657 |    0.642 | 
     | nst/intadd_70_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.734 |    0.720 | 
     | nst/intadd_70_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.809 |    0.794 | 
     | nst/intadd_70_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.155 |   0.964 |    0.949 | 
     | nst/intadd_70_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.964 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 388: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.964
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.116 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.273 |    0.259 | 
     | nst/intadd_70_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.350 |    0.335 | 
     | nst/intadd_70_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.425 |    0.410 | 
     | nst/intadd_70_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.501 |    0.487 | 
     | nst/intadd_70_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.581 |    0.567 | 
     | nst/intadd_70_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.657 |    0.642 | 
     | nst/intadd_70_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.734 |    0.720 | 
     | nst/intadd_70_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.809 |    0.794 | 
     | nst/intadd_70_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.155 |   0.964 |    0.949 | 
     | nst/intadd_70_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.964 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 389: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.964
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.116 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.273 |    0.259 | 
     | nst/intadd_70_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.350 |    0.335 | 
     | nst/intadd_70_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.425 |    0.410 | 
     | nst/intadd_70_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.501 |    0.487 | 
     | nst/intadd_70_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.581 |    0.567 | 
     | nst/intadd_70_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.657 |    0.642 | 
     | nst/intadd_70_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.734 |    0.720 | 
     | nst/intadd_70_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.809 |    0.794 | 
     | nst/intadd_70_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.155 |   0.964 |    0.949 | 
     | nst/intadd_70_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.964 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 390: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.964
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.116 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.273 |    0.259 | 
     | nst/intadd_70_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.350 |    0.335 | 
     | nst/intadd_70_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.425 |    0.410 | 
     | nst/intadd_70_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.501 |    0.487 | 
     | nst/intadd_70_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.581 |    0.567 | 
     | nst/intadd_70_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.657 |    0.642 | 
     | nst/intadd_70_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.734 |    0.720 | 
     | nst/intadd_70_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.809 |    0.794 | 
     | nst/intadd_70_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.155 |   0.964 |    0.949 | 
     | nst/intadd_70_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.964 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 391: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.964
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.116 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.273 |    0.259 | 
     | nst/intadd_70_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.350 |    0.335 | 
     | nst/intadd_70_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.425 |    0.410 | 
     | nst/intadd_70_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.501 |    0.487 | 
     | nst/intadd_70_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.581 |    0.567 | 
     | nst/intadd_70_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.657 |    0.642 | 
     | nst/intadd_70_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.734 |    0.720 | 
     | nst/intadd_70_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.809 |    0.794 | 
     | nst/intadd_70_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.155 |   0.964 |    0.949 | 
     | nst/intadd_70_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.964 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 392: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_2__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.964
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.116 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.273 |    0.259 | 
     | nst/intadd_70_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.350 |    0.335 | 
     | nst/intadd_70_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.425 |    0.410 | 
     | nst/intadd_70_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.501 |    0.487 | 
     | nst/intadd_70_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.080 |   0.581 |    0.567 | 
     | nst/intadd_70_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.657 |    0.642 | 
     | nst/intadd_70_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.734 |    0.720 | 
     | nst/intadd_70_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.809 |    0.794 | 
     | nst/intadd_70_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.155 |   0.964 |    0.949 | 
     | nst/intadd_70_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.964 |    0.949 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 393: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_12_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_12_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[9]                            (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.965
= Slack Time                   -0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core1[9] ^ |         |       |   0.200 |    0.185 | 
     | core1_inst/psum_mem_instance/FE_RC_69_0      | A1 ^ -> ZN ^    | INR2D4  | 0.045 |   0.245 |    0.231 | 
     | core1_inst/psum_mem_instance/U21             | A2 ^ -> ZN v    | CKND2D1 | 0.059 |   0.304 |    0.290 | 
     | core1_inst/psum_mem_instance/U25             | A1 v -> ZN ^    | NR2XD0  | 0.220 |   0.524 |    0.510 | 
     | core1_inst/psum_mem_instance/FE_OFC1458_n898 | I ^ -> Z ^      | BUFFD2  | 0.211 |   0.735 |    0.720 | 
     | core1_inst/psum_mem_instance/U654            | A1 ^ -> ZN v    | AOI22D1 | 0.071 |   0.806 |    0.791 | 
     | core1_inst/psum_mem_instance/U656            | A3 v -> Z v     | AN4XD1  | 0.078 |   0.884 |    0.869 | 
     | core1_inst/psum_mem_instance/U662            | A1 v -> ZN ^    | ND2D1   | 0.079 |   0.963 |    0.949 | 
     | core1_inst/psum_mem_instance/Q_reg_12_       | D ^             | DFQD1   | 0.002 |   0.965 |    0.950 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 394: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.967
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.140 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.281 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.356 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.433 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.507 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.580 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.651 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.725 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.799 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D2 | 0.153 |   0.967 |    0.953 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 395: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.967
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.140 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.281 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.356 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.433 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.507 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.580 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.651 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.725 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.799 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D2 | 0.153 |   0.967 |    0.953 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 396: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.967
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.140 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.281 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.356 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.433 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.507 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.580 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.651 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.725 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.799 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D2 | 0.153 |   0.967 |    0.953 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 397: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.967
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.140 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.281 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.356 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.433 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.507 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.580 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.651 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.725 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.799 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D2 | 0.153 |   0.967 |    0.953 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 398: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.967
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.140 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.281 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.356 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.433 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.507 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.580 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.651 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.725 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.799 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D2 | 0.153 |   0.967 |    0.953 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 399: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.967
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.140 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.281 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.356 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.433 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.507 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.580 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.651 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.725 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.799 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D2 | 0.153 |   0.967 |    0.953 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 400: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.967
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.140 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.281 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.356 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.433 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.507 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.580 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.651 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.725 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.799 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D2 | 0.153 |   0.967 |    0.953 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 401: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.967
= Slack Time                   -0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.015 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.140 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.281 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.356 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.433 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.507 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.580 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.651 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.725 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.799 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D2 | 0.153 |   0.967 |    0.953 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 402: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_3_
_mac_col_inst/product4_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
16_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.971
= Slack Time                   -0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |   -0.014 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.182 |   0.182 |    0.167 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.112 |   0.293 |    0.279 | 
     | nst/mac_8in_instance/U21                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.041 |   0.334 |    0.320 | 
     | nst/mac_8in_instance/FE_OFC377_n133                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.033 |   0.367 |    0.352 | 
     | nst/mac_8in_instance/U223                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.540 |    0.526 | 
     | nst/mac_8in_instance/intadd_195_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.638 |    0.624 | 
     | nst/mac_8in_instance/intadd_195_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.744 |    0.729 | 
     | nst/mac_8in_instance/intadd_195_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.065 |   0.809 |    0.795 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.028 |   0.837 |    0.823 | 
     | nst/mac_8in_instance/U219                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.134 |   0.971 |    0.957 | 
     | nst/mac_8in_instance/U218                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.971 |    0.957 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 403: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_21_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_21_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.975
= Slack Time                   -0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.186 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.209 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.265 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.355 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.667 | 
     | core1_inst/qmem_instance/U294      | B1 ^ -> ZN v     | AOI22D0 | 0.164 |   0.845 |    0.831 | 
     | core1_inst/qmem_instance/U295      | A4 v -> Z v      | AN4XD1  | 0.090 |   0.935 |    0.921 | 
     | core1_inst/qmem_instance/U301      | A1 v -> ZN ^     | ND2D1   | 0.040 |   0.975 |    0.961 | 
     | core1_inst/qmem_instance/Q_reg_21_ | D ^              | DFQD1   | 0.000 |   0.975 |    0.961 | 
     +----------------------------------------------------------------------------------------------+ 
Path 404: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_30_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_30_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.976
= Slack Time                   -0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.186 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.209 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.265 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.355 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.667 | 
     | core1_inst/qmem_instance/U387      | B1 ^ -> ZN v     | AOI22D0 | 0.181 |   0.862 |    0.848 | 
     | core1_inst/qmem_instance/U388      | A1 v -> Z v      | AN4XD1  | 0.077 |   0.939 |    0.925 | 
     | core1_inst/qmem_instance/U394      | A1 v -> ZN ^     | ND2D1   | 0.037 |   0.976 |    0.962 | 
     | core1_inst/qmem_instance/Q_reg_30_ | D ^              | DFQD1   | 0.000 |   0.976 |    0.963 | 
     +----------------------------------------------------------------------------------------------+ 
Path 405: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_3_
_mac_col_inst/product1_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_5_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  0.967
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |   -0.013 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.161 |   0.161 |    0.148 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.076 |   0.238 |    0.224 | 
     | nst/mac_8in_instance/U151                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.046 |   0.284 |    0.271 | 
     | nst/mac_8in_instance/U152                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.115 |   0.399 |    0.386 | 
     | nst/mac_8in_instance/U153                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI ^ -> S v  | FA1D0   | 0.133 |   0.532 |    0.519 | 
     | nst/mac_8in_instance/U234                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD1   | 0.031 |   0.563 |    0.550 | 
     | nst/mac_8in_instance/FE_OFC624_n112                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.144 |   0.707 |    0.694 | 
     | nst/mac_8in_instance/intadd_134_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.055 |   0.762 |    0.748 | 
     | nst/mac_8in_instance/U13                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.108 |   0.870 |    0.856 | 
     | nst/mac_8in_instance/U334                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.098 |   0.967 |    0.954 | 
     | nst/mac_8in_instance/U335                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.967 |    0.954 | 
     | nst/product1_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 406: VIOLATED Setup Check with Pin core1_inst/psum_mem_instance/Q_reg_14_/
CP 
Endpoint:   core1_inst/psum_mem_instance/Q_reg_14_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: inst_core1[11]                           (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.968
= Slack Time                   -0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                              |                  |         |       |  Time   |   Time   | 
     |----------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                              | inst_core1[11] ^ |         |       |   0.200 |    0.187 | 
     | core1_inst/psum_mem_instance/FE_RC_39_0      | A1 ^ -> ZN ^     | INR2XD1 | 0.047 |   0.247 |    0.234 | 
     | core1_inst/psum_mem_instance/U20             | A2 ^ -> ZN v     | CKND2D1 | 0.058 |   0.306 |    0.292 | 
     | core1_inst/psum_mem_instance/U11             | A2 v -> ZN ^     | NR2D1   | 0.114 |   0.420 |    0.407 | 
     | core1_inst/psum_mem_instance/FE_OFC1450_n268 | I ^ -> Z ^       | CKBD1   | 0.275 |   0.695 |    0.681 | 
     | core1_inst/psum_mem_instance/U746            | B1 ^ -> ZN v     | AOI22D0 | 0.141 |   0.836 |    0.822 | 
     | core1_inst/psum_mem_instance/FE_RC_71_0      | A3 v -> Z v      | AN3D2   | 0.086 |   0.921 |    0.908 | 
     | core1_inst/psum_mem_instance/FE_RC_70_0      | A1 v -> ZN ^     | ND3D2   | 0.046 |   0.967 |    0.954 | 
     | core1_inst/psum_mem_instance/Q_reg_14_       | D ^              | DFQD1   | 0.001 |   0.968 |    0.955 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 407: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_6_
_mac_col_inst/product5_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.975
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |   -0.013 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.206 |   0.206 |    0.194 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.117 |   0.324 |    0.311 | 
     | nst/mac_8in_instance/U223                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.364 |    0.351 | 
     | nst/mac_8in_instance/FE_OFC340_n113                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.393 |    0.380 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.567 |    0.554 | 
     | nst/mac_8in_instance/intadd_154_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.670 |    0.657 | 
     | nst/mac_8in_instance/intadd_154_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.783 |    0.770 | 
     | nst/mac_8in_instance/intadd_154_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.044 |   0.827 |    0.814 | 
     | nst/mac_8in_instance/U152                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0   | 0.032 |   0.860 |    0.847 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z ^  | XOR3D1  | 0.115 |   0.975 |    0.962 | 
     | nst/mac_8in_instance/U319                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.975 |    0.962 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 408: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.973
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.118 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.292 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.367 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.441 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.514 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.587 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.659 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.731 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.805 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.098 |   0.916 |    0.903 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.057 |   0.973 |    0.960 | 
     | OFC518_intadd_77_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.961 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 409: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.973
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.118 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.292 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.367 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.441 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.514 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.587 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.659 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.731 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.805 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.098 |   0.916 |    0.903 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.057 |   0.973 |    0.960 | 
     | OFC518_intadd_77_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.961 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 410: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.973
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.118 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.292 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.367 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.441 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.514 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.587 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.659 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.731 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.805 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.098 |   0.916 |    0.903 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.057 |   0.973 |    0.960 | 
     | OFC518_intadd_77_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.961 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 411: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.973
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.118 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.292 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.367 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.441 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.514 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.587 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.659 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.731 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.805 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.098 |   0.916 |    0.903 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.057 |   0.973 |    0.960 | 
     | OFC518_intadd_77_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.961 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 412: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.973
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.118 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.292 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.367 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.441 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.514 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.587 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.659 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.731 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.805 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.098 |   0.916 |    0.903 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.057 |   0.973 |    0.960 | 
     | OFC518_intadd_77_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.961 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 413: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.973
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.118 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.292 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.367 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.441 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.514 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.587 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.659 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.731 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.805 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.098 |   0.916 |    0.903 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.057 |   0.973 |    0.960 | 
     | OFC518_intadd_77_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.961 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 414: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.973
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.118 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.292 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.367 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.441 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.514 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.587 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.659 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.731 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.805 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.098 |   0.916 |    0.903 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.057 |   0.973 |    0.960 | 
     | OFC518_intadd_77_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.961 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 415: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_3__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_3__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.973
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.118 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.292 | 
     | nst/intadd_77_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.367 | 
     | nst/intadd_77_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.441 | 
     | nst/intadd_77_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.527 |    0.514 | 
     | nst/intadd_77_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.600 |    0.587 | 
     | nst/intadd_77_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.672 |    0.659 | 
     | nst/intadd_77_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.744 |    0.731 | 
     | nst/intadd_77_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.818 |    0.805 | 
     | nst/intadd_77_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.098 |   0.916 |    0.903 | 
     | nst/intadd_77_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.057 |   0.973 |    0.960 | 
     | OFC518_intadd_77_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.973 |    0.961 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 416: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_2_
_mac_col_inst/product5_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.978
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |   -0.013 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.192 |   0.192 |    0.180 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.118 |   0.311 |    0.298 | 
     | nst/mac_8in_instance/U250                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.351 |    0.338 | 
     | nst/mac_8in_instance/FE_OFC455_n193                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.033 |   0.384 |    0.371 | 
     | nst/mac_8in_instance/U230                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.558 |    0.545 | 
     | nst/mac_8in_instance/intadd_186_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.658 |    0.646 | 
     | nst/mac_8in_instance/intadd_186_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.764 |    0.751 | 
     | nst/mac_8in_instance/intadd_186_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.058 |   0.821 |    0.809 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.044 |   0.865 |    0.852 | 
     | nst/mac_8in_instance/U134                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.113 |   0.978 |    0.965 | 
     | nst/mac_8in_instance/FE_RC_2_0                     |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.978 |    0.965 | 
     | nst/product5_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 417: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.971
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.283 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.358 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.435 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.509 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.582 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.653 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.727 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.801 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D2 | 0.097 |   0.911 |    0.898 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.061 |   0.971 |    0.959 | 
     | OFC1338_array_out_54                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.971 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 418: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.971
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.283 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.358 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.435 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.509 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.582 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.653 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.727 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.801 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D2 | 0.097 |   0.911 |    0.898 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.061 |   0.971 |    0.959 | 
     | OFC1338_array_out_54                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.971 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 419: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.971
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.283 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.358 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.435 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.509 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.582 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.653 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.727 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.801 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D2 | 0.097 |   0.911 |    0.898 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.061 |   0.971 |    0.959 | 
     | OFC1338_array_out_54                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.971 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 420: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.971
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.283 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.358 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.435 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.509 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.582 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.653 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.727 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.801 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D2 | 0.097 |   0.911 |    0.898 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.061 |   0.971 |    0.959 | 
     | OFC1338_array_out_54                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.971 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 421: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.971
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.283 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.358 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.435 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.509 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.582 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.653 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.727 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.801 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D2 | 0.097 |   0.911 |    0.898 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.061 |   0.971 |    0.959 | 
     | OFC1338_array_out_54                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.971 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 422: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.971
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.283 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.358 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.435 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.509 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.582 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.653 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.727 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.801 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D2 | 0.097 |   0.911 |    0.898 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.061 |   0.971 |    0.959 | 
     | OFC1338_array_out_54                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.971 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 423: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.971
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.283 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.358 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.435 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.509 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.582 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.653 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.727 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.801 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D2 | 0.097 |   0.911 |    0.898 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.061 |   0.971 |    0.959 | 
     | OFC1338_array_out_54                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.971 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 424: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.971
= Slack Time                   -0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |   -0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.283 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.358 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.435 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.509 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.582 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.653 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.727 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.814 |    0.801 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D2 | 0.097 |   0.911 |    0.898 | 
     | nst/intadd_28_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.061 |   0.971 |    0.959 | 
     | OFC1338_array_out_54                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.971 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 425: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.960
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.012 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.258 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.333 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.409 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.482 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.556 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.630 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.701 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.774 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.863 |    0.851 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.097 |   0.960 |    0.948 | 
     | OFC1360_array_out_76                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.960 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 426: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.960
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.012 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.258 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.333 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.409 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.482 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.556 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.630 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.701 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.774 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.863 |    0.851 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.097 |   0.960 |    0.948 | 
     | OFC1360_array_out_76                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.960 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 427: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.960
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.012 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.258 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.333 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.409 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.482 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.556 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.630 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.701 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.774 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.863 |    0.851 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.097 |   0.960 |    0.948 | 
     | OFC1360_array_out_76                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.960 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 428: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.960
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.012 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.258 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.333 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.409 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.482 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.556 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.630 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.701 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.774 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.863 |    0.851 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.097 |   0.960 |    0.948 | 
     | OFC1360_array_out_76                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.960 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 429: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.960
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.012 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.258 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.333 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.409 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.482 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.556 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.630 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.701 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.774 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.863 |    0.851 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.097 |   0.960 |    0.948 | 
     | OFC1360_array_out_76                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.960 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 430: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.960
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.012 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.258 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.333 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.409 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.482 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.556 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.630 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.701 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.774 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.863 |    0.851 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.097 |   0.960 |    0.948 | 
     | OFC1360_array_out_76                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.960 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 431: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.960
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.012 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.258 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.333 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.409 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.482 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.556 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.630 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.701 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.774 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.863 |    0.851 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.097 |   0.960 |    0.948 | 
     | OFC1360_array_out_76                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.960 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 432: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.960
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.012 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.258 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.333 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.409 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.482 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.556 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.630 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.701 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.774 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.863 |    0.851 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.097 |   0.960 |    0.948 | 
     | OFC1360_array_out_76                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.960 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 433: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_3_
_mac_col_inst/product2_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.976
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |   -0.012 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.210 |   0.210 |    0.198 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.118 |   0.329 |    0.317 | 
     | nst/mac_8in_instance/U16                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.367 |    0.355 | 
     | nst/mac_8in_instance/FE_OFC379_n173                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.394 |    0.382 | 
     | nst/mac_8in_instance/U208                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.566 |    0.554 | 
     | nst/mac_8in_instance/intadd_197_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.666 |    0.654 | 
     | nst/mac_8in_instance/intadd_197_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.777 |    0.766 | 
     | nst/mac_8in_instance/intadd_197_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.061 |   0.838 |    0.826 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.026 |   0.864 |    0.852 | 
     | nst/mac_8in_instance/U204                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.113 |   0.976 |    0.965 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.976 |    0.965 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 434: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_1_
_mac_col_inst/product0_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_3_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.976
= Slack Time                   -0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |        |       |   0.000 |   -0.012 | 
     | nst/query_q_reg_3_                                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.172 |   0.172 |    0.160 | 
     | nst/query_q_reg_3_                                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I ^ -> ZN v  | INVD1  | 0.049 |   0.221 |    0.209 | 
     | nst/mac_8in_instance/FE_OFC928_q_temp_35           |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1  | 0.041 |   0.262 |    0.250 | 
     | nst/mac_8in_instance/U195                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A ^ -> S ^   | FA1D0  | 0.160 |   0.422 |    0.410 | 
     | nst/mac_8in_instance/U202                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I ^ -> ZN v  | INVD1  | 0.030 |   0.452 |    0.440 | 
     | nst/mac_8in_instance/U196                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> CO v  | FA1D0  | 0.130 |   0.582 |    0.570 | 
     | nst/mac_8in_instance/intadd_119_U3                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0  | 0.105 |   0.687 |    0.675 | 
     | nst/mac_8in_instance/intadd_119_U2                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1  | 0.062 |   0.749 |    0.737 | 
     | nst/mac_8in_instance/U181                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1  | 0.036 |   0.785 |    0.773 | 
     | nst/mac_8in_instance/U314                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> Z ^  | XOR3D1 | 0.191 |   0.976 |    0.964 | 
     | nst/mac_8in_instance/U315                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1  | 0.000 |   0.976 |    0.964 | 
     | nst/product0_reg_reg_6_                            |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 435: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_14_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_14_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.977
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                      |                  |         |       |  Time   |   Time   | 
     |--------------------------------------+------------------+---------+-------+---------+----------| 
     |                                      | inst_core1[15] v |         |       |   0.200 |    0.189 | 
     | core1_inst/qmem_instance/U15         | A2 v -> ZN ^     | NR2D1   | 0.049 |   0.249 |    0.238 | 
     | core1_inst/qmem_instance/U7          | A2 ^ -> ZN v     | CKND2D1 | 0.088 |   0.337 |    0.326 | 
     | core1_inst/qmem_instance/FE_RC_739_0 | A2 v -> Z v      | OR2XD1  | 0.084 |   0.421 |    0.410 | 
     | core1_inst/qmem_instance/FE_RC_740_0 | I v -> ZN ^      | INVD1   | 0.239 |   0.661 |    0.649 | 
     | core1_inst/qmem_instance/U220        | B1 ^ -> ZN v     | AOI22D0 | 0.200 |   0.860 |    0.849 | 
     | core1_inst/qmem_instance/U223        | A1 v -> Z v      | AN4XD1  | 0.085 |   0.945 |    0.934 | 
     | core1_inst/qmem_instance/U229        | A1 v -> ZN ^     | ND2D1   | 0.031 |   0.977 |    0.966 | 
     | core1_inst/qmem_instance/Q_reg_14_   | D ^              | DFQD1   | 0.000 |   0.977 |    0.966 | 
     +------------------------------------------------------------------------------------------------+ 
Path 436: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_3_
_mac_col_inst/product1_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_4_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.979
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |   -0.011 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.151 |   0.151 |    0.140 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.103 |   0.254 |    0.243 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.291 |    0.280 | 
     | nst/mac_8in_instance/FE_OFC453_n113                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.320 |    0.310 | 
     | nst/mac_8in_instance/U227                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.496 |    0.485 | 
     | nst/mac_8in_instance/intadd_134_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.595 |    0.585 | 
     | nst/mac_8in_instance/intadd_134_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.107 |   0.703 |    0.692 | 
     | nst/mac_8in_instance/intadd_134_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.067 |   0.770 |    0.759 | 
     | nst/mac_8in_instance/U13                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.031 |   0.802 |    0.791 | 
     | nst/mac_8in_instance/U318                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.177 |   0.979 |    0.968 | 
     | nst/mac_8in_instance/U319                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.979 |    0.968 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 437: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_2_
_mac_col_inst/product5_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
21_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.971
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |   -0.011 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.192 |   0.192 |    0.182 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.118 |   0.311 |    0.300 | 
     | nst/mac_8in_instance/U250                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.351 |    0.340 | 
     | nst/mac_8in_instance/FE_OFC455_n193                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.033 |   0.384 |    0.373 | 
     | nst/mac_8in_instance/U230                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.558 |    0.547 | 
     | nst/mac_8in_instance/intadd_186_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.658 |    0.647 | 
     | nst/mac_8in_instance/intadd_186_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.764 |    0.753 | 
     | nst/mac_8in_instance/intadd_186_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.058 |   0.821 |    0.811 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.026 |   0.847 |    0.836 | 
     | nst/mac_8in_instance/U226                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.124 |   0.971 |    0.961 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.971 |    0.961 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 438: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_28_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_28_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.973
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.189 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.212 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.268 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.358 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.670 | 
     | core1_inst/qmem_instance/U366      | B1 ^ -> ZN v     | AOI22D0 | 0.172 |   0.853 |    0.842 | 
     | core1_inst/qmem_instance/U367      | A1 v -> Z v      | AN4XD1  | 0.080 |   0.933 |    0.922 | 
     | core1_inst/qmem_instance/U373      | A1 v -> ZN ^     | ND2D1   | 0.040 |   0.972 |    0.962 | 
     | core1_inst/qmem_instance/Q_reg_28_ | D ^              | DFQD1   | 0.000 |   0.973 |    0.962 | 
     +----------------------------------------------------------------------------------------------+ 
Path 439: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.011 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.293 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.369 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.443 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.516 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.586 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.659 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.732 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.803 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.090 |   0.904 |    0.893 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.967 |    0.956 | 
     | OFC272_intadd_56_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 440: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.011 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.293 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.369 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.443 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.516 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.586 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.659 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.732 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.803 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.090 |   0.904 |    0.893 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.967 |    0.956 | 
     | OFC272_intadd_56_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 441: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.011 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.293 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.369 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.443 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.516 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.586 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.659 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.732 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.803 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.090 |   0.904 |    0.893 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.967 |    0.956 | 
     | OFC272_intadd_56_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 442: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.011 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.293 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.369 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.443 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.516 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.586 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.659 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.732 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.803 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.090 |   0.904 |    0.893 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.967 |    0.956 | 
     | OFC272_intadd_56_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 443: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.011 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.293 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.369 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.443 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.516 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.586 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.659 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.732 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.803 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.090 |   0.904 |    0.893 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.967 |    0.956 | 
     | OFC272_intadd_56_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 444: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.011 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.293 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.369 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.443 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.516 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.586 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.659 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.732 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.803 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.090 |   0.904 |    0.893 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.967 |    0.956 | 
     | OFC272_intadd_56_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 445: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.011 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.293 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.369 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.443 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.516 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.586 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.659 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.732 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.803 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.090 |   0.904 |    0.893 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.967 |    0.956 | 
     | OFC272_intadd_56_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 446: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.011 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.293 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.369 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.443 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.516 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.586 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.659 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.732 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.814 |    0.803 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.090 |   0.904 |    0.893 | 
     | nst/intadd_56_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.967 |    0.956 | 
     | OFC272_intadd_56_n1                                |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 447: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product2_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product2_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_9_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.969
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.011 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD2   | 0.162 |   0.162 |    0.151 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.095 |   0.257 |    0.246 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.296 |    0.285 | 
     | nst/mac_8in_instance/FE_OFC464_n113                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.322 |    0.311 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.179 |   0.501 |    0.490 | 
     | nst/mac_8in_instance/intadd_141_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.612 |    0.601 | 
     | nst/mac_8in_instance/intadd_141_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.115 |   0.727 |    0.716 | 
     | nst/mac_8in_instance/intadd_141_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.067 |   0.794 |    0.783 | 
     | nst/mac_8in_instance/U95                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.044 |   0.838 |    0.827 | 
     | nst/mac_8in_instance/U337                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.131 |   0.969 |    0.958 | 
     | nst/mac_8in_instance/FE_RC_2303_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.969 |    0.958 | 
     | nst/product2_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 448: VIOLATED Setup Check with Pin core1_inst/kmem_instance/Q_reg_15_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_15_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.973
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] v |         |       |   0.200 |    0.189 | 
     | core1_inst/kmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.254 | 
     | core1_inst/kmem_instance/U11       | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.358 | 
     | core1_inst/kmem_instance/U27       | A2 v -> ZN ^     | NR2D2   | 0.266 |   0.635 |    0.624 | 
     | core1_inst/kmem_instance/U242      | B1 ^ -> ZN v     | AOI22D0 | 0.171 |   0.806 |    0.795 | 
     | core1_inst/kmem_instance/U246      | A1 v -> Z v      | AN4XD1  | 0.113 |   0.919 |    0.909 | 
     | core1_inst/kmem_instance/U252      | A1 v -> ZN ^     | ND2D1   | 0.053 |   0.973 |    0.962 | 
     | core1_inst/kmem_instance/Q_reg_15_ | D ^              | DFQD1   | 0.000 |   0.973 |    0.962 | 
     +----------------------------------------------------------------------------------------------+ 
Path 449: VIOLATED Setup Check with Pin core1_inst/kmem_instance/Q_reg_18_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_18_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.969
= Slack Time                   -0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] v |         |       |   0.200 |    0.189 | 
     | core1_inst/kmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.254 | 
     | core1_inst/kmem_instance/U11       | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.358 | 
     | core1_inst/kmem_instance/U30       | A2 v -> ZN ^     | NR2D2   | 0.271 |   0.640 |    0.629 | 
     | core1_inst/kmem_instance/U46       | B1 ^ -> ZN v     | AOI22D0 | 0.159 |   0.799 |    0.789 | 
     | core1_inst/kmem_instance/U219      | A4 v -> Z v      | AN4XD1  | 0.112 |   0.911 |    0.901 | 
     | core1_inst/kmem_instance/U220      | A2 v -> ZN ^     | ND2D1   | 0.058 |   0.969 |    0.959 | 
     | core1_inst/kmem_instance/Q_reg_18_ | D ^              | DFQD1   | 0.000 |   0.969 |    0.959 | 
     +----------------------------------------------------------------------------------------------+ 
Path 450: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product3_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.977
= Slack Time                   -0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.011 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.199 |   0.199 |    0.188 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | ND4D2   | 0.088 |   0.287 |    0.276 | 
     | nst/mac_8in_instance/U16                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.034 |   0.320 |    0.310 | 
     | nst/mac_8in_instance/FE_OFC422_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.346 |    0.336 | 
     | nst/mac_8in_instance/U214                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.520 |    0.510 | 
     | nst/mac_8in_instance/intadd_204_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.619 |    0.608 | 
     | nst/mac_8in_instance/intadd_204_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.732 |    0.721 | 
     | nst/mac_8in_instance/intadd_204_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.042 |   0.774 |    0.763 | 
     | nst/mac_8in_instance/U6                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.024 |   0.797 |    0.787 | 
     | nst/mac_8in_instance/U210                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.180 |   0.977 |    0.967 | 
     | nst/mac_8in_instance/U209                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.977 |    0.967 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 451: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_1_
_mac_col_inst/product7_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
28_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.966
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |   -0.010 | 
     | nst/query_q_reg_28_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.198 |   0.198 |    0.187 | 
     | nst/query_q_reg_28_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I ^ -> ZN v  | INVD1   | 0.056 |   0.253 |    0.243 | 
     | nst/mac_8in_instance/U266                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | NR2XD0  | 0.057 |   0.311 |    0.300 | 
     | nst/mac_8in_instance/U59                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> S v   | FA1D0   | 0.171 |   0.481 |    0.471 | 
     | nst/mac_8in_instance/U336                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1   | 0.032 |   0.513 |    0.503 | 
     | nst/mac_8in_instance/U145                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.132 |   0.645 |    0.634 | 
     | nst/mac_8in_instance/intadd_176_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.098 |   0.743 |    0.733 | 
     | nst/mac_8in_instance/intadd_176_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.034 |   0.777 |    0.767 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.096 |   0.874 |    0.863 | 
     | nst/mac_8in_instance/U143                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.966 |    0.955 | 
     | nst/mac_8in_instance/U352                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.966 |    0.955 | 
     | nst/product7_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 452: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.293 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.372 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.443 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.515 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.588 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.662 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.737 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.810 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.086 |   0.907 |    0.897 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   0.967 |    0.957 | 
     | OFC207_intadd_35_n1                                |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 453: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.293 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.372 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.443 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.515 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.588 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.662 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.737 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.810 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.086 |   0.907 |    0.897 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   0.967 |    0.957 | 
     | OFC207_intadd_35_n1                                |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 454: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.293 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.372 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.443 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.515 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.588 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.662 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.737 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.810 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.086 |   0.907 |    0.897 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   0.967 |    0.957 | 
     | OFC207_intadd_35_n1                                |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 455: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.293 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.372 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.443 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.515 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.588 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.662 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.737 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.810 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.086 |   0.907 |    0.897 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   0.967 |    0.957 | 
     | OFC207_intadd_35_n1                                |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 456: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.293 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.372 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.443 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.515 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.588 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.662 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.737 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.810 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.086 |   0.907 |    0.897 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   0.967 |    0.957 | 
     | OFC207_intadd_35_n1                                |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 457: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.293 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.372 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.443 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.515 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.588 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.662 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.737 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.810 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.086 |   0.907 |    0.897 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   0.967 |    0.957 | 
     | OFC207_intadd_35_n1                                |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 458: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.293 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.372 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.443 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.515 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.588 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.662 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.737 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.810 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.086 |   0.907 |    0.897 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   0.967 |    0.957 | 
     | OFC207_intadd_35_n1                                |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 459: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.967
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |   -0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.117 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.293 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.372 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.443 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.515 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.588 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.662 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.737 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.821 |    0.810 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.086 |   0.907 |    0.897 | 
     | nst/intadd_35_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.060 |   0.967 |    0.957 | 
     | OFC207_intadd_35_n1                                |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.967 |    0.957 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 460: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_1_
_mac_col_inst/product7_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.975
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |   -0.010 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.215 |   0.215 |    0.205 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.116 |   0.331 |    0.320 | 
     | nst/mac_8in_instance/U251                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.042 |   0.372 |    0.362 | 
     | nst/mac_8in_instance/FE_OFC388_n213                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.400 |    0.389 | 
     | nst/mac_8in_instance/U245                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.171 |   0.571 |    0.560 | 
     | nst/mac_8in_instance/intadd_176_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.668 |    0.657 | 
     | nst/mac_8in_instance/intadd_176_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.773 |    0.763 | 
     | nst/mac_8in_instance/intadd_176_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.061 |   0.834 |    0.824 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.029 |   0.863 |    0.853 | 
     | nst/mac_8in_instance/U241                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.112 |   0.975 |    0.965 | 
     | nst/mac_8in_instance/U240                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.975 |    0.965 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 461: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_5_
_mac_col_inst/product6_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.974
= Slack Time                   -0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |   -0.010 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.185 |   0.185 |    0.175 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.114 |   0.299 |    0.289 | 
     | nst/mac_8in_instance/U25                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> ZN ^  | IOA21D1 | 0.041 |   0.340 |    0.330 | 
     | nst/mac_8in_instance/FE_RC_2271_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I ^ -> ZN v  | INVD1   | 0.023 |   0.363 |    0.354 | 
     | nst/mac_8in_instance/FE_RC_2272_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.168 |   0.531 |    0.522 | 
     | nst/mac_8in_instance/intadd_209_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.634 |    0.624 | 
     | nst/mac_8in_instance/intadd_209_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.115 |   0.749 |    0.739 | 
     | nst/mac_8in_instance/intadd_209_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.078 |   0.827 |    0.818 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.860 |    0.850 | 
     | nst/mac_8in_instance/U237                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.114 |   0.974 |    0.965 | 
     | nst/mac_8in_instance/U236                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.974 |    0.965 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 462: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_3_
_mac_col_inst/product3_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.981
- Arrival Time                  0.990
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |   -0.009 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.176 |   0.176 |    0.166 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.086 |   0.262 |    0.252 | 
     | nst/mac_8in_instance/U165                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.049 |   0.311 |    0.302 | 
     | nst/mac_8in_instance/U166                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.104 |   0.415 |    0.406 | 
     | nst/mac_8in_instance/U167                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI ^ -> S v  | FA1D0   | 0.128 |   0.543 |    0.534 | 
     | nst/mac_8in_instance/U202                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0   | 0.049 |   0.592 |    0.583 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.146 |   0.738 |    0.729 | 
     | nst/mac_8in_instance/intadd_132_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.049 |   0.787 |    0.777 | 
     | nst/mac_8in_instance/U168                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.077 |   0.864 |    0.855 | 
     | nst/mac_8in_instance/U340                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.127 |   0.990 |    0.981 | 
     | nst/mac_8in_instance/FE_RC_2299_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.990 |    0.981 | 
     | nst/product3_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 463: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_5_
_mac_col_inst/product1_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product1_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.972
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |   -0.009 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.189 |   0.189 |    0.180 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.105 |   0.294 |    0.285 | 
     | nst/mac_8in_instance/U11                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.332 |    0.323 | 
     | nst/mac_8in_instance/FE_OFC323_n193                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.361 |    0.352 | 
     | nst/mac_8in_instance/U202                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.178 |   0.539 |    0.530 | 
     | nst/mac_8in_instance/intadd_214_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.638 |    0.629 | 
     | nst/mac_8in_instance/intadd_214_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.101 |   0.739 |    0.730 | 
     | nst/mac_8in_instance/intadd_214_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B1 v -> ZN ^ | INR2XD0 | 0.070 |   0.809 |    0.800 | 
     | nst/mac_8in_instance/FE_RC_2279_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.046 |   0.855 |    0.846 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.117 |   0.972 |    0.963 | 
     | nst/mac_8in_instance/FE_RC_2280_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.972 |    0.963 | 
     | nst/product1_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 464: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_5_
_mac_col_inst/product7_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product7_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.967
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |   -0.009 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.173 |   0.173 |    0.164 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.102 |   0.275 |    0.266 | 
     | nst/mac_8in_instance/U271                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.313 |    0.304 | 
     | nst/mac_8in_instance/FE_OFC438_n173                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.031 |   0.344 |    0.335 | 
     | nst/mac_8in_instance/U273                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.184 |   0.529 |    0.519 | 
     | nst/mac_8in_instance/intadd_144_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.632 |    0.623 | 
     | nst/mac_8in_instance/intadd_144_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.735 |    0.726 | 
     | nst/mac_8in_instance/intadd_144_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.067 |   0.802 |    0.793 | 
     | nst/mac_8in_instance/U97                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.032 |   0.834 |    0.825 | 
     | nst/mac_8in_instance/U325                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.133 |   0.967 |    0.958 | 
     | nst/mac_8in_instance/U326                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.967 |    0.958 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 465: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_8_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.973
= Slack Time                   -0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.009 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.120 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.296 | 
     | nst/intadd_106_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.376 |    0.367 | 
     | nst/intadd_106_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.471 |    0.462 | 
     | nst/intadd_106_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.571 |    0.563 | 
     | nst/intadd_106_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.669 |    0.660 | 
     | nst/intadd_106_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.766 |    0.757 | 
     | nst/intadd_106_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.861 |    0.852 | 
     | nst/intadd_106_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D0 | 0.112 |   0.973 |    0.964 | 
     | nst/intadd_106_U2                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   0.973 |    0.964 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 466: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_19_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_19_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.973
= Slack Time                   -0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.191 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.214 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.270 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.360 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.673 | 
     | core1_inst/qmem_instance/U274      | B1 ^ -> ZN v     | AOI22D0 | 0.148 |   0.829 |    0.821 | 
     | core1_inst/qmem_instance/U55       | A4 v -> Z v      | AN4XD1  | 0.104 |   0.934 |    0.925 | 
     | core1_inst/qmem_instance/U280      | A1 v -> ZN ^     | CKND2D1 | 0.039 |   0.973 |    0.965 | 
     | core1_inst/qmem_instance/Q_reg_19_ | D ^              | DFQD1   | 0.000 |   0.973 |    0.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 467: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_3_
_mac_col_inst/product3_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.969
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |   -0.008 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.173 |   0.173 |    0.165 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.109 |   0.282 |    0.274 | 
     | nst/mac_8in_instance/U249                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.319 |    0.310 | 
     | nst/mac_8in_instance/FE_OFC486_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.347 |    0.339 | 
     | nst/mac_8in_instance/U215                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.524 |    0.516 | 
     | nst/mac_8in_instance/intadd_196_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.627 |    0.619 | 
     | nst/mac_8in_instance/intadd_196_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.740 |    0.731 | 
     | nst/mac_8in_instance/intadd_196_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.069 |   0.809 |    0.801 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.040 |   0.849 |    0.841 | 
     | nst/mac_8in_instance/U129                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.120 |   0.969 |    0.961 | 
     | nst/mac_8in_instance/FE_RC_2319_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.969 |    0.961 | 
     | nst/product3_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 468: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_2_
_mac_col_inst/product0_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_0_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.964
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |   -0.008 | 
     | nst/query_q_reg_0_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.202 |   0.202 |    0.194 | 
     | nst/query_q_reg_0_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I ^ -> ZN v  | INVD1   | 0.048 |   0.250 |    0.241 | 
     | nst/mac_8in_instance/FE_OFC811_q_temp_64           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | NR2XD0  | 0.055 |   0.305 |    0.297 | 
     | nst/mac_8in_instance/U32                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> S v   | FA1D0   | 0.167 |   0.472 |    0.464 | 
     | nst/mac_8in_instance/U327                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0   | 0.047 |   0.519 |    0.511 | 
     | nst/mac_8in_instance/U117                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.138 |   0.657 |    0.649 | 
     | nst/mac_8in_instance/intadd_191_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.097 |   0.755 |    0.746 | 
     | nst/mac_8in_instance/intadd_191_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.035 |   0.789 |    0.781 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.089 |   0.879 |    0.871 | 
     | nst/mac_8in_instance/U115                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.086 |   0.964 |    0.956 | 
     | nst/mac_8in_instance/U339                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.964 |    0.956 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 469: VIOLATED Setup Check with Pin core2_inst/kmem_instance/Q_reg_12_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_12_/D (v) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.971
- Arrival Time                  0.979
= Slack Time                   -0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] v |         |       |   0.200 |    0.192 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.229 | 
     | core2_inst/kmem_instance/U14                      | A2 ^ -> ZN v     | NR2XD0  | 0.042 |   0.278 |    0.270 | 
     | core2_inst/kmem_instance/U11                      | A2 v -> ZN ^     | CKND2D1 | 0.064 |   0.342 |    0.334 | 
     | core2_inst/kmem_instance/U402                     | A2 ^ -> ZN v     | NR2D1   | 0.032 |   0.374 |    0.366 | 
     | core2_inst/kmem_instance/FE_OFC1677_n344          | I v -> Z v       | CKBD1   | 0.223 |   0.598 |    0.590 | 
     | core2_inst/kmem_instance/U118                     | B1 v -> ZN ^     | AOI22D0 | 0.197 |   0.795 |    0.787 | 
     | core2_inst/kmem_instance/U278                     | A3 ^ -> Z ^      | AN4XD1  | 0.117 |   0.913 |    0.905 | 
     | core2_inst/kmem_instance/U276                     | A2 ^ -> ZN v     | ND2D1   | 0.066 |   0.979 |    0.971 | 
     | core2_inst/kmem_instance/Q_reg_12_                | D v              | DFQD1   | 0.000 |   0.979 |    0.971 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 470: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_1_
_mac_col_inst/product1_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.975
= Slack Time                   -0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |   -0.008 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.179 |   0.179 |    0.172 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.119 |   0.298 |    0.290 | 
     | nst/mac_8in_instance/U270                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.338 |    0.330 | 
     | nst/mac_8in_instance/FE_OFC302_n173                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.367 |    0.359 | 
     | nst/mac_8in_instance/U272                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.539 |    0.531 | 
     | nst/mac_8in_instance/intadd_118_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.648 |    0.640 | 
     | nst/mac_8in_instance/intadd_118_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1   | 0.082 |   0.729 |    0.722 | 
     | nst/mac_8in_instance/intadd_118_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.043 |   0.772 |    0.764 | 
     | nst/mac_8in_instance/U166                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.025 |   0.797 |    0.789 | 
     | nst/mac_8in_instance/U324                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.178 |   0.975 |    0.967 | 
     | nst/mac_8in_instance/U325                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.975 |    0.967 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 471: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_24_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_24_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.974
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.193 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.215 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.272 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.362 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.674 | 
     | core1_inst/qmem_instance/U325      | B1 ^ -> ZN v     | AOI22D0 | 0.167 |   0.848 |    0.841 | 
     | core1_inst/qmem_instance/U326      | A4 v -> Z v      | AN4XD1  | 0.095 |   0.943 |    0.936 | 
     | core1_inst/qmem_instance/U332      | A1 v -> ZN ^     | ND2D1   | 0.031 |   0.974 |    0.966 | 
     | core1_inst/qmem_instance/Q_reg_24_ | D ^              | DFQD1   | 0.000 |   0.974 |    0.966 | 
     +----------------------------------------------------------------------------------------------+ 
Path 472: VIOLATED Setup Check with Pin core2_inst/kmem_instance/Q_reg_19_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_19_/D (v) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.971
- Arrival Time                  0.979
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] v |         |       |   0.200 |    0.193 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.229 | 
     | core2_inst/kmem_instance/U14                      | A2 ^ -> ZN v     | NR2XD0  | 0.042 |   0.278 |    0.271 | 
     | core2_inst/kmem_instance/U11                      | A2 v -> ZN ^     | CKND2D1 | 0.064 |   0.342 |    0.335 | 
     | core2_inst/kmem_instance/U402                     | A2 ^ -> ZN v     | NR2D1   | 0.032 |   0.374 |    0.367 | 
     | core2_inst/kmem_instance/FE_OFC1677_n344          | I v -> Z v       | CKBD1   | 0.223 |   0.598 |    0.591 | 
     | core2_inst/kmem_instance/U158                     | B1 v -> ZN ^     | AOI22D0 | 0.198 |   0.796 |    0.789 | 
     | core2_inst/kmem_instance/U305                     | A3 ^ -> Z ^      | AN4XD1  | 0.117 |   0.913 |    0.906 | 
     | core2_inst/kmem_instance/U303                     | A2 ^ -> ZN v     | ND2D1   | 0.065 |   0.978 |    0.971 | 
     | core2_inst/kmem_instance/Q_reg_19_                | D v              | DFQD1   | 0.000 |   0.979 |    0.971 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 473: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.959
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.267 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.342 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.419 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.497 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.572 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.643 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.716 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.787 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.877 |    0.870 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.081 |   0.959 |    0.952 | 
     | OFC190_intadd_7_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.952 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 474: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.959
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.267 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.342 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.419 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.497 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.572 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.643 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.716 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.787 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.877 |    0.870 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.081 |   0.959 |    0.952 | 
     | OFC190_intadd_7_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.952 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 475: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.959
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.267 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.342 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.419 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.497 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.572 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.643 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.716 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.787 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.877 |    0.870 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.081 |   0.959 |    0.952 | 
     | OFC190_intadd_7_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.952 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 476: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.959
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.267 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.342 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.419 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.497 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.572 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.643 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.716 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.787 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.877 |    0.870 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.081 |   0.959 |    0.952 | 
     | OFC190_intadd_7_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.952 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 477: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.959
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.267 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.342 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.419 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.497 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.572 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.643 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.716 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.787 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.877 |    0.870 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.081 |   0.959 |    0.952 | 
     | OFC190_intadd_7_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.952 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 478: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.959
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.267 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.342 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.419 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.497 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.572 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.643 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.716 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.787 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.877 |    0.870 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.081 |   0.959 |    0.952 | 
     | OFC190_intadd_7_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.952 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 479: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.959
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.267 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.342 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.419 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.497 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.572 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.643 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.716 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.787 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.877 |    0.870 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.081 |   0.959 |    0.952 | 
     | OFC190_intadd_7_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.952 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 480: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.959
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.267 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.342 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.419 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.497 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.572 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.643 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.716 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.787 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.083 |   0.877 |    0.870 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.081 |   0.959 |    0.952 | 
     | OFC190_intadd_7_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.952 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 481: VIOLATED Setup Check with Pin core1_inst/kmem_instance/Q_reg_5_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_5_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  0.961
= Slack Time                   -0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] v |         |       |   0.200 |    0.193 | 
     | core1_inst/kmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.258 | 
     | core1_inst/kmem_instance/U11      | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.362 | 
     | core1_inst/kmem_instance/U30      | A2 v -> ZN ^     | NR2D2   | 0.271 |   0.640 |    0.633 | 
     | core1_inst/kmem_instance/U350     | B1 ^ -> ZN v     | AOI22D0 | 0.148 |   0.788 |    0.781 | 
     | core1_inst/kmem_instance/U353     | A1 v -> Z v      | AN4XD1  | 0.100 |   0.888 |    0.881 | 
     | core1_inst/kmem_instance/U354     | A2 v -> ZN ^     | ND2D1   | 0.072 |   0.961 |    0.954 | 
     | core1_inst/kmem_instance/Q_reg_5_ | D ^              | DFQD1   | 0.001 |   0.961 |    0.954 | 
     +---------------------------------------------------------------------------------------------+ 
Path 482: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_6_
_mac_col_inst/product0_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.971
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |   -0.007 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.182 |   0.182 |    0.175 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.101 |   0.283 |    0.276 | 
     | nst/mac_8in_instance/U11                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.319 |    0.311 | 
     | nst/mac_8in_instance/U82                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.349 |    0.341 | 
     | nst/mac_8in_instance/U193                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.179 |   0.528 |    0.521 | 
     | nst/mac_8in_instance/intadd_223_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.107 |   0.635 |    0.628 | 
     | nst/mac_8in_instance/intadd_223_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.739 |    0.732 | 
     | nst/mac_8in_instance/intadd_223_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.064 |   0.803 |    0.796 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.051 |   0.853 |    0.846 | 
     | nst/mac_8in_instance/U120                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.118 |   0.971 |    0.964 | 
     | nst/mac_8in_instance/FE_RC_2328_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.971 |    0.964 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 483: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.954
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.269 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.343 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.417 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.488 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.562 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.635 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.709 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.782 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.070 |   0.859 |    0.852 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.095 |   0.954 |    0.947 | 
     | OFC1381_array_out_87                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 484: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.954
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.269 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.343 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.417 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.488 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.562 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.635 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.709 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.782 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.070 |   0.859 |    0.852 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.095 |   0.954 |    0.947 | 
     | OFC1381_array_out_87                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 485: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.954
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.269 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.343 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.417 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.488 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.562 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.635 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.709 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.782 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.070 |   0.859 |    0.852 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.095 |   0.954 |    0.947 | 
     | OFC1381_array_out_87                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 486: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.954
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.269 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.343 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.417 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.488 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.562 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.635 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.709 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.782 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.070 |   0.859 |    0.852 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.095 |   0.954 |    0.947 | 
     | OFC1381_array_out_87                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 487: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.954
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.269 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.343 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.417 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.488 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.562 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.635 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.709 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.782 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.070 |   0.859 |    0.852 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.095 |   0.954 |    0.947 | 
     | OFC1381_array_out_87                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 488: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.954
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.269 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.343 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.417 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.488 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.562 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.635 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.709 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.782 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.070 |   0.859 |    0.852 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.095 |   0.954 |    0.947 | 
     | OFC1381_array_out_87                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 489: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.954
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.269 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.343 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.417 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.488 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.562 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.635 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.709 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.782 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.070 |   0.859 |    0.852 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.095 |   0.954 |    0.947 | 
     | OFC1381_array_out_87                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 490: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.954
= Slack Time                   -0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.269 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.343 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.417 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.488 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.562 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.635 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.709 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.782 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.070 |   0.859 |    0.852 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD1 | 0.095 |   0.954 |    0.947 | 
     | OFC1381_array_out_87                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.948 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 491: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_6_
_mac_col_inst/product2_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product2_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.966
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |   -0.006 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.187 |   0.187 |    0.180 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.110 |   0.296 |    0.290 | 
     | nst/mac_8in_instance/U271                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.041 |   0.337 |    0.331 | 
     | nst/mac_8in_instance/FE_OFC319_n173                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.365 |    0.359 | 
     | nst/mac_8in_instance/U273                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.169 |   0.535 |    0.528 | 
     | nst/mac_8in_instance/intadd_157_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.632 |    0.625 | 
     | nst/mac_8in_instance/intadd_157_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.110 |   0.741 |    0.735 | 
     | nst/mac_8in_instance/intadd_157_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.069 |   0.810 |    0.804 | 
     | nst/mac_8in_instance/U111                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.840 |    0.833 | 
     | nst/mac_8in_instance/U324                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.127 |   0.966 |    0.960 | 
     | nst/mac_8in_instance/U325                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.966 |    0.960 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 492: VIOLATED Setup Check with Pin core1_inst/kmem_instance/Q_reg_2_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_2_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.964
= Slack Time                   -0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] v |         |       |   0.200 |    0.194 | 
     | core1_inst/kmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.259 | 
     | core1_inst/kmem_instance/U11      | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.363 | 
     | core1_inst/kmem_instance/U27      | A2 v -> ZN ^     | NR2D2   | 0.266 |   0.635 |    0.629 | 
     | core1_inst/kmem_instance/U375     | B1 ^ -> ZN v     | AOI22D0 | 0.176 |   0.811 |    0.805 | 
     | core1_inst/kmem_instance/U379     | A1 v -> Z v      | AN4XD1  | 0.096 |   0.907 |    0.901 | 
     | core1_inst/kmem_instance/U385     | A1 v -> ZN ^     | ND2D1   | 0.056 |   0.963 |    0.957 | 
     | core1_inst/kmem_instance/Q_reg_2_ | D ^              | DFQD1   | 0.000 |   0.964 |    0.958 | 
     +---------------------------------------------------------------------------------------------+ 
Path 493: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_7_
_mac_col_inst/product6_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
25_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.959
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |   -0.006 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.178 |   0.178 |    0.172 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.076 |   0.254 |    0.248 | 
     | nst/mac_8in_instance/U162                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.043 |   0.297 |    0.291 | 
     | nst/mac_8in_instance/U163                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.103 |   0.400 |    0.394 | 
     | nst/mac_8in_instance/U164                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI ^ -> S v  | FA1D0   | 0.127 |   0.526 |    0.520 | 
     | nst/mac_8in_instance/U230                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD0   | 0.046 |   0.572 |    0.566 | 
     | nst/mac_8in_instance/U231                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.151 |   0.723 |    0.717 | 
     | nst/mac_8in_instance/intadd_161_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.037 |   0.760 |    0.754 | 
     | nst/mac_8in_instance/U166                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.100 |   0.860 |    0.854 | 
     | nst/mac_8in_instance/U348                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.099 |   0.959 |    0.953 | 
     | nst/mac_8in_instance/U349                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.959 |    0.953 | 
     | nst/product6_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 494: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_3_
_mac_col_inst/add0_reg_l2_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add0_reg_l2_
reg_7_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.955
= Slack Time                   -0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |   -0.006 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.122 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.170 |   0.299 |    0.293 | 
     | nst/intadd_16_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.405 |    0.399 | 
     | nst/intadd_16_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.479 |    0.473 | 
     | nst/intadd_16_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.577 |    0.571 | 
     | nst/intadd_16_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.683 |    0.677 | 
     | nst/intadd_16_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.788 |    0.783 | 
     | nst/intadd_16_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D0 | 0.167 |   0.955 |    0.949 | 
     | nst/intadd_16_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   0.955 |    0.950 | 
     | nst/add0_reg_l2_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 495: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_6_
_mac_col_inst/product5_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/key_q_reg_22_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.972
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |   -0.005 | 
     | nst/key_q_reg_22_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.147 |   0.147 |    0.142 | 
     | nst/key_q_reg_22_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.100 |   0.247 |    0.242 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.284 |    0.279 | 
     | nst/mac_8in_instance/FE_OFC398_n113                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.311 |    0.306 | 
     | nst/mac_8in_instance/U230                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.173 |   0.485 |    0.479 | 
     | nst/mac_8in_instance/intadd_218_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.586 |    0.581 | 
     | nst/mac_8in_instance/intadd_218_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.121 |   0.708 |    0.702 | 
     | nst/mac_8in_instance/intadd_218_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.055 |   0.762 |    0.757 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.028 |   0.791 |    0.785 | 
     | nst/mac_8in_instance/U227                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.181 |   0.972 |    0.966 | 
     | nst/mac_8in_instance/U226                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.972 |    0.966 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 496: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_3_
_mac_col_inst/product3_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.966
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |   -0.005 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.173 |   0.173 |    0.168 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.109 |   0.282 |    0.277 | 
     | nst/mac_8in_instance/U249                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.319 |    0.314 | 
     | nst/mac_8in_instance/FE_OFC486_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.347 |    0.342 | 
     | nst/mac_8in_instance/U215                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.524 |    0.519 | 
     | nst/mac_8in_instance/intadd_196_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.627 |    0.622 | 
     | nst/mac_8in_instance/intadd_196_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.740 |    0.735 | 
     | nst/mac_8in_instance/intadd_196_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.069 |   0.809 |    0.804 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.032 |   0.841 |    0.836 | 
     | nst/mac_8in_instance/U261                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.125 |   0.966 |    0.961 | 
     | nst/mac_8in_instance/U211                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.966 |    0.961 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 497: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.958
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.302 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.377 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.450 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.523 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.596 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.669 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.742 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.815 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.138 |   0.958 |    0.953 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 498: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.958
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.302 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.377 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.450 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.523 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.596 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.669 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.742 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.815 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.138 |   0.958 |    0.953 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 499: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.958
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.302 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.377 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.450 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.523 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.596 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.669 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.742 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.815 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.138 |   0.958 |    0.953 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 500: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.958
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.302 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.377 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.450 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.523 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.596 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.669 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.742 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.815 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.138 |   0.958 |    0.953 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 501: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.958
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.302 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.377 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.450 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.523 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.596 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.669 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.742 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.815 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.138 |   0.958 |    0.953 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 502: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.958
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.302 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.377 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.450 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.523 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.596 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.669 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.742 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.815 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.138 |   0.958 |    0.953 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 503: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.958
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.302 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.377 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.450 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.523 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.596 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.669 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.742 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.815 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.138 |   0.958 |    0.953 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 504: VIOLATED Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.958
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.124 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.302 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.377 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.450 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.523 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.596 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.669 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.742 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.815 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.138 |   0.958 |    0.953 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 505: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.953
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.127 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.270 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.344 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.421 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.499 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.574 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.645 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.718 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.789 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D1 | 0.159 |   0.953 |    0.948 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.953 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 506: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.953
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.127 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.270 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.344 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.421 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.499 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.574 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.645 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.718 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.789 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D1 | 0.159 |   0.953 |    0.948 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.953 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 507: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.953
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.127 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.270 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.344 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.421 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.499 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.574 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.645 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.718 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.789 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D1 | 0.159 |   0.953 |    0.948 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.953 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 508: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.953
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.127 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.270 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.344 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.421 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.499 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.574 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.645 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.718 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.789 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D1 | 0.159 |   0.953 |    0.948 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.953 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 509: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.953
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.127 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.270 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.344 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.421 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.499 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.574 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.645 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.718 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.789 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D1 | 0.159 |   0.953 |    0.948 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.953 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 510: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.953
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.127 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.270 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.344 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.421 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.499 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.574 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.645 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.718 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.789 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D1 | 0.159 |   0.953 |    0.948 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.953 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 511: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.953
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.127 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.270 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.344 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.421 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.499 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.574 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.645 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.718 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.789 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D1 | 0.159 |   0.953 |    0.948 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.953 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 512: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_1__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.953
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.005 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.127 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.274 |    0.270 | 
     | nst/intadd_7_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.349 |    0.344 | 
     | nst/intadd_7_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.426 |    0.421 | 
     | nst/intadd_7_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.504 |    0.499 | 
     | nst/intadd_7_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.579 |    0.574 | 
     | nst/intadd_7_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.650 |    0.645 | 
     | nst/intadd_7_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.723 |    0.718 | 
     | nst/intadd_7_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.794 |    0.789 | 
     | nst/intadd_7_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D1 | 0.159 |   0.953 |    0.948 | 
     | nst/intadd_7_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_1__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.953 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 513: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_5_
_mac_col_inst/product3_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product3_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
13_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.970
= Slack Time                   -0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |   -0.005 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD2   | 0.160 |   0.160 |    0.155 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.087 |   0.247 |    0.242 | 
     | nst/mac_8in_instance/U238                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.284 |    0.279 | 
     | nst/mac_8in_instance/FE_OFC290_n133                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.310 |    0.305 | 
     | nst/mac_8in_instance/U240                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.169 |   0.479 |    0.474 | 
     | nst/mac_8in_instance/intadd_148_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.582 |    0.577 | 
     | nst/mac_8in_instance/intadd_148_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.687 |    0.683 | 
     | nst/mac_8in_instance/intadd_148_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.064 |   0.751 |    0.747 | 
     | nst/mac_8in_instance/U139                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.035 |   0.786 |    0.782 | 
     | nst/mac_8in_instance/U321                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.184 |   0.970 |    0.966 | 
     | nst/mac_8in_instance/U322                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.970 |    0.966 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 514: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product0_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_5_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_2_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.981
- Arrival Time                  0.985
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.004 | 
     | nst/query_q_reg_2_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.222 |   0.222 |    0.218 | 
     | nst/query_q_reg_2_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D1 | 0.080 |   0.302 |    0.298 | 
     | nst/mac_8in_instance/U9                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.110 |   0.412 |    0.408 | 
     | nst/mac_8in_instance/U32                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> S v  | FA1D0   | 0.136 |   0.548 |    0.544 | 
     | nst/mac_8in_instance/U323                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.033 |   0.581 |    0.577 | 
     | nst/mac_8in_instance/U189                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.145 |   0.726 |    0.722 | 
     | nst/mac_8in_instance/intadd_207_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.050 |   0.777 |    0.772 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.080 |   0.857 |    0.853 | 
     | nst/mac_8in_instance/U118                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.128 |   0.985 |    0.981 | 
     | nst/mac_8in_instance/FE_RC_2322_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.985 |    0.981 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 515: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_1_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.974
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.004 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.124 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.168 |   0.296 |    0.292 | 
     | nst/intadd_1_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.393 |    0.389 | 
     | nst/intadd_1_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.497 |    0.493 | 
     | nst/intadd_1_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.570 |    0.566 | 
     | nst/intadd_1_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.669 |    0.665 | 
     | nst/intadd_1_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.763 |    0.759 | 
     | nst/intadd_1_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.857 |    0.853 | 
     | nst/intadd_1_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.948 |    0.944 | 
     | nst/intadd_1_U2                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1 | 0.026 |   0.974 |    0.969 | 
     | nst/U12                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1 | 0.000 |   0.974 |    0.969 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 516: VIOLATED Setup Check with Pin core1_inst/kmem_instance/Q_reg_10_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_10_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  0.958
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] v |         |       |   0.200 |    0.196 | 
     | core1_inst/kmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.261 | 
     | core1_inst/kmem_instance/U11       | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.365 | 
     | core1_inst/kmem_instance/U27       | A2 v -> ZN ^     | NR2D2   | 0.266 |   0.635 |    0.631 | 
     | core1_inst/kmem_instance/U42       | B1 ^ -> ZN v     | AOI22D0 | 0.167 |   0.802 |    0.798 | 
     | core1_inst/kmem_instance/U297      | A1 v -> Z v      | AN4XD1  | 0.090 |   0.892 |    0.888 | 
     | core1_inst/kmem_instance/U303      | A1 v -> ZN ^     | ND2D1   | 0.066 |   0.957 |    0.953 | 
     | core1_inst/kmem_instance/Q_reg_10_ | D ^              | DFQD1   | 0.001 |   0.958 |    0.954 | 
     +----------------------------------------------------------------------------------------------+ 
Path 517: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product7_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.967
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.004 | 
     | nst/query_q_reg_30_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.206 |   0.206 |    0.202 | 
     | nst/query_q_reg_30_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D1 | 0.078 |   0.284 |    0.279 | 
     | nst/mac_8in_instance/U25                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.119 |   0.402 |    0.398 | 
     | nst/mac_8in_instance/U57                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> S v  | FA1D0   | 0.133 |   0.536 |    0.532 | 
     | nst/mac_8in_instance/U333                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1   | 0.029 |   0.565 |    0.561 | 
     | nst/mac_8in_instance/U242                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D1   | 0.131 |   0.696 |    0.692 | 
     | nst/mac_8in_instance/intadd_200_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.049 |   0.745 |    0.741 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.044 |   0.789 |    0.785 | 
     | nst/mac_8in_instance/U240                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> Z ^  | XOR3D1  | 0.178 |   0.967 |    0.963 | 
     | nst/mac_8in_instance/U239                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.967 |    0.963 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 518: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_7_
_mac_col_inst/product1_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.967
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |   -0.004 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.181 |   0.181 |    0.177 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.108 |   0.289 |    0.285 | 
     | nst/mac_8in_instance/U13                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.327 |    0.323 | 
     | nst/mac_8in_instance/FE_OFC384_n193                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.357 |    0.353 | 
     | nst/mac_8in_instance/U260                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.534 |    0.530 | 
     | nst/mac_8in_instance/intadd_230_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.638 |    0.634 | 
     | nst/mac_8in_instance/intadd_230_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.116 |   0.753 |    0.749 | 
     | nst/mac_8in_instance/intadd_230_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.064 |   0.817 |    0.813 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.032 |   0.849 |    0.845 | 
     | nst/mac_8in_instance/U196                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.118 |   0.967 |    0.963 | 
     | nst/mac_8in_instance/U195                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.967 |    0.963 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 519: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_1_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.968
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.004 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.124 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.168 |   0.296 |    0.292 | 
     | nst/intadd_1_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.393 |    0.389 | 
     | nst/intadd_1_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.497 |    0.493 | 
     | nst/intadd_1_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.570 |    0.566 | 
     | nst/intadd_1_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.669 |    0.665 | 
     | nst/intadd_1_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.763 |    0.759 | 
     | nst/intadd_1_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.857 |    0.853 | 
     | nst/intadd_1_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D0 | 0.111 |   0.968 |    0.964 | 
     | nst/intadd_1_U2                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1 | 0.000 |   0.968 |    0.964 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 520: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_25_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_25_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.972
= Slack Time                   -0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.196 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.219 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.275 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.365 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.677 | 
     | core1_inst/qmem_instance/U335      | B1 ^ -> ZN v     | AOI22D0 | 0.158 |   0.839 |    0.835 | 
     | core1_inst/qmem_instance/U336      | A4 v -> Z v      | AN4D0   | 0.107 |   0.946 |    0.942 | 
     | core1_inst/qmem_instance/U342      | A1 v -> ZN ^     | ND2D1   | 0.026 |   0.972 |    0.968 | 
     | core1_inst/qmem_instance/Q_reg_25_ | D ^              | DFQD1   | 0.000 |   0.972 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 521: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product1_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.958
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |        |       |   0.000 |   -0.004 | 
     | nst/query_q_reg_7_                                 |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.202 |   0.202 |    0.198 | 
     | nst/query_q_reg_7_                                 |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I ^ -> ZN v  | INVD1  | 0.046 |   0.248 |    0.245 | 
     | nst/mac_8in_instance/FE_OFC766_q_temp_135          |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1  | 0.048 |   0.296 |    0.292 | 
     | nst/mac_8in_instance/U37                           |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A ^ -> S ^   | FA1D0  | 0.154 |   0.450 |    0.446 | 
     | nst/mac_8in_instance/U322                          |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I ^ -> ZN v  | CKND1  | 0.030 |   0.480 |    0.476 | 
     | nst/mac_8in_instance/U124                          |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> CO v  | FA1D0  | 0.131 |   0.611 |    0.607 | 
     | nst/mac_8in_instance/intadd_206_U3                 |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0  | 0.105 |   0.716 |    0.712 | 
     | nst/mac_8in_instance/intadd_206_U2                 |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1  | 0.068 |   0.784 |    0.781 | 
     | nst/mac_8in_instance/U2                            |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1  | 0.029 |   0.814 |    0.810 | 
     | nst/mac_8in_instance/U195                          |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A3 v -> Z ^  | XOR3D0 | 0.144 |   0.958 |    0.954 | 
     | nst/mac_8in_instance/U194                          |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1  | 0.000 |   0.958 |    0.955 | 
     | nst/product1_reg_reg_6_                            |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 522: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_2_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.966
= Slack Time                   -0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.004 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.127 |   0.127 |    0.123 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0 | 0.175 |   0.302 |    0.299 | 
     | nst/intadd_64_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.376 |    0.372 | 
     | nst/intadd_64_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.471 |    0.467 | 
     | nst/intadd_64_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.565 |    0.561 | 
     | nst/intadd_64_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.658 |    0.655 | 
     | nst/intadd_64_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.754 |    0.751 | 
     | nst/intadd_64_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.850 |    0.847 | 
     | nst/intadd_64_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D0 | 0.116 |   0.966 |    0.963 | 
     | nst/intadd_64_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1 | 0.000 |   0.966 |    0.963 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 523: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_17_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_17_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.965
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.197 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.219 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.276 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.366 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.678 | 
     | core1_inst/qmem_instance/U254      | B1 ^ -> ZN v     | AOI22D0 | 0.166 |   0.847 |    0.844 | 
     | core1_inst/qmem_instance/U255      | A1 v -> Z v      | AN4XD1  | 0.078 |   0.925 |    0.922 | 
     | core1_inst/qmem_instance/U58       | A1 v -> ZN ^     | ND2D1   | 0.040 |   0.965 |    0.961 | 
     | core1_inst/qmem_instance/Q_reg_17_ | D ^              | DFQD1   | 0.000 |   0.965 |    0.962 | 
     +----------------------------------------------------------------------------------------------+ 
Path 524: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_2_
_mac_col_inst/product2_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.959
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |   -0.003 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.162 |   0.162 |    0.158 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.069 |   0.231 |    0.227 | 
     | nst/mac_8in_instance/U150                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.046 |   0.277 |    0.273 | 
     | nst/mac_8in_instance/U151                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.106 |   0.383 |    0.380 | 
     | nst/mac_8in_instance/U152                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> S v  | FA1D0   | 0.129 |   0.512 |    0.509 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0   | 0.049 |   0.561 |    0.558 | 
     | nst/mac_8in_instance/U204                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.155 |   0.716 |    0.712 | 
     | nst/mac_8in_instance/intadd_125_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.052 |   0.768 |    0.764 | 
     | nst/mac_8in_instance/U14                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.103 |   0.870 |    0.867 | 
     | nst/mac_8in_instance/U336                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.089 |   0.959 |    0.956 | 
     | nst/mac_8in_instance/U337                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.959 |    0.956 | 
     | nst/product2_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 525: VIOLATED Setup Check with Pin core1_inst/kmem_instance/Q_reg_16_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_16_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  0.957
= Slack Time                   -0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] v |         |       |   0.200 |    0.197 | 
     | core1_inst/kmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.261 | 
     | core1_inst/kmem_instance/U11       | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.366 | 
     | core1_inst/kmem_instance/U27       | A2 v -> ZN ^     | NR2D2   | 0.266 |   0.635 |    0.632 | 
     | core1_inst/kmem_instance/U232      | B1 ^ -> ZN v     | AOI22D0 | 0.150 |   0.785 |    0.781 | 
     | core1_inst/kmem_instance/U235      | A4 v -> Z v      | AN4XD1  | 0.104 |   0.889 |    0.886 | 
     | core1_inst/kmem_instance/U241      | A1 v -> ZN ^     | ND2D1   | 0.068 |   0.957 |    0.953 | 
     | core1_inst/kmem_instance/Q_reg_16_ | D ^              | DFQD1   | 0.001 |   0.957 |    0.954 | 
     +----------------------------------------------------------------------------------------------+ 
Path 526: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/product5_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
22_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.957
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |   -0.003 | 
     | nst/query_q_reg_22_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.191 |   0.191 |    0.189 | 
     | nst/query_q_reg_22_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I ^ -> ZN v  | INVD0   | 0.072 |   0.263 |    0.260 | 
     | nst/mac_8in_instance/U143                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D0   | 0.101 |   0.364 |    0.361 | 
     | nst/mac_8in_instance/U268                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.165 |   0.529 |    0.526 | 
     | nst/mac_8in_instance/intadd_138_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.095 |   0.624 |    0.621 | 
     | nst/mac_8in_instance/intadd_138_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.096 |   0.720 |    0.717 | 
     | nst/mac_8in_instance/intadd_138_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.049 |   0.768 |    0.765 | 
     | nst/mac_8in_instance/U139                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.097 |   0.866 |    0.863 | 
     | nst/mac_8in_instance/U346                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.092 |   0.957 |    0.955 | 
     | nst/mac_8in_instance/U347                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.957 |    0.955 | 
     | nst/product5_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 527: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_2_
_mac_col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.967
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.003 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.128 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0 | 0.175 |   0.306 |    0.303 | 
     | nst/intadd_8_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.378 |    0.375 | 
     | nst/intadd_8_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.474 |    0.471 | 
     | nst/intadd_8_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.568 |    0.565 | 
     | nst/intadd_8_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.666 |    0.663 | 
     | nst/intadd_8_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.760 |    0.757 | 
     | nst/intadd_8_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.855 |    0.852 | 
     | nst/intadd_8_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D0 | 0.112 |   0.967 |    0.964 | 
     | nst/intadd_8_U2                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1 | 0.000 |   0.967 |    0.964 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 528: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_8_
_mac_col_inst/product2_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product2_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_9_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.965
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.000 |   -0.003 | 
     | nst/key_q_reg_9_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.142 |   0.142 |    0.140 | 
     | nst/key_q_reg_9_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A3 ^ -> ZN v | ND4D1   | 0.105 |   0.247 |    0.244 | 
     | nst/mac_8in_instance/U16                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1   | 0.046 |   0.293 |    0.291 | 
     | nst/mac_8in_instance/FE_OFC368_n133                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.032 |   0.326 |    0.323 | 
     | nst/mac_8in_instance/U206                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0   | 0.169 |   0.495 |    0.492 | 
     | nst/mac_8in_instance/intadd_237_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.096 |   0.590 |    0.588 | 
     | nst/mac_8in_instance/intadd_237_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.703 |    0.700 | 
     | nst/mac_8in_instance/intadd_237_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.044 |   0.746 |    0.744 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.025 |   0.771 |    0.768 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.194 |   0.965 |    0.963 | 
     | nst/mac_8in_instance/U202                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1   | 0.000 |   0.965 |    0.963 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 529: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_5_
_mac_col_inst/product6_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  0.957
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |   -0.003 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.175 |   0.175 |    0.172 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.096 |   0.271 |    0.268 | 
     | nst/mac_8in_instance/U286                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.307 |    0.304 | 
     | nst/mac_8in_instance/FE_OFC378_n193                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.335 |    0.333 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.507 |    0.504 | 
     | nst/mac_8in_instance/intadd_145_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.610 |    0.607 | 
     | nst/mac_8in_instance/intadd_145_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.718 |    0.715 | 
     | nst/mac_8in_instance/intadd_145_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.064 |   0.782 |    0.779 | 
     | nst/mac_8in_instance/U19                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.811 |    0.808 | 
     | nst/mac_8in_instance/U327                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.146 |   0.957 |    0.954 | 
     | nst/mac_8in_instance/U328                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.957 |    0.954 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 530: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_8_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.970
- Arrival Time                  0.972
= Slack Time                   -0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.003 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.132 |   0.132 |    0.129 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.310 |    0.308 | 
     | nst/intadd_107_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.383 |    0.380 | 
     | nst/intadd_107_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.477 |    0.474 | 
     | nst/intadd_107_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.572 |    0.570 | 
     | nst/intadd_107_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.666 |    0.664 | 
     | nst/intadd_107_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.763 |    0.760 | 
     | nst/intadd_107_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.858 |    0.855 | 
     | nst/intadd_107_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.090 |   0.948 |    0.945 | 
     | nst/intadd_107_U2                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1 | 0.024 |   0.972 |    0.970 | 
     | nst/U17                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   0.972 |    0.970 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 531: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.960
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.002 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.125 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.163 |   0.291 |    0.288 | 
     | nst/intadd_23_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.390 |    0.387 | 
     | nst/intadd_23_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.487 |    0.485 | 
     | nst/intadd_23_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.592 |    0.590 | 
     | nst/intadd_23_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.669 |    0.667 | 
     | nst/intadd_23_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.740 |    0.737 | 
     | nst/intadd_23_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.830 |    0.828 | 
     | nst/intadd_23_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D0 | 0.129 |   0.959 |    0.957 | 
     | nst/intadd_23_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   0.960 |    0.957 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 532: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_4_
_mac_col_inst/add0_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add0_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.970
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |   -0.002 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.125 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.163 |   0.291 |    0.288 | 
     | nst/intadd_23_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.390 |    0.387 | 
     | nst/intadd_23_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.487 |    0.485 | 
     | nst/intadd_23_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.592 |    0.590 | 
     | nst/intadd_23_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.669 |    0.667 | 
     | nst/intadd_23_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.740 |    0.737 | 
     | nst/intadd_23_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.830 |    0.828 | 
     | nst/intadd_23_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.937 |    0.935 | 
     | nst/intadd_23_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1 | 0.033 |   0.970 |    0.968 | 
     | nst/FE_OFC498_intadd_23_n1                         |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   0.970 |    0.968 | 
     | nst/add0_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 533: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_7_
_mac_col_inst/product4_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.962
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |   -0.002 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.172 |   0.172 |    0.170 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.103 |   0.275 |    0.273 | 
     | nst/mac_8in_instance/U21                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.044 |   0.319 |    0.317 | 
     | nst/mac_8in_instance/FE_OFC355_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.347 |    0.345 | 
     | nst/mac_8in_instance/U221                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.523 |    0.521 | 
     | nst/mac_8in_instance/intadd_227_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.625 |    0.623 | 
     | nst/mac_8in_instance/intadd_227_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.737 |    0.735 | 
     | nst/mac_8in_instance/intadd_227_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.058 |   0.795 |    0.793 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.040 |   0.835 |    0.833 | 
     | nst/mac_8in_instance/U133                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.127 |   0.961 |    0.959 | 
     | nst/mac_8in_instance/FE_RC_2333_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.962 |    0.959 | 
     | nst/product4_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 534: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.953
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.128 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.271 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.342 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.415 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.490 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.565 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.642 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.716 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.788 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.161 |   0.951 |    0.949 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q5_ | D ^          | DFQD1 | 0.002 |   0.953 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 535: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.953
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.128 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.271 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.342 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.415 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.490 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.565 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.642 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.716 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.788 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.161 |   0.951 |    0.949 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q4_ | D ^          | DFQD1 | 0.002 |   0.953 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 536: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.953
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.128 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.271 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.342 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.415 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.490 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.565 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.642 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.716 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.788 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.161 |   0.951 |    0.949 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q6_ | D ^          | DFQD1 | 0.002 |   0.953 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 537: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_1_
_mac_col_inst/product2_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_8_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.960
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |   -0.002 | 
     | nst/query_q_reg_8_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.146 |   0.146 |    0.144 | 
     | nst/query_q_reg_8_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.101 |   0.247 |    0.245 | 
     | nst/mac_8in_instance/U248                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.048 |   0.295 |    0.293 | 
     | nst/mac_8in_instance/FE_OFC433_n133                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.035 |   0.330 |    0.328 | 
     | nst/mac_8in_instance/U260                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.175 |   0.505 |    0.503 | 
     | nst/mac_8in_instance/intadd_181_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.604 |    0.602 | 
     | nst/mac_8in_instance/intadd_181_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.715 |    0.713 | 
     | nst/mac_8in_instance/intadd_181_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.076 |   0.792 |    0.790 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.035 |   0.827 |    0.825 | 
     | nst/mac_8in_instance/U204                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.133 |   0.960 |    0.958 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.960 |    0.958 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 538: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.953
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.128 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.271 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.342 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.416 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.490 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.566 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.642 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.716 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.788 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.161 |   0.951 |    0.949 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ | D ^          | DFQD1 | 0.002 |   0.953 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 539: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.953
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.128 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.271 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.342 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.416 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.490 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.566 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.642 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.716 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.788 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.161 |   0.951 |    0.949 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ | D ^          | DFQD1 | 0.002 |   0.953 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 540: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_3_
_mac_col_inst/product7_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.963
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |   -0.002 | 
     | nst/query_q_reg_28_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.182 |   0.182 |    0.180 | 
     | nst/query_q_reg_28_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.104 |   0.286 |    0.284 | 
     | nst/mac_8in_instance/U30                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.324 |    0.322 | 
     | nst/mac_8in_instance/FE_OFC376_n113                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.351 |    0.349 | 
     | nst/mac_8in_instance/U245                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.175 |   0.525 |    0.524 | 
     | nst/mac_8in_instance/intadd_192_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.625 |    0.623 | 
     | nst/mac_8in_instance/intadd_192_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.737 |    0.735 | 
     | nst/mac_8in_instance/intadd_192_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.070 |   0.807 |    0.805 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.032 |   0.839 |    0.837 | 
     | nst/mac_8in_instance/U241                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.124 |   0.963 |    0.961 | 
     | nst/mac_8in_instance/U240                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.963 |    0.961 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 541: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.953
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.128 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.271 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.342 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.416 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.490 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.566 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.642 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.717 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.788 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.161 |   0.951 |    0.949 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q0_ | D ^          | DFQD1 | 0.002 |   0.953 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 542: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.953
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.128 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.271 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.342 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.416 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.490 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.566 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.642 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.717 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.788 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.161 |   0.951 |    0.949 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ | D ^          | DFQD1 | 0.002 |   0.953 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 543: VIOLATED Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.953
= Slack Time                   -0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |   -0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.129 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.271 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.342 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.416 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.490 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.566 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.642 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.717 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.788 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D2 | 0.161 |   0.951 |    0.949 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q3_ | D ^          | DFQD1 | 0.002 |   0.953 |    0.951 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 544: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_2_
_mac_col_inst/product3_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
12_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.969
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |   -0.001 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.162 |   0.162 |    0.161 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.109 |   0.271 |    0.270 | 
     | nst/mac_8in_instance/U18                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.310 |    0.308 | 
     | nst/mac_8in_instance/U93                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.339 |    0.338 | 
     | nst/mac_8in_instance/U215                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.173 |   0.512 |    0.511 | 
     | nst/mac_8in_instance/intadd_188_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.612 |    0.611 | 
     | nst/mac_8in_instance/intadd_188_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.110 |   0.722 |    0.721 | 
     | nst/mac_8in_instance/intadd_188_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.045 |   0.767 |    0.766 | 
     | nst/mac_8in_instance/U7                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.025 |   0.792 |    0.790 | 
     | nst/mac_8in_instance/U211                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.177 |   0.969 |    0.968 | 
     | nst/mac_8in_instance/U210                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.969 |    0.968 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 545: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_8_
_mac_col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.967
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.001 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.132 |   0.132 |    0.131 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.310 |    0.309 | 
     | nst/intadd_107_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.383 |    0.381 | 
     | nst/intadd_107_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.477 |    0.475 | 
     | nst/intadd_107_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.572 |    0.571 | 
     | nst/intadd_107_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.666 |    0.665 | 
     | nst/intadd_107_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.763 |    0.762 | 
     | nst/intadd_107_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.858 |    0.857 | 
     | nst/intadd_107_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D0 | 0.109 |   0.967 |    0.965 | 
     | nst/intadd_107_U2                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   0.967 |    0.965 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 546: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_3_
_mac_col_inst/product3_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
13_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.982
- Arrival Time                  0.983
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |   -0.001 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.176 |   0.176 |    0.174 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.086 |   0.262 |    0.261 | 
     | nst/mac_8in_instance/U165                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.049 |   0.311 |    0.310 | 
     | nst/mac_8in_instance/U166                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.104 |   0.415 |    0.414 | 
     | nst/mac_8in_instance/U167                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI ^ -> S v  | FA1D0   | 0.128 |   0.543 |    0.542 | 
     | nst/mac_8in_instance/U202                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0   | 0.049 |   0.592 |    0.591 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.146 |   0.738 |    0.737 | 
     | nst/mac_8in_instance/intadd_132_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.049 |   0.787 |    0.786 | 
     | nst/mac_8in_instance/U168                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D0   | 0.064 |   0.851 |    0.850 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A3 ^ -> Z v  | XOR3D0  | 0.132 |   0.983 |    0.982 | 
     | nst/mac_8in_instance/U316                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.983 |    0.982 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 547: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_8_
_mac_col_inst/product0_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.968
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.000 |   -0.001 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.146 |   0.146 |    0.145 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.099 |   0.245 |    0.244 | 
     | nst/mac_8in_instance/U11                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.284 |    0.283 | 
     | nst/mac_8in_instance/FE_OFC364_n213                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.313 |    0.312 | 
     | nst/mac_8in_instance/U258                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.491 |    0.490 | 
     | nst/mac_8in_instance/intadd_239_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.595 |    0.594 | 
     | nst/mac_8in_instance/intadd_239_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.700 |    0.699 | 
     | nst/mac_8in_instance/intadd_239_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.058 |   0.758 |    0.757 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.029 |   0.787 |    0.786 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.181 |   0.968 |    0.967 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1   | 0.000 |   0.968 |    0.967 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 548: VIOLATED Setup Check with Pin core1_inst/qmem_instance/Q_reg_31_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_31_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.966
= Slack Time                   -0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.199 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.222 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.278 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.368 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.680 | 
     | core1_inst/qmem_instance/U398      | B1 ^ -> ZN v     | AOI22D0 | 0.163 |   0.844 |    0.843 | 
     | core1_inst/qmem_instance/U399      | A4 v -> Z v      | AN4XD1  | 0.092 |   0.936 |    0.935 | 
     | core1_inst/qmem_instance/U404      | A1 v -> ZN ^     | ND2D1   | 0.030 |   0.966 |    0.965 | 
     | core1_inst/qmem_instance/Q_reg_31_ | D ^              | DFQD1   | 0.000 |   0.966 |    0.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 549: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_2_
_mac_col_inst/product0_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_2_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.968
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |   -0.001 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.151 |   0.151 |    0.150 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.097 |   0.248 |    0.247 | 
     | nst/mac_8in_instance/U302                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.041 |   0.289 |    0.288 | 
     | nst/mac_8in_instance/FE_OFC301_n213                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.318 |    0.317 | 
     | nst/mac_8in_instance/U303                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.492 |    0.491 | 
     | nst/mac_8in_instance/intadd_127_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.589 |    0.588 | 
     | nst/mac_8in_instance/intadd_127_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.692 |    0.691 | 
     | nst/mac_8in_instance/intadd_127_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.063 |   0.755 |    0.754 | 
     | nst/mac_8in_instance/U183                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.034 |   0.789 |    0.788 | 
     | nst/mac_8in_instance/U328                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.179 |   0.968 |    0.967 | 
     | nst/mac_8in_instance/U329                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.968 |    0.967 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 550: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_8_
_mac_col_inst/add2_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add2_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.969
= Slack Time                   -0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |   -0.001 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.138 |   0.138 |    0.137 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.183 |   0.321 |    0.320 | 
     | nst/intadd_53_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.423 |    0.422 | 
     | nst/intadd_53_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.529 |    0.528 | 
     | nst/intadd_53_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.630 |    0.629 | 
     | nst/intadd_53_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.724 |    0.723 | 
     | nst/intadd_53_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.827 |    0.826 | 
     | nst/intadd_53_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.112 |   0.938 |    0.938 | 
     | nst/intadd_53_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1 | 0.031 |   0.969 |    0.968 | 
     | nst/U11                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   0.969 |    0.968 | 
     | nst/add2_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 551: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_6_
_mac_col_inst/product3_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product3_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
12_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.958
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |   -0.000 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.192 |   0.192 |    0.191 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I ^ -> ZN v  | INVD1   | 0.048 |   0.239 |    0.239 | 
     | nst/mac_8in_instance/FE_OFC1661_q_temp_204         |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | NR2D1   | 0.057 |   0.297 |    0.296 | 
     | nst/mac_8in_instance/U46                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> S v   | FA1D0   | 0.170 |   0.467 |    0.467 | 
     | nst/mac_8in_instance/U330                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.031 |   0.498 |    0.498 | 
     | nst/mac_8in_instance/U133                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.137 |   0.635 |    0.635 | 
     | nst/mac_8in_instance/intadd_220_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.098 |   0.734 |    0.733 | 
     | nst/mac_8in_instance/intadd_220_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.032 |   0.766 |    0.765 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.105 |   0.871 |    0.870 | 
     | nst/mac_8in_instance/U132                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.958 |    0.958 | 
     | nst/mac_8in_instance/U344                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.958 |    0.958 | 
     | nst/product3_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 552: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_7_
_mac_col_inst/add0_reg_l2_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add0_reg_l2_
reg_7_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.958
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |   -0.000 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.132 |   0.132 |    0.131 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.305 |    0.305 | 
     | nst/intadd_100_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.404 |    0.404 | 
     | nst/intadd_100_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.509 |    0.509 | 
     | nst/intadd_100_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.611 |    0.611 | 
     | nst/intadd_100_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.717 |    0.716 | 
     | nst/intadd_100_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.109 |   0.826 |    0.825 | 
     | nst/intadd_100_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D0 | 0.132 |   0.958 |    0.958 | 
     | nst/intadd_100_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1 | 0.000 |   0.958 |    0.958 | 
     | nst/add0_reg_l2_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 553: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_7_
_mac_col_inst/product4_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.962
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |   -0.000 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.172 |   0.172 |    0.172 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.103 |   0.275 |    0.275 | 
     | nst/mac_8in_instance/U21                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.044 |   0.319 |    0.319 | 
     | nst/mac_8in_instance/FE_OFC355_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.347 |    0.347 | 
     | nst/mac_8in_instance/U221                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.523 |    0.522 | 
     | nst/mac_8in_instance/intadd_227_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.625 |    0.624 | 
     | nst/mac_8in_instance/intadd_227_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.737 |    0.737 | 
     | nst/mac_8in_instance/intadd_227_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.058 |   0.795 |    0.795 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0   | 0.041 |   0.836 |    0.836 | 
     | nst/mac_8in_instance/U218                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.125 |   0.962 |    0.962 | 
     | nst/mac_8in_instance/U217                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.962 |    0.962 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 554: VIOLATED Setup Check with Pin core1_inst/kmem_instance/Q_reg_1_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_1_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.961
= Slack Time                   -0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] v |         |       |   0.200 |    0.200 | 
     | core1_inst/kmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.264 | 
     | core1_inst/kmem_instance/U11      | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.369 | 
     | core1_inst/kmem_instance/U30      | A2 v -> ZN ^     | NR2D2   | 0.271 |   0.640 |    0.640 | 
     | core1_inst/kmem_instance/U390     | B1 ^ -> ZN v     | AOI22D0 | 0.162 |   0.802 |    0.802 | 
     | core1_inst/kmem_instance/U394     | A1 v -> Z v      | AN4XD1  | 0.104 |   0.906 |    0.906 | 
     | core1_inst/kmem_instance/U395     | A2 v -> ZN ^     | ND2D1   | 0.055 |   0.961 |    0.961 | 
     | core1_inst/kmem_instance/Q_reg_1_ | D ^              | DFQD1   | 0.000 |   0.961 |    0.961 | 
     +---------------------------------------------------------------------------------------------+ 
Path 555: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_1_
_mac_col_inst/product3_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
13_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.961
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |   -0.000 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.190 |   0.190 |    0.190 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.100 |   0.290 |    0.290 | 
     | nst/mac_8in_instance/U19                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.329 |    0.329 | 
     | nst/mac_8in_instance/FE_OFC491_n113                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.356 |    0.356 | 
     | nst/mac_8in_instance/U215                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.173 |   0.529 |    0.529 | 
     | nst/mac_8in_instance/intadd_180_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.631 |    0.631 | 
     | nst/mac_8in_instance/intadd_180_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.742 |    0.742 | 
     | nst/mac_8in_instance/intadd_180_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.068 |   0.810 |    0.810 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.028 |   0.838 |    0.838 | 
     | nst/mac_8in_instance/U211                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.123 |   0.961 |    0.961 | 
     | nst/mac_8in_instance/U210                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.961 |    0.961 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 556: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_7_
_mac_col_inst/product6_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_25_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.967
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |   -0.000 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.142 |   0.142 |    0.142 | 
     | nst/key_q_reg_25_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A3 ^ -> ZN v | ND4D1   | 0.094 |   0.236 |    0.236 | 
     | nst/mac_8in_instance/U24                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.274 |    0.274 | 
     | nst/mac_8in_instance/U257                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.301 |    0.301 | 
     | nst/mac_8in_instance/U237                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.478 |    0.478 | 
     | nst/mac_8in_instance/intadd_225_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.582 |    0.582 | 
     | nst/mac_8in_instance/intadd_225_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.107 |   0.690 |    0.690 | 
     | nst/mac_8in_instance/intadd_225_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.065 |   0.755 |    0.755 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.031 |   0.786 |    0.785 | 
     | nst/mac_8in_instance/U233                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.181 |   0.967 |    0.966 | 
     | nst/mac_8in_instance/U232                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.967 |    0.966 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 557: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_2_
_mac_col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.970
- Arrival Time                  0.970
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |   -0.000 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.131 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0 | 0.175 |   0.306 |    0.305 | 
     | nst/intadd_8_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.378 |    0.378 | 
     | nst/intadd_8_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.474 |    0.474 | 
     | nst/intadd_8_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.568 |    0.568 | 
     | nst/intadd_8_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.666 |    0.666 | 
     | nst/intadd_8_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.760 |    0.760 | 
     | nst/intadd_8_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.855 |    0.855 | 
     | nst/intadd_8_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.091 |   0.946 |    0.946 | 
     | nst/intadd_8_U2                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1 | 0.024 |   0.970 |    0.970 | 
     | nst/U45                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1 | 0.000 |   0.970 |    0.970 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 558: VIOLATED Setup Check with Pin core1_inst/mac_array_instance/col_idx_8_
_mac_col_inst/product0_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.960
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.000 |   -0.000 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.151 |   0.151 |    0.151 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.098 |   0.249 |    0.249 | 
     | nst/mac_8in_instance/U192                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1   | 0.046 |   0.295 |    0.295 | 
     | nst/mac_8in_instance/FE_OFC341_n73                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.325 |    0.325 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0   | 0.170 |   0.495 |    0.495 | 
     | nst/mac_8in_instance/intadd_175_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.594 |    0.594 | 
     | nst/mac_8in_instance/intadd_175_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.118 |   0.713 |    0.713 | 
     | nst/mac_8in_instance/intadd_175_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.083 |   0.796 |    0.796 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.035 |   0.831 |    0.831 | 
     | nst/mac_8in_instance/U314                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.128 |   0.960 |    0.960 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1   | 0.000 |   0.960 |    0.960 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 559: VIOLATED Setup Check with Pin core2_inst/mac_array_instance/col_idx_6_
_mac_col_inst/product0_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_1_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.962
= Slack Time                   -0.000
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |   -0.000 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.182 |   0.182 |    0.182 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.101 |   0.283 |    0.283 | 
     | nst/mac_8in_instance/U11                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.319 |    0.318 | 
     | nst/mac_8in_instance/U82                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.349 |    0.348 | 
     | nst/mac_8in_instance/U193                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.179 |   0.528 |    0.528 | 
     | nst/mac_8in_instance/intadd_223_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.107 |   0.635 |    0.635 | 
     | nst/mac_8in_instance/intadd_223_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.739 |    0.739 | 
     | nst/mac_8in_instance/intadd_223_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.064 |   0.803 |    0.803 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0   | 0.039 |   0.841 |    0.841 | 
     | nst/mac_8in_instance/U189                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.121 |   0.962 |    0.962 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.962 |    0.962 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 560: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_3_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_3_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.965
= Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] ^ |         |       |   0.200 |    0.200 | 
     | core1_inst/qmem_instance/U13      | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.223 | 
     | core1_inst/qmem_instance/U11      | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.279 | 
     | core1_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.369 | 
     | core1_inst/qmem_instance/U23      | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.681 | 
     | core1_inst/qmem_instance/U202     | B1 ^ -> ZN v     | AOI22D0 | 0.162 |   0.844 |    0.844 | 
     | core1_inst/qmem_instance/U203     | A4 v -> Z v      | AN4XD1  | 0.089 |   0.932 |    0.932 | 
     | core1_inst/qmem_instance/U208     | A1 v -> ZN ^     | ND2D1   | 0.032 |   0.964 |    0.965 | 
     | core1_inst/qmem_instance/Q_reg_3_ | D ^              | DFQD1   | 0.000 |   0.965 |    0.965 | 
     +---------------------------------------------------------------------------------------------+ 
Path 561: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.952
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.275 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.348 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.425 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.499 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.575 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.652 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.725 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.799 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D2 | 0.152 |   0.951 |    0.952 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q5_ | D ^          | DFQD1 | 0.001 |   0.952 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 562: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.952
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.275 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.348 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.425 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.499 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.575 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.652 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.725 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.799 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D2 | 0.152 |   0.951 |    0.952 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q4_ | D ^          | DFQD1 | 0.001 |   0.952 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 563: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.129 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.308 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.383 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.456 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.529 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.602 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.675 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.748 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.821 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.084 |   0.904 |    0.905 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.054 |   0.959 |    0.959 | 
     | OFC489_intadd_105_n1                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 564: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.129 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.308 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.383 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.456 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.529 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.602 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.675 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.748 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.821 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.084 |   0.904 |    0.905 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.054 |   0.959 |    0.959 | 
     | OFC489_intadd_105_n1                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 565: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.129 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.308 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.383 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.456 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.529 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.602 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.675 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.748 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.821 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.084 |   0.904 |    0.905 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.054 |   0.959 |    0.959 | 
     | OFC489_intadd_105_n1                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 566: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.129 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.308 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.383 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.456 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.529 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.602 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.675 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.748 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.821 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.084 |   0.904 |    0.905 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.054 |   0.959 |    0.959 | 
     | OFC489_intadd_105_n1                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 567: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.129 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.308 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.383 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.456 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.529 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.602 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.675 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.748 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.821 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.084 |   0.904 |    0.905 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.054 |   0.959 |    0.959 | 
     | OFC489_intadd_105_n1                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 568: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.129 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.308 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.383 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.456 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.529 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.602 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.675 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.748 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.821 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.084 |   0.904 |    0.905 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.054 |   0.959 |    0.959 | 
     | OFC489_intadd_105_n1                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 569: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.129 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.308 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.383 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.456 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.529 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.602 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.675 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.748 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.821 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.084 |   0.904 |    0.905 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.054 |   0.959 |    0.959 | 
     | OFC489_intadd_105_n1                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 570: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_7__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_7__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.129 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.178 |   0.307 |    0.308 | 
     | nst/intadd_105_U10                                 |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.383 |    0.383 | 
     | nst/intadd_105_U9                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.455 |    0.456 | 
     | nst/intadd_105_U8                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.529 |    0.529 | 
     | nst/intadd_105_U7                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.601 |    0.602 | 
     | nst/intadd_105_U6                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.674 |    0.675 | 
     | nst/intadd_105_U5                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.747 |    0.748 | 
     | nst/intadd_105_U4                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.820 |    0.821 | 
     | nst/intadd_105_U3                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.084 |   0.904 |    0.905 | 
     | nst/intadd_105_U2                                  |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/FE_ | I v -> ZN ^  | INVD2 | 0.054 |   0.959 |    0.959 | 
     | OFC489_intadd_105_n1                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_7__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.959 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 571: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
18_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.963
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.001 | 
     | nst/query_q_reg_18_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.181 |   0.181 |    0.182 | 
     | nst/query_q_reg_18_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | AOI21D1 | 0.075 |   0.256 |    0.257 | 
     | nst/mac_8in_instance/U19                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.106 |   0.362 |    0.362 | 
     | nst/mac_8in_instance/U45                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> S v  | FA1D0   | 0.143 |   0.504 |    0.505 | 
     | nst/mac_8in_instance/U336                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.541 |    0.542 | 
     | nst/mac_8in_instance/U220                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.154 |   0.695 |    0.696 | 
     | nst/mac_8in_instance/intadd_187_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2XD1  | 0.044 |   0.739 |    0.740 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.046 |   0.785 |    0.786 | 
     | nst/mac_8in_instance/U263                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> Z ^  | XOR3D1  | 0.178 |   0.963 |    0.964 | 
     | nst/mac_8in_instance/U218                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.963 |    0.964 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 572: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.952
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.275 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.348 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.425 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.500 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.575 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.652 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.725 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.799 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D2 | 0.152 |   0.951 |    0.952 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q6_ | D ^          | DFQD1 | 0.001 |   0.952 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 573: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.952
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.275 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.348 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.425 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.500 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.575 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.652 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.725 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.799 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D2 | 0.152 |   0.951 |    0.952 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q7_ | D ^          | DFQD1 | 0.001 |   0.952 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 574: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.952
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.275 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.348 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.425 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.500 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.575 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.652 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.725 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.800 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D2 | 0.152 |   0.951 |    0.952 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ | D ^          | DFQD1 | 0.001 |   0.952 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 575: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.952
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.142 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.275 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.348 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.425 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.500 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.575 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.652 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.725 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.800 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D2 | 0.152 |   0.951 |    0.952 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_ | D ^          | DFQD1 | 0.001 |   0.952 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 576: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.958
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.274 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.345 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.418 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.493 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.568 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.645 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.719 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.791 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.105 |   0.895 |    0.896 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.958 |    0.959 | 
     | OFC223_intadd_0_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 577: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.958
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.274 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.345 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.418 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.493 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.568 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.645 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.719 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.791 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.105 |   0.895 |    0.896 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.958 |    0.959 | 
     | OFC223_intadd_0_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 578: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.958
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.274 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.345 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.418 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.493 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.568 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.645 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.719 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.791 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.105 |   0.895 |    0.896 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.958 |    0.959 | 
     | OFC223_intadd_0_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 579: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.958
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.274 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.345 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.418 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.493 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.568 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.645 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.719 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.791 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.105 |   0.895 |    0.896 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.958 |    0.959 | 
     | OFC223_intadd_0_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 580: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.958
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.274 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.345 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.418 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.493 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.568 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.645 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.719 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.791 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.105 |   0.895 |    0.896 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.958 |    0.959 | 
     | OFC223_intadd_0_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 581: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.958
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.274 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.345 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.418 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.493 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.568 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.645 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.719 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.791 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.105 |   0.895 |    0.896 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.958 |    0.959 | 
     | OFC223_intadd_0_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 582: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.958
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.274 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.345 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.418 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.493 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.568 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.645 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.719 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.791 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.105 |   0.895 |    0.896 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.958 |    0.959 | 
     | OFC223_intadd_0_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 583: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.958
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.274 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.345 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.418 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.493 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.568 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.645 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.719 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.790 |    0.791 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D2 | 0.105 |   0.895 |    0.896 | 
     | nst/intadd_0_U2                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.063 |   0.958 |    0.959 | 
     | OFC223_intadd_0_n1                                 |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.958 |    0.959 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 584: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
23_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.980
- Arrival Time                  0.979
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |        |       |   0.000 |    0.001 | 
     | nst/query_q_reg_23_                                |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.191 |   0.191 |    0.191 | 
     | nst/query_q_reg_23_                                |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I ^ -> ZN v  | INVD1  | 0.044 |   0.235 |    0.235 | 
     | nst/mac_8in_instance/FE_OFC693_q_temp_119          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2XD0 | 0.039 |   0.273 |    0.274 | 
     | nst/mac_8in_instance/U260                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A ^ -> S v   | FA1D0  | 0.167 |   0.440 |    0.441 | 
     | nst/mac_8in_instance/U268                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0  | 0.047 |   0.487 |    0.488 | 
     | nst/mac_8in_instance/U262                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> CO ^  | FA1D0  | 0.143 |   0.630 |    0.631 | 
     | nst/mac_8in_instance/intadd_130_U3                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI ^ -> CO ^ | FA1D0  | 0.110 |   0.740 |    0.741 | 
     | nst/mac_8in_instance/intadd_130_U2                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1  | 0.041 |   0.781 |    0.782 | 
     | nst/mac_8in_instance/U111                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D0  | 0.061 |   0.842 |    0.842 | 
     | nst/mac_8in_instance/U322                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A3 ^ -> Z v  | XOR3D0 | 0.138 |   0.979 |    0.980 | 
     | nst/mac_8in_instance/U323                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1  | 0.000 |   0.979 |    0.980 | 
     | nst/product5_reg_reg_6_                            |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 585: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.952
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.143 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.275 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.348 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.425 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.500 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.575 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.652 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.725 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.800 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D2 | 0.152 |   0.951 |    0.952 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ | D ^          | DFQD1 | 0.001 |   0.952 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 586: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.001 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.196 |   0.196 |    0.197 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.110 |   0.306 |    0.307 | 
     | nst/mac_8in_instance/U26                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.344 |    0.345 | 
     | nst/mac_8in_instance/FE_OFC415_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.374 |    0.375 | 
     | nst/mac_8in_instance/U238                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.550 |    0.551 | 
     | nst/mac_8in_instance/intadd_185_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.646 |    0.647 | 
     | nst/mac_8in_instance/intadd_185_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.755 |    0.756 | 
     | nst/mac_8in_instance/intadd_185_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.044 |   0.799 |    0.800 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.033 |   0.832 |    0.833 | 
     | nst/mac_8in_instance/U234                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.127 |   0.959 |    0.960 | 
     | nst/mac_8in_instance/U233                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.959 |    0.960 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 587: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.952
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.001 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.143 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.275 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.348 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.425 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.500 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.575 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.652 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.725 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.800 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D2 | 0.152 |   0.951 |    0.952 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ | D ^          | DFQD1 | 0.001 |   0.952 |    0.953 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 588: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_5_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.951
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.001 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.178 |   0.178 |    0.180 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.076 |   0.255 |    0.256 | 
     | nst/mac_8in_instance/U162                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.040 |   0.294 |    0.296 | 
     | nst/mac_8in_instance/U163                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.104 |   0.399 |    0.400 | 
     | nst/mac_8in_instance/U164                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> S v  | FA1D0   | 0.128 |   0.527 |    0.528 | 
     | nst/mac_8in_instance/U280                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0   | 0.050 |   0.578 |    0.579 | 
     | nst/mac_8in_instance/U281                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> CO ^  | FA1D1   | 0.140 |   0.717 |    0.719 | 
     | nst/mac_8in_instance/intadd_118_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2XD1  | 0.036 |   0.754 |    0.755 | 
     | nst/mac_8in_instance/U166                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.097 |   0.850 |    0.852 | 
     | nst/mac_8in_instance/U334                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.101 |   0.951 |    0.952 | 
     | nst/mac_8in_instance/U335                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.951 |    0.953 | 
     | nst/product1_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 589: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.001 | 
     | nst/query_q_reg_24_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.182 |   0.182 |    0.184 | 
     | nst/query_q_reg_24_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.105 |   0.287 |    0.288 | 
     | nst/mac_8in_instance/U27                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.323 |    0.324 | 
     | nst/mac_8in_instance/FE_OFC426_n93                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.349 |    0.350 | 
     | nst/mac_8in_instance/U264                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.523 |    0.524 | 
     | nst/mac_8in_instance/intadd_193_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.631 |    0.633 | 
     | nst/mac_8in_instance/intadd_193_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.110 |   0.741 |    0.742 | 
     | nst/mac_8in_instance/intadd_193_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.065 |   0.806 |    0.807 | 
     | nst/mac_8in_instance/U7                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.029 |   0.835 |    0.836 | 
     | nst/mac_8in_instance/U235                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.125 |   0.959 |    0.961 | 
     | nst/mac_8in_instance/U234                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.959 |    0.961 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 590: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_5_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_5_/D (v) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.971
- Arrival Time                  0.970
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] v |         |       |   0.200 |    0.201 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.238 | 
     | core2_inst/kmem_instance/U14                      | A2 ^ -> ZN v     | NR2XD0  | 0.042 |   0.278 |    0.280 | 
     | core2_inst/kmem_instance/U11                      | A2 v -> ZN ^     | CKND2D1 | 0.064 |   0.342 |    0.344 | 
     | core2_inst/kmem_instance/U402                     | A2 ^ -> ZN v     | NR2D1   | 0.032 |   0.374 |    0.376 | 
     | core2_inst/kmem_instance/FE_OFC1677_n344          | I v -> Z v       | CKBD1   | 0.223 |   0.598 |    0.599 | 
     | core2_inst/kmem_instance/U79                      | B1 v -> ZN ^     | AOI22D0 | 0.191 |   0.789 |    0.790 | 
     | core2_inst/kmem_instance/U252                     | A3 ^ -> Z ^      | AN4XD1  | 0.116 |   0.905 |    0.907 | 
     | core2_inst/kmem_instance/U250                     | A2 ^ -> ZN v     | ND2D1   | 0.064 |   0.970 |    0.971 | 
     | core2_inst/kmem_instance/Q_reg_5_                 | D v              | DFQD1   | 0.000 |   0.970 |    0.971 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 591: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_26_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_26_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.965
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.201 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.229 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.277 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.343 | 
     | core2_inst/kmem_instance/U394                     | A2 v -> ZN ^     | NR2D1   | 0.048 |   0.389 |    0.390 | 
     | core2_inst/kmem_instance/FE_OFC1679_n332          | I ^ -> Z ^       | BUFFD1  | 0.264 |   0.653 |    0.654 | 
     | core2_inst/kmem_instance/U197                     | B1 ^ -> ZN v     | AOI22D0 | 0.151 |   0.804 |    0.805 | 
     | core2_inst/kmem_instance/U331                     | A3 v -> Z v      | AN4XD1  | 0.119 |   0.923 |    0.924 | 
     | core2_inst/kmem_instance/U329                     | A1 v -> ZN ^     | ND2D1   | 0.042 |   0.965 |    0.966 | 
     | core2_inst/kmem_instance/Q_reg_26_                | D ^              | DFQD1   | 0.000 |   0.965 |    0.966 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 592: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_22_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_22_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.959
= Slack Time                    0.001
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] v |         |       |   0.200 |    0.201 | 
     | core1_inst/kmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.266 | 
     | core1_inst/kmem_instance/U11       | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.370 | 
     | core1_inst/kmem_instance/U27       | A2 v -> ZN ^     | NR2D2   | 0.266 |   0.635 |    0.636 | 
     | core1_inst/kmem_instance/U171      | B1 ^ -> ZN v     | AOI22D0 | 0.171 |   0.805 |    0.807 | 
     | core1_inst/kmem_instance/U175      | A4 v -> Z v      | AN4XD1  | 0.104 |   0.910 |    0.911 | 
     | core1_inst/kmem_instance/U180      | A1 v -> ZN ^     | ND2D1   | 0.049 |   0.958 |    0.960 | 
     | core1_inst/kmem_instance/Q_reg_22_ | D ^              | DFQD1   | 0.000 |   0.959 |    0.960 | 
     +----------------------------------------------------------------------------------------------+ 
Path 593: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_30_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.966
= Slack Time                    0.001
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.001 | 
     | nst/key_q_reg_30_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.147 |   0.147 |    0.148 | 
     | nst/key_q_reg_30_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.096 |   0.243 |    0.244 | 
     | nst/mac_8in_instance/U286                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.278 |    0.280 | 
     | nst/mac_8in_instance/FE_OFC297_n193                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.307 |    0.308 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.480 |    0.482 | 
     | nst/mac_8in_instance/intadd_120_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.580 |    0.582 | 
     | nst/mac_8in_instance/intadd_120_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.107 |   0.687 |    0.689 | 
     | nst/mac_8in_instance/intadd_120_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.066 |   0.753 |    0.754 | 
     | nst/mac_8in_instance/U82                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.786 |    0.788 | 
     | nst/mac_8in_instance/U326                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.179 |   0.966 |    0.967 | 
     | nst/mac_8in_instance/U327                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.966 |    0.967 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 594: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_13_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_13_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.966
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.202 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.224 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.281 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.371 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.683 | 
     | core1_inst/qmem_instance/U212      | B1 ^ -> ZN v     | AOI22D0 | 0.161 |   0.842 |    0.844 | 
     | core1_inst/qmem_instance/U213      | A4 v -> Z v      | AN4XD1  | 0.097 |   0.940 |    0.941 | 
     | core1_inst/qmem_instance/U219      | A1 v -> ZN ^     | ND2D1   | 0.027 |   0.966 |    0.968 | 
     | core1_inst/qmem_instance/Q_reg_13_ | D ^              | DFQD1   | 0.000 |   0.966 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 595: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_11_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_11_/D (v) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.970
- Arrival Time                  0.969
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] v |         |       |   0.200 |    0.202 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.238 | 
     | core2_inst/kmem_instance/U14                      | A2 ^ -> ZN v     | NR2XD0  | 0.042 |   0.278 |    0.280 | 
     | core2_inst/kmem_instance/U11                      | A2 v -> ZN ^     | CKND2D1 | 0.064 |   0.342 |    0.344 | 
     | core2_inst/kmem_instance/U402                     | A2 ^ -> ZN v     | NR2D1   | 0.032 |   0.374 |    0.376 | 
     | core2_inst/kmem_instance/FE_OFC1677_n344          | I v -> Z v       | CKBD1   | 0.223 |   0.598 |    0.599 | 
     | core2_inst/kmem_instance/U115                     | B1 v -> ZN ^     | AOI22D0 | 0.185 |   0.783 |    0.784 | 
     | core2_inst/kmem_instance/U273                     | A3 ^ -> Z ^      | AN4XD1  | 0.117 |   0.900 |    0.901 | 
     | core2_inst/kmem_instance/U272                     | A2 ^ -> ZN v     | ND2D1   | 0.069 |   0.968 |    0.970 | 
     | core2_inst/kmem_instance/Q_reg_11_                | D v              | DFQD1   | 0.001 |   0.969 |    0.970 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 596: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_1_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_1_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.962
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] ^ |         |       |   0.200 |    0.202 | 
     | core1_inst/qmem_instance/U13      | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.224 | 
     | core1_inst/qmem_instance/U11      | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.281 | 
     | core1_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.371 | 
     | core1_inst/qmem_instance/U23      | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.683 | 
     | core1_inst/qmem_instance/U182     | B1 ^ -> ZN v     | AOI22D1 | 0.130 |   0.811 |    0.813 | 
     | core1_inst/qmem_instance/U183     | A4 v -> Z v      | AN4D0   | 0.112 |   0.923 |    0.925 | 
     | core1_inst/qmem_instance/U188     | A1 v -> ZN ^     | ND2D1   | 0.039 |   0.962 |    0.964 | 
     | core1_inst/qmem_instance/Q_reg_1_ | D ^              | DFQD1   | 0.000 |   0.962 |    0.964 | 
     +---------------------------------------------------------------------------------------------+ 
Path 597: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.947
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.272 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.347 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.423 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.496 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.570 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.644 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.715 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.788 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.160 |   0.946 |    0.948 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.947 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 598: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.947
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.272 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.347 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.423 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.496 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.570 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.644 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.715 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.788 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.160 |   0.946 |    0.948 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.947 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 599: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.947
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.272 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.347 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.423 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.496 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.570 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.644 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.715 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.788 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.160 |   0.946 |    0.948 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.947 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 600: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.947
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.272 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.347 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.423 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.496 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.570 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.644 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.715 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.788 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.160 |   0.946 |    0.948 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.947 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 601: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.947
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.272 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.347 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.423 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.496 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.570 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.644 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.715 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.788 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.160 |   0.946 |    0.948 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.947 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 602: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.947
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.272 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.347 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.423 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.496 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.570 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.644 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.715 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.788 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.160 |   0.946 |    0.948 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.947 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 603: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.947
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.272 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.347 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.423 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.496 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.570 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.644 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.715 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.788 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.160 |   0.946 |    0.948 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.947 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 604: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_6__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_6__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.947
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.131 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.140 |   0.270 |    0.272 | 
     | nst/intadd_42_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.345 |    0.347 | 
     | nst/intadd_42_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.421 |    0.423 | 
     | nst/intadd_42_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.494 |    0.496 | 
     | nst/intadd_42_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.570 | 
     | nst/intadd_42_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.642 |    0.644 | 
     | nst/intadd_42_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.713 |    0.715 | 
     | nst/intadd_42_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.786 |    0.788 | 
     | nst/intadd_42_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.160 |   0.946 |    0.948 | 
     | nst/intadd_42_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_6__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.947 |    0.948 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 605: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_1_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.958
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.002 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.167 |   0.167 |    0.169 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | CKND2D0 | 0.109 |   0.276 |    0.278 | 
     | nst/mac_8in_instance/U80                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | AOI21D1 | 0.059 |   0.335 |    0.337 | 
     | nst/mac_8in_instance/U192                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.178 |   0.513 |    0.514 | 
     | nst/mac_8in_instance/intadd_183_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.612 |    0.613 | 
     | nst/mac_8in_instance/intadd_183_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.715 |    0.717 | 
     | nst/mac_8in_instance/intadd_183_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.073 |   0.788 |    0.790 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.040 |   0.828 |    0.830 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.130 |   0.958 |    0.960 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.958 |    0.960 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 606: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q1_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.063
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.937
- Arrival Time                  0.935
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.132 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.275 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.346 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.419 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.494 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.569 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.646 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.720 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.214 |   0.932 |    0.934 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ | D ^          | DFQD1 | 0.003 |   0.935 |    0.937 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 607: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q0_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.063
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.937
- Arrival Time                  0.935
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.132 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.275 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.346 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.419 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.494 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.569 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.646 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.720 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.214 |   0.932 |    0.934 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q0_ | D ^          | DFQD1 | 0.003 |   0.935 |    0.937 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 608: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q3_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.063
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.937
- Arrival Time                  0.935
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.132 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.275 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.346 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.419 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.494 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.569 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.646 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.720 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.214 |   0.932 |    0.934 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q3_ | D ^          | DFQD1 | 0.003 |   0.935 |    0.937 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 609: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_22_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_22_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.966
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.202 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.224 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.281 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.371 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.683 | 
     | core1_inst/qmem_instance/U305      | B1 ^ -> ZN v     | AOI22D0 | 0.155 |   0.836 |    0.838 | 
     | core1_inst/qmem_instance/U306      | A4 v -> Z v      | AN4XD1  | 0.102 |   0.938 |    0.940 | 
     | core1_inst/qmem_instance/U311      | A1 v -> ZN ^     | ND2D1   | 0.029 |   0.966 |    0.968 | 
     | core1_inst/qmem_instance/Q_reg_22_ | D ^              | DFQD1   | 0.000 |   0.966 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 610: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_9_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_9_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.954
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] v |         |       |   0.200 |    0.202 | 
     | core1_inst/kmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.267 | 
     | core1_inst/kmem_instance/U11      | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.371 | 
     | core1_inst/kmem_instance/U27      | A2 v -> ZN ^     | NR2D2   | 0.266 |   0.635 |    0.637 | 
     | core1_inst/kmem_instance/U304     | B1 ^ -> ZN v     | AOI22D0 | 0.158 |   0.793 |    0.795 | 
     | core1_inst/kmem_instance/U308     | A4 v -> Z v      | AN4XD1  | 0.101 |   0.894 |    0.896 | 
     | core1_inst/kmem_instance/U313     | A1 v -> ZN ^     | ND2D1   | 0.059 |   0.953 |    0.955 | 
     | core1_inst/kmem_instance/Q_reg_9_ | D ^              | DFQD1   | 0.001 |   0.954 |    0.956 | 
     +---------------------------------------------------------------------------------------------+ 
Path 611: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q6_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.063
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.937
- Arrival Time                  0.935
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.132 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.275 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.346 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.419 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.494 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.569 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.646 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.720 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.214 |   0.932 |    0.934 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q6_ | D ^          | DFQD1 | 0.003 |   0.935 |    0.937 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 612: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q7_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.063
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.937
- Arrival Time                  0.935
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.132 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.275 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.346 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.419 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.494 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.569 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.646 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.720 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.214 |   0.932 |    0.934 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ | D ^          | DFQD1 | 0.003 |   0.935 |    0.937 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 613: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q2_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.063
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.937
- Arrival Time                  0.935
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.132 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.275 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.346 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.419 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.494 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.569 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.646 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.720 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.214 |   0.932 |    0.934 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ | D ^          | DFQD1 | 0.003 |   0.935 |    0.937 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 614: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q5_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.063
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.937
- Arrival Time                  0.935
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.132 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.275 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.346 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.420 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.494 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.570 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.646 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.720 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.214 |   0.932 |    0.934 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q5_ | D ^          | DFQD1 | 0.003 |   0.935 |    0.937 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 615: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_13_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_13_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.958
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[14] v |         |       |   0.200 |    0.202 | 
     | core2_inst/kmem_instance/U19       | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.238 | 
     | core2_inst/kmem_instance/U9        | A2 ^ -> Z ^      | AN2XD1  | 0.060 |   0.296 |    0.298 | 
     | core2_inst/kmem_instance/U5        | A1 ^ -> ZN v     | CKND2D1 | 0.067 |   0.364 |    0.366 | 
     | core2_inst/kmem_instance/U397      | A2 v -> ZN ^     | NR2D2   | 0.300 |   0.663 |    0.666 | 
     | core2_inst/kmem_instance/U28       | A1 ^ -> ZN v     | AOI22D0 | 0.155 |   0.818 |    0.820 | 
     | core2_inst/kmem_instance/U282      | A4 v -> Z v      | AN4XD1  | 0.094 |   0.912 |    0.914 | 
     | core2_inst/kmem_instance/U280      | A2 v -> ZN ^     | ND2D1   | 0.046 |   0.958 |    0.960 | 
     | core2_inst/kmem_instance/Q_reg_13_ | D ^              | DFQD1   | 0.000 |   0.958 |    0.960 | 
     +----------------------------------------------------------------------------------------------+ 
Path 616: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_0__fifo_
instance/q4_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_0__fifo_instance/q4_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.063
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.937
- Arrival Time                  0.935
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.002 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.132 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D1 | 0.143 |   0.273 |    0.275 | 
     | nst/intadd_0_U10                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.344 |    0.346 | 
     | nst/intadd_0_U9                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.418 |    0.420 | 
     | nst/intadd_0_U8                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.492 |    0.494 | 
     | nst/intadd_0_U7                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.568 |    0.570 | 
     | nst/intadd_0_U6                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.644 |    0.646 | 
     | nst/intadd_0_U5                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.718 |    0.721 | 
     | nst/intadd_0_U4                                    |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.214 |   0.932 |    0.934 | 
     | nst/intadd_0_U3                                    |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_0__fifo_instance/q4_ | D ^          | DFQD1 | 0.003 |   0.935 |    0.937 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 617: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_7_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_7_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                      (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.960
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[14] v |         |       |   0.200 |    0.202 | 
     | core2_inst/kmem_instance/U19      | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.238 | 
     | core2_inst/kmem_instance/U9       | A2 ^ -> Z ^      | AN2XD1  | 0.060 |   0.296 |    0.298 | 
     | core2_inst/kmem_instance/U5       | A1 ^ -> ZN v     | CKND2D1 | 0.067 |   0.364 |    0.366 | 
     | core2_inst/kmem_instance/U389     | A2 v -> ZN ^     | NR2D2   | 0.297 |   0.661 |    0.663 | 
     | core2_inst/kmem_instance/U92      | A2 ^ -> ZN v     | AOI22D0 | 0.163 |   0.824 |    0.826 | 
     | core2_inst/kmem_instance/U257     | A1 v -> Z v      | AN4XD1  | 0.093 |   0.917 |    0.919 | 
     | core2_inst/kmem_instance/U256     | A1 v -> ZN ^     | ND2D1   | 0.043 |   0.960 |    0.962 | 
     | core2_inst/kmem_instance/Q_reg_7_ | D ^              | DFQD1   | 0.000 |   0.960 |    0.962 | 
     +---------------------------------------------------------------------------------------------+ 
Path 618: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_3_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_3_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.957
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] v |         |       |   0.200 |    0.202 | 
     | core1_inst/kmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.267 | 
     | core1_inst/kmem_instance/U11      | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.371 | 
     | core1_inst/kmem_instance/U30      | A2 v -> ZN ^     | NR2D2   | 0.271 |   0.640 |    0.642 | 
     | core1_inst/kmem_instance/U38      | B1 ^ -> ZN v     | AOI22D0 | 0.159 |   0.799 |    0.801 | 
     | core1_inst/kmem_instance/U373     | A1 v -> Z v      | AN4XD1  | 0.101 |   0.899 |    0.901 | 
     | core1_inst/kmem_instance/U374     | A2 v -> ZN ^     | ND2D1   | 0.058 |   0.957 |    0.959 | 
     | core1_inst/kmem_instance/Q_reg_3_ | D ^              | DFQD1   | 0.000 |   0.957 |    0.959 | 
     +---------------------------------------------------------------------------------------------+ 
Path 619: MET Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_34_/CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_34_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.954
= Slack Time                    0.002
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.202 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.301 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.514 | 
     | core2_inst/psum_mem_instance/FE_OFC1282_n662 | I ^ -> Z ^      | CKBD1   | 0.191 |   0.703 |    0.705 | 
     | core2_inst/psum_mem_instance/U326            | B1 ^ -> ZN v    | AOI22D0 | 0.121 |   0.824 |    0.826 | 
     | core2_inst/psum_mem_instance/U745            | A2 v -> Z v     | AN4XD1  | 0.077 |   0.901 |    0.903 | 
     | core2_inst/psum_mem_instance/U744            | A1 v -> ZN ^    | ND2D1   | 0.053 |   0.954 |    0.956 | 
     | core2_inst/psum_mem_instance/Q_reg_34_       | D ^             | DFQD1   | 0.001 |   0.954 |    0.956 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 620: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.951
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.002 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.179 |   0.179 |    0.181 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.073 |   0.251 |    0.254 | 
     | nst/mac_8in_instance/U136                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.040 |   0.291 |    0.293 | 
     | nst/mac_8in_instance/U137                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.100 |   0.391 |    0.393 | 
     | nst/mac_8in_instance/U138                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI ^ -> S v  | FA1D0   | 0.125 |   0.516 |    0.518 | 
     | nst/mac_8in_instance/U282                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0   | 0.055 |   0.571 |    0.573 | 
     | nst/mac_8in_instance/U283                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.158 |   0.729 |    0.731 | 
     | nst/mac_8in_instance/intadd_133_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.037 |   0.765 |    0.768 | 
     | nst/mac_8in_instance/U140                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.089 |   0.855 |    0.857 | 
     | nst/mac_8in_instance/U337                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.096 |   0.951 |    0.953 | 
     | nst/mac_8in_instance/U338                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.951 |    0.953 | 
     | nst/product2_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 621: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_7_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_4_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.954
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.002 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.173 |   0.173 |    0.176 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.133 |   0.306 |    0.308 | 
     | nst/mac_8in_instance/U209                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.045 |   0.351 |    0.354 | 
     | nst/mac_8in_instance/FE_OFC454_n93                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.380 |    0.383 | 
     | nst/mac_8in_instance/U210                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.167 |   0.547 |    0.550 | 
     | nst/mac_8in_instance/intadd_142_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.645 |    0.647 | 
     | nst/mac_8in_instance/intadd_142_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.115 |   0.760 |    0.762 | 
     | nst/mac_8in_instance/intadd_142_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.078 |   0.838 |    0.840 | 
     | nst/mac_8in_instance/U168                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A3 ^ -> Z ^  | OA31D0  | 0.116 |   0.954 |    0.956 | 
     | nst/mac_8in_instance/U175                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.954 |    0.956 | 
     | nst/product1_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 622: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
18_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.954
= Slack Time                    0.002
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.002 | 
     | nst/query_q_reg_18_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.206 |   0.206 |    0.208 | 
     | nst/query_q_reg_18_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.133 |   0.338 |    0.341 | 
     | nst/mac_8in_instance/U120                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.376 |    0.379 | 
     | nst/mac_8in_instance/U296                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.046 |   0.422 |    0.424 | 
     | nst/mac_8in_instance/U17                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.181 |   0.603 |    0.606 | 
     | nst/mac_8in_instance/intadd_131_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.712 |    0.714 | 
     | nst/mac_8in_instance/intadd_131_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.061 |   0.772 |    0.775 | 
     | nst/mac_8in_instance/U126                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D0   | 0.043 |   0.816 |    0.818 | 
     | nst/mac_8in_instance/U326                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.139 |   0.954 |    0.956 | 
     | nst/mac_8in_instance/U327                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.954 |    0.957 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 623: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_27_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_27_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.966
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.203 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.225 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.282 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.372 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.684 | 
     | core1_inst/qmem_instance/U356      | B1 ^ -> ZN v     | AOI22D0 | 0.163 |   0.844 |    0.846 | 
     | core1_inst/qmem_instance/U357      | A4 v -> Z v      | AN4XD1  | 0.097 |   0.941 |    0.944 | 
     | core1_inst/qmem_instance/U362      | A1 v -> ZN ^     | ND2D1   | 0.025 |   0.966 |    0.968 | 
     | core1_inst/qmem_instance/Q_reg_27_ | D ^              | DFQD1   | 0.000 |   0.966 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 624: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_8_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_8_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.963
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[15] ^ |         |       |   0.200 |    0.203 | 
     | core2_inst/qmem_instance/U19      | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.226 | 
     | core2_inst/qmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.271 | 
     | core2_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.348 | 
     | core2_inst/qmem_instance/U404     | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.676 | 
     | core2_inst/qmem_instance/U357     | B1 ^ -> ZN v     | AOI22D0 | 0.179 |   0.852 |    0.855 | 
     | core2_inst/qmem_instance/U263     | A1 v -> Z v      | AN4XD1  | 0.079 |   0.931 |    0.933 | 
     | core2_inst/qmem_instance/U261     | A2 v -> ZN ^     | ND2D1   | 0.032 |   0.963 |    0.966 | 
     | core2_inst/qmem_instance/Q_reg_8_ | D ^              | DFQD1   | 0.000 |   0.963 |    0.966 | 
     +---------------------------------------------------------------------------------------------+ 
Path 625: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
26_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.955
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.003 | 
     | nst/query_q_reg_26_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.191 |   0.191 |    0.194 | 
     | nst/query_q_reg_26_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I ^ -> ZN v  | INVD0   | 0.062 |   0.254 |    0.256 | 
     | nst/mac_8in_instance/U128                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D0   | 0.095 |   0.349 |    0.351 | 
     | nst/mac_8in_instance/U284                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.173 |   0.521 |    0.524 | 
     | nst/mac_8in_instance/intadd_137_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.094 |   0.616 |    0.618 | 
     | nst/mac_8in_instance/intadd_137_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.105 |   0.721 |    0.724 | 
     | nst/mac_8in_instance/intadd_137_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.040 |   0.761 |    0.764 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.106 |   0.867 |    0.870 | 
     | nst/mac_8in_instance/U348                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.955 |    0.958 | 
     | nst/mac_8in_instance/U349                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.955 |    0.958 | 
     | nst/product6_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 626: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/key_q_reg_22_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.964
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.003 | 
     | nst/key_q_reg_22_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.152 |   0.152 |    0.155 | 
     | nst/key_q_reg_22_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.099 |   0.251 |    0.254 | 
     | nst/mac_8in_instance/U286                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.287 |    0.290 | 
     | nst/mac_8in_instance/FE_OFC304_n193                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.315 |    0.317 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.490 |    0.493 | 
     | nst/mac_8in_instance/intadd_114_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.588 |    0.591 | 
     | nst/mac_8in_instance/intadd_114_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.691 |    0.694 | 
     | nst/mac_8in_instance/intadd_114_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.060 |   0.752 |    0.754 | 
     | nst/mac_8in_instance/U111                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.031 |   0.783 |    0.785 | 
     | nst/mac_8in_instance/U326                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.181 |   0.964 |    0.967 | 
     | nst/mac_8in_instance/U327                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.964 |    0.967 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 627: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_26_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_26_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.962
= Slack Time                    0.003
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.203 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.226 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.282 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.372 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.684 | 
     | core1_inst/qmem_instance/U346      | B1 ^ -> ZN v     | AOI22D0 | 0.167 |   0.848 |    0.851 | 
     | core1_inst/qmem_instance/U347      | A1 v -> Z v      | AN4XD1  | 0.081 |   0.930 |    0.933 | 
     | core1_inst/qmem_instance/U353      | A1 v -> ZN ^     | ND2D1   | 0.033 |   0.962 |    0.965 | 
     | core1_inst/qmem_instance/Q_reg_26_ | D ^              | DFQD1   | 0.000 |   0.962 |    0.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 628: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product0_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product0_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_2_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.958
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.000 |    0.003 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.151 |   0.151 |    0.154 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.098 |   0.249 |    0.252 | 
     | nst/mac_8in_instance/U192                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1   | 0.046 |   0.295 |    0.298 | 
     | nst/mac_8in_instance/FE_OFC341_n73                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.325 |    0.328 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0   | 0.170 |   0.495 |    0.498 | 
     | nst/mac_8in_instance/intadd_175_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.594 |    0.597 | 
     | nst/mac_8in_instance/intadd_175_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.118 |   0.713 |    0.716 | 
     | nst/mac_8in_instance/intadd_175_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.083 |   0.796 |    0.799 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.041 |   0.837 |    0.840 | 
     | nst/mac_8in_instance/U331                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.121 |   0.958 |    0.961 | 
     | nst/mac_8in_instance/FE_RC_2313_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1   | 0.000 |   0.958 |    0.961 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 629: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.030
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.970
- Arrival Time                  0.967
= Slack Time                    0.003
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.003 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.127 |   0.127 |    0.130 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0 | 0.175 |   0.302 |    0.305 | 
     | nst/intadd_64_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.376 |    0.379 | 
     | nst/intadd_64_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.471 |    0.474 | 
     | nst/intadd_64_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.565 |    0.568 | 
     | nst/intadd_64_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.658 |    0.661 | 
     | nst/intadd_64_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.754 |    0.758 | 
     | nst/intadd_64_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.850 |    0.853 | 
     | nst/intadd_64_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.092 |   0.942 |    0.945 | 
     | nst/intadd_64_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1 | 0.025 |   0.967 |    0.970 | 
     | nst/U19                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1 | 0.000 |   0.967 |    0.970 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 630: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_6_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_6_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.950
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                      |                  |         |       |  Time   |   Time   | 
     |--------------------------------------+------------------+---------+-------+---------+----------| 
     |                                      | inst_core1[15] v |         |       |   0.200 |    0.204 | 
     | core1_inst/kmem_instance/U14         | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.240 | 
     | core1_inst/kmem_instance/U8          | A3 ^ -> ZN v     | ND3D1   | 0.119 |   0.355 |    0.359 | 
     | core1_inst/kmem_instance/FE_RC_225_0 | A1 v -> Z v      | OR2D1   | 0.084 |   0.439 |    0.443 | 
     | core1_inst/kmem_instance/FE_RC_226_0 | I v -> ZN ^      | INVD1   | 0.237 |   0.676 |    0.680 | 
     | core1_inst/kmem_instance/U338        | A2 ^ -> ZN v     | AOI22D0 | 0.127 |   0.803 |    0.807 | 
     | core1_inst/kmem_instance/U55         | A1 v -> Z v      | AN4XD1  | 0.077 |   0.881 |    0.884 | 
     | core1_inst/kmem_instance/U344        | A1 v -> ZN ^     | ND2D1   | 0.068 |   0.949 |    0.952 | 
     | core1_inst/kmem_instance/Q_reg_6_    | D ^              | DFQD1   | 0.001 |   0.950 |    0.953 | 
     +------------------------------------------------------------------------------------------------+ 
Path 631: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_24_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_24_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.953
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] v |         |       |   0.200 |    0.204 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.240 | 
     | core2_inst/kmem_instance/U15                      | A3 ^ -> ZN v     | ND3D1   | 0.131 |   0.368 |    0.372 | 
     | core2_inst/kmem_instance/U395                     | A2 v -> ZN ^     | NR2D2   | 0.270 |   0.638 |    0.641 | 
     | core2_inst/kmem_instance/U189                     | A1 ^ -> ZN v     | AOI22D0 | 0.167 |   0.805 |    0.808 | 
     | core2_inst/kmem_instance/U322                     | A4 v -> Z v      | AN4XD1  | 0.095 |   0.900 |    0.903 | 
     | core2_inst/kmem_instance/U321                     | A1 v -> ZN ^     | ND2D1   | 0.053 |   0.952 |    0.956 | 
     | core2_inst/kmem_instance/Q_reg_24_                | D ^              | DFQD1   | 0.001 |   0.953 |    0.956 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 632: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_14_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_14_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.957
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[14] v |         |       |   0.200 |    0.204 | 
     | core2_inst/kmem_instance/U19       | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.240 | 
     | core2_inst/kmem_instance/U9        | A2 ^ -> Z ^      | AN2XD1  | 0.060 |   0.296 |    0.300 | 
     | core2_inst/kmem_instance/U5        | A1 ^ -> ZN v     | CKND2D1 | 0.067 |   0.364 |    0.367 | 
     | core2_inst/kmem_instance/U389      | A2 v -> ZN ^     | NR2D2   | 0.297 |   0.661 |    0.664 | 
     | core2_inst/kmem_instance/U131      | A1 ^ -> ZN v     | AOI22D0 | 0.164 |   0.825 |    0.829 | 
     | core2_inst/kmem_instance/U284      | A1 v -> Z v      | AN4XD1  | 0.088 |   0.913 |    0.917 | 
     | core2_inst/kmem_instance/U283      | A1 v -> ZN ^     | ND2D1   | 0.044 |   0.957 |    0.961 | 
     | core2_inst/kmem_instance/Q_reg_14_ | D ^              | DFQD1   | 0.000 |   0.957 |    0.961 | 
     +----------------------------------------------------------------------------------------------+ 
Path 633: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add1_reg_l2_reg_9_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_9_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.965
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.004 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.134 |   0.134 |    0.138 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.146 |   0.280 |    0.284 | 
     | nst/intadd_99_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.355 | 
     | nst/intadd_99_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.093 |   0.445 |    0.448 | 
     | nst/intadd_99_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.544 |    0.548 | 
     | nst/intadd_99_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.643 |    0.647 | 
     | nst/intadd_99_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.741 |    0.745 | 
     | nst/intadd_99_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.840 |    0.844 | 
     | nst/intadd_99_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.938 |    0.942 | 
     | nst/intadd_99_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1 | 0.027 |   0.965 |    0.969 | 
     | nst/U19                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1 | 0.000 |   0.965 |    0.969 | 
     | nst/add1_reg_l2_reg_9_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 634: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_25_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_25_/D (v) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.029
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.971
- Arrival Time                  0.967
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] v |         |       |   0.200 |    0.204 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.241 | 
     | core2_inst/kmem_instance/U14                      | A2 ^ -> ZN v     | NR2XD0  | 0.042 |   0.278 |    0.282 | 
     | core2_inst/kmem_instance/U11                      | A2 v -> ZN ^     | CKND2D1 | 0.064 |   0.342 |    0.346 | 
     | core2_inst/kmem_instance/U402                     | A2 ^ -> ZN v     | NR2D1   | 0.032 |   0.374 |    0.378 | 
     | core2_inst/kmem_instance/FE_OFC1677_n344          | I v -> Z v       | CKBD1   | 0.223 |   0.598 |    0.602 | 
     | core2_inst/kmem_instance/U191                     | B1 v -> ZN ^     | AOI22D0 | 0.184 |   0.782 |    0.786 | 
     | core2_inst/kmem_instance/U327                     | A3 ^ -> Z ^      | AN4XD1  | 0.120 |   0.902 |    0.906 | 
     | core2_inst/kmem_instance/U325                     | A2 ^ -> ZN v     | ND2D1   | 0.065 |   0.967 |    0.971 | 
     | core2_inst/kmem_instance/Q_reg_25_                | D v              | DFQD1   | 0.000 |   0.967 |    0.971 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 635: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
22_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.980
- Arrival Time                  0.976
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |        |       |   0.000 |    0.004 | 
     | nst/query_q_reg_22_                                |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.245 |   0.245 |    0.249 | 
     | nst/query_q_reg_22_                                |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I ^ -> ZN v  | INVD1  | 0.065 |   0.309 |    0.314 | 
     | nst/mac_8in_instance/FE_OFC792_q_temp_54           |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D0  | 0.112 |   0.421 |    0.426 | 
     | nst/mac_8in_instance/U228                          |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> CO ^  | FA1D0  | 0.163 |   0.585 |    0.589 | 
     | nst/mac_8in_instance/intadd_178_U4                 |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0  | 0.088 |   0.673 |    0.677 | 
     | nst/mac_8in_instance/intadd_178_U3                 |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0  | 0.100 |   0.773 |    0.777 | 
     | nst/mac_8in_instance/intadd_178_U2                 |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1  | 0.037 |   0.810 |    0.814 | 
     | nst/mac_8in_instance/U7                            |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1  | 0.036 |   0.846 |    0.850 | 
     | nst/mac_8in_instance/U226                          |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 ^ -> Z v  | XOR3D0 | 0.130 |   0.976 |    0.980 | 
     | nst/mac_8in_instance/U225                          |              |        |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1  | 0.000 |   0.976 |    0.980 | 
     | nst/product5_reg_reg_6_                            |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 636: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.961
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.004 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD2   | 0.155 |   0.155 |    0.160 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.085 |   0.240 |    0.244 | 
     | nst/mac_8in_instance/U254                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.041 |   0.280 |    0.285 | 
     | nst/mac_8in_instance/FE_OFC382_n153                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.308 |    0.313 | 
     | nst/mac_8in_instance/U256                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.181 |   0.489 |    0.494 | 
     | nst/mac_8in_instance/intadd_113_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.593 |    0.597 | 
     | nst/mac_8in_instance/intadd_113_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.101 |   0.694 |    0.698 | 
     | nst/mac_8in_instance/intadd_113_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.055 |   0.749 |    0.753 | 
     | nst/mac_8in_instance/U96                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.029 |   0.778 |    0.782 | 
     | nst/mac_8in_instance/U322                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.183 |   0.961 |    0.966 | 
     | nst/mac_8in_instance/U323                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.961 |    0.966 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 637: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_30_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.962
= Slack Time                    0.004
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.004 | 
     | nst/key_q_reg_30_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.152 |   0.152 |    0.156 | 
     | nst/key_q_reg_30_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.089 |   0.240 |    0.245 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.034 |   0.274 |    0.279 | 
     | nst/mac_8in_instance/FE_OFC349_n213                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.025 |   0.299 |    0.303 | 
     | nst/mac_8in_instance/U304                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.168 |   0.467 |    0.471 | 
     | nst/mac_8in_instance/intadd_136_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.578 |    0.582 | 
     | nst/mac_8in_instance/intadd_136_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.683 |    0.687 | 
     | nst/mac_8in_instance/intadd_136_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.067 |   0.750 |    0.754 | 
     | nst/mac_8in_instance/U110                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.032 |   0.781 |    0.786 | 
     | nst/mac_8in_instance/U20                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.181 |   0.962 |    0.967 | 
     | nst/mac_8in_instance/U329                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.962 |    0.967 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 638: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_10_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_10_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.960
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[15] ^ |         |       |   0.200 |    0.205 | 
     | core2_inst/qmem_instance/U19       | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.228 | 
     | core2_inst/qmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.273 | 
     | core2_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.350 | 
     | core2_inst/qmem_instance/U404      | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.678 | 
     | core2_inst/qmem_instance/U107      | B1 ^ -> ZN v     | AOI22D0 | 0.168 |   0.842 |    0.847 | 
     | core2_inst/qmem_instance/U271      | A1 v -> Z v      | AN4XD1  | 0.081 |   0.923 |    0.928 | 
     | core2_inst/qmem_instance/U269      | A2 v -> ZN ^     | ND2D1   | 0.037 |   0.959 |    0.964 | 
     | core2_inst/qmem_instance/Q_reg_10_ | D ^              | DFQD1   | 0.000 |   0.960 |    0.964 | 
     +----------------------------------------------------------------------------------------------+ 
Path 639: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.960
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.005 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.181 |   0.181 |    0.186 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.117 |   0.298 |    0.303 | 
     | nst/mac_8in_instance/U241                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.335 |    0.340 | 
     | nst/mac_8in_instance/FE_OFC320_n133                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.363 |    0.368 | 
     | nst/mac_8in_instance/U17                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.537 |    0.542 | 
     | nst/mac_8in_instance/intadd_123_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.639 |    0.644 | 
     | nst/mac_8in_instance/intadd_123_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.748 |    0.753 | 
     | nst/mac_8in_instance/intadd_123_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.058 |   0.807 |    0.812 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D0   | 0.039 |   0.846 |    0.851 | 
     | nst/mac_8in_instance/U320                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.114 |   0.960 |    0.965 | 
     | nst/mac_8in_instance/U321                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.960 |    0.965 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 640: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_15_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_15_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.962
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.205 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.228 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.284 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.374 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.686 | 
     | core1_inst/qmem_instance/U233      | B1 ^ -> ZN v     | AOI22D0 | 0.178 |   0.860 |    0.865 | 
     | core1_inst/qmem_instance/U234      | A1 v -> Z v      | AN4XD1  | 0.079 |   0.938 |    0.944 | 
     | core1_inst/qmem_instance/U240      | A1 v -> ZN ^     | ND2D1   | 0.024 |   0.962 |    0.968 | 
     | core1_inst/qmem_instance/Q_reg_15_ | D ^              | DFQD1   | 0.000 |   0.962 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 641: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_8_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_8_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.962
= Slack Time                    0.005
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] ^ |         |       |   0.200 |    0.205 | 
     | core1_inst/qmem_instance/U13      | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.228 | 
     | core1_inst/qmem_instance/U11      | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.284 | 
     | core1_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.374 | 
     | core1_inst/qmem_instance/U23      | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.687 | 
     | core1_inst/qmem_instance/U89      | B1 ^ -> ZN v     | AOI22D0 | 0.150 |   0.831 |    0.837 | 
     | core1_inst/qmem_instance/U90      | A4 v -> Z v      | AN4D0   | 0.105 |   0.937 |    0.942 | 
     | core1_inst/qmem_instance/U96      | A1 v -> ZN ^     | ND2D1   | 0.025 |   0.962 |    0.967 | 
     | core1_inst/qmem_instance/Q_reg_8_ | D ^              | DFQD1   | 0.000 |   0.962 |    0.967 | 
     +---------------------------------------------------------------------------------------------+ 
Path 642: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product0_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.952
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.005 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.174 |   0.174 |    0.179 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | ND4D1   | 0.056 |   0.229 |    0.235 | 
     | nst/mac_8in_instance/U247                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I ^ -> ZN v  | CKND1   | 0.025 |   0.254 |    0.259 | 
     | nst/mac_8in_instance/U79                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.081 |   0.335 |    0.340 | 
     | nst/mac_8in_instance/U192                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A ^ -> CO ^  | FA1D0   | 0.177 |   0.511 |    0.517 | 
     | nst/mac_8in_instance/intadd_231_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.090 |   0.602 |    0.607 | 
     | nst/mac_8in_instance/intadd_231_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.104 |   0.706 |    0.711 | 
     | nst/mac_8in_instance/intadd_231_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.054 |   0.760 |    0.765 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.105 |   0.865 |    0.870 | 
     | nst/mac_8in_instance/U118                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.087 |   0.952 |    0.957 | 
     | nst/mac_8in_instance/U338                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.952 |    0.957 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 643: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product0_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.958
= Slack Time                    0.005
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.005 | 
     | nst/query_q_reg_0_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.189 |   0.189 |    0.195 | 
     | nst/query_q_reg_0_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.119 |   0.308 |    0.314 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.347 |    0.353 | 
     | nst/mac_8in_instance/FE_OFC434_n73                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.374 |    0.379 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.169 |   0.542 |    0.548 | 
     | nst/mac_8in_instance/intadd_151_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.093 |   0.635 |    0.641 | 
     | nst/mac_8in_instance/intadd_151_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.107 |   0.742 |    0.748 | 
     | nst/mac_8in_instance/intadd_151_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.066 |   0.808 |    0.814 | 
     | nst/mac_8in_instance/U82                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.032 |   0.840 |    0.846 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.118 |   0.958 |    0.963 | 
     | nst/mac_8in_instance/U316                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.958 |    0.963 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 644: MET Setup Check with Pin normalizer_inst/shift_reg_0__7__2_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__2_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.953
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                    |              |        |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |        |       |   0.000 |    0.006 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.205 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.336 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.505 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.782 | 
     | normalizer_inst/U15505             | B1 ^ -> Z ^  | AO22D0 | 0.177 |   0.953 |    0.959 | 
     | normalizer_inst/shift_reg_0__7__2_ | D ^          | DFQD1  | 0.000 |   0.953 |    0.959 | 
     +-----------------------------------------------------------------------------------------+ 
Path 645: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.954
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.006 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.137 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.273 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.374 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.449 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.521 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.594 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.667 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.737 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.810 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.898 |    0.904 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.056 |   0.954 |    0.960 | 
     | OFC1347_array_out_43                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.960 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 646: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.954
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.006 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.137 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.273 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.374 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.449 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.521 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.594 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.667 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.737 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.810 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.898 |    0.904 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.056 |   0.954 |    0.960 | 
     | OFC1347_array_out_43                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.960 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 647: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.954
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.006 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.137 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.273 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.374 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.449 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.521 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.594 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.667 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.737 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.810 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.898 |    0.904 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.056 |   0.954 |    0.960 | 
     | OFC1347_array_out_43                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.960 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 648: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.954
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.006 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.137 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.273 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.374 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.449 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.521 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.594 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.667 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.737 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.810 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.898 |    0.904 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.056 |   0.954 |    0.960 | 
     | OFC1347_array_out_43                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.960 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 649: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.954
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.006 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.137 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.273 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.374 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.449 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.521 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.594 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.667 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.737 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.810 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.898 |    0.904 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.056 |   0.954 |    0.960 | 
     | OFC1347_array_out_43                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.960 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 650: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.954
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.006 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.137 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.273 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.374 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.449 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.521 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.594 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.667 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.737 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.810 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.898 |    0.904 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.056 |   0.954 |    0.960 | 
     | OFC1347_array_out_43                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.960 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 651: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.954
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.006 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.137 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.273 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.374 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.449 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.521 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.594 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.667 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.737 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.810 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.898 |    0.904 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.056 |   0.954 |    0.960 | 
     | OFC1347_array_out_43                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.960 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 652: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_3__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_3__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.954
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.006 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.137 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D1 | 0.136 |   0.267 |    0.273 | 
     | nst/intadd_21_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.368 |    0.374 | 
     | nst/intadd_21_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.443 |    0.449 | 
     | nst/intadd_21_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.515 |    0.521 | 
     | nst/intadd_21_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.588 |    0.594 | 
     | nst/intadd_21_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.661 |    0.667 | 
     | nst/intadd_21_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.732 |    0.737 | 
     | nst/intadd_21_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.804 |    0.810 | 
     | nst/intadd_21_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D1 | 0.094 |   0.898 |    0.904 | 
     | nst/intadd_21_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.056 |   0.954 |    0.960 | 
     | OFC1347_array_out_43                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.954 |    0.960 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 653: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_27_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_27_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.959
= Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[14] v |         |       |   0.200 |    0.206 | 
     | core2_inst/kmem_instance/U19       | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.242 | 
     | core2_inst/kmem_instance/U9        | A2 ^ -> Z ^      | AN2XD1  | 0.060 |   0.296 |    0.302 | 
     | core2_inst/kmem_instance/U5        | A1 ^ -> ZN v     | CKND2D1 | 0.067 |   0.364 |    0.369 | 
     | core2_inst/kmem_instance/U389      | A2 v -> ZN ^     | NR2D2   | 0.297 |   0.661 |    0.666 | 
     | core2_inst/kmem_instance/U209      | A1 ^ -> ZN v     | AOI22D0 | 0.136 |   0.796 |    0.802 | 
     | core2_inst/kmem_instance/U334      | A4 v -> Z v      | AN4XD1  | 0.118 |   0.914 |    0.920 | 
     | core2_inst/kmem_instance/U333      | A1 v -> ZN ^     | ND2D1   | 0.044 |   0.959 |    0.965 | 
     | core2_inst/kmem_instance/Q_reg_27_ | D ^              | DFQD1   | 0.000 |   0.959 |    0.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 654: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_5_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.958
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.006 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.189 |   0.189 |    0.195 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.105 |   0.294 |    0.300 | 
     | nst/mac_8in_instance/U11                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.332 |    0.338 | 
     | nst/mac_8in_instance/FE_OFC323_n193                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.361 |    0.367 | 
     | nst/mac_8in_instance/U202                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.178 |   0.539 |    0.545 | 
     | nst/mac_8in_instance/intadd_214_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.638 |    0.644 | 
     | nst/mac_8in_instance/intadd_214_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.101 |   0.739 |    0.745 | 
     | nst/mac_8in_instance/intadd_214_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B1 v -> ZN ^ | INR2XD0 | 0.070 |   0.809 |    0.815 | 
     | nst/mac_8in_instance/FE_RC_2279_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.031 |   0.840 |    0.846 | 
     | nst/mac_8in_instance/U198                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.117 |   0.958 |    0.963 | 
     | nst/mac_8in_instance/U197                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.958 |    0.963 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 655: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
21_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.957
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.006 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.176 |   0.176 |    0.182 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.099 |   0.275 |    0.281 | 
     | nst/mac_8in_instance/U300                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.315 |    0.321 | 
     | nst/mac_8in_instance/FE_OFC424_n213                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.344 |    0.350 | 
     | nst/mac_8in_instance/U302                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.173 |   0.516 |    0.522 | 
     | nst/mac_8in_instance/intadd_162_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.614 |    0.620 | 
     | nst/mac_8in_instance/intadd_162_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.114 |   0.729 |    0.735 | 
     | nst/mac_8in_instance/intadd_162_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.077 |   0.806 |    0.812 | 
     | nst/mac_8in_instance/U152                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.839 |    0.845 | 
     | nst/mac_8in_instance/U328                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.118 |   0.957 |    0.963 | 
     | nst/mac_8in_instance/U329                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.957 |    0.963 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 656: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add1_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add3_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.957
= Slack Time                    0.006
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.006 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.134 |   0.134 |    0.140 | 
     | nst/add3_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.146 |   0.280 |    0.286 | 
     | nst/intadd_99_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.358 | 
     | nst/intadd_99_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.093 |   0.445 |    0.451 | 
     | nst/intadd_99_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.544 |    0.551 | 
     | nst/intadd_99_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.643 |    0.649 | 
     | nst/intadd_99_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.741 |    0.747 | 
     | nst/intadd_99_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.840 |    0.846 | 
     | nst/intadd_99_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D0 | 0.117 |   0.957 |    0.963 | 
     | nst/intadd_99_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1 | 0.000 |   0.957 |    0.963 | 
     | nst/add1_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 657: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.958
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.007 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.162 |   0.162 |    0.168 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.113 |   0.275 |    0.281 | 
     | nst/mac_8in_instance/U254                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.041 |   0.315 |    0.322 | 
     | nst/mac_8in_instance/FE_OFC336_n153                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.344 |    0.351 | 
     | nst/mac_8in_instance/U256                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.181 |   0.526 |    0.532 | 
     | nst/mac_8in_instance/intadd_147_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.627 |    0.634 | 
     | nst/mac_8in_instance/intadd_147_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.738 |    0.745 | 
     | nst/mac_8in_instance/intadd_147_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.068 |   0.807 |    0.813 | 
     | nst/mac_8in_instance/U153                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.036 |   0.843 |    0.849 | 
     | nst/mac_8in_instance/U323                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.115 |   0.958 |    0.964 | 
     | nst/mac_8in_instance/U324                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.958 |    0.964 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 658: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q5_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q5_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.940
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.142 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.285 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.396 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.475 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.551 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.626 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.700 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.777 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.169 |   0.940 |    0.946 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 659: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q4_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.940
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.142 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.285 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.396 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.475 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.551 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.626 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.700 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.777 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.169 |   0.940 |    0.946 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 660: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q6_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.940
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.142 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.285 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.396 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.475 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.551 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.626 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.700 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.777 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.169 |   0.940 |    0.946 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 661: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q7_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q7_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.940
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.142 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.285 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.396 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.475 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.551 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.626 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.700 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.777 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.169 |   0.940 |    0.946 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 662: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q1_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.940
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.142 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.285 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.396 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.475 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.551 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.626 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.700 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.777 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.169 |   0.940 |    0.946 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 663: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q0_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.940
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.142 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.285 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.396 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.475 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.551 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.626 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.700 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.777 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.169 |   0.940 |    0.946 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 664: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q2_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.940
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.142 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.285 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.396 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.475 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.551 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.626 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.700 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.777 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.169 |   0.940 |    0.946 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 665: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_6__fifo_
instance/q3_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_6__fifo_instance/q3_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.940
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |       |       |   0.000 |    0.007 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.136 |   0.136 |    0.142 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.278 |    0.285 | 
     | nst/intadd_98_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.389 |    0.396 | 
     | nst/intadd_98_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.468 |    0.475 | 
     | nst/intadd_98_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.544 |    0.551 | 
     | nst/intadd_98_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.619 |    0.626 | 
     | nst/intadd_98_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.693 |    0.700 | 
     | nst/intadd_98_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.771 |    0.777 | 
     | nst/intadd_98_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D1 | 0.169 |   0.940 |    0.946 | 
     | nst/intadd_98_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_6__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 666: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_14_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_14_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.951
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] v |         |       |   0.200 |    0.207 | 
     | core1_inst/kmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.271 | 
     | core1_inst/kmem_instance/U11       | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.376 | 
     | core1_inst/kmem_instance/U30       | A2 v -> ZN ^     | NR2D2   | 0.271 |   0.640 |    0.647 | 
     | core1_inst/kmem_instance/U257      | B1 ^ -> ZN v     | AOI22D0 | 0.151 |   0.791 |    0.798 | 
     | core1_inst/kmem_instance/U56       | A4 v -> Z v      | AN4XD1  | 0.104 |   0.895 |    0.902 | 
     | core1_inst/kmem_instance/U261      | A2 v -> ZN ^     | ND2D1   | 0.056 |   0.951 |    0.958 | 
     | core1_inst/kmem_instance/Q_reg_14_ | D ^              | DFQD1   | 0.000 |   0.951 |    0.958 | 
     +----------------------------------------------------------------------------------------------+ 
Path 667: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_6_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_6_/D (v) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.028
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.972
- Arrival Time                  0.965
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] v |         |       |   0.200 |    0.207 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.243 | 
     | core2_inst/kmem_instance/U14                      | A2 ^ -> ZN v     | NR2XD0  | 0.042 |   0.278 |    0.285 | 
     | core2_inst/kmem_instance/U11                      | A2 v -> ZN ^     | CKND2D1 | 0.064 |   0.342 |    0.349 | 
     | core2_inst/kmem_instance/U402                     | A2 ^ -> ZN v     | NR2D1   | 0.032 |   0.374 |    0.381 | 
     | core2_inst/kmem_instance/FE_OFC1677_n344          | I v -> Z v       | CKBD1   | 0.223 |   0.598 |    0.605 | 
     | core2_inst/kmem_instance/U24                      | B1 v -> ZN ^     | AOI22D0 | 0.185 |   0.783 |    0.790 | 
     | core2_inst/kmem_instance/U254                     | A3 ^ -> Z ^      | AN4XD1  | 0.119 |   0.902 |    0.909 | 
     | core2_inst/kmem_instance/U371                     | A2 ^ -> ZN v     | ND2D1   | 0.063 |   0.965 |    0.972 | 
     | core2_inst/kmem_instance/Q_reg_6_                 | D v              | DFQD1   | 0.000 |   0.965 |    0.972 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 668: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_4_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.955
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.007 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.165 |   0.165 |    0.172 | 
     | nst/query_q_reg_4_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.103 |   0.268 |    0.275 | 
     | nst/mac_8in_instance/U14                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.035 |   0.303 |    0.310 | 
     | nst/mac_8in_instance/FE_OFC411_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.330 |    0.337 | 
     | nst/mac_8in_instance/U200                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.180 |   0.509 |    0.516 | 
     | nst/mac_8in_instance/intadd_182_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.612 |    0.619 | 
     | nst/mac_8in_instance/intadd_182_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.722 |    0.729 | 
     | nst/mac_8in_instance/intadd_182_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.071 |   0.793 |    0.800 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.038 |   0.831 |    0.838 | 
     | nst/mac_8in_instance/U196                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.124 |   0.955 |    0.962 | 
     | nst/mac_8in_instance/U195                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.955 |    0.962 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 669: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_5_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_5_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.961
= Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] ^ |         |       |   0.200 |    0.207 | 
     | core1_inst/qmem_instance/U13      | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.230 | 
     | core1_inst/qmem_instance/U11      | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.286 | 
     | core1_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.376 | 
     | core1_inst/qmem_instance/U23      | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.688 | 
     | core1_inst/qmem_instance/U121     | B1 ^ -> ZN v     | AOI22D0 | 0.153 |   0.834 |    0.841 | 
     | core1_inst/qmem_instance/U122     | A4 v -> Z v      | AN4XD1  | 0.098 |   0.932 |    0.939 | 
     | core1_inst/qmem_instance/U127     | A1 v -> ZN ^     | ND2D1   | 0.029 |   0.961 |    0.968 | 
     | core1_inst/qmem_instance/Q_reg_5_ | D ^              | DFQD1   | 0.000 |   0.961 |    0.968 | 
     +---------------------------------------------------------------------------------------------+ 
Path 670: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_5_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.956
= Slack Time                    0.007
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.000 |    0.007 | 
     | nst/key_q_reg_5_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.144 |   0.144 |    0.151 | 
     | nst/key_q_reg_5_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A3 ^ -> ZN v | ND4D1   | 0.103 |   0.246 |    0.254 | 
     | nst/mac_8in_instance/U14                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1   | 0.042 |   0.288 |    0.295 | 
     | nst/mac_8in_instance/FE_OFC475_n73                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.032 |   0.319 |    0.327 | 
     | nst/mac_8in_instance/U199                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0   | 0.181 |   0.500 |    0.508 | 
     | nst/mac_8in_instance/intadd_238_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.114 |   0.615 |    0.622 | 
     | nst/mac_8in_instance/intadd_238_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1   | 0.083 |   0.697 |    0.705 | 
     | nst/mac_8in_instance/intadd_238_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.040 |   0.737 |    0.745 | 
     | nst/mac_8in_instance/U7                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.027 |   0.764 |    0.771 | 
     | nst/mac_8in_instance/U195                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.192 |   0.956 |    0.963 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1   | 0.000 |   0.956 |    0.964 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 671: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product0_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_1_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.957
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.008 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.174 |   0.174 |    0.182 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.102 |   0.276 |    0.284 | 
     | nst/mac_8in_instance/U247                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.034 |   0.310 |    0.318 | 
     | nst/mac_8in_instance/U79                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.035 |   0.345 |    0.353 | 
     | nst/mac_8in_instance/U192                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.181 |   0.526 |    0.534 | 
     | nst/mac_8in_instance/intadd_231_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.625 |    0.632 | 
     | nst/mac_8in_instance/intadd_231_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.735 |    0.743 | 
     | nst/mac_8in_instance/intadd_231_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.064 |   0.800 |    0.807 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0   | 0.041 |   0.841 |    0.849 | 
     | nst/mac_8in_instance/U188                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.116 |   0.957 |    0.965 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.957 |    0.965 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 672: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_5_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.978
- Arrival Time                  0.970
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.008 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.210 |   0.210 |    0.218 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.118 |   0.329 |    0.336 | 
     | nst/mac_8in_instance/U16                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.367 |    0.375 | 
     | nst/mac_8in_instance/FE_OFC379_n173                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.394 |    0.401 | 
     | nst/mac_8in_instance/U208                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.566 |    0.574 | 
     | nst/mac_8in_instance/intadd_197_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.666 |    0.674 | 
     | nst/mac_8in_instance/intadd_197_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.777 |    0.785 | 
     | nst/mac_8in_instance/intadd_197_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.061 |   0.838 |    0.846 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.048 |   0.886 |    0.894 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | S v -> ZN v  | MUX2ND0 | 0.084 |   0.970 |    0.978 | 
     | nst/mac_8in_instance/U342                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.970 |    0.978 | 
     | nst/product2_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 673: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product5_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_7_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
21_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.947
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.008 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.206 |   0.206 |    0.214 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.117 |   0.324 |    0.332 | 
     | nst/mac_8in_instance/U223                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.364 |    0.372 | 
     | nst/mac_8in_instance/FE_OFC340_n113                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.393 |    0.401 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.567 |    0.574 | 
     | nst/mac_8in_instance/intadd_154_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.670 |    0.678 | 
     | nst/mac_8in_instance/intadd_154_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.783 |    0.791 | 
     | nst/mac_8in_instance/intadd_154_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.044 |   0.827 |    0.835 | 
     | nst/mac_8in_instance/U152                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> Z ^  | OA31D0  | 0.120 |   0.947 |    0.955 | 
     | nst/mac_8in_instance/U159                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.947 |    0.955 | 
     | nst/product5_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 674: MET Setup Check with Pin normalizer_inst/shift_reg_0__7__4_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__4_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.052
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.948
- Arrival Time                  0.940
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |          |       |   0.000 |    0.008 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1     | 0.200 |   0.200 |    0.208 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1   | 0.131 |   0.331 |    0.339 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2    | 0.169 |   0.499 |    0.507 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2   | 0.277 |   0.776 |    0.784 | 
     | normalizer_inst/U14314             | B1 ^ -> ZN ^ | MOAI22D0 | 0.164 |   0.940 |    0.948 | 
     | normalizer_inst/shift_reg_0__7__4_ | D ^          | DFQD1    | 0.000 |   0.940 |    0.948 | 
     +-------------------------------------------------------------------------------------------+ 
Path 675: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q0_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q0_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.934
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.008 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.136 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.312 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.388 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.462 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.534 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.605 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.678 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.751 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.189 |   0.932 |    0.940 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q0_ | D ^          | DFQD1 | 0.002 |   0.934 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 676: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q2_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.934
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.008 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.136 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.312 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.388 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.462 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.534 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.605 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.678 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.751 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.189 |   0.932 |    0.940 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ | D ^          | DFQD1 | 0.002 |   0.934 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 677: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_16_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_16_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.952
= Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.208 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.235 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.284 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.350 | 
     | core2_inst/kmem_instance/U394                     | A2 v -> ZN ^     | NR2D1   | 0.048 |   0.389 |    0.397 | 
     | core2_inst/kmem_instance/FE_OFC1679_n332          | I ^ -> Z ^       | BUFFD1  | 0.264 |   0.653 |    0.661 | 
     | core2_inst/kmem_instance/U142                     | B1 ^ -> ZN v     | AOI22D0 | 0.140 |   0.793 |    0.801 | 
     | core2_inst/kmem_instance/U292                     | A3 v -> Z v      | AN4XD1  | 0.106 |   0.899 |    0.907 | 
     | core2_inst/kmem_instance/U291                     | A1 v -> ZN ^     | ND2D1   | 0.053 |   0.952 |    0.960 | 
     | core2_inst/kmem_instance/Q_reg_16_                | D ^              | DFQD1   | 0.000 |   0.952 |    0.960 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 678: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q1_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q1_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.934
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.008 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.136 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.312 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.388 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.462 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.535 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.605 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.678 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.751 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.189 |   0.932 |    0.940 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ | D ^          | DFQD1 | 0.002 |   0.934 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 679: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q3_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q3_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.934
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.008 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.136 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.312 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.388 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.462 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.535 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.605 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.678 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.751 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.189 |   0.932 |    0.940 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q3_ | D ^          | DFQD1 | 0.002 |   0.934 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 680: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q5_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q5_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.934
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.008 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.136 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.312 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.388 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.462 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.535 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.605 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.679 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.751 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.189 |   0.932 |    0.940 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q5_ | D ^          | DFQD1 | 0.002 |   0.934 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 681: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q4_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q4_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.934
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.008 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.136 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.312 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.388 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.462 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.535 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.605 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.679 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.751 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.189 |   0.932 |    0.940 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q4_ | D ^          | DFQD1 | 0.002 |   0.934 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 682: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q7_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q7_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.934
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.008 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.136 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.312 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.389 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.462 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.535 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.605 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.679 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.751 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.189 |   0.932 |    0.940 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q7_ | D ^          | DFQD1 | 0.002 |   0.934 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 683: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product2_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product2_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_9_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.952
= Slack Time                    0.008
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.008 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.178 |   0.178 |    0.186 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.094 |   0.271 |    0.280 | 
     | nst/mac_8in_instance/U15                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.311 |    0.320 | 
     | nst/mac_8in_instance/U88                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.340 |    0.348 | 
     | nst/mac_8in_instance/U207                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.516 |    0.524 | 
     | nst/mac_8in_instance/intadd_189_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.096 |   0.612 |    0.621 | 
     | nst/mac_8in_instance/intadd_189_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.107 |   0.719 |    0.727 | 
     | nst/mac_8in_instance/intadd_189_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.075 |   0.793 |    0.802 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.032 |   0.825 |    0.833 | 
     | nst/mac_8in_instance/U204                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.127 |   0.952 |    0.960 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.952 |    0.960 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 684: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
29_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.982
- Arrival Time                  0.973
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.009 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.175 |   0.175 |    0.183 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.077 |   0.251 |    0.260 | 
     | nst/mac_8in_instance/U177                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.043 |   0.294 |    0.303 | 
     | nst/mac_8in_instance/U178                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.120 |   0.414 |    0.423 | 
     | nst/mac_8in_instance/U179                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI ^ -> S v  | FA1D0   | 0.132 |   0.547 |    0.555 | 
     | nst/mac_8in_instance/U200                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0   | 0.049 |   0.595 |    0.604 | 
     | nst/mac_8in_instance/U201                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.147 |   0.742 |    0.751 | 
     | nst/mac_8in_instance/intadd_152_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.775 |    0.784 | 
     | nst/mac_8in_instance/U181                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.074 |   0.849 |    0.858 | 
     | nst/mac_8in_instance/U351                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.124 |   0.973 |    0.982 | 
     | nst/mac_8in_instance/FE_RC_2309_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.973 |    0.982 | 
     | nst/product7_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 685: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_0__fifo_
instance/q6_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_0__fifo_instance/q6_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.934
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.009 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.136 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.304 |    0.312 | 
     | nst/intadd_56_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.380 |    0.389 | 
     | nst/intadd_56_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.453 |    0.462 | 
     | nst/intadd_56_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.526 |    0.535 | 
     | nst/intadd_56_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.597 |    0.606 | 
     | nst/intadd_56_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.670 |    0.679 | 
     | nst/intadd_56_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.743 |    0.752 | 
     | nst/intadd_56_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D1 | 0.189 |   0.932 |    0.941 | 
     | nst/intadd_56_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_0__fifo_instance/q6_ | D ^          | DFQD1 | 0.002 |   0.934 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 686: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.948
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.009 | 
     | nst/query_q_reg_30_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.190 |   0.190 |    0.198 | 
     | nst/query_q_reg_30_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I ^ -> ZN v  | INVD1   | 0.051 |   0.241 |    0.249 | 
     | nst/mac_8in_instance/FE_OFC1120_q_temp_158         |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D0   | 0.090 |   0.330 |    0.339 | 
     | nst/mac_8in_instance/U300                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.156 |   0.487 |    0.495 | 
     | nst/mac_8in_instance/intadd_136_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.104 |   0.591 |    0.600 | 
     | nst/mac_8in_instance/intadd_136_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.099 |   0.690 |    0.698 | 
     | nst/mac_8in_instance/intadd_136_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.051 |   0.741 |    0.750 | 
     | nst/mac_8in_instance/U110                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.117 |   0.858 |    0.866 | 
     | nst/mac_8in_instance/U351                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.948 |    0.957 | 
     | nst/mac_8in_instance/U352                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.948 |    0.957 | 
     | nst/product7_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 687: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.956
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.009 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.183 |   0.183 |    0.192 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.103 |   0.286 |    0.295 | 
     | nst/mac_8in_instance/U26                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.325 |    0.334 | 
     | nst/mac_8in_instance/FE_OFC423_n193                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.354 |    0.363 | 
     | nst/mac_8in_instance/U237                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.530 |    0.539 | 
     | nst/mac_8in_instance/intadd_177_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.636 |    0.645 | 
     | nst/mac_8in_instance/intadd_177_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.744 |    0.753 | 
     | nst/mac_8in_instance/intadd_177_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.066 |   0.810 |    0.819 | 
     | nst/mac_8in_instance/U6                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.031 |   0.841 |    0.850 | 
     | nst/mac_8in_instance/U233                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.114 |   0.956 |    0.964 | 
     | nst/mac_8in_instance/U232                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.956 |    0.964 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 688: MET Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_44_/CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_44_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.946
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.209 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.308 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.521 | 
     | core2_inst/psum_mem_instance/FE_OFC1282_n662 | I ^ -> Z ^      | CKBD1   | 0.191 |   0.703 |    0.712 | 
     | core2_inst/psum_mem_instance/U787            | B1 ^ -> ZN v    | AOI22D0 | 0.108 |   0.811 |    0.820 | 
     | core2_inst/psum_mem_instance/U785            | A2 v -> Z v     | AN4XD1  | 0.078 |   0.889 |    0.898 | 
     | core2_inst/psum_mem_instance/U784            | A1 v -> ZN ^    | ND2D1   | 0.057 |   0.946 |    0.955 | 
     | core2_inst/psum_mem_instance/Q_reg_44_       | D ^             | DFQD1   | 0.000 |   0.946 |    0.956 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 689: MET Setup Check with Pin core2_inst/psum_mem_instance/Q_reg_62_/CP 
Endpoint:   core2_inst/psum_mem_instance/Q_reg_62_/D (^) checked with  leading 
edge of 'clk2'
Beginpoint: inst_core2[9]                            (v) triggered by  leading 
edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.952
= Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                              |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                              | inst_core2[9] v |         |       |   0.200 |    0.209 | 
     | core2_inst/psum_mem_instance/FE_RC_68_0      | A1 v -> Z v     | OR3D4   | 0.099 |   0.299 |    0.308 | 
     | core2_inst/psum_mem_instance/U22             | A1 v -> ZN ^    | NR2D1   | 0.213 |   0.512 |    0.521 | 
     | core2_inst/psum_mem_instance/FE_OFC1282_n662 | I ^ -> Z ^      | CKBD1   | 0.191 |   0.703 |    0.712 | 
     | core2_inst/psum_mem_instance/U73             | B1 ^ -> ZN v    | AOI22D0 | 0.123 |   0.826 |    0.835 | 
     | core2_inst/psum_mem_instance/U856            | A2 v -> Z v     | AN4XD1  | 0.082 |   0.908 |    0.917 | 
     | core2_inst/psum_mem_instance/U1003           | A1 v -> ZN ^    | ND2D3   | 0.042 |   0.950 |    0.959 | 
     | core2_inst/psum_mem_instance/Q_reg_62_       | D ^             | DFQD1   | 0.002 |   0.952 |    0.961 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 690: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/add0_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add0_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.956
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.009 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.137 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.171 |   0.299 |    0.308 | 
     | nst/intadd_27_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.398 |    0.407 | 
     | nst/intadd_27_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.494 |    0.503 | 
     | nst/intadd_27_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.590 |    0.600 | 
     | nst/intadd_27_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.692 |    0.701 | 
     | nst/intadd_27_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.788 |    0.797 | 
     | nst/intadd_27_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.125 |   0.913 |    0.922 | 
     | nst/intadd_27_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1 | 0.043 |   0.956 |    0.965 | 
     | nst/U10                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   0.956 |    0.965 | 
     | nst/add0_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 691: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product5_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/key_q_reg_21_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.957
= Slack Time                    0.009
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.009 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.141 |   0.141 |    0.150 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A3 ^ -> ZN v | ND4D1   | 0.096 |   0.237 |    0.246 | 
     | nst/mac_8in_instance/U257                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.275 |    0.284 | 
     | nst/mac_8in_instance/FE_OFC395_n153                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.305 |    0.315 | 
     | nst/mac_8in_instance/U259                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.478 |    0.487 | 
     | nst/mac_8in_instance/intadd_122_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.582 |    0.591 | 
     | nst/mac_8in_instance/intadd_122_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.687 |    0.697 | 
     | nst/mac_8in_instance/intadd_122_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.060 |   0.747 |    0.757 | 
     | nst/mac_8in_instance/U111                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.029 |   0.776 |    0.786 | 
     | nst/mac_8in_instance/U322                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.181 |   0.957 |    0.967 | 
     | nst/mac_8in_instance/U323                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.957 |    0.967 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 692: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.940
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.286 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.360 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.434 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.505 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.578 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.651 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.726 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.798 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.940 |    0.950 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 693: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.940
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.286 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.360 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.434 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.505 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.578 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.651 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.726 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.798 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.940 |    0.950 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 694: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.940
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.286 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.360 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.434 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.505 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.578 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.651 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.726 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.798 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.940 |    0.950 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 695: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.940
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.286 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.360 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.434 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.505 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.578 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.651 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.726 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.798 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.940 |    0.950 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 696: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.940
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.286 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.360 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.434 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.505 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.578 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.651 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.726 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.798 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.940 |    0.950 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 697: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.940
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.286 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.360 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.434 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.505 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.578 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.651 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.726 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.798 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.940 |    0.950 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 698: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.940
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.286 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.360 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.434 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.505 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.578 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.651 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.726 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.798 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.940 |    0.950 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 699: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_7__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_7__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.940
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.010 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D1 | 0.144 |   0.275 |    0.286 | 
     | nst/intadd_49_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.350 |    0.360 | 
     | nst/intadd_49_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.423 |    0.434 | 
     | nst/intadd_49_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.494 |    0.505 | 
     | nst/intadd_49_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.568 |    0.578 | 
     | nst/intadd_49_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.641 |    0.651 | 
     | nst/intadd_49_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.716 |    0.726 | 
     | nst/intadd_49_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.788 |    0.798 | 
     | nst/intadd_49_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.940 |    0.950 | 
     | nst/intadd_49_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_7__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.940 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 700: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/add0_reg_l2_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_8_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.951
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.010 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.142 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0 | 0.167 |   0.299 |    0.309 | 
     | nst/intadd_65_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.395 |    0.405 | 
     | nst/intadd_65_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.490 |    0.500 | 
     | nst/intadd_65_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.092 |   0.582 |    0.592 | 
     | nst/intadd_65_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.687 |    0.697 | 
     | nst/intadd_65_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.764 |    0.774 | 
     | nst/intadd_65_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.070 |   0.834 |    0.844 | 
     | nst/intadd_65_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D0 | 0.117 |   0.951 |    0.961 | 
     | nst/intadd_65_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1 | 0.000 |   0.951 |    0.961 | 
     | nst/add0_reg_l2_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 701: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/add0_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.955
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.010 | 
     | nst/product1_reg_reg_0_                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.133 |   0.133 |    0.143 | 
     | nst/product1_reg_reg_0_                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> Z v  | CKAN2D0 | 0.083 |   0.216 |    0.226 | 
     | nst/U39                                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.320 |    0.330 | 
     | nst/intadd_13_U8                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.426 |    0.436 | 
     | nst/intadd_13_U7                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.528 |    0.538 | 
     | nst/intadd_13_U6                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.625 |    0.635 | 
     | nst/intadd_13_U5                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.725 |    0.736 | 
     | nst/intadd_13_U4                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.094 |   0.819 |    0.830 | 
     | nst/intadd_13_U3                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.096 |   0.916 |    0.926 | 
     | nst/intadd_13_U2                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0   | 0.039 |   0.955 |    0.965 | 
     | nst/U38                                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.955 |    0.965 | 
     | nst/add0_reg_l1_reg_8_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 702: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product6_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product6_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.946
= Slack Time                    0.010
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.010 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.175 |   0.175 |    0.185 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.096 |   0.271 |    0.281 | 
     | nst/mac_8in_instance/U286                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.307 |    0.317 | 
     | nst/mac_8in_instance/FE_OFC378_n193                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.335 |    0.346 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.507 |    0.517 | 
     | nst/mac_8in_instance/intadd_145_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.610 |    0.620 | 
     | nst/mac_8in_instance/intadd_145_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.718 |    0.728 | 
     | nst/mac_8in_instance/intadd_145_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.064 |   0.782 |    0.792 | 
     | nst/mac_8in_instance/U19                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.035 |   0.817 |    0.827 | 
     | nst/mac_8in_instance/U348                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.129 |   0.946 |    0.957 | 
     | nst/mac_8in_instance/FE_RC_2305_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.946 |    0.957 | 
     | nst/product6_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 703: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_5_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_5_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.957
= Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[15] ^ |         |       |   0.200 |    0.211 | 
     | core2_inst/qmem_instance/U19      | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.234 | 
     | core2_inst/qmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.279 | 
     | core2_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.356 | 
     | core2_inst/qmem_instance/U404     | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.684 | 
     | core2_inst/qmem_instance/U75      | B1 ^ -> ZN v     | AOI22D0 | 0.169 |   0.843 |    0.854 | 
     | core2_inst/qmem_instance/U251     | A1 v -> Z v      | AN4XD1  | 0.084 |   0.927 |    0.938 | 
     | core2_inst/qmem_instance/U249     | A2 v -> ZN ^     | ND2D1   | 0.030 |   0.957 |    0.968 | 
     | core2_inst/qmem_instance/Q_reg_5_ | D ^              | DFQD1   | 0.000 |   0.957 |    0.968 | 
     +---------------------------------------------------------------------------------------------+ 
Path 704: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_3_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_3_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.956
= Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[15] ^ |         |       |   0.200 |    0.211 | 
     | core2_inst/qmem_instance/U19      | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.234 | 
     | core2_inst/qmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.279 | 
     | core2_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.356 | 
     | core2_inst/qmem_instance/U404     | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.684 | 
     | core2_inst/qmem_instance/U68      | B1 ^ -> ZN v     | AOI22D0 | 0.164 |   0.838 |    0.849 | 
     | core2_inst/qmem_instance/U245     | A1 v -> Z v      | AN4XD1  | 0.086 |   0.924 |    0.935 | 
     | core2_inst/qmem_instance/U243     | A2 v -> ZN ^     | ND2D1   | 0.032 |   0.956 |    0.967 | 
     | core2_inst/qmem_instance/Q_reg_3_ | D ^              | DFQD1   | 0.000 |   0.956 |    0.967 | 
     +---------------------------------------------------------------------------------------------+ 
Path 705: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product7_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_30_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.956
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.011 | 
     | nst/key_q_reg_30_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.154 |   0.154 |    0.164 | 
     | nst/key_q_reg_30_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.094 |   0.248 |    0.259 | 
     | nst/mac_8in_instance/U27                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.285 |    0.296 | 
     | nst/mac_8in_instance/FE_OFC295_n93                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.313 |    0.324 | 
     | nst/mac_8in_instance/U245                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.489 |    0.499 | 
     | nst/mac_8in_instance/intadd_224_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.591 |    0.602 | 
     | nst/mac_8in_instance/intadd_224_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.700 |    0.711 | 
     | nst/mac_8in_instance/intadd_224_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.038 |   0.738 |    0.749 | 
     | nst/mac_8in_instance/U7                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0   | 0.032 |   0.770 |    0.781 | 
     | nst/mac_8in_instance/U241                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.185 |   0.956 |    0.966 | 
     | nst/mac_8in_instance/U240                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.956 |    0.966 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 706: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product6_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product6_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.954
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.011 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.183 |   0.183 |    0.194 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.103 |   0.286 |    0.297 | 
     | nst/mac_8in_instance/U26                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.325 |    0.336 | 
     | nst/mac_8in_instance/FE_OFC423_n193                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.354 |    0.365 | 
     | nst/mac_8in_instance/U237                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.530 |    0.541 | 
     | nst/mac_8in_instance/intadd_177_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.636 |    0.647 | 
     | nst/mac_8in_instance/intadd_177_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.744 |    0.755 | 
     | nst/mac_8in_instance/intadd_177_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.066 |   0.810 |    0.821 | 
     | nst/mac_8in_instance/U6                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.035 |   0.845 |    0.856 | 
     | nst/mac_8in_instance/U264                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.109 |   0.954 |    0.965 | 
     | nst/mac_8in_instance/FE_RC_2315_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.954 |    0.965 | 
     | nst/product6_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 707: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product0_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.950
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.011 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.146 |   0.146 |    0.157 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.114 |   0.259 |    0.271 | 
     | nst/mac_8in_instance/U237                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.042 |   0.301 |    0.312 | 
     | nst/mac_8in_instance/FE_OFC350_n133                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.331 |    0.343 | 
     | nst/mac_8in_instance/U239                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.178 |   0.510 |    0.521 | 
     | nst/mac_8in_instance/intadd_167_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.612 |    0.623 | 
     | nst/mac_8in_instance/intadd_167_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.723 |    0.734 | 
     | nst/mac_8in_instance/intadd_167_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.072 |   0.795 |    0.806 | 
     | nst/mac_8in_instance/U81                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.825 |    0.836 | 
     | nst/mac_8in_instance/U320                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.125 |   0.950 |    0.961 | 
     | nst/mac_8in_instance/U321                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.950 |    0.961 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 708: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product7_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product7_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
29_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.955
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.011 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.173 |   0.173 |    0.184 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.102 |   0.275 |    0.286 | 
     | nst/mac_8in_instance/U271                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.313 |    0.324 | 
     | nst/mac_8in_instance/FE_OFC438_n173                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.031 |   0.344 |    0.355 | 
     | nst/mac_8in_instance/U273                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.184 |   0.529 |    0.540 | 
     | nst/mac_8in_instance/intadd_144_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.632 |    0.643 | 
     | nst/mac_8in_instance/intadd_144_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.735 |    0.746 | 
     | nst/mac_8in_instance/intadd_144_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.067 |   0.802 |    0.813 | 
     | nst/mac_8in_instance/U97                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.049 |   0.851 |    0.862 | 
     | nst/mac_8in_instance/U351                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | XNR2D1  | 0.104 |   0.955 |    0.966 | 
     | nst/mac_8in_instance/FE_RC_2306_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.955 |    0.966 | 
     | nst/product7_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 709: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_28_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_28_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.954
= Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.211 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.238 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.287 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.353 | 
     | core2_inst/kmem_instance/U394                     | A2 v -> ZN ^     | NR2D1   | 0.048 |   0.389 |    0.400 | 
     | core2_inst/kmem_instance/FE_OFC1679_n332          | I ^ -> Z ^       | BUFFD1  | 0.264 |   0.653 |    0.664 | 
     | core2_inst/kmem_instance/U45                      | B1 ^ -> ZN v     | AOI22D0 | 0.141 |   0.795 |    0.806 | 
     | core2_inst/kmem_instance/U338                     | A3 v -> Z v      | AN4XD1  | 0.114 |   0.909 |    0.920 | 
     | core2_inst/kmem_instance/U337                     | A1 v -> ZN ^     | CKND2D1 | 0.045 |   0.954 |    0.965 | 
     | core2_inst/kmem_instance/Q_reg_28_                | D ^              | DFQD1   | 0.000 |   0.954 |    0.965 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 710: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_10_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_10_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.957
= Slack Time                    0.011
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.211 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.234 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.290 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.380 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.692 | 
     | core1_inst/qmem_instance/U130      | B1 ^ -> ZN v     | AOI22D0 | 0.172 |   0.853 |    0.864 | 
     | core1_inst/qmem_instance/U131      | A1 v -> Z v      | AN4XD1  | 0.078 |   0.932 |    0.943 | 
     | core1_inst/qmem_instance/U137      | A1 v -> ZN ^     | ND2D1   | 0.025 |   0.957 |    0.968 | 
     | core1_inst/qmem_instance/Q_reg_10_ | D ^              | DFQD1   | 0.000 |   0.957 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 711: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.954
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.011 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.187 |   0.187 |    0.198 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.106 |   0.293 |    0.304 | 
     | nst/mac_8in_instance/U287                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.332 |    0.343 | 
     | nst/mac_8in_instance/FE_OFC348_n193                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.360 |    0.372 | 
     | nst/mac_8in_instance/U289                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.535 |    0.546 | 
     | nst/mac_8in_instance/intadd_158_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.639 |    0.650 | 
     | nst/mac_8in_instance/intadd_158_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.747 |    0.758 | 
     | nst/mac_8in_instance/intadd_158_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.059 |   0.806 |    0.817 | 
     | nst/mac_8in_instance/U97                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D0   | 0.035 |   0.841 |    0.852 | 
     | nst/mac_8in_instance/U326                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.113 |   0.954 |    0.965 | 
     | nst/mac_8in_instance/U327                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.954 |    0.965 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 712: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.948
= Slack Time                    0.011
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.011 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.196 |   0.196 |    0.207 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.110 |   0.306 |    0.318 | 
     | nst/mac_8in_instance/U26                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.344 |    0.355 | 
     | nst/mac_8in_instance/FE_OFC415_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.374 |    0.385 | 
     | nst/mac_8in_instance/U238                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.550 |    0.561 | 
     | nst/mac_8in_instance/intadd_185_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.646 |    0.658 | 
     | nst/mac_8in_instance/intadd_185_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.755 |    0.766 | 
     | nst/mac_8in_instance/intadd_185_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.044 |   0.799 |    0.811 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.826 |    0.838 | 
     | nst/mac_8in_instance/U138                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.122 |   0.948 |    0.960 | 
     | nst/mac_8in_instance/FE_RC_2317_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.948 |    0.960 | 
     | nst/product6_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 713: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_7_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.949
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.212 |   0.212 |    0.223 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.117 |   0.329 |    0.340 | 
     | nst/mac_8in_instance/U247                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.367 |    0.378 | 
     | nst/mac_8in_instance/FE_OFC427_n113                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.395 |    0.407 | 
     | nst/mac_8in_instance/U192                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.573 |    0.584 | 
     | nst/mac_8in_instance/intadd_191_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.670 |    0.681 | 
     | nst/mac_8in_instance/intadd_191_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.775 |    0.787 | 
     | nst/mac_8in_instance/intadd_191_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.063 |   0.838 |    0.849 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> Z ^  | OA31D0  | 0.111 |   0.949 |    0.960 | 
     | nst/mac_8in_instance/U187                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.949 |    0.960 | 
     | nst/product0_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 714: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product6_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product6_reg_
reg_5_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
25_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.982
- Arrival Time                  0.970
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.164 |   0.164 |    0.176 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.077 |   0.241 |    0.252 | 
     | nst/mac_8in_instance/U28                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.044 |   0.285 |    0.296 | 
     | nst/mac_8in_instance/U29                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.101 |   0.386 |    0.398 | 
     | nst/mac_8in_instance/U110                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI ^ -> S v  | FA1D0   | 0.129 |   0.515 |    0.527 | 
     | nst/mac_8in_instance/U321                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD1   | 0.033 |   0.548 |    0.559 | 
     | nst/mac_8in_instance/U236                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.155 |   0.702 |    0.714 | 
     | nst/mac_8in_instance/intadd_217_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.040 |   0.742 |    0.754 | 
     | nst/mac_8in_instance/U7                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.096 |   0.838 |    0.849 | 
     | nst/mac_8in_instance/U264                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.132 |   0.970 |    0.982 | 
     | nst/mac_8in_instance/FE_RC_2330_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.970 |    0.982 | 
     | nst/product6_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 715: MET Setup Check with Pin normalizer_inst/shift_reg_0__7__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__1_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.051
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.949
- Arrival Time                  0.937
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |          |       |   0.000 |    0.012 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1     | 0.200 |   0.200 |    0.212 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1   | 0.131 |   0.331 |    0.342 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2    | 0.169 |   0.499 |    0.511 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2   | 0.277 |   0.776 |    0.788 | 
     | normalizer_inst/U14315             | B1 ^ -> ZN ^ | MOAI22D0 | 0.161 |   0.937 |    0.949 | 
     | normalizer_inst/shift_reg_0__7__1_ | D ^          | DFQD1    | 0.000 |   0.937 |    0.949 | 
     +-------------------------------------------------------------------------------------------+ 
Path 716: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/add2_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add2_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.955
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/product5_reg_reg_0_                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.128 |   0.128 |    0.139 | 
     | nst/product5_reg_reg_0_                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> Z v  | CKAN2D0 | 0.076 |   0.203 |    0.215 | 
     | nst/U35                                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.311 |    0.323 | 
     | nst/intadd_11_U8                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.101 |   0.412 |    0.424 | 
     | nst/intadd_11_U7                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.101 |   0.513 |    0.525 | 
     | nst/intadd_11_U6                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.101 |   0.615 |    0.627 | 
     | nst/intadd_11_U5                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.713 |    0.725 | 
     | nst/intadd_11_U4                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.815 |    0.826 | 
     | nst/intadd_11_U3                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.918 |    0.929 | 
     | nst/intadd_11_U2                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0   | 0.037 |   0.955 |    0.966 | 
     | nst/U34                                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.955 |    0.966 | 
     | nst/add2_reg_l1_reg_8_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 717: MET Setup Check with Pin normalizer_inst/shift_reg_0__1__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__10_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN       (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.944
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                     |              |        |       |  Time   |   Time   | 
     |-------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_        | CP ^         |        |       |   0.000 |    0.012 | 
     | normalizer_inst/state_reg_1_        | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.212 | 
     | normalizer_inst/U13147              | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.343 | 
     | normalizer_inst/U3682               | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.511 | 
     | normalizer_inst/FE_OFC174_n15535    | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.789 | 
     | normalizer_inst/U15526              | A1 ^ -> Z ^  | AO22D0 | 0.167 |   0.943 |    0.955 | 
     | normalizer_inst/shift_reg_0__1__10_ | D ^          | DFQD1  | 0.000 |   0.944 |    0.956 | 
     +------------------------------------------------------------------------------------------+ 
Path 718: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_12_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_12_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.943
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                      |                  |         |       |  Time   |   Time   | 
     |--------------------------------------+------------------+---------+-------+---------+----------| 
     |                                      | inst_core1[15] v |         |       |   0.200 |    0.212 | 
     | core1_inst/kmem_instance/U14         | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.248 | 
     | core1_inst/kmem_instance/U8          | A3 ^ -> ZN v     | ND3D1   | 0.119 |   0.355 |    0.367 | 
     | core1_inst/kmem_instance/FE_RC_225_0 | A1 v -> Z v      | OR2D1   | 0.084 |   0.439 |    0.451 | 
     | core1_inst/kmem_instance/FE_RC_226_0 | I v -> ZN ^      | INVD1   | 0.237 |   0.676 |    0.688 | 
     | core1_inst/kmem_instance/U275        | A2 ^ -> ZN v     | AOI22D0 | 0.129 |   0.805 |    0.817 | 
     | core1_inst/kmem_instance/U276        | A1 v -> Z v      | AN4XD1  | 0.079 |   0.884 |    0.896 | 
     | core1_inst/kmem_instance/U282        | A1 v -> ZN ^     | ND2D1   | 0.059 |   0.943 |    0.955 | 
     | core1_inst/kmem_instance/Q_reg_12_   | D ^              | DFQD1   | 0.001 |   0.943 |    0.955 | 
     +------------------------------------------------------------------------------------------------+ 
Path 719: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product4_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.944
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.170 |   0.170 |    0.182 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I ^ -> ZN v  | INVD0   | 0.056 |   0.226 |    0.238 | 
     | nst/mac_8in_instance/U36                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | NR2XD0  | 0.061 |   0.286 |    0.298 | 
     | nst/mac_8in_instance/U287                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> S v   | FA1D0   | 0.179 |   0.465 |    0.477 | 
     | nst/mac_8in_instance/U295                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.034 |   0.499 |    0.511 | 
     | nst/mac_8in_instance/U288                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.135 |   0.634 |    0.646 | 
     | nst/mac_8in_instance/intadd_163_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.098 |   0.732 |    0.744 | 
     | nst/mac_8in_instance/intadd_163_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B1 ^ -> ZN v | INR2D1  | 0.033 |   0.765 |    0.777 | 
     | nst/mac_8in_instance/FE_RC_2270_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.091 |   0.856 |    0.868 | 
     | nst/mac_8in_instance/U342                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.087 |   0.944 |    0.956 | 
     | nst/mac_8in_instance/U343                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.944 |    0.956 | 
     | nst/product4_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 720: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_5_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
13_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.980
- Arrival Time                  0.968
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.190 |   0.190 |    0.202 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D1 | 0.064 |   0.254 |    0.266 | 
     | nst/mac_8in_instance/U64                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.035 |   0.289 |    0.301 | 
     | nst/mac_8in_instance/U14                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.113 |   0.402 |    0.414 | 
     | nst/mac_8in_instance/U42                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> S v  | FA1D0   | 0.135 |   0.537 |    0.549 | 
     | nst/mac_8in_instance/U329                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.573 |    0.586 | 
     | nst/mac_8in_instance/U211                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.153 |   0.727 |    0.739 | 
     | nst/mac_8in_instance/intadd_204_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2XD1  | 0.040 |   0.767 |    0.779 | 
     | nst/mac_8in_instance/U6                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.072 |   0.839 |    0.851 | 
     | nst/mac_8in_instance/U129                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.129 |   0.968 |    0.980 | 
     | nst/mac_8in_instance/FE_RC_2323_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D v          | DFQD1   | 0.000 |   0.968 |    0.980 | 
     | nst/product3_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 721: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product1_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product1_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.951
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.179 |   0.179 |    0.191 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.100 |   0.278 |    0.290 | 
     | nst/mac_8in_instance/U13                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.315 |    0.328 | 
     | nst/mac_8in_instance/U86                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.346 |    0.358 | 
     | nst/mac_8in_instance/U201                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.518 |    0.530 | 
     | nst/mac_8in_instance/intadd_222_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.621 |    0.634 | 
     | nst/mac_8in_instance/intadd_222_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.729 |    0.742 | 
     | nst/mac_8in_instance/intadd_222_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.059 |   0.788 |    0.801 | 
     | nst/mac_8in_instance/U6                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.043 |   0.832 |    0.844 | 
     | nst/mac_8in_instance/U124                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.119 |   0.951 |    0.963 | 
     | nst/mac_8in_instance/FE_RC_2329_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.951 |    0.963 | 
     | nst/product1_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 722: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_31_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_31_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.950
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.212 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.240 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.288 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.354 | 
     | core2_inst/kmem_instance/U394                     | A2 v -> ZN ^     | NR2D1   | 0.048 |   0.389 |    0.401 | 
     | core2_inst/kmem_instance/FE_OFC1679_n332          | I ^ -> Z ^       | BUFFD1  | 0.264 |   0.653 |    0.665 | 
     | core2_inst/kmem_instance/U227                     | B1 ^ -> ZN v     | AOI22D0 | 0.142 |   0.795 |    0.807 | 
     | core2_inst/kmem_instance/U349                     | A3 v -> Z v      | AN4XD1  | 0.107 |   0.902 |    0.915 | 
     | core2_inst/kmem_instance/U348                     | A1 v -> ZN ^     | ND2D1   | 0.048 |   0.950 |    0.962 | 
     | core2_inst/kmem_instance/Q_reg_31_                | D ^              | DFQD1   | 0.000 |   0.950 |    0.963 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 723: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add1_reg_l1_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.956
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/product3_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.139 |   0.139 |    0.152 | 
     | nst/product3_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> Z v  | CKAN2D0 | 0.088 |   0.227 |    0.240 | 
     | nst/U11                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.340 |    0.352 | 
     | nst/intadd_103_U8                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.439 |    0.451 | 
     | nst/intadd_103_U7                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.537 |    0.549 | 
     | nst/intadd_103_U6                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.101 |   0.638 |    0.650 | 
     | nst/intadd_103_U5                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.094 |   0.732 |    0.744 | 
     | nst/intadd_103_U4                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.834 |    0.846 | 
     | nst/intadd_103_U3                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.092 |   0.926 |    0.938 | 
     | nst/intadd_103_U2                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.030 |   0.956 |    0.968 | 
     | nst/U14                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.956 |    0.968 | 
     | nst/add1_reg_l1_reg_8_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 724: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.949
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.181 |   0.181 |    0.193 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.112 |   0.293 |    0.305 | 
     | nst/mac_8in_instance/U250                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.042 |   0.335 |    0.347 | 
     | nst/mac_8in_instance/U110                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.031 |   0.366 |    0.378 | 
     | nst/mac_8in_instance/U236                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.180 |   0.546 |    0.558 | 
     | nst/mac_8in_instance/intadd_201_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.651 |    0.663 | 
     | nst/mac_8in_instance/intadd_201_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.114 |   0.765 |    0.777 | 
     | nst/mac_8in_instance/intadd_201_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.041 |   0.805 |    0.818 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.022 |   0.827 |    0.839 | 
     | nst/mac_8in_instance/U233                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.122 |   0.949 |    0.962 | 
     | nst/mac_8in_instance/U232                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.949 |    0.962 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 725: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_16_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_16_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.950
= Slack Time                    0.012
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                          |                  |         |       |  Time   |   Time   | 
     |------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                          | inst_core1[15] v |         |       |   0.200 |    0.212 | 
     | core1_inst/qmem_instance/U15             | A2 v -> ZN ^     | NR2D1   | 0.049 |   0.249 |    0.262 | 
     | core1_inst/qmem_instance/U8              | A1 ^ -> ZN v     | CKND2D1 | 0.082 |   0.331 |    0.343 | 
     | core1_inst/qmem_instance/U31             | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.387 |    0.399 | 
     | core1_inst/qmem_instance/FE_OFC1168_n330 | I ^ -> Z ^       | CKBD1   | 0.282 |   0.669 |    0.681 | 
     | core1_inst/qmem_instance/U242            | B1 ^ -> ZN v     | AOI22D0 | 0.163 |   0.832 |    0.844 | 
     | core1_inst/qmem_instance/U245            | A2 v -> Z v      | AN4XD1  | 0.082 |   0.914 |    0.926 | 
     | core1_inst/qmem_instance/U250            | A1 v -> ZN ^     | ND2D1   | 0.036 |   0.950 |    0.963 | 
     | core1_inst/qmem_instance/Q_reg_16_       | D ^              | DFQD1   | 0.000 |   0.950 |    0.963 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 726: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product7_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
30_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.940
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/query_q_reg_30_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.206 |   0.206 |    0.218 | 
     | nst/query_q_reg_30_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | AOI21D1 | 0.078 |   0.284 |    0.296 | 
     | nst/mac_8in_instance/U25                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.119 |   0.402 |    0.415 | 
     | nst/mac_8in_instance/U57                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> S v  | FA1D0   | 0.133 |   0.536 |    0.548 | 
     | nst/mac_8in_instance/U333                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1   | 0.029 |   0.565 |    0.577 | 
     | nst/mac_8in_instance/U242                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D1   | 0.131 |   0.696 |    0.708 | 
     | nst/mac_8in_instance/intadd_200_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.049 |   0.745 |    0.757 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.097 |   0.841 |    0.854 | 
     | nst/mac_8in_instance/U145                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.099 |   0.940 |    0.953 | 
     | nst/mac_8in_instance/U352                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.940 |    0.953 | 
     | nst/product7_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 727: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/add1_reg_l1_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/add1_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.951
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/product3_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.139 |   0.139 |    0.152 | 
     | nst/product3_reg_reg_0_                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> Z v  | CKAN2D0 | 0.088 |   0.227 |    0.240 | 
     | nst/U11                                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.340 |    0.352 | 
     | nst/intadd_103_U8                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.439 |    0.451 | 
     | nst/intadd_103_U7                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.537 |    0.550 | 
     | nst/intadd_103_U6                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.101 |   0.638 |    0.650 | 
     | nst/intadd_103_U5                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.094 |   0.732 |    0.744 | 
     | nst/intadd_103_U4                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.834 |    0.846 | 
     | nst/intadd_103_U3                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> S ^  | FA1D0   | 0.117 |   0.951 |    0.963 | 
     | nst/intadd_103_U2                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.951 |    0.963 | 
     | nst/add1_reg_l1_reg_7_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 728: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.950
= Slack Time                    0.012
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.012 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.180 |   0.180 |    0.192 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.103 |   0.283 |    0.296 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.319 |    0.332 | 
     | nst/mac_8in_instance/FE_OFC375_n73                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.347 |    0.359 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.169 |   0.516 |    0.529 | 
     | nst/mac_8in_instance/intadd_166_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.616 |    0.628 | 
     | nst/mac_8in_instance/intadd_166_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.110 |   0.726 |    0.738 | 
     | nst/mac_8in_instance/intadd_166_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B1 v -> ZN ^ | INR2D1  | 0.075 |   0.801 |    0.813 | 
     | nst/mac_8in_instance/FE_RC_2269_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.831 |    0.843 | 
     | nst/mac_8in_instance/U314                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.119 |   0.950 |    0.963 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.950 |    0.963 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 729: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product2_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product2_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_9_/
Q        (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.955
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.013 | 
     | nst/key_q_reg_9_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.141 |   0.141 |    0.154 | 
     | nst/key_q_reg_9_                                   |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A3 ^ -> ZN v | ND4D1   | 0.089 |   0.230 |    0.242 | 
     | nst/mac_8in_instance/U15                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.035 |   0.265 |    0.278 | 
     | nst/mac_8in_instance/FE_OFC329_n173                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.291 |    0.303 | 
     | nst/mac_8in_instance/U207                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.173 |   0.463 |    0.476 | 
     | nst/mac_8in_instance/intadd_229_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.563 |    0.575 | 
     | nst/mac_8in_instance/intadd_229_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.671 |    0.684 | 
     | nst/mac_8in_instance/intadd_229_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.063 |   0.734 |    0.747 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.041 |   0.776 |    0.788 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.179 |   0.955 |    0.968 | 
     | nst/mac_8in_instance/U202                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.955 |    0.968 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 730: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_18_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.955
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.013 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.143 |   0.143 |    0.155 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.088 |   0.230 |    0.243 | 
     | nst/mac_8in_instance/U19                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.267 |    0.279 | 
     | nst/mac_8in_instance/FE_OFC421_n173                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.293 |    0.306 | 
     | nst/mac_8in_instance/U221                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.470 |    0.483 | 
     | nst/mac_8in_instance/intadd_203_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.572 |    0.585 | 
     | nst/mac_8in_instance/intadd_203_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.683 |    0.696 | 
     | nst/mac_8in_instance/intadd_203_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.065 |   0.748 |    0.761 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.778 |    0.791 | 
     | nst/mac_8in_instance/U217                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.177 |   0.955 |    0.968 | 
     | nst/mac_8in_instance/U216                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.955 |    0.968 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 731: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q0_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.056
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  0.931
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.140 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.316 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.395 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.466 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.538 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.612 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.686 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.760 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.182 |   0.930 |    0.942 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q0_ | D ^          | DFQD1 | 0.002 |   0.931 |    0.944 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 732: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q2_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.056
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  0.931
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.140 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.316 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.395 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.466 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.538 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.612 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.686 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.760 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.182 |   0.930 |    0.942 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ | D ^          | DFQD1 | 0.002 |   0.931 |    0.944 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 733: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q3_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q3_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.056
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  0.931
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.140 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.316 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.395 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.466 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.538 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.612 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.686 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.760 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.182 |   0.930 |    0.942 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q3_ | D ^          | DFQD1 | 0.002 |   0.931 |    0.944 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 734: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product0_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product0_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.952
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.013 | 
     | nst/query_q_reg_0_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.190 |   0.190 |    0.203 | 
     | nst/query_q_reg_0_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.106 |   0.296 |    0.309 | 
     | nst/mac_8in_instance/U9                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.335 |    0.347 | 
     | nst/mac_8in_instance/FE_OFC332_n173                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.363 |    0.376 | 
     | nst/mac_8in_instance/U195                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.535 |    0.548 | 
     | nst/mac_8in_instance/intadd_215_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.638 |    0.650 | 
     | nst/mac_8in_instance/intadd_215_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.743 |    0.756 | 
     | nst/mac_8in_instance/intadd_215_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.065 |   0.809 |    0.821 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.838 |    0.851 | 
     | nst/mac_8in_instance/U191                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.113 |   0.952 |    0.964 | 
     | nst/mac_8in_instance/U190                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.952 |    0.964 | 
     | nst/product0_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 735: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product0_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product0_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.952
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.013 | 
     | nst/query_q_reg_0_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.190 |   0.190 |    0.203 | 
     | nst/query_q_reg_0_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.106 |   0.296 |    0.309 | 
     | nst/mac_8in_instance/U9                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.335 |    0.347 | 
     | nst/mac_8in_instance/FE_OFC332_n173                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.363 |    0.376 | 
     | nst/mac_8in_instance/U195                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.535 |    0.548 | 
     | nst/mac_8in_instance/intadd_215_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.638 |    0.650 | 
     | nst/mac_8in_instance/intadd_215_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.743 |    0.756 | 
     | nst/mac_8in_instance/intadd_215_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.065 |   0.809 |    0.821 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.035 |   0.844 |    0.856 | 
     | nst/mac_8in_instance/U259                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.108 |   0.952 |    0.965 | 
     | nst/mac_8in_instance/FE_RC_2326_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.952 |    0.965 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 736: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q4_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q4_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.056
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  0.931
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.140 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.316 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.395 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.466 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.538 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.612 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.686 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.760 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.182 |   0.930 |    0.942 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ | D ^          | DFQD1 | 0.001 |   0.931 |    0.944 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 737: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q1_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q1_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.056
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  0.931
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.140 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.316 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.395 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.466 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.538 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.612 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.686 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.760 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.182 |   0.930 |    0.942 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ | D ^          | DFQD1 | 0.001 |   0.931 |    0.944 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 738: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
24_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.945
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.013 | 
     | nst/query_q_reg_24_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.167 |   0.167 |    0.180 | 
     | nst/query_q_reg_24_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.105 |   0.272 |    0.285 | 
     | nst/mac_8in_instance/U304                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.308 |    0.321 | 
     | nst/mac_8in_instance/FE_OFC369_n213                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.336 |    0.349 | 
     | nst/mac_8in_instance/U306                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.509 |    0.521 | 
     | nst/mac_8in_instance/intadd_129_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.095 |   0.603 |    0.616 | 
     | nst/mac_8in_instance/intadd_129_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.709 |    0.722 | 
     | nst/mac_8in_instance/intadd_129_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.068 |   0.777 |    0.790 | 
     | nst/mac_8in_instance/U96                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.810 |    0.823 | 
     | nst/mac_8in_instance/U328                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.134 |   0.944 |    0.957 | 
     | nst/mac_8in_instance/U329                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.945 |    0.957 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 739: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product4_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product4_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
18_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.938
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.013 | 
     | nst/query_q_reg_18_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.161 |   0.161 |    0.173 | 
     | nst/query_q_reg_18_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A4 ^ -> ZN v | ND4D0   | 0.176 |   0.336 |    0.349 | 
     | nst/mac_8in_instance/U148                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> S v   | FA1D0   | 0.209 |   0.546 |    0.558 | 
     | nst/mac_8in_instance/U264                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | INVD0   | 0.044 |   0.590 |    0.602 | 
     | nst/mac_8in_instance/U265                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.154 |   0.744 |    0.756 | 
     | nst/mac_8in_instance/intadd_147_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.039 |   0.783 |    0.795 | 
     | nst/mac_8in_instance/U153                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> ZN ^  | AOI21D1 | 0.061 |   0.843 |    0.856 | 
     | nst/mac_8in_instance/U342                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.095 |   0.938 |    0.951 | 
     | nst/mac_8in_instance/U343                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.938 |    0.951 | 
     | nst/product4_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 740: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_21_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_21_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.948
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.213 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.240 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.289 | 
     | core2_inst/kmem_instance/U6                       | A1 ^ -> ZN v     | CKND2D1 | 0.075 |   0.351 |    0.364 | 
     | core2_inst/kmem_instance/U404                     | A2 v -> ZN ^     | NR2D2   | 0.301 |   0.652 |    0.665 | 
     | core2_inst/kmem_instance/U40                      | B1 ^ -> ZN v     | AOI22D0 | 0.161 |   0.813 |    0.826 | 
     | core2_inst/kmem_instance/U311                     | A4 v -> Z v      | AN4XD1  | 0.090 |   0.903 |    0.916 | 
     | core2_inst/kmem_instance/U372                     | A2 v -> ZN ^     | ND2D1   | 0.044 |   0.948 |    0.960 | 
     | core2_inst/kmem_instance/Q_reg_21_                | D ^              | DFQD1   | 0.000 |   0.948 |    0.961 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 741: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q5_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q5_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.056
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  0.931
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.316 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.395 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.467 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.538 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.612 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.686 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.761 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.182 |   0.930 |    0.943 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q5_ | D ^          | DFQD1 | 0.001 |   0.931 |    0.944 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 742: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q5_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.929
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.167 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.308 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.383 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.461 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.535 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.607 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.679 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.753 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.188 |   0.928 |    0.941 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ | D ^          | DFQD1 | 0.002 |   0.929 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 743: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q4_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.929
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.167 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.308 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.383 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.461 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.535 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.607 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.679 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.753 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.188 |   0.928 |    0.941 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q4_ | D ^          | DFQD1 | 0.002 |   0.929 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 744: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q6_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.929
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.167 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.308 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.383 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.461 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.535 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.607 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.679 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.753 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.188 |   0.928 |    0.941 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q6_ | D ^          | DFQD1 | 0.002 |   0.929 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 745: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q7_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.929
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.167 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.308 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.383 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.461 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.535 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.607 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.679 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.753 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.188 |   0.928 |    0.941 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q7_ | D ^          | DFQD1 | 0.002 |   0.929 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 746: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q6_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.056
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  0.931
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.316 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.395 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.467 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.539 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.612 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.686 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.761 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.182 |   0.930 |    0.943 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ | D ^          | DFQD1 | 0.001 |   0.931 |    0.944 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 747: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q1_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q1_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.929
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.167 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.308 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.383 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.461 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.535 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.607 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.679 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.753 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.188 |   0.928 |    0.941 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ | D ^          | DFQD1 | 0.001 |   0.929 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 748: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q0_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.929
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.167 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.308 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.383 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.461 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.535 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.607 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.679 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.753 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.188 |   0.928 |    0.941 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ | D ^          | DFQD1 | 0.001 |   0.929 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 749: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q3_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.929
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.167 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.308 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.383 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.461 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.535 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.607 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.679 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.753 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.188 |   0.928 |    0.941 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ | D ^          | DFQD1 | 0.001 |   0.929 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 750: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_7_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_7_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.947
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] v |         |       |   0.200 |    0.213 | 
     | core1_inst/kmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.278 | 
     | core1_inst/kmem_instance/U11      | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.382 | 
     | core1_inst/kmem_instance/U30      | A2 v -> ZN ^     | NR2D2   | 0.271 |   0.640 |    0.653 | 
     | core1_inst/kmem_instance/U330     | B1 ^ -> ZN v     | AOI22D0 | 0.158 |   0.798 |    0.811 | 
     | core1_inst/kmem_instance/U333     | A1 v -> Z v      | AN4XD1  | 0.096 |   0.894 |    0.907 | 
     | core1_inst/kmem_instance/U334     | A2 v -> ZN ^     | ND2D1   | 0.053 |   0.947 |    0.960 | 
     | core1_inst/kmem_instance/Q_reg_7_ | D ^              | DFQD1   | 0.000 |   0.947 |    0.960 | 
     +---------------------------------------------------------------------------------------------+ 
Path 751: MET Setup Check with Pin normalizer_inst/shift_reg_0__1__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__1__9_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.942
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                    |              |        |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |        |       |   0.000 |    0.013 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.213 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.344 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.512 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.790 | 
     | normalizer_inst/U15655             | A1 ^ -> Z ^  | AO22D0 | 0.166 |   0.942 |    0.956 | 
     | normalizer_inst/shift_reg_0__1__9_ | D ^          | DFQD1  | 0.000 |   0.942 |    0.956 | 
     +-----------------------------------------------------------------------------------------+ 
Path 752: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_4__fifo_
instance/q2_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.058
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.942
- Arrival Time                  0.929
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.154 |   0.154 |    0.167 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> CO v  | FA1D1 | 0.141 |   0.295 |    0.308 | 
     | nst/intadd_28_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.370 |    0.383 | 
     | nst/intadd_28_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.078 |   0.448 |    0.461 | 
     | nst/intadd_28_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.522 |    0.535 | 
     | nst/intadd_28_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.594 |    0.607 | 
     | nst/intadd_28_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.666 |    0.679 | 
     | nst/intadd_28_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.740 |    0.753 | 
     | nst/intadd_28_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.188 |   0.928 |    0.941 | 
     | nst/intadd_28_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ | D ^          | DFQD1 | 0.001 |   0.929 |    0.942 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 753: MET Setup Check with Pin normalizer_inst/shift_reg_0__7__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__6_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.936
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |          |       |   0.000 |    0.013 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1     | 0.200 |   0.200 |    0.213 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1   | 0.131 |   0.331 |    0.344 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2    | 0.169 |   0.499 |    0.513 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2   | 0.277 |   0.776 |    0.790 | 
     | normalizer_inst/U14313             | B1 ^ -> ZN ^ | MOAI22D0 | 0.160 |   0.936 |    0.949 | 
     | normalizer_inst/shift_reg_0__7__6_ | D ^          | DFQD1    | 0.000 |   0.936 |    0.950 | 
     +-------------------------------------------------------------------------------------------+ 
Path 754: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_5__fifo_
instance/q7_reg_8_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_5__fifo_instance/q7_reg_8_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.056
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.944
- Arrival Time                  0.930
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.013 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.141 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.176 |   0.303 |    0.317 | 
     | nst/intadd_35_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.079 |   0.382 |    0.395 | 
     | nst/intadd_35_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.454 |    0.467 | 
     | nst/intadd_35_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.525 |    0.539 | 
     | nst/intadd_35_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.599 |    0.612 | 
     | nst/intadd_35_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.673 |    0.686 | 
     | nst/intadd_35_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.748 |    0.761 | 
     | nst/intadd_35_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D1 | 0.182 |   0.930 |    0.943 | 
     | nst/intadd_35_U3                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/q7_ | D ^          | DFQD1 | 0.001 |   0.930 |    0.944 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 755: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_1_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_1_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                      (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.955
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[14] v |         |       |   0.200 |    0.213 | 
     | core2_inst/kmem_instance/U19      | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.249 | 
     | core2_inst/kmem_instance/U9       | A2 ^ -> Z ^      | AN2XD1  | 0.060 |   0.296 |    0.310 | 
     | core2_inst/kmem_instance/U5       | A1 ^ -> ZN v     | CKND2D1 | 0.067 |   0.364 |    0.377 | 
     | core2_inst/kmem_instance/U389     | A2 v -> ZN ^     | NR2D2   | 0.297 |   0.661 |    0.674 | 
     | core2_inst/kmem_instance/U59      | A1 ^ -> ZN v     | AOI22D0 | 0.161 |   0.822 |    0.835 | 
     | core2_inst/kmem_instance/U235     | A1 v -> Z v      | AN4XD1  | 0.101 |   0.923 |    0.936 | 
     | core2_inst/kmem_instance/U234     | A1 v -> ZN ^     | ND2D1   | 0.032 |   0.955 |    0.968 | 
     | core2_inst/kmem_instance/Q_reg_1_ | D ^              | DFQD1   | 0.000 |   0.955 |    0.968 | 
     +---------------------------------------------------------------------------------------------+ 
Path 756: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_15_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_15_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.948
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.213 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.241 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.289 | 
     | core2_inst/kmem_instance/U6                       | A1 ^ -> ZN v     | CKND2D1 | 0.075 |   0.351 |    0.365 | 
     | core2_inst/kmem_instance/U404                     | A2 v -> ZN ^     | NR2D2   | 0.301 |   0.652 |    0.666 | 
     | core2_inst/kmem_instance/U137                     | B1 ^ -> ZN v     | AOI22D0 | 0.173 |   0.826 |    0.839 | 
     | core2_inst/kmem_instance/U288                     | A1 v -> Z v      | AN4XD1  | 0.081 |   0.906 |    0.919 | 
     | core2_inst/kmem_instance/U287                     | A2 v -> ZN ^     | ND2D1   | 0.042 |   0.948 |    0.962 | 
     | core2_inst/kmem_instance/Q_reg_15_                | D ^              | DFQD1   | 0.000 |   0.948 |    0.962 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 757: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
19_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.981
- Arrival Time                  0.968
= Slack Time                    0.013
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.013 | 
     | nst/query_q_reg_19_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.178 |   0.178 |    0.191 | 
     | nst/query_q_reg_19_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I ^ -> ZN v  | INVD1   | 0.047 |   0.225 |    0.238 | 
     | nst/mac_8in_instance/FE_OFC948_q_temp_51           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.041 |   0.266 |    0.279 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A ^ -> S v   | FA1D0   | 0.164 |   0.430 |    0.444 | 
     | nst/mac_8in_instance/U233                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0   | 0.047 |   0.477 |    0.491 | 
     | nst/mac_8in_instance/U227                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.141 |   0.618 |    0.632 | 
     | nst/mac_8in_instance/intadd_115_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.104 |   0.723 |    0.736 | 
     | nst/mac_8in_instance/intadd_115_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.041 |   0.764 |    0.777 | 
     | nst/mac_8in_instance/U126                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.076 |   0.839 |    0.853 | 
     | nst/mac_8in_instance/U342                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.128 |   0.968 |    0.981 | 
     | nst/mac_8in_instance/FE_RC_2296_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.968 |    0.981 | 
     | nst/product4_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 758: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_23_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_23_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.950
= Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.213 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.241 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.289 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.355 | 
     | core2_inst/kmem_instance/U394                     | A2 v -> ZN ^     | NR2D1   | 0.048 |   0.389 |    0.403 | 
     | core2_inst/kmem_instance/FE_OFC1679_n332          | I ^ -> Z ^       | BUFFD1  | 0.264 |   0.653 |    0.667 | 
     | core2_inst/kmem_instance/U181                     | B1 ^ -> ZN v     | AOI22D0 | 0.135 |   0.788 |    0.801 | 
     | core2_inst/kmem_instance/U318                     | A3 v -> Z v      | AN4XD1  | 0.112 |   0.900 |    0.914 | 
     | core2_inst/kmem_instance/U317                     | A1 v -> ZN ^     | ND2D1   | 0.049 |   0.950 |    0.963 | 
     | core2_inst/kmem_instance/Q_reg_23_                | D ^              | DFQD1   | 0.000 |   0.950 |    0.963 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 759: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
17_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.952
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.014 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.187 |   0.187 |    0.201 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.103 |   0.290 |    0.304 | 
     | nst/mac_8in_instance/U239                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.328 |    0.342 | 
     | nst/mac_8in_instance/FE_OFC305_n133                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.358 |    0.372 | 
     | nst/mac_8in_instance/U241                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.175 |   0.534 |    0.547 | 
     | nst/mac_8in_instance/intadd_155_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.633 |    0.647 | 
     | nst/mac_8in_instance/intadd_155_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.743 |    0.756 | 
     | nst/mac_8in_instance/intadd_155_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.067 |   0.810 |    0.824 | 
     | nst/mac_8in_instance/U138                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.840 |    0.854 | 
     | nst/mac_8in_instance/U320                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.112 |   0.952 |    0.965 | 
     | nst/mac_8in_instance/U321                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.952 |    0.965 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 760: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_30_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_30_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.949
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[14] v |         |       |   0.200 |    0.214 | 
     | core2_inst/kmem_instance/U19       | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.250 | 
     | core2_inst/kmem_instance/U9        | A2 ^ -> Z ^      | AN2XD1  | 0.060 |   0.296 |    0.310 | 
     | core2_inst/kmem_instance/U5        | A1 ^ -> ZN v     | CKND2D1 | 0.067 |   0.364 |    0.378 | 
     | core2_inst/kmem_instance/U389      | A2 v -> ZN ^     | NR2D2   | 0.297 |   0.661 |    0.675 | 
     | core2_inst/kmem_instance/U218      | A1 ^ -> ZN v     | AOI22D0 | 0.147 |   0.807 |    0.821 | 
     | core2_inst/kmem_instance/U346      | A1 v -> Z v      | AN4XD1  | 0.097 |   0.904 |    0.918 | 
     | core2_inst/kmem_instance/U344      | A1 v -> ZN ^     | ND2D1   | 0.045 |   0.949 |    0.963 | 
     | core2_inst/kmem_instance/Q_reg_30_ | D ^              | DFQD1   | 0.000 |   0.949 |    0.963 | 
     +----------------------------------------------------------------------------------------------+ 
Path 761: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.944
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.155 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.288 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.361 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.438 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.513 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.588 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.665 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.738 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.813 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D2 | 0.086 |   0.885 |    0.899 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.059 |   0.943 |    0.957 | 
     | OFC1345_array_out_21                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.944 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 762: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.944
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.155 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.288 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.361 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.438 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.513 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.588 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.665 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.738 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.813 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D2 | 0.086 |   0.885 |    0.899 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.059 |   0.943 |    0.957 | 
     | OFC1345_array_out_21                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.944 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 763: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.944
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.155 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.288 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.361 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.438 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.513 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.588 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.665 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.738 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.813 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D2 | 0.086 |   0.885 |    0.899 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.059 |   0.943 |    0.957 | 
     | OFC1345_array_out_21                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.944 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 764: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.944
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.155 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.288 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.361 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.438 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.513 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.588 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.665 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.738 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.813 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D2 | 0.086 |   0.885 |    0.899 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.059 |   0.943 |    0.957 | 
     | OFC1345_array_out_21                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.944 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 765: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.944
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.155 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.288 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.361 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.438 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.513 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.588 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.665 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.738 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.813 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D2 | 0.086 |   0.885 |    0.899 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.059 |   0.943 |    0.957 | 
     | OFC1345_array_out_21                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.944 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 766: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.944
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.155 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.288 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.361 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.438 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.513 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.588 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.665 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.738 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.813 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D2 | 0.086 |   0.885 |    0.899 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.059 |   0.943 |    0.957 | 
     | OFC1345_array_out_21                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.944 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 767: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.944
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.155 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.288 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.361 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.438 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.513 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.588 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.665 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.738 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.813 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D2 | 0.086 |   0.885 |    0.899 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.059 |   0.943 |    0.957 | 
     | OFC1345_array_out_21                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.944 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 768: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_1__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add0_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.944
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.141 |   0.141 |    0.155 | 
     | nst/add0_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> CO v  | FA1D1 | 0.133 |   0.274 |    0.288 | 
     | nst/intadd_63_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.361 | 
     | nst/intadd_63_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.076 |   0.424 |    0.438 | 
     | nst/intadd_63_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.499 |    0.513 | 
     | nst/intadd_63_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.075 |   0.574 |    0.588 | 
     | nst/intadd_63_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.651 |    0.665 | 
     | nst/intadd_63_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.724 |    0.738 | 
     | nst/intadd_63_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.799 |    0.813 | 
     | nst/intadd_63_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D2 | 0.086 |   0.885 |    0.899 | 
     | nst/intadd_63_U2                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/FE_ | I v -> ZN ^  | CKND2 | 0.059 |   0.943 |    0.957 | 
     | OFC1345_array_out_21                               |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_1__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.944 |    0.958 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 769: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_11_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_11_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.950
= Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] v |         |       |   0.200 |    0.214 | 
     | core1_inst/kmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.279 | 
     | core1_inst/kmem_instance/U11       | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.383 | 
     | core1_inst/kmem_instance/U27       | A2 v -> ZN ^     | NR2D2   | 0.266 |   0.635 |    0.649 | 
     | core1_inst/kmem_instance/U283      | B1 ^ -> ZN v     | AOI22D0 | 0.169 |   0.804 |    0.818 | 
     | core1_inst/kmem_instance/U287      | A1 v -> Z v      | AN4XD1  | 0.102 |   0.906 |    0.920 | 
     | core1_inst/kmem_instance/U293      | A1 v -> ZN ^     | ND2D1   | 0.044 |   0.950 |    0.964 | 
     | core1_inst/kmem_instance/Q_reg_11_ | D ^              | DFQD1   | 0.000 |   0.950 |    0.964 | 
     +----------------------------------------------------------------------------------------------+ 
Path 770: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product7_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_29_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.950
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.014 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.150 |   0.150 |    0.164 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A3 ^ -> ZN v | ND4D1   | 0.099 |   0.249 |    0.263 | 
     | nst/mac_8in_instance/U28                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.041 |   0.290 |    0.304 | 
     | nst/mac_8in_instance/FE_OFC470_n213                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.031 |   0.321 |    0.335 | 
     | nst/mac_8in_instance/U248                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.187 |   0.508 |    0.522 | 
     | nst/mac_8in_instance/intadd_208_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.621 |    0.635 | 
     | nst/mac_8in_instance/intadd_208_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.123 |   0.744 |    0.758 | 
     | nst/mac_8in_instance/intadd_208_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN v | IAO21D0 | 0.089 |   0.833 |    0.847 | 
     | nst/mac_8in_instance/FE_RC_2276_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.117 |   0.950 |    0.964 | 
     | nst/mac_8in_instance/U243                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.950 |    0.964 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 771: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q5_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q5_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.936
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.146 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.288 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.362 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.435 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.509 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.581 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.652 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.726 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.799 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.936 |    0.950 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.936 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 772: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q4_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q4_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.936
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.146 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.288 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.362 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.435 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.509 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.581 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.652 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.726 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.799 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.936 |    0.950 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.936 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 773: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q6_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.936
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.146 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.288 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.362 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.435 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.509 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.581 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.652 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.726 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.799 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.936 |    0.950 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.936 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 774: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q7_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q7_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.936
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.146 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.288 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.362 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.435 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.509 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.581 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.652 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.726 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.799 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.936 |    0.950 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.936 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 775: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q1_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q1_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.936
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.146 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.288 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.362 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.435 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.509 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.581 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.652 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.726 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.799 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.936 |    0.950 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.936 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 776: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q0_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q0_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.936
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.146 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.288 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.362 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.435 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.509 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.581 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.652 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.726 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.799 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.936 |    0.950 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.936 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 777: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q2_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q2_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.936
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.146 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.288 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.362 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.435 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.509 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.581 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.652 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.726 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.799 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.936 |    0.950 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.936 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 778: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q3_reg_9_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_reg_9_/D          
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.936
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.014 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.146 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.288 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.362 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.435 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.509 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.581 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.652 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.726 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.799 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D1 | 0.151 |   0.936 |    0.950 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.936 |    0.950 | 
     | reg_9_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 779: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product7_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product7_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
28_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.951
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.014 | 
     | nst/query_q_reg_28_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.182 |   0.182 |    0.196 | 
     | nst/query_q_reg_28_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.104 |   0.286 |    0.300 | 
     | nst/mac_8in_instance/U30                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.324 |    0.339 | 
     | nst/mac_8in_instance/FE_OFC376_n113                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.351 |    0.365 | 
     | nst/mac_8in_instance/U245                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.175 |   0.525 |    0.540 | 
     | nst/mac_8in_instance/intadd_192_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.625 |    0.639 | 
     | nst/mac_8in_instance/intadd_192_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.737 |    0.751 | 
     | nst/mac_8in_instance/intadd_192_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.070 |   0.807 |    0.822 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.038 |   0.845 |    0.859 | 
     | nst/mac_8in_instance/U145                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.106 |   0.951 |    0.966 | 
     | nst/mac_8in_instance/FE_RC_2321_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.951 |    0.966 | 
     | nst/product7_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 780: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product5_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
22_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.942
= Slack Time                    0.014
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.014 | 
     | nst/query_q_reg_22_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.245 |   0.245 |    0.259 | 
     | nst/query_q_reg_22_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I ^ -> ZN v  | INVD1   | 0.065 |   0.309 |    0.324 | 
     | nst/mac_8in_instance/FE_OFC792_q_temp_54           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D0   | 0.112 |   0.421 |    0.436 | 
     | nst/mac_8in_instance/U228                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.163 |   0.585 |    0.599 | 
     | nst/mac_8in_instance/intadd_178_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.088 |   0.673 |    0.687 | 
     | nst/mac_8in_instance/intadd_178_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.100 |   0.773 |    0.788 | 
     | nst/mac_8in_instance/intadd_178_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.037 |   0.810 |    0.825 | 
     | nst/mac_8in_instance/U7                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI21D1 | 0.058 |   0.868 |    0.883 | 
     | nst/mac_8in_instance/U136                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.074 |   0.942 |    0.957 | 
     | nst/mac_8in_instance/U348                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.942 |    0.957 | 
     | nst/product5_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 781: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_10_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_10_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.946
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.215 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.242 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.291 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.356 | 
     | core2_inst/kmem_instance/U394                     | A2 v -> ZN ^     | NR2D1   | 0.048 |   0.389 |    0.404 | 
     | core2_inst/kmem_instance/FE_OFC1679_n332          | I ^ -> Z ^       | BUFFD1  | 0.264 |   0.653 |    0.668 | 
     | core2_inst/kmem_instance/U109                     | B1 ^ -> ZN v     | AOI22D0 | 0.153 |   0.806 |    0.821 | 
     | core2_inst/kmem_instance/U269                     | A3 v -> Z v      | AN4XD1  | 0.095 |   0.901 |    0.916 | 
     | core2_inst/kmem_instance/U268                     | A1 v -> ZN ^     | ND2D1   | 0.045 |   0.946 |    0.961 | 
     | core2_inst/kmem_instance/Q_reg_10_                | D ^              | DFQD1   | 0.000 |   0.946 |    0.961 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 782: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_20_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_20_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.952
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +------------------------------------------------------------------------------------------------+ 
     |               Instance               |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                      |                  |         |       |  Time   |   Time   | 
     |--------------------------------------+------------------+---------+-------+---------+----------| 
     |                                      | inst_core1[15] v |         |       |   0.200 |    0.215 | 
     | core1_inst/kmem_instance/U14         | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.251 | 
     | core1_inst/kmem_instance/U8          | A3 ^ -> ZN v     | ND3D1   | 0.119 |   0.355 |    0.370 | 
     | core1_inst/kmem_instance/FE_RC_225_0 | A1 v -> Z v      | OR2D1   | 0.084 |   0.439 |    0.454 | 
     | core1_inst/kmem_instance/FE_RC_226_0 | I v -> ZN ^      | INVD1   | 0.237 |   0.676 |    0.691 | 
     | core1_inst/kmem_instance/U194        | A2 ^ -> ZN v     | AOI22D0 | 0.123 |   0.799 |    0.814 | 
     | core1_inst/kmem_instance/U195        | A4 v -> Z v      | AN4XD1  | 0.113 |   0.912 |    0.927 | 
     | core1_inst/kmem_instance/U200        | A1 v -> ZN ^     | ND2D1   | 0.040 |   0.952 |    0.966 | 
     | core1_inst/kmem_instance/Q_reg_20_   | D ^              | DFQD1   | 0.000 |   0.952 |    0.966 | 
     +------------------------------------------------------------------------------------------------+ 
Path 783: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_13_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_13_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.046
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.954
- Arrival Time                  0.940
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] v |         |       |   0.200 |    0.215 | 
     | core1_inst/kmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.280 | 
     | core1_inst/kmem_instance/U11       | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.384 | 
     | core1_inst/kmem_instance/U27       | A2 v -> ZN ^     | NR2D2   | 0.266 |   0.635 |    0.650 | 
     | core1_inst/kmem_instance/U262      | B1 ^ -> ZN v     | AOI22D0 | 0.164 |   0.798 |    0.813 | 
     | core1_inst/kmem_instance/U266      | A1 v -> Z v      | AN4XD1  | 0.080 |   0.878 |    0.893 | 
     | core1_inst/kmem_instance/U272      | A1 v -> ZN ^     | ND2D1   | 0.061 |   0.939 |    0.954 | 
     | core1_inst/kmem_instance/Q_reg_13_ | D ^              | DFQD1   | 0.001 |   0.940 |    0.954 | 
     +----------------------------------------------------------------------------------------------+ 
Path 784: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_3_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_3_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                      (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.946
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[14] v |         |       |   0.200 |    0.215 | 
     | core2_inst/kmem_instance/U19      | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.251 | 
     | core2_inst/kmem_instance/U9       | A2 ^ -> Z ^      | AN2XD1  | 0.060 |   0.296 |    0.311 | 
     | core2_inst/kmem_instance/U5       | A1 ^ -> ZN v     | CKND2D1 | 0.067 |   0.364 |    0.379 | 
     | core2_inst/kmem_instance/U389     | A2 v -> ZN ^     | NR2D2   | 0.297 |   0.661 |    0.676 | 
     | core2_inst/kmem_instance/U72      | A1 ^ -> ZN v     | AOI22D0 | 0.128 |   0.788 |    0.803 | 
     | core2_inst/kmem_instance/U243     | A1 v -> Z v      | AN4XD1  | 0.105 |   0.894 |    0.909 | 
     | core2_inst/kmem_instance/U242     | A1 v -> ZN ^     | ND2D1   | 0.053 |   0.946 |    0.961 | 
     | core2_inst/kmem_instance/Q_reg_3_ | D ^              | DFQD1   | 0.000 |   0.946 |    0.961 | 
     +---------------------------------------------------------------------------------------------+ 
Path 785: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product4_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product4_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
17_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.938
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.015 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.180 |   0.180 |    0.195 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.074 |   0.254 |    0.269 | 
     | nst/mac_8in_instance/U69                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.042 |   0.295 |    0.311 | 
     | nst/mac_8in_instance/U19                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.115 |   0.410 |    0.425 | 
     | nst/mac_8in_instance/U47                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI ^ -> S v  | FA1D0   | 0.137 |   0.547 |    0.562 | 
     | nst/mac_8in_instance/U328                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.584 |    0.600 | 
     | nst/mac_8in_instance/U221                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.145 |   0.729 |    0.744 | 
     | nst/mac_8in_instance/intadd_195_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.053 |   0.782 |    0.797 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> ZN ^  | AOI21D1 | 0.068 |   0.850 |    0.865 | 
     | nst/mac_8in_instance/U133                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.938 |    0.953 | 
     | nst/mac_8in_instance/U346                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.938 |    0.953 | 
     | nst/product4_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 786: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_29_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_29_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.950
= Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.215 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.238 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.294 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.384 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.696 | 
     | core1_inst/qmem_instance/U51       | B1 ^ -> ZN v     | AOI22D0 | 0.154 |   0.835 |    0.850 | 
     | core1_inst/qmem_instance/U377      | A4 v -> Z v      | AN4XD1  | 0.087 |   0.922 |    0.937 | 
     | core1_inst/qmem_instance/U383      | A1 v -> ZN ^     | ND2D1   | 0.028 |   0.950 |    0.965 | 
     | core1_inst/qmem_instance/Q_reg_29_ | D ^              | DFQD1   | 0.000 |   0.950 |    0.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 787: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product2_reg_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product2_reg_
reg_7_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_9_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.938
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.015 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.187 |   0.187 |    0.202 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.110 |   0.296 |    0.311 | 
     | nst/mac_8in_instance/U271                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.041 |   0.337 |    0.353 | 
     | nst/mac_8in_instance/FE_OFC319_n173                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.365 |    0.381 | 
     | nst/mac_8in_instance/U273                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.169 |   0.535 |    0.550 | 
     | nst/mac_8in_instance/intadd_157_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.632 |    0.647 | 
     | nst/mac_8in_instance/intadd_157_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.110 |   0.741 |    0.756 | 
     | nst/mac_8in_instance/intadd_157_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.069 |   0.810 |    0.825 | 
     | nst/mac_8in_instance/U111                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 ^ -> Z ^  | OA31D0  | 0.128 |   0.938 |    0.953 | 
     | nst/mac_8in_instance/U118                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.938 |    0.953 | 
     | nst/product2_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 788: MET Setup Check with Pin core1_inst/psum_mem_instance/memory5_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory5_reg_34_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.894
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.015 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.169 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.373 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.578 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.907 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory5_reg_34_       | D ^         | DFQD1  | 0.002 |   0.894 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 789: MET Setup Check with Pin core1_inst/psum_mem_instance/memory3_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory3_reg_34_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.894
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.015 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.169 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.373 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.578 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.907 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory3_reg_34_       | D ^         | DFQD1  | 0.002 |   0.894 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 790: MET Setup Check with Pin core1_inst/psum_mem_instance/memory13_reg_34_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory13_reg_34_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.894
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.015 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.169 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.373 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.578 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.907 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory13_reg_34_      | D ^         | DFQD1  | 0.002 |   0.894 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 791: MET Setup Check with Pin core1_inst/psum_mem_instance/memory11_reg_34_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory11_reg_34_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.894
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.015 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.169 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.373 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.578 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.907 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory11_reg_34_      | D ^         | DFQD1  | 0.002 |   0.894 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 792: MET Setup Check with Pin core1_inst/psum_mem_instance/memory9_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory9_reg_34_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.894
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.015 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.169 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.373 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.578 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.907 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory9_reg_34_       | D ^         | DFQD1  | 0.002 |   0.894 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 793: MET Setup Check with Pin core1_inst/psum_mem_instance/memory7_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory7_reg_34_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.894
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.015 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.169 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.373 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.578 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.907 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory7_reg_34_       | D ^         | DFQD1  | 0.002 |   0.894 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 794: MET Setup Check with Pin core1_inst/psum_mem_instance/memory1_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory1_reg_34_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.894
= Slack Time                    0.015
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.015 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.169 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.373 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.578 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.907 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory1_reg_34_       | D ^         | DFQD1  | 0.002 |   0.894 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 795: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product4_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product4_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
16_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.941
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.016 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.181 |   0.181 |    0.196 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I ^ -> ZN v  | INVD1   | 0.045 |   0.226 |    0.241 | 
     | nst/mac_8in_instance/U29                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | NR2XD0  | 0.053 |   0.279 |    0.294 | 
     | nst/mac_8in_instance/U244                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> S v   | FA1D0   | 0.163 |   0.441 |    0.457 | 
     | nst/mac_8in_instance/U252                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0   | 0.046 |   0.487 |    0.503 | 
     | nst/mac_8in_instance/U245                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.144 |   0.632 |    0.647 | 
     | nst/mac_8in_instance/intadd_123_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.103 |   0.735 |    0.750 | 
     | nst/mac_8in_instance/intadd_123_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.034 |   0.769 |    0.784 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.088 |   0.857 |    0.873 | 
     | nst/mac_8in_instance/U342                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.084 |   0.941 |    0.957 | 
     | nst/mac_8in_instance/U343                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.941 |    0.957 | 
     | nst/product4_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 796: MET Setup Check with Pin core1_inst/psum_mem_instance/memory15_reg_34_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory15_reg_34_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.894
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.016 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.169 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.373 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.578 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.908 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory15_reg_34_      | D ^         | DFQD1  | 0.002 |   0.894 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 797: MET Setup Check with Pin core1_inst/psum_mem_instance/memory10_reg_34_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory10_reg_34_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.894
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.016 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.169 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.373 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.578 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.908 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory10_reg_34_      | D ^         | DFQD1  | 0.002 |   0.894 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 798: MET Setup Check with Pin core1_inst/psum_mem_instance/memory12_reg_34_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory12_reg_34_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.893
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.016 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.169 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.374 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.579 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.908 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory12_reg_34_      | D ^         | DFQD1  | 0.002 |   0.893 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 799: MET Setup Check with Pin core1_inst/psum_mem_instance/memory4_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory4_reg_34_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.893
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.016 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.170 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.374 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.579 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.908 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory4_reg_34_       | D ^         | DFQD1  | 0.001 |   0.893 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 800: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_16_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_16_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.951
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[15] ^ |         |       |   0.200 |    0.216 | 
     | core2_inst/qmem_instance/U19       | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.239 | 
     | core2_inst/qmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.285 | 
     | core2_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.361 | 
     | core2_inst/qmem_instance/U404      | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.689 | 
     | core2_inst/qmem_instance/U140      | B1 ^ -> ZN v     | AOI22D0 | 0.170 |   0.844 |    0.860 | 
     | core2_inst/qmem_instance/U294      | A1 v -> Z v      | AN4XD1  | 0.077 |   0.921 |    0.937 | 
     | core2_inst/qmem_instance/U292      | A2 v -> ZN ^     | ND2D1   | 0.030 |   0.951 |    0.967 | 
     | core2_inst/qmem_instance/Q_reg_16_ | D ^              | DFQD1   | 0.000 |   0.951 |    0.967 | 
     +----------------------------------------------------------------------------------------------+ 
Path 801: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_2_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_2_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.944
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.216 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.243 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.292 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.357 | 
     | core2_inst/kmem_instance/U402                     | A2 v -> ZN ^     | NR2D1   | 0.050 |   0.391 |    0.407 | 
     | core2_inst/kmem_instance/FE_OFC1677_n344          | I ^ -> Z ^       | CKBD1   | 0.264 |   0.655 |    0.670 | 
     | core2_inst/kmem_instance/U63                      | B1 ^ -> ZN v     | AOI22D0 | 0.160 |   0.815 |    0.831 | 
     | core2_inst/kmem_instance/U239                     | A3 v -> Z v      | AN4XD1  | 0.082 |   0.897 |    0.913 | 
     | core2_inst/kmem_instance/U238                     | A2 v -> ZN ^     | ND2D1   | 0.046 |   0.943 |    0.959 | 
     | core2_inst/kmem_instance/Q_reg_2_                 | D ^              | DFQD1   | 0.000 |   0.944 |    0.959 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 802: MET Setup Check with Pin core1_inst/psum_mem_instance/memory2_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory2_reg_34_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.893
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.016 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.170 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.374 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.579 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.908 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory2_reg_34_       | D ^         | DFQD1  | 0.001 |   0.893 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 803: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product3_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product3_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.021
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.979
- Arrival Time                  0.963
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.016 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.174 |   0.174 |    0.190 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.087 |   0.261 |    0.277 | 
     | nst/mac_8in_instance/U121                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.045 |   0.306 |    0.322 | 
     | nst/mac_8in_instance/U122                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.099 |   0.405 |    0.421 | 
     | nst/mac_8in_instance/U123                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI ^ -> S v  | FA1D0   | 0.133 |   0.538 |    0.554 | 
     | nst/mac_8in_instance/U265                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.034 |   0.572 |    0.588 | 
     | nst/mac_8in_instance/U266                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.138 |   0.710 |    0.726 | 
     | nst/mac_8in_instance/intadd_156_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.045 |   0.755 |    0.771 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.075 |   0.830 |    0.846 | 
     | nst/mac_8in_instance/U16                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.133 |   0.963 |    0.979 | 
     | nst/mac_8in_instance/FE_RC_2307_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.963 |    0.979 | 
     | nst/product3_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 804: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_17_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_17_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.950
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[14] v |         |       |   0.200 |    0.216 | 
     | core2_inst/qmem_instance/U17       | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.252 | 
     | core2_inst/qmem_instance/U9        | A2 ^ -> Z ^      | AN2XD1  | 0.058 |   0.294 |    0.310 | 
     | core2_inst/qmem_instance/U11       | A2 ^ -> ZN v     | CKND2D1 | 0.071 |   0.365 |    0.381 | 
     | core2_inst/qmem_instance/U401      | A2 v -> ZN ^     | NR2D2   | 0.300 |   0.664 |    0.680 | 
     | core2_inst/qmem_instance/U146      | A1 ^ -> ZN v     | AOI22D0 | 0.168 |   0.832 |    0.848 | 
     | core2_inst/qmem_instance/U298      | A3 v -> Z v      | AN4XD1  | 0.087 |   0.919 |    0.935 | 
     | core2_inst/qmem_instance/U296      | A2 v -> ZN ^     | ND2D1   | 0.031 |   0.950 |    0.966 | 
     | core2_inst/qmem_instance/Q_reg_17_ | D ^              | DFQD1   | 0.000 |   0.950 |    0.966 | 
     +----------------------------------------------------------------------------------------------+ 
Path 805: MET Setup Check with Pin core1_inst/psum_mem_instance/memory6_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory6_reg_34_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.893
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.016 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.170 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.374 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.579 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.908 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory6_reg_34_       | D ^         | DFQD1  | 0.001 |   0.893 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 806: MET Setup Check with Pin core1_inst/psum_mem_instance/memory0_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory0_reg_34_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.893
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.016 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.170 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.374 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.495 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.579 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.908 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory0_reg_34_       | D ^         | DFQD1  | 0.001 |   0.893 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 807: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product6_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product6_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.949
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.016 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.181 |   0.181 |    0.197 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.112 |   0.293 |    0.309 | 
     | nst/mac_8in_instance/U250                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.042 |   0.335 |    0.351 | 
     | nst/mac_8in_instance/U110                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.031 |   0.366 |    0.382 | 
     | nst/mac_8in_instance/U236                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.180 |   0.546 |    0.562 | 
     | nst/mac_8in_instance/intadd_201_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.105 |   0.651 |    0.667 | 
     | nst/mac_8in_instance/intadd_201_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.114 |   0.765 |    0.781 | 
     | nst/mac_8in_instance/intadd_201_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.041 |   0.805 |    0.821 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.033 |   0.839 |    0.855 | 
     | nst/mac_8in_instance/U141                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.111 |   0.949 |    0.965 | 
     | nst/mac_8in_instance/FE_RC_2325_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.949 |    0.965 | 
     | nst/product6_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 808: MET Setup Check with Pin core1_inst/psum_mem_instance/memory8_reg_34_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory8_reg_34_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.893
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.016 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.170 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.374 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.496 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.579 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.908 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory8_reg_34_       | D ^         | DFQD1  | 0.001 |   0.893 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 809: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
16_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.946
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |        |       |   0.000 |    0.016 | 
     | nst/query_q_reg_16_                                |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.170 |   0.170 |    0.186 | 
     | nst/query_q_reg_16_                                |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I ^ -> ZN v  | INVD0  | 0.056 |   0.226 |    0.242 | 
     | nst/mac_8in_instance/U36                           |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | NR2XD0 | 0.061 |   0.286 |    0.302 | 
     | nst/mac_8in_instance/U287                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> S ^   | FA1D0  | 0.167 |   0.454 |    0.470 | 
     | nst/mac_8in_instance/U295                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I ^ -> ZN v  | CKND1  | 0.035 |   0.488 |    0.505 | 
     | nst/mac_8in_instance/U288                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> CO v  | FA1D0  | 0.131 |   0.620 |    0.636 | 
     | nst/mac_8in_instance/intadd_163_U3                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0  | 0.105 |   0.725 |    0.741 | 
     | nst/mac_8in_instance/intadd_163_U2                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B1 v -> ZN ^ | INR2D1 | 0.061 |   0.786 |    0.802 | 
     | nst/mac_8in_instance/FE_RC_2270_0                  |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D0  | 0.037 |   0.823 |    0.839 | 
     | nst/mac_8in_instance/U326                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A3 v -> Z ^  | XOR3D0 | 0.123 |   0.946 |    0.962 | 
     | nst/mac_8in_instance/U327                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1  | 0.000 |   0.946 |    0.962 | 
     | nst/product4_reg_reg_6_                            |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 810: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_4_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_4_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                      (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.950
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[14] v |         |       |   0.200 |    0.216 | 
     | core2_inst/kmem_instance/U19      | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.252 | 
     | core2_inst/kmem_instance/U9       | A2 ^ -> Z ^      | AN2XD1  | 0.060 |   0.296 |    0.313 | 
     | core2_inst/kmem_instance/U5       | A1 ^ -> ZN v     | CKND2D1 | 0.067 |   0.364 |    0.380 | 
     | core2_inst/kmem_instance/U389     | A2 v -> ZN ^     | NR2D2   | 0.297 |   0.661 |    0.677 | 
     | core2_inst/kmem_instance/U78      | A1 ^ -> ZN v     | AOI22D0 | 0.146 |   0.806 |    0.823 | 
     | core2_inst/kmem_instance/U247     | A1 v -> Z v      | AN4XD1  | 0.106 |   0.912 |    0.928 | 
     | core2_inst/kmem_instance/U246     | A1 v -> ZN ^     | ND2D1   | 0.038 |   0.950 |    0.967 | 
     | core2_inst/kmem_instance/Q_reg_4_ | D ^              | DFQD1   | 0.000 |   0.950 |    0.967 | 
     +---------------------------------------------------------------------------------------------+ 
Path 811: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/add0_reg_l1_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product1_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.938
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.016 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.133 |   0.133 |    0.149 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.169 |   0.302 |    0.318 | 
     | nst/intadd_90_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.403 |    0.419 | 
     | nst/intadd_90_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.502 |    0.519 | 
     | nst/intadd_90_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.601 |    0.618 | 
     | nst/intadd_90_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.698 |    0.714 | 
     | nst/intadd_90_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.797 |    0.814 | 
     | nst/intadd_90_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D0 | 0.141 |   0.938 |    0.954 | 
     | nst/intadd_90_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   0.938 |    0.955 | 
     | nst/add0_reg_l1_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 812: MET Setup Check with Pin core1_inst/psum_mem_instance/memory14_reg_34_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory14_reg_34_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.091
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.909
- Arrival Time                  0.893
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.016 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.154 |   0.154 |    0.170 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I ^ -> Z ^  | BUFFD3 | 0.204 |   0.358 |    0.374 | 
     | o_mux_8_1a/FE_OFC270_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.121 |   0.479 |    0.496 | 
     | o_mux_8_1a/fifo_mux_2_1a/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.083 |   0.563 |    0.579 | 
     | o_mux_8_1a/fifo_mux_2_1e/U2                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.329 |   0.892 |    0.908 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory14_reg_34_      | D ^         | DFQD1  | 0.001 |   0.893 |    0.909 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 813: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_7_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_7_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.952
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] ^ |         |       |   0.200 |    0.216 | 
     | core1_inst/qmem_instance/U13      | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.239 | 
     | core1_inst/qmem_instance/U11      | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.295 | 
     | core1_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.385 | 
     | core1_inst/qmem_instance/U23      | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.697 | 
     | core1_inst/qmem_instance/U152     | B1 ^ -> ZN v     | AOI22D0 | 0.145 |   0.826 |    0.842 | 
     | core1_inst/qmem_instance/U153     | A4 v -> Z v      | AN4XD1  | 0.099 |   0.925 |    0.941 | 
     | core1_inst/qmem_instance/U158     | A1 v -> ZN ^     | ND2D1   | 0.027 |   0.952 |    0.969 | 
     | core1_inst/qmem_instance/Q_reg_7_ | D ^              | DFQD1   | 0.000 |   0.952 |    0.969 | 
     +---------------------------------------------------------------------------------------------+ 
Path 814: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product0_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product0_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_1_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.939
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.016 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.159 |   0.159 |    0.176 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.072 |   0.231 |    0.248 | 
     | nst/mac_8in_instance/U179                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.046 |   0.277 |    0.294 | 
     | nst/mac_8in_instance/U180                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.111 |   0.389 |    0.405 | 
     | nst/mac_8in_instance/U181                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> S v  | FA1D0   | 0.132 |   0.521 |    0.537 | 
     | nst/mac_8in_instance/U311                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0   | 0.049 |   0.570 |    0.586 | 
     | nst/mac_8in_instance/U312                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.147 |   0.716 |    0.733 | 
     | nst/mac_8in_instance/intadd_127_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.034 |   0.750 |    0.767 | 
     | nst/mac_8in_instance/U183                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.097 |   0.847 |    0.864 | 
     | nst/mac_8in_instance/U330                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.939 |    0.955 | 
     | nst/mac_8in_instance/U331                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.939 |    0.955 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 815: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product7_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
29_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.948
= Slack Time                    0.016
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.016 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.190 |   0.190 |    0.207 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.104 |   0.295 |    0.311 | 
     | nst/mac_8in_instance/U28                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.333 |    0.349 | 
     | nst/mac_8in_instance/FE_OFC337_n93                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.360 |    0.377 | 
     | nst/mac_8in_instance/U266                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.173 |   0.533 |    0.550 | 
     | nst/mac_8in_instance/intadd_184_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.635 |    0.652 | 
     | nst/mac_8in_instance/intadd_184_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.744 |    0.760 | 
     | nst/mac_8in_instance/intadd_184_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.061 |   0.805 |    0.822 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.835 |    0.852 | 
     | nst/mac_8in_instance/U242                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.113 |   0.948 |    0.965 | 
     | nst/mac_8in_instance/U241                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.948 |    0.965 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 816: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_22_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_22_/D (v) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.981
- Arrival Time                  0.964
= Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] v |         |       |   0.200 |    0.216 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.253 | 
     | core2_inst/kmem_instance/U14                      | A2 ^ -> ZN v     | NR2XD0  | 0.042 |   0.278 |    0.295 | 
     | core2_inst/kmem_instance/U11                      | A2 v -> ZN ^     | CKND2D1 | 0.064 |   0.342 |    0.359 | 
     | core2_inst/kmem_instance/U402                     | A2 ^ -> ZN v     | NR2D1   | 0.032 |   0.374 |    0.391 | 
     | core2_inst/kmem_instance/FE_OFC1677_n344          | I v -> Z v       | CKBD1   | 0.223 |   0.598 |    0.614 | 
     | core2_inst/kmem_instance/U171                     | B1 v -> ZN ^     | AOI22D0 | 0.185 |   0.783 |    0.799 | 
     | core2_inst/kmem_instance/U315                     | A3 ^ -> Z ^      | AN4D0   | 0.146 |   0.928 |    0.945 | 
     | core2_inst/kmem_instance/U313                     | A2 ^ -> ZN v     | ND2D1   | 0.036 |   0.964 |    0.981 | 
     | core2_inst/kmem_instance/Q_reg_22_                | D v              | DFQD1   | 0.000 |   0.964 |    0.981 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 817: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product0_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product0_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_2_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.938
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.017 | 
     | nst/query_q_reg_2_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.196 |   0.196 |    0.212 | 
     | nst/query_q_reg_2_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.126 |   0.322 |    0.339 | 
     | nst/mac_8in_instance/U10                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> S v   | FA1D0   | 0.202 |   0.524 |    0.540 | 
     | nst/mac_8in_instance/U331                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1   | 0.038 |   0.561 |    0.578 | 
     | nst/mac_8in_instance/FE_OFC1620_n172               |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.141 |   0.702 |    0.719 | 
     | nst/mac_8in_instance/intadd_183_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.038 |   0.740 |    0.756 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.103 |   0.843 |    0.859 | 
     | nst/mac_8in_instance/U117                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.095 |   0.938 |    0.955 | 
     | nst/mac_8in_instance/U338                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.938 |    0.955 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 818: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
14_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.980
- Arrival Time                  0.963
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.017 | 
     | nst/query_q_reg_14_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.196 |   0.196 |    0.213 | 
     | nst/query_q_reg_14_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I ^ -> ZN v  | INVD1   | 0.046 |   0.242 |    0.259 | 
     | nst/mac_8in_instance/FE_OFC1137_q_temp_46          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D0   | 0.106 |   0.348 |    0.365 | 
     | nst/mac_8in_instance/U298                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.172 |   0.520 |    0.537 | 
     | nst/mac_8in_instance/intadd_116_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.100 |   0.620 |    0.637 | 
     | nst/mac_8in_instance/intadd_116_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.099 |   0.719 |    0.736 | 
     | nst/mac_8in_instance/intadd_116_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.749 |    0.766 | 
     | nst/mac_8in_instance/U140                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.081 |   0.830 |    0.847 | 
     | nst/mac_8in_instance/U16                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.133 |   0.963 |    0.980 | 
     | nst/mac_8in_instance/FE_RC_0_0                     |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1   | 0.000 |   0.963 |    0.980 | 
     | nst/product3_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 819: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_2_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_2_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                      (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.951
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[14] v |         |       |   0.200 |    0.217 | 
     | core2_inst/qmem_instance/U17      | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.253 | 
     | core2_inst/qmem_instance/U9       | A2 ^ -> Z ^      | AN2XD1  | 0.058 |   0.294 |    0.311 | 
     | core2_inst/qmem_instance/U11      | A2 ^ -> ZN v     | CKND2D1 | 0.071 |   0.365 |    0.382 | 
     | core2_inst/qmem_instance/U401     | A2 v -> ZN ^     | NR2D2   | 0.300 |   0.664 |    0.681 | 
     | core2_inst/qmem_instance/U61      | A1 ^ -> ZN v     | AOI22D0 | 0.157 |   0.822 |    0.839 | 
     | core2_inst/qmem_instance/U241     | A3 v -> Z v      | AN4XD1  | 0.098 |   0.920 |    0.937 | 
     | core2_inst/qmem_instance/U239     | A2 v -> ZN ^     | ND2D1   | 0.031 |   0.951 |    0.968 | 
     | core2_inst/qmem_instance/Q_reg_2_ | D ^              | DFQD1   | 0.000 |   0.951 |    0.968 | 
     +---------------------------------------------------------------------------------------------+ 
Path 820: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/add3_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add3_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.952
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.017 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.134 |   0.134 |    0.151 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.308 |    0.325 | 
     | nst/intadd_24_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.409 |    0.426 | 
     | nst/intadd_24_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.115 |   0.524 |    0.541 | 
     | nst/intadd_24_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.625 |    0.643 | 
     | nst/intadd_24_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.724 |    0.741 | 
     | nst/intadd_24_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.823 |    0.840 | 
     | nst/intadd_24_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.924 |    0.942 | 
     | nst/intadd_24_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1 | 0.028 |   0.952 |    0.969 | 
     | nst/U40                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   0.952 |    0.969 | 
     | nst/add3_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 821: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_9_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.938
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.017 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.162 |   0.162 |    0.180 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.082 |   0.245 |    0.262 | 
     | nst/mac_8in_instance/U149                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.055 |   0.300 |    0.317 | 
     | nst/mac_8in_instance/U150                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.105 |   0.404 |    0.422 | 
     | nst/mac_8in_instance/U151                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> S v  | FA1D0   | 0.134 |   0.538 |    0.555 | 
     | nst/mac_8in_instance/U248                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.575 |    0.592 | 
     | nst/mac_8in_instance/U15                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.148 |   0.722 |    0.740 | 
     | nst/mac_8in_instance/intadd_117_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.036 |   0.758 |    0.775 | 
     | nst/mac_8in_instance/U152                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.089 |   0.847 |    0.864 | 
     | nst/mac_8in_instance/U337                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.938 |    0.955 | 
     | nst/mac_8in_instance/U338                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.938 |    0.955 | 
     | nst/product2_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 822: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product2_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product2_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_9_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.940
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.017 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.160 |   0.160 |    0.177 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.066 |   0.226 |    0.244 | 
     | nst/mac_8in_instance/U148                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.042 |   0.268 |    0.285 | 
     | nst/mac_8in_instance/U149                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.102 |   0.370 |    0.387 | 
     | nst/mac_8in_instance/U40                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI ^ -> S v  | FA1D0   | 0.139 |   0.510 |    0.527 | 
     | nst/mac_8in_instance/U331                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.546 |    0.563 | 
     | nst/mac_8in_instance/U204                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.146 |   0.691 |    0.708 | 
     | nst/mac_8in_instance/intadd_229_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.052 |   0.744 |    0.761 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.109 |   0.852 |    0.870 | 
     | nst/mac_8in_instance/U126                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.940 |    0.957 | 
     | nst/mac_8in_instance/U342                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.940 |    0.957 | 
     | nst/product2_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 823: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.947
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.017 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.182 |   0.182 |    0.199 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.100 |   0.282 |    0.299 | 
     | nst/mac_8in_instance/U272                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.044 |   0.325 |    0.343 | 
     | nst/mac_8in_instance/FE_OFC393_n173                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.032 |   0.357 |    0.375 | 
     | nst/mac_8in_instance/U274                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.178 |   0.535 |    0.553 | 
     | nst/mac_8in_instance/intadd_133_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.095 |   0.630 |    0.648 | 
     | nst/mac_8in_instance/intadd_133_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.738 |    0.755 | 
     | nst/mac_8in_instance/intadd_133_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.065 |   0.803 |    0.820 | 
     | nst/mac_8in_instance/U140                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.029 |   0.832 |    0.849 | 
     | nst/mac_8in_instance/U324                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.115 |   0.947 |    0.964 | 
     | nst/mac_8in_instance/U325                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.947 |    0.964 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 824: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_12_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_12_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.951
= Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.217 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.240 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.296 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.386 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.698 | 
     | core1_inst/qmem_instance/U161      | B1 ^ -> ZN v     | AOI22D0 | 0.152 |   0.833 |    0.851 | 
     | core1_inst/qmem_instance/U162      | A4 v -> Z v      | AN4XD1  | 0.094 |   0.927 |    0.944 | 
     | core1_inst/qmem_instance/U167      | A1 v -> ZN ^     | ND2D1   | 0.025 |   0.951 |    0.969 | 
     | core1_inst/qmem_instance/Q_reg_12_ | D ^              | DFQD1   | 0.000 |   0.951 |    0.969 | 
     +----------------------------------------------------------------------------------------------+ 
Path 825: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product2_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product2_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_9_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.945
= Slack Time                    0.017
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.017 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.208 |   0.208 |    0.225 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.105 |   0.313 |    0.330 | 
     | nst/mac_8in_instance/U14                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.349 |    0.367 | 
     | nst/mac_8in_instance/FE_OFC328_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.378 |    0.396 | 
     | nst/mac_8in_instance/U210                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.175 |   0.553 |    0.570 | 
     | nst/mac_8in_instance/intadd_213_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.659 |    0.677 | 
     | nst/mac_8in_instance/intadd_213_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1   | 0.075 |   0.734 |    0.752 | 
     | nst/mac_8in_instance/intadd_213_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B1 v -> ZN ^ | INR2D1  | 0.060 |   0.795 |    0.812 | 
     | nst/mac_8in_instance/FE_RC_2275_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.825 |    0.842 | 
     | nst/mac_8in_instance/U206                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.120 |   0.945 |    0.962 | 
     | nst/mac_8in_instance/U205                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.945 |    0.962 | 
     | nst/product2_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 826: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_9_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_9_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.948
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.218 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.245 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.294 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.359 | 
     | core2_inst/kmem_instance/U394                     | A2 v -> ZN ^     | NR2D1   | 0.048 |   0.389 |    0.407 | 
     | core2_inst/kmem_instance/FE_OFC1679_n332          | I ^ -> Z ^       | BUFFD1  | 0.264 |   0.653 |    0.671 | 
     | core2_inst/kmem_instance/U103                     | B1 ^ -> ZN v     | AOI22D0 | 0.151 |   0.804 |    0.822 | 
     | core2_inst/kmem_instance/U265                     | A3 v -> Z v      | AN4XD1  | 0.104 |   0.908 |    0.926 | 
     | core2_inst/kmem_instance/U264                     | A1 v -> ZN ^     | ND2D1   | 0.039 |   0.948 |    0.965 | 
     | core2_inst/kmem_instance/Q_reg_9_                 | D ^              | DFQD1   | 0.000 |   0.948 |    0.965 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 827: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q5_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q5_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.935
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.018 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.149 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.291 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.365 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.438 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.512 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.584 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.656 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.729 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.802 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.861 |    0.879 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/FE_ | I v -> ZN ^  | CKND1 | 0.074 |   0.935 |    0.953 | 
     | OFC1382_array_out_32                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.935 |    0.953 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 828: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q4_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q4_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.935
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.018 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.149 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.291 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.365 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.438 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.512 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.584 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.656 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.729 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.802 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.861 |    0.879 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/FE_ | I v -> ZN ^  | CKND1 | 0.074 |   0.935 |    0.953 | 
     | OFC1382_array_out_32                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.935 |    0.953 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 829: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q6_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.935
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.018 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.149 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.291 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.365 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.438 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.512 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.584 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.656 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.729 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.802 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.861 |    0.879 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/FE_ | I v -> ZN ^  | CKND1 | 0.074 |   0.935 |    0.953 | 
     | OFC1382_array_out_32                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.935 |    0.953 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 830: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q7_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q7_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.935
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.018 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.149 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.291 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.365 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.438 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.512 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.584 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.656 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.729 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.802 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.861 |    0.879 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/FE_ | I v -> ZN ^  | CKND1 | 0.074 |   0.935 |    0.953 | 
     | OFC1382_array_out_32                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.935 |    0.953 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 831: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q1_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q1_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.935
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.018 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.149 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.291 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.365 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.438 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.512 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.584 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.656 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.729 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.802 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.861 |    0.879 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/FE_ | I v -> ZN ^  | CKND1 | 0.074 |   0.935 |    0.953 | 
     | OFC1382_array_out_32                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.935 |    0.953 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 832: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q0_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q0_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.935
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.018 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.149 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.291 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.365 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.438 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.512 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.584 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.656 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.729 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.802 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.861 |    0.879 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/FE_ | I v -> ZN ^  | CKND1 | 0.074 |   0.935 |    0.953 | 
     | OFC1382_array_out_32                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.935 |    0.953 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 833: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q2_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q2_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.935
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.018 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.149 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.291 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.365 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.438 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.512 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.584 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.656 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.729 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.802 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.861 |    0.879 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/FE_ | I v -> ZN ^  | CKND1 | 0.074 |   0.935 |    0.953 | 
     | OFC1382_array_out_32                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.935 |    0.953 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 834: MET Setup Check with Pin core1_inst/ofifo_inst/col_idx_2__fifo_
instance/q3_reg_10_/CP 
Endpoint:   core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_reg_10_/D         
(^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.935
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.018 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.149 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D1 | 0.142 |   0.274 |    0.291 | 
     | nst/intadd_14_U10                                  |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.347 |    0.365 | 
     | nst/intadd_14_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.421 |    0.438 | 
     | nst/intadd_14_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.494 |    0.512 | 
     | nst/intadd_14_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.567 |    0.584 | 
     | nst/intadd_14_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.638 |    0.656 | 
     | nst/intadd_14_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.712 |    0.729 | 
     | nst/intadd_14_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.073 |   0.784 |    0.802 | 
     | nst/intadd_14_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.861 |    0.879 | 
     | nst/intadd_14_U2                                   |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/FE_ | I v -> ZN ^  | CKND1 | 0.074 |   0.935 |    0.953 | 
     | OFC1382_array_out_32                               |              |       |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.935 |    0.953 | 
     | reg_10_                                            |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 835: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_0_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_0_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.948
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] ^ |         |       |   0.200 |    0.218 | 
     | core1_inst/qmem_instance/U13      | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.240 | 
     | core1_inst/qmem_instance/U11      | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.297 | 
     | core1_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.387 | 
     | core1_inst/qmem_instance/U23      | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.699 | 
     | core1_inst/qmem_instance/U171     | B1 ^ -> ZN v     | AOI22D0 | 0.149 |   0.831 |    0.848 | 
     | core1_inst/qmem_instance/U172     | A4 v -> Z v      | AN4XD1  | 0.088 |   0.919 |    0.936 | 
     | core1_inst/qmem_instance/U178     | A1 v -> ZN ^     | ND2D1   | 0.030 |   0.948 |    0.966 | 
     | core1_inst/qmem_instance/Q_reg_0_ | D ^              | DFQD1   | 0.000 |   0.948 |    0.966 | 
     +---------------------------------------------------------------------------------------------+ 
Path 836: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_11_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_11_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.951
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[14] v |         |       |   0.200 |    0.218 | 
     | core2_inst/qmem_instance/U17       | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.254 | 
     | core2_inst/qmem_instance/U9        | A2 ^ -> Z ^      | AN2XD1  | 0.058 |   0.294 |    0.312 | 
     | core2_inst/qmem_instance/U11       | A2 ^ -> ZN v     | CKND2D1 | 0.071 |   0.365 |    0.382 | 
     | core2_inst/qmem_instance/U393      | A2 v -> ZN ^     | NR2D2   | 0.283 |   0.647 |    0.665 | 
     | core2_inst/qmem_instance/U31       | A1 ^ -> ZN v     | AOI22D0 | 0.168 |   0.816 |    0.833 | 
     | core2_inst/qmem_instance/U274      | A3 v -> Z v      | AN4XD1  | 0.106 |   0.922 |    0.940 | 
     | core2_inst/qmem_instance/U273      | A1 v -> ZN ^     | ND2D1   | 0.029 |   0.951 |    0.969 | 
     | core2_inst/qmem_instance/Q_reg_11_ | D ^              | DFQD1   | 0.000 |   0.951 |    0.969 | 
     +----------------------------------------------------------------------------------------------+ 
Path 837: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product7_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_7_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
29_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.943
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.018 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.215 |   0.215 |    0.233 | 
     | nst/query_q_reg_29_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.116 |   0.331 |    0.349 | 
     | nst/mac_8in_instance/U251                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.042 |   0.372 |    0.390 | 
     | nst/mac_8in_instance/FE_OFC388_n213                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.400 |    0.418 | 
     | nst/mac_8in_instance/U245                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.171 |   0.571 |    0.589 | 
     | nst/mac_8in_instance/intadd_176_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.668 |    0.685 | 
     | nst/mac_8in_instance/intadd_176_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.773 |    0.791 | 
     | nst/mac_8in_instance/intadd_176_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.061 |   0.834 |    0.852 | 
     | nst/mac_8in_instance/U8                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> Z ^  | OA31D0  | 0.109 |   0.943 |    0.961 | 
     | nst/mac_8in_instance/U239                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.943 |    0.961 | 
     | nst/product7_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 838: MET Setup Check with Pin core1_inst/psum_mem_instance/memory7_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory7_reg_57_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.157 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.418 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.902 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory7_reg_57_       | D ^         | DFQD1  | 0.002 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 839: MET Setup Check with Pin core1_inst/psum_mem_instance/memory4_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory4_reg_57_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.157 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.418 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.902 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory4_reg_57_       | D ^         | DFQD1  | 0.002 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 840: MET Setup Check with Pin core1_inst/psum_mem_instance/memory2_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory2_reg_57_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.157 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.418 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.902 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory2_reg_57_       | D ^         | DFQD1  | 0.002 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 841: MET Setup Check with Pin core1_inst/psum_mem_instance/memory9_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory9_reg_57_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.157 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.902 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory9_reg_57_       | D ^         | DFQD1  | 0.002 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 842: MET Setup Check with Pin core1_inst/psum_mem_instance/memory5_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory5_reg_57_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.157 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.902 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory5_reg_57_       | D ^         | DFQD1  | 0.002 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 843: MET Setup Check with Pin core1_inst/psum_mem_instance/memory3_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory3_reg_57_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.157 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.902 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory3_reg_57_       | D ^         | DFQD1  | 0.002 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 844: MET Setup Check with Pin core1_inst/psum_mem_instance/memory13_reg_57_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory13_reg_57_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.157 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.902 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory13_reg_57_      | D ^         | DFQD1  | 0.002 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 845: MET Setup Check with Pin core1_inst/psum_mem_instance/memory11_reg_57_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory11_reg_57_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.157 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.902 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory11_reg_57_      | D ^         | DFQD1  | 0.002 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 846: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/add3_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add3_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product7_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.950
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.018 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.148 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.177 |   0.307 |    0.326 | 
     | nst/intadd_52_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.408 |    0.427 | 
     | nst/intadd_52_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.506 |    0.525 | 
     | nst/intadd_52_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.610 |    0.628 | 
     | nst/intadd_52_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.710 |    0.728 | 
     | nst/intadd_52_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.815 |    0.833 | 
     | nst/intadd_52_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.919 |    0.938 | 
     | nst/intadd_52_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1 | 0.031 |   0.950 |    0.968 | 
     | nst/U34                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   0.950 |    0.968 | 
     | nst/add3_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 847: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.945
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.018 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.179 |   0.179 |    0.197 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.101 |   0.280 |    0.298 | 
     | nst/mac_8in_instance/U252                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.317 |    0.336 | 
     | nst/mac_8in_instance/FE_OFC390_n113                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.345 |    0.363 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.521 |    0.539 | 
     | nst/mac_8in_instance/intadd_211_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.621 |    0.639 | 
     | nst/mac_8in_instance/intadd_211_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.729 |    0.748 | 
     | nst/mac_8in_instance/intadd_211_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.070 |   0.799 |    0.817 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.029 |   0.828 |    0.847 | 
     | nst/mac_8in_instance/U222                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.117 |   0.945 |    0.963 | 
     | nst/mac_8in_instance/U221                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.945 |    0.963 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 848: MET Setup Check with Pin core1_inst/psum_mem_instance/memory15_reg_57_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory15_reg_57_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.157 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.903 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory15_reg_57_      | D ^         | DFQD1  | 0.002 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 849: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_25_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_25_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.946
= Slack Time                    0.018
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[15] ^ |         |       |   0.200 |    0.218 | 
     | core2_inst/qmem_instance/U19       | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.242 | 
     | core2_inst/qmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.287 | 
     | core2_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.364 | 
     | core2_inst/qmem_instance/U396      | A2 v -> ZN ^     | NR2D2   | 0.311 |   0.656 |    0.674 | 
     | core2_inst/qmem_instance/U196      | B2 ^ -> ZN v     | AOI22D0 | 0.144 |   0.800 |    0.818 | 
     | core2_inst/qmem_instance/U327      | A4 v -> Z v      | AN4XD1  | 0.104 |   0.904 |    0.923 | 
     | core2_inst/qmem_instance/U326      | A1 v -> ZN ^     | ND2D1   | 0.042 |   0.946 |    0.965 | 
     | core2_inst/qmem_instance/Q_reg_25_ | D ^              | DFQD1   | 0.000 |   0.946 |    0.965 | 
     +----------------------------------------------------------------------------------------------+ 
Path 850: MET Setup Check with Pin core1_inst/psum_mem_instance/memory1_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory1_reg_57_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.157 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.903 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory1_reg_57_       | D ^         | DFQD1  | 0.001 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 851: MET Setup Check with Pin core1_inst/psum_mem_instance/memory8_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory8_reg_57_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.018
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.018 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.158 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.903 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory8_reg_57_       | D ^         | DFQD1  | 0.001 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 852: MET Setup Check with Pin core1_inst/psum_mem_instance/memory10_reg_57_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory10_reg_57_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.886
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.019 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.158 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.903 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory10_reg_57_      | D ^         | DFQD1  | 0.001 |   0.886 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 853: MET Setup Check with Pin core1_inst/psum_mem_instance/memory14_reg_57_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory14_reg_57_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.885
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.019 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.158 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.903 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory14_reg_57_      | D ^         | DFQD1  | 0.001 |   0.885 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 854: MET Setup Check with Pin core1_inst/psum_mem_instance/memory12_reg_57_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory12_reg_57_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.885
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.019 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.158 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.274 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.903 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory12_reg_57_      | D ^         | DFQD1  | 0.001 |   0.885 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 855: MET Setup Check with Pin core1_inst/psum_mem_instance/memory6_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory6_reg_57_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.885
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.019 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.158 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.275 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.903 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory6_reg_57_       | D ^         | DFQD1  | 0.001 |   0.885 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 856: MET Setup Check with Pin core1_inst/psum_mem_instance/memory0_reg_57_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory0_reg_57_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.096
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.904
- Arrival Time                  0.885
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.019 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.158 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.275 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.145 |   0.400 |    0.419 | 
     | o_mux_8_1a/fifo_mux_2_1d/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.118 |   0.519 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1f/U3                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.366 |   0.884 |    0.903 | 
     | o_mux_8_1a/fifo_mux_2_1g/U9                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory0_reg_57_       | D ^         | DFQD1  | 0.001 |   0.885 |    0.904 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 857: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product0_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product0_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_1_
/Q      (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.934
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.019 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.172 |   0.172 |    0.191 | 
     | nst/query_q_reg_1_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.081 |   0.253 |    0.272 | 
     | nst/mac_8in_instance/U178                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.047 |   0.300 |    0.319 | 
     | nst/mac_8in_instance/U179                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.117 |   0.417 |    0.436 | 
     | nst/mac_8in_instance/U180                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> S v  | FA1D0   | 0.132 |   0.549 |    0.568 | 
     | nst/mac_8in_instance/U249                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | INVD1   | 0.031 |   0.579 |    0.598 | 
     | nst/mac_8in_instance/U250                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.140 |   0.720 |    0.739 | 
     | nst/mac_8in_instance/intadd_143_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.054 |   0.774 |    0.793 | 
     | nst/mac_8in_instance/U182                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI21D1 | 0.073 |   0.846 |    0.865 | 
     | nst/mac_8in_instance/U331                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.088 |   0.934 |    0.953 | 
     | nst/mac_8in_instance/U332                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.934 |    0.953 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 858: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_6_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.937
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.019 | 
     | nst/query_q_reg_6_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.197 |   0.197 |    0.216 | 
     | nst/query_q_reg_6_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I ^ -> ZN v  | INVD0   | 0.067 |   0.264 |    0.283 | 
     | nst/mac_8in_instance/U172                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D0   | 0.100 |   0.364 |    0.383 | 
     | nst/mac_8in_instance/U207                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.165 |   0.530 |    0.549 | 
     | nst/mac_8in_instance/intadd_126_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.090 |   0.620 |    0.639 | 
     | nst/mac_8in_instance/intadd_126_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.100 |   0.720 |    0.739 | 
     | nst/mac_8in_instance/intadd_126_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.036 |   0.756 |    0.775 | 
     | nst/mac_8in_instance/U168                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.094 |   0.850 |    0.869 | 
     | nst/mac_8in_instance/U333                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.087 |   0.937 |    0.956 | 
     | nst/mac_8in_instance/U334                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.937 |    0.956 | 
     | nst/product1_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 859: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q5_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.927
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.019 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.154 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.299 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.371 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.481 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.558 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.632 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.704 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.778 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.927 |    0.946 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q5_ | D ^          | DFQD1 | 0.000 |   0.927 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 860: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q4_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q4_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.927
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.019 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.154 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.299 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.371 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.481 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.558 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.632 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.704 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.778 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.927 |    0.946 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q4_ | D ^          | DFQD1 | 0.000 |   0.927 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 861: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q6_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q6_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.927
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.019 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.154 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.299 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.371 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.481 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.558 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.632 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.704 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.778 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.927 |    0.946 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q6_ | D ^          | DFQD1 | 0.000 |   0.927 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 862: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q7_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q7_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.927
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.019 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.154 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.299 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.371 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.481 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.558 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.632 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.704 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.778 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.927 |    0.946 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q7_ | D ^          | DFQD1 | 0.000 |   0.927 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 863: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q1_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q1_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.927
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.019 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.154 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.299 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.371 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.481 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.558 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.632 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.704 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.778 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.927 |    0.946 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ | D ^          | DFQD1 | 0.000 |   0.927 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 864: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q0_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.927
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.019 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.154 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.299 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.371 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.481 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.558 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.632 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.704 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.778 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.927 |    0.946 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q0_ | D ^          | DFQD1 | 0.000 |   0.927 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 865: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q2_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.927
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.019 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.154 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.299 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.371 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.481 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.558 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.632 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.704 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.778 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.927 |    0.946 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ | D ^          | DFQD1 | 0.000 |   0.927 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 866: MET Setup Check with Pin core2_inst/ofifo_inst/col_idx_4__fifo_
instance/q3_reg_8_/CP 
Endpoint:   core2_inst/ofifo_inst/col_idx_4__fifo_instance/q3_reg_8_/D          
(^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l2_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.053
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.947
- Arrival Time                  0.927
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.019 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.135 |   0.135 |    0.154 | 
     | nst/add1_reg_l2_reg_1_                             |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D1 | 0.145 |   0.280 |    0.299 | 
     | nst/intadd_84_U10                                  |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.071 |   0.351 |    0.371 | 
     | nst/intadd_84_U9                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.110 |   0.462 |    0.481 | 
     | nst/intadd_84_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.077 |   0.539 |    0.558 | 
     | nst/intadd_84_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.613 |    0.632 | 
     | nst/intadd_84_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.072 |   0.685 |    0.704 | 
     | nst/intadd_84_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D1 | 0.074 |   0.759 |    0.778 | 
     | nst/intadd_84_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D1 | 0.168 |   0.927 |    0.946 | 
     | nst/intadd_84_U3                                   |              |       |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_4__fifo_instance/q3_ | D ^          | DFQD1 | 0.000 |   0.927 |    0.947 | 
     | reg_8_                                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 867: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_20_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_20_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[14]                       (v) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.943
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[14] v |         |       |   0.200 |    0.219 | 
     | core2_inst/kmem_instance/U19       | I v -> ZN ^      | INVD1   | 0.036 |   0.236 |    0.255 | 
     | core2_inst/kmem_instance/U9        | A2 ^ -> Z ^      | AN2XD1  | 0.060 |   0.296 |    0.316 | 
     | core2_inst/kmem_instance/U5        | A1 ^ -> ZN v     | CKND2D1 | 0.067 |   0.364 |    0.383 | 
     | core2_inst/kmem_instance/U389      | A2 v -> ZN ^     | NR2D2   | 0.297 |   0.661 |    0.680 | 
     | core2_inst/kmem_instance/U170      | A2 ^ -> ZN v     | AOI22D0 | 0.149 |   0.809 |    0.829 | 
     | core2_inst/kmem_instance/U308      | A1 v -> Z v      | AN4XD1  | 0.091 |   0.900 |    0.920 | 
     | core2_inst/kmem_instance/U307      | A1 v -> ZN ^     | ND2D1   | 0.042 |   0.943 |    0.962 | 
     | core2_inst/kmem_instance/Q_reg_20_ | D ^              | DFQD1   | 0.000 |   0.943 |    0.962 | 
     +----------------------------------------------------------------------------------------------+ 
Path 868: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product2_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product2_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
10_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.936
= Slack Time                    0.019
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.019 | 
     | nst/query_q_reg_10_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.178 |   0.178 |    0.198 | 
     | nst/query_q_reg_10_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A4 v -> ZN ^ | ND4D1   | 0.066 |   0.245 |    0.264 | 
     | nst/mac_8in_instance/U16                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I ^ -> ZN v  | CKND1   | 0.032 |   0.276 |    0.296 | 
     | nst/mac_8in_instance/FE_OFC1407_n131               |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.135 |   0.411 |    0.430 | 
     | nst/mac_8in_instance/U126                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A ^ -> CO ^  | FA1D0   | 0.194 |   0.605 |    0.624 | 
     | nst/mac_8in_instance/intadd_181_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.105 |   0.710 |    0.729 | 
     | nst/mac_8in_instance/intadd_181_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.061 |   0.771 |    0.791 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI21D1 | 0.080 |   0.851 |    0.870 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.085 |   0.936 |    0.955 | 
     | nst/mac_8in_instance/U342                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.936 |    0.955 | 
     | nst/product2_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 869: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_23_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_23_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.950
= Slack Time                    0.019
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.219 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.242 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.298 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.388 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.701 | 
     | core1_inst/qmem_instance/U314      | B1 ^ -> ZN v     | AOI22D0 | 0.158 |   0.839 |    0.858 | 
     | core1_inst/qmem_instance/U315      | A4 v -> Z v      | AN4XD1  | 0.089 |   0.928 |    0.947 | 
     | core1_inst/qmem_instance/U321      | A1 v -> ZN ^     | ND2D1   | 0.022 |   0.950 |    0.969 | 
     | core1_inst/qmem_instance/Q_reg_23_ | D ^              | DFQD1   | 0.000 |   0.950 |    0.969 | 
     +----------------------------------------------------------------------------------------------+ 
Path 870: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product1_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_5_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.945
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.020 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.179 |   0.179 |    0.198 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.100 |   0.278 |    0.298 | 
     | nst/mac_8in_instance/U13                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.315 |    0.335 | 
     | nst/mac_8in_instance/U86                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.346 |    0.365 | 
     | nst/mac_8in_instance/U201                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.518 |    0.537 | 
     | nst/mac_8in_instance/intadd_222_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.621 |    0.641 | 
     | nst/mac_8in_instance/intadd_222_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.729 |    0.749 | 
     | nst/mac_8in_instance/intadd_222_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.059 |   0.788 |    0.808 | 
     | nst/mac_8in_instance/U6                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.040 |   0.828 |    0.848 | 
     | nst/mac_8in_instance/U197                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.116 |   0.945 |    0.964 | 
     | nst/mac_8in_instance/U196                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.945 |    0.964 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 871: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_14_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_14_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.949
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[15] ^ |         |       |   0.200 |    0.220 | 
     | core2_inst/qmem_instance/U19       | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.243 | 
     | core2_inst/qmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.288 | 
     | core2_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.365 | 
     | core2_inst/qmem_instance/U404      | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.693 | 
     | core2_inst/qmem_instance/U127      | B1 ^ -> ZN v     | AOI22D0 | 0.168 |   0.842 |    0.862 | 
     | core2_inst/qmem_instance/U286      | A1 v -> Z v      | AN4XD1  | 0.081 |   0.923 |    0.942 | 
     | core2_inst/qmem_instance/U284      | A2 v -> ZN ^     | ND2D1   | 0.026 |   0.949 |    0.969 | 
     | core2_inst/qmem_instance/Q_reg_14_ | D ^              | DFQD1   | 0.000 |   0.949 |    0.969 | 
     +----------------------------------------------------------------------------------------------+ 
Path 872: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product3_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product3_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
13_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.936
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.020 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.174 |   0.174 |    0.194 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.076 |   0.250 |    0.270 | 
     | nst/mac_8in_instance/U120                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.040 |   0.290 |    0.310 | 
     | nst/mac_8in_instance/U121                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.099 |   0.389 |    0.409 | 
     | nst/mac_8in_instance/U122                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI ^ -> S v  | FA1D0   | 0.127 |   0.516 |    0.536 | 
     | nst/mac_8in_instance/U260                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | INVD0   | 0.054 |   0.570 |    0.590 | 
     | nst/mac_8in_instance/U261                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.152 |   0.722 |    0.742 | 
     | nst/mac_8in_instance/intadd_164_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.036 |   0.758 |    0.778 | 
     | nst/mac_8in_instance/U124                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.090 |   0.848 |    0.868 | 
     | nst/mac_8in_instance/U339                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.087 |   0.936 |    0.956 | 
     | nst/mac_8in_instance/U340                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.936 |    0.956 | 
     | nst/product3_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 873: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.945
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.020 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.177 |   0.177 |    0.197 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.098 |   0.275 |    0.295 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.036 |   0.311 |    0.331 | 
     | nst/mac_8in_instance/FE_OFC397_n173                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.029 |   0.340 |    0.360 | 
     | nst/mac_8in_instance/U273                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0   | 0.175 |   0.514 |    0.534 | 
     | nst/mac_8in_instance/intadd_121_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.108 |   0.622 |    0.642 | 
     | nst/mac_8in_instance/intadd_121_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.733 |    0.753 | 
     | nst/mac_8in_instance/intadd_121_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.068 |   0.801 |    0.821 | 
     | nst/mac_8in_instance/U96                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.830 |    0.850 | 
     | nst/mac_8in_instance/U324                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.114 |   0.945 |    0.965 | 
     | nst/mac_8in_instance/U325                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.945 |    0.965 | 
     | nst/product6_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 874: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
16_/Q     (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.937
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.020 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.142 |   0.142 |    0.162 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1   | 0.089 |   0.231 |    0.251 | 
     | nst/FE_OFC492_q_temp_48                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A2 ^ -> ZN v | NR2XD0  | 0.071 |   0.302 |    0.322 | 
     | nst/mac_8in_instance/U249                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> S v   | FA1D0   | 0.140 |   0.442 |    0.462 | 
     | nst/mac_8in_instance/U324                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD1   | 0.033 |   0.474 |    0.494 | 
     | nst/mac_8in_instance/U134                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.132 |   0.606 |    0.626 | 
     | nst/mac_8in_instance/intadd_179_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.100 |   0.706 |    0.725 | 
     | nst/mac_8in_instance/intadd_179_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.051 |   0.756 |    0.776 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.095 |   0.851 |    0.871 | 
     | nst/mac_8in_instance/U132                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.085 |   0.937 |    0.956 | 
     | nst/mac_8in_instance/U346                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.937 |    0.956 | 
     | nst/product4_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 875: MET Setup Check with Pin normalizer_inst/shift_reg_0__7__0_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__0_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.942
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                    |              |        |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |        |       |   0.000 |    0.020 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.220 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.351 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.519 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.797 | 
     | normalizer_inst/U15613             | B1 ^ -> Z ^  | AO22D0 | 0.165 |   0.942 |    0.962 | 
     | normalizer_inst/shift_reg_0__7__0_ | D ^          | DFQD1  | 0.000 |   0.942 |    0.962 | 
     +-----------------------------------------------------------------------------------------+ 
Path 876: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_21_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_21_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.948
= Slack Time                    0.020
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[15] ^ |         |       |   0.200 |    0.220 | 
     | core2_inst/qmem_instance/U19       | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.244 | 
     | core2_inst/qmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.289 | 
     | core2_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.366 | 
     | core2_inst/qmem_instance/U404      | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.694 | 
     | core2_inst/qmem_instance/U166      | B1 ^ -> ZN v     | AOI22D0 | 0.135 |   0.809 |    0.829 | 
     | core2_inst/qmem_instance/U312      | A4 v -> Z v      | AN4D0   | 0.109 |   0.918 |    0.938 | 
     | core2_inst/qmem_instance/U310      | A2 v -> ZN ^     | ND2D1   | 0.030 |   0.948 |    0.968 | 
     | core2_inst/qmem_instance/Q_reg_21_ | D ^              | DFQD1   | 0.000 |   0.948 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 877: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/product5_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
23_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.019
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.981
- Arrival Time                  0.961
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.020 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.191 |   0.190 |    0.211 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I ^ -> ZN v  | INVD1   | 0.044 |   0.234 |    0.255 | 
     | nst/mac_8in_instance/FE_OFC693_q_temp_119          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.039 |   0.273 |    0.294 | 
     | nst/mac_8in_instance/U260                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A ^ -> S v   | FA1D0   | 0.167 |   0.440 |    0.460 | 
     | nst/mac_8in_instance/U268                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | INVD0   | 0.047 |   0.487 |    0.508 | 
     | nst/mac_8in_instance/U262                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.143 |   0.630 |    0.650 | 
     | nst/mac_8in_instance/intadd_130_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.110 |   0.740 |    0.760 | 
     | nst/mac_8in_instance/intadd_130_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.041 |   0.781 |    0.801 | 
     | nst/mac_8in_instance/U111                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | B v -> ZN ^  | AOI21D1 | 0.057 |   0.838 |    0.858 | 
     | nst/mac_8in_instance/U346                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.122 |   0.961 |    0.981 | 
     | nst/mac_8in_instance/FE_RC_2301_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D v          | DFQD1   | 0.000 |   0.961 |    0.981 | 
     | nst/product5_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 878: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product4_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product4_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
17_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.945
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.020 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.179 |   0.179 |    0.199 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.101 |   0.280 |    0.301 | 
     | nst/mac_8in_instance/U252                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.317 |    0.338 | 
     | nst/mac_8in_instance/FE_OFC390_n113                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.345 |    0.365 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.176 |   0.521 |    0.541 | 
     | nst/mac_8in_instance/intadd_211_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.621 |    0.641 | 
     | nst/mac_8in_instance/intadd_211_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.729 |    0.750 | 
     | nst/mac_8in_instance/intadd_211_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.070 |   0.799 |    0.820 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.038 |   0.837 |    0.858 | 
     | nst/mac_8in_instance/U137                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.108 |   0.945 |    0.965 | 
     | nst/mac_8in_instance/FE_RC_3_0                     |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.945 |    0.965 | 
     | nst/product4_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 879: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/add2_reg_l1_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/add2_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.943
= Slack Time                    0.020
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |       |       |   0.000 |    0.020 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.138 |   0.138 |    0.158 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0 | 0.183 |   0.321 |    0.341 | 
     | nst/intadd_53_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.423 |    0.444 | 
     | nst/intadd_53_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.106 |   0.529 |    0.550 | 
     | nst/intadd_53_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.630 |    0.650 | 
     | nst/intadd_53_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.094 |   0.724 |    0.744 | 
     | nst/intadd_53_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.827 |    0.847 | 
     | nst/intadd_53_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> S ^  | FA1D0 | 0.116 |   0.943 |    0.964 | 
     | nst/intadd_53_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1 | 0.000 |   0.943 |    0.964 | 
     | nst/add2_reg_l1_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 880: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_24_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_24_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.947
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[15] ^ |         |       |   0.200 |    0.221 | 
     | core2_inst/qmem_instance/U19       | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.244 | 
     | core2_inst/qmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.289 | 
     | core2_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.366 | 
     | core2_inst/qmem_instance/U396      | A2 v -> ZN ^     | NR2D2   | 0.311 |   0.656 |    0.677 | 
     | core2_inst/qmem_instance/U186      | B1 ^ -> ZN v     | AOI22D0 | 0.163 |   0.819 |    0.840 | 
     | core2_inst/qmem_instance/U324      | A4 v -> Z v      | AN4XD1  | 0.099 |   0.918 |    0.939 | 
     | core2_inst/qmem_instance/U322      | A1 v -> ZN ^     | ND2D1   | 0.029 |   0.947 |    0.968 | 
     | core2_inst/qmem_instance/Q_reg_24_ | D ^              | DFQD1   | 0.000 |   0.947 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 881: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product3_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product3_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.980
- Arrival Time                  0.960
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.021 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.174 |   0.174 |    0.195 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.087 |   0.261 |    0.282 | 
     | nst/mac_8in_instance/U121                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.045 |   0.306 |    0.327 | 
     | nst/mac_8in_instance/U122                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.099 |   0.405 |    0.426 | 
     | nst/mac_8in_instance/U123                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI ^ -> S v  | FA1D0   | 0.133 |   0.538 |    0.559 | 
     | nst/mac_8in_instance/U265                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.034 |   0.572 |    0.593 | 
     | nst/mac_8in_instance/U266                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.138 |   0.710 |    0.731 | 
     | nst/mac_8in_instance/intadd_156_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.045 |   0.755 |    0.776 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2D0   | 0.067 |   0.822 |    0.842 | 
     | nst/mac_8in_instance/U322                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 ^ -> Z v  | XOR3D0  | 0.138 |   0.960 |    0.980 | 
     | nst/mac_8in_instance/U323                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.960 |    0.980 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 882: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/add2_reg_l1_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add2_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.942
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.021 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.127 |   0.127 |    0.148 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.175 |   0.302 |    0.323 | 
     | nst/intadd_39_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.409 |    0.430 | 
     | nst/intadd_39_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.509 |    0.530 | 
     | nst/intadd_39_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.607 |    0.629 | 
     | nst/intadd_39_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.707 |    0.728 | 
     | nst/intadd_39_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.113 |   0.820 |    0.841 | 
     | nst/intadd_39_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> S ^  | FA1D0 | 0.122 |   0.942 |    0.963 | 
     | nst/intadd_39_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   0.942 |    0.963 | 
     | nst/add2_reg_l1_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 883: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_18_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.940
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.000 |    0.021 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.144 |   0.144 |    0.165 | 
     | nst/key_q_reg_18_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.108 |   0.252 |    0.273 | 
     | nst/mac_8in_instance/U19                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.291 |    0.312 | 
     | nst/mac_8in_instance/FE_OFC441_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.033 |   0.324 |    0.345 | 
     | nst/mac_8in_instance/U221                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0   | 0.175 |   0.499 |    0.520 | 
     | nst/mac_8in_instance/intadd_235_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.609 |    0.630 | 
     | nst/mac_8in_instance/intadd_235_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.721 |    0.742 | 
     | nst/mac_8in_instance/intadd_235_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.058 |   0.779 |    0.800 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2D0   | 0.037 |   0.816 |    0.837 | 
     | nst/mac_8in_instance/U217                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.124 |   0.940 |    0.962 | 
     | nst/mac_8in_instance/U216                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D ^          | DFQD1   | 0.000 |   0.940 |    0.962 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 884: MET Setup Check with Pin normalizer_inst/shift_reg_0__7__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__3_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.941
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                    |              |        |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |        |       |   0.000 |    0.021 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.221 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.352 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.521 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.798 | 
     | normalizer_inst/U15503             | B1 ^ -> Z ^  | AO22D0 | 0.164 |   0.941 |    0.962 | 
     | normalizer_inst/shift_reg_0__7__3_ | D ^          | DFQD1  | 0.000 |   0.941 |    0.962 | 
     +-----------------------------------------------------------------------------------------+ 
Path 885: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_7__mac_
col_inst/product0_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_7__mac_col_inst/product0_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/key_q_reg_2_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.943
= Slack Time                    0.021
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.021 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.146 |   0.146 |    0.167 | 
     | nst/key_q_reg_2_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 ^ -> ZN v | ND4D1   | 0.114 |   0.259 |    0.281 | 
     | nst/mac_8in_instance/U237                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.042 |   0.301 |    0.323 | 
     | nst/mac_8in_instance/FE_OFC350_n133                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.331 |    0.353 | 
     | nst/mac_8in_instance/U239                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.178 |   0.510 |    0.531 | 
     | nst/mac_8in_instance/intadd_167_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.612 |    0.633 | 
     | nst/mac_8in_instance/intadd_167_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.723 |    0.744 | 
     | nst/mac_8in_instance/intadd_167_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.072 |   0.795 |    0.817 | 
     | nst/mac_8in_instance/U81                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.037 |   0.832 |    0.853 | 
     | nst/mac_8in_instance/U331                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.111 |   0.943 |    0.964 | 
     | nst/mac_8in_instance/FE_RC_2310_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.943 |    0.964 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 886: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_11_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_11_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                       (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.946
= Slack Time                    0.021
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core1[15] ^ |         |       |   0.200 |    0.221 | 
     | core1_inst/qmem_instance/U13       | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.244 | 
     | core1_inst/qmem_instance/U11       | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.300 | 
     | core1_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.390 | 
     | core1_inst/qmem_instance/U23       | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.703 | 
     | core1_inst/qmem_instance/U141      | B1 ^ -> ZN v     | AOI22D0 | 0.149 |   0.830 |    0.852 | 
     | core1_inst/qmem_instance/U142      | A4 v -> Z v      | AN4XD1  | 0.090 |   0.920 |    0.942 | 
     | core1_inst/qmem_instance/U148      | A1 v -> ZN ^     | ND2D1   | 0.026 |   0.946 |    0.968 | 
     | core1_inst/qmem_instance/Q_reg_11_ | D ^              | DFQD1   | 0.000 |   0.946 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 887: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/add0_reg_l2_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l2_
reg_7_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add1_reg_l1_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.940
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.022 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.150 | 
     | nst/add1_reg_l1_reg_1_                             |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.168 |   0.297 |    0.318 | 
     | nst/intadd_30_U9                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.404 |    0.426 | 
     | nst/intadd_30_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.507 |    0.529 | 
     | nst/intadd_30_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.608 |    0.629 | 
     | nst/intadd_30_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.707 |    0.729 | 
     | nst/intadd_30_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.816 |    0.837 | 
     | nst/intadd_30_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D0 | 0.124 |   0.940 |    0.961 | 
     | nst/intadd_30_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   0.940 |    0.961 | 
     | nst/add0_reg_l2_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 888: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/add0_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product1_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.945
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.022 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.132 |   0.132 |    0.154 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.170 |   0.303 |    0.324 | 
     | nst/intadd_34_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.401 |    0.422 | 
     | nst/intadd_34_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.499 |    0.520 | 
     | nst/intadd_34_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.607 |    0.628 | 
     | nst/intadd_34_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.708 |    0.730 | 
     | nst/intadd_34_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.810 |    0.832 | 
     | nst/intadd_34_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.911 |    0.933 | 
     | nst/intadd_34_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1 | 0.034 |   0.945 |    0.967 | 
     | nst/U29                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   0.945 |    0.967 | 
     | nst/add0_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 889: MET Setup Check with Pin normalizer_inst/shift_reg_0__7__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__10_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN       (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.930
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                     |              |          |       |  Time   |   Time   | 
     |-------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_        | CP ^         |          |       |   0.000 |    0.022 | 
     | normalizer_inst/state_reg_1_        | CP ^ -> QN ^ | DFD1     | 0.200 |   0.200 |    0.221 | 
     | normalizer_inst/U13147              | A1 ^ -> ZN ^ | INR2D1   | 0.131 |   0.331 |    0.352 | 
     | normalizer_inst/U3682               | A1 ^ -> Z ^  | AN2D2    | 0.169 |   0.499 |    0.521 | 
     | normalizer_inst/FE_OFC174_n15535    | I ^ -> Z ^   | BUFFD2   | 0.277 |   0.776 |    0.798 | 
     | normalizer_inst/U4                  | B1 ^ -> ZN ^ | MOAI22D0 | 0.154 |   0.930 |    0.952 | 
     | normalizer_inst/shift_reg_0__7__10_ | D ^          | DFQD1    | 0.000 |   0.930 |    0.952 | 
     +--------------------------------------------------------------------------------------------+ 
Path 890: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product1_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product1_reg_
reg_5_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_5_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.022
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.978
- Arrival Time                  0.956
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.022 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.181 |   0.181 |    0.202 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.108 |   0.289 |    0.311 | 
     | nst/mac_8in_instance/U13                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.327 |    0.348 | 
     | nst/mac_8in_instance/FE_OFC384_n193                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.357 |    0.379 | 
     | nst/mac_8in_instance/U260                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.534 |    0.555 | 
     | nst/mac_8in_instance/intadd_230_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.638 |    0.659 | 
     | nst/mac_8in_instance/intadd_230_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI v -> CO v | FA1D0   | 0.116 |   0.753 |    0.775 | 
     | nst/mac_8in_instance/intadd_230_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.064 |   0.817 |    0.839 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.052 |   0.869 |    0.891 | 
     | nst/mac_8in_instance/U122                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | S v -> ZN v  | MUX2ND0 | 0.086 |   0.956 |    0.978 | 
     | nst/mac_8in_instance/U340                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D v          | DFQD1   | 0.000 |   0.956 |    0.978 | 
     | nst/product1_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 891: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product5_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product5_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.943
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.022 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.165 |   0.165 |    0.187 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.095 |   0.260 |    0.282 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.300 |    0.322 | 
     | nst/mac_8in_instance/FE_OFC370_n213                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.330 |    0.352 | 
     | nst/mac_8in_instance/U303                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.504 |    0.526 | 
     | nst/mac_8in_instance/intadd_146_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.602 |    0.624 | 
     | nst/mac_8in_instance/intadd_146_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.715 |    0.737 | 
     | nst/mac_8in_instance/intadd_146_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B1 v -> ZN ^ | INR2D1  | 0.069 |   0.784 |    0.806 | 
     | nst/mac_8in_instance/FE_RC_2278_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.047 |   0.830 |    0.853 | 
     | nst/mac_8in_instance/U345                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.113 |   0.943 |    0.965 | 
     | nst/mac_8in_instance/FE_RC_2344_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.943 |    0.965 | 
     | nst/product5_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 892: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/add2_reg_l1_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/add2_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product5_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.933
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.022 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.150 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.164 |   0.292 |    0.315 | 
     | nst/intadd_74_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.393 |    0.415 | 
     | nst/intadd_74_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.104 |   0.497 |    0.519 | 
     | nst/intadd_74_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.592 |    0.614 | 
     | nst/intadd_74_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.697 |    0.719 | 
     | nst/intadd_74_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.796 |    0.818 | 
     | nst/intadd_74_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> S ^  | FA1D0 | 0.137 |   0.933 |    0.955 | 
     | nst/intadd_74_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   0.933 |    0.955 | 
     | nst/add2_reg_l1_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 893: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product0_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product0_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_0_
/Q      (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.936
= Slack Time                    0.022
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.022 | 
     | nst/query_q_reg_0_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.189 |   0.189 |    0.212 | 
     | nst/query_q_reg_0_                                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I ^ -> ZN v  | INVD1   | 0.045 |   0.234 |    0.257 | 
     | nst/mac_8in_instance/FE_OFC788_q_temp_160          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | NR2XD0  | 0.058 |   0.293 |    0.315 | 
     | nst/mac_8in_instance/U196                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> S v   | FA1D0   | 0.173 |   0.466 |    0.488 | 
     | nst/mac_8in_instance/U203                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | INVD1   | 0.033 |   0.499 |    0.521 | 
     | nst/mac_8in_instance/U197                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.129 |   0.628 |    0.650 | 
     | nst/mac_8in_instance/intadd_151_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.099 |   0.727 |    0.750 | 
     | nst/mac_8in_instance/intadd_151_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.037 |   0.764 |    0.787 | 
     | nst/mac_8in_instance/U82                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.089 |   0.854 |    0.876 | 
     | nst/mac_8in_instance/U331                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.082 |   0.936 |    0.958 | 
     | nst/mac_8in_instance/U332                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.936 |    0.958 | 
     | nst/product0_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 894: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_18_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_18_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.943
= Slack Time                    0.022
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.222 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.250 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.298 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.364 | 
     | core2_inst/kmem_instance/U394                     | A2 v -> ZN ^     | NR2D1   | 0.048 |   0.389 |    0.411 | 
     | core2_inst/kmem_instance/FE_OFC1679_n332          | I ^ -> Z ^       | BUFFD1  | 0.264 |   0.653 |    0.675 | 
     | core2_inst/kmem_instance/U155                     | B1 ^ -> ZN v     | AOI22D0 | 0.137 |   0.791 |    0.813 | 
     | core2_inst/kmem_instance/U300                     | A3 v -> Z v      | AN4XD1  | 0.111 |   0.902 |    0.924 | 
     | core2_inst/kmem_instance/U299                     | A1 v -> ZN ^     | ND2D1   | 0.041 |   0.943 |    0.966 | 
     | core2_inst/kmem_instance/Q_reg_18_                | D ^              | DFQD1   | 0.000 |   0.943 |    0.966 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 895: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_4_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_4_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.946
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[15] ^ |         |       |   0.200 |    0.223 | 
     | core2_inst/qmem_instance/U19      | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.246 | 
     | core2_inst/qmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.291 | 
     | core2_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.368 | 
     | core2_inst/qmem_instance/U404     | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.696 | 
     | core2_inst/qmem_instance/U25      | B1 ^ -> ZN v     | AOI22D0 | 0.166 |   0.840 |    0.862 | 
     | core2_inst/qmem_instance/U247     | A1 v -> Z v      | AN4XD1  | 0.081 |   0.920 |    0.943 | 
     | core2_inst/qmem_instance/U372     | A2 v -> ZN ^     | ND2D1   | 0.026 |   0.946 |    0.969 | 
     | core2_inst/qmem_instance/Q_reg_4_ | D ^              | DFQD1   | 0.000 |   0.946 |    0.969 | 
     +---------------------------------------------------------------------------------------------+ 
Path 896: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/add3_reg_l1_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add3_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.933
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.023 | 
     | nst/product6_reg_reg_0_                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.133 |   0.133 |    0.155 | 
     | nst/product6_reg_reg_0_                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> Z v  | CKAN2D0 | 0.069 |   0.202 |    0.225 | 
     | nst/U31                                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.306 |    0.329 | 
     | nst/intadd_10_U8                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.410 |    0.433 | 
     | nst/intadd_10_U7                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.095 |   0.505 |    0.528 | 
     | nst/intadd_10_U6                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.605 |    0.627 | 
     | nst/intadd_10_U5                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.096 |   0.701 |    0.724 | 
     | nst/intadd_10_U4                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0   | 0.095 |   0.796 |    0.819 | 
     | nst/intadd_10_U3                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D0   | 0.137 |   0.933 |    0.955 | 
     | nst/intadd_10_U2                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.933 |    0.955 | 
     | nst/add3_reg_l1_reg_7_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 897: MET Setup Check with Pin normalizer_inst/shift_reg_0__7__8_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__8_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.048
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.952
- Arrival Time                  0.929
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |          |       |   0.000 |    0.023 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1     | 0.200 |   0.200 |    0.223 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1   | 0.131 |   0.331 |    0.354 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2    | 0.169 |   0.499 |    0.522 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2   | 0.277 |   0.776 |    0.799 | 
     | normalizer_inst/U13143             | B1 ^ -> ZN ^ | MOAI22D0 | 0.153 |   0.929 |    0.952 | 
     | normalizer_inst/shift_reg_0__7__8_ | D ^          | DFQD1    | 0.000 |   0.929 |    0.952 | 
     +-------------------------------------------------------------------------------------------+ 
Path 898: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/add0_reg_l1_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add0_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product1_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.034
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.966
- Arrival Time                  0.943
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.023 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.133 |   0.133 |    0.156 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.169 |   0.302 |    0.325 | 
     | nst/intadd_90_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.403 |    0.426 | 
     | nst/intadd_90_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.502 |    0.525 | 
     | nst/intadd_90_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.601 |    0.624 | 
     | nst/intadd_90_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.698 |    0.721 | 
     | nst/intadd_90_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.797 |    0.820 | 
     | nst/intadd_90_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.905 |    0.928 | 
     | nst/intadd_90_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1 | 0.038 |   0.943 |    0.966 | 
     | nst/U21                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   0.943 |    0.966 | 
     | nst/add0_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 899: MET Setup Check with Pin core1_inst/psum_mem_instance/memory5_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory5_reg_58_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.878
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.023 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.162 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.429 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.526 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.898 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory5_reg_58_       | D ^         | DFQD1  | 0.002 |   0.878 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 900: MET Setup Check with Pin core1_inst/psum_mem_instance/memory3_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory3_reg_58_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.878
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.023 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.162 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.429 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.526 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.898 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory3_reg_58_       | D ^         | DFQD1  | 0.002 |   0.878 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 901: MET Setup Check with Pin core1_inst/psum_mem_instance/memory13_reg_58_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory13_reg_58_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.878
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.023 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.162 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.429 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.526 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.898 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory13_reg_58_      | D ^         | DFQD1  | 0.002 |   0.878 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 902: MET Setup Check with Pin core1_inst/psum_mem_instance/memory11_reg_58_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory11_reg_58_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.878
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.023 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.162 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.429 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.526 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.898 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory11_reg_58_      | D ^         | DFQD1  | 0.002 |   0.878 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 903: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/product4_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product4_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
17_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.938
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.023 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD2   | 0.175 |   0.175 |    0.198 | 
     | nst/query_q_reg_17_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.099 |   0.274 |    0.297 | 
     | nst/mac_8in_instance/U22                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.311 |    0.334 | 
     | nst/mac_8in_instance/FE_OFC471_n93                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.338 |    0.362 | 
     | nst/mac_8in_instance/U222                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0   | 0.182 |   0.520 |    0.543 | 
     | nst/mac_8in_instance/intadd_179_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.620 |    0.643 | 
     | nst/mac_8in_instance/intadd_179_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.107 |   0.727 |    0.750 | 
     | nst/mac_8in_instance/intadd_179_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.061 |   0.788 |    0.811 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.027 |   0.816 |    0.839 | 
     | nst/mac_8in_instance/U219                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.123 |   0.938 |    0.961 | 
     | nst/mac_8in_instance/U218                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.938 |    0.961 | 
     | nst/product4_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 904: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_6_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_6_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.946
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[15] ^ |         |       |   0.200 |    0.223 | 
     | core2_inst/qmem_instance/U19      | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.247 | 
     | core2_inst/qmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.292 | 
     | core2_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.369 | 
     | core2_inst/qmem_instance/U404     | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.697 | 
     | core2_inst/qmem_instance/U81      | B1 ^ -> ZN v     | AOI22D0 | 0.163 |   0.837 |    0.860 | 
     | core2_inst/qmem_instance/U255     | A1 v -> Z v      | AN4XD1  | 0.082 |   0.919 |    0.942 | 
     | core2_inst/qmem_instance/U253     | A2 v -> ZN ^     | ND2D1   | 0.027 |   0.946 |    0.969 | 
     | core2_inst/qmem_instance/Q_reg_6_ | D ^              | DFQD1   | 0.000 |   0.946 |    0.969 | 
     +---------------------------------------------------------------------------------------------+ 
Path 905: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/product3_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product3_reg_
reg_6_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/query_q_reg_
14_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.977
- Arrival Time                  0.954
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +---------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                                    |              |        |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+--------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |        |       |   0.000 |    0.023 | 
     | nst/query_q_reg_14_                                |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q ^  | DFQD1  | 0.196 |   0.196 |    0.219 | 
     | nst/query_q_reg_14_                                |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I ^ -> ZN v  | INVD1  | 0.046 |   0.242 |    0.265 | 
     | nst/mac_8in_instance/FE_OFC1137_q_temp_46          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D0  | 0.106 |   0.348 |    0.371 | 
     | nst/mac_8in_instance/U298                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | B ^ -> CO ^  | FA1D0  | 0.172 |   0.520 |    0.543 | 
     | nst/mac_8in_instance/intadd_116_U4                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0  | 0.100 |   0.620 |    0.643 | 
     | nst/mac_8in_instance/intadd_116_U3                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI ^ -> CO ^ | FA1D0  | 0.099 |   0.719 |    0.742 | 
     | nst/mac_8in_instance/intadd_116_U2                 |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 ^ -> ZN v | NR2D1  | 0.030 |   0.749 |    0.772 | 
     | nst/mac_8in_instance/U140                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A1 v -> ZN ^ | NR2D0  | 0.058 |   0.807 |    0.830 | 
     | nst/mac_8in_instance/U328                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A3 ^ -> Z v  | XOR3D0 | 0.147 |   0.954 |    0.977 | 
     | nst/mac_8in_instance/U329                          |              |        |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D v          | DFQD1  | 0.000 |   0.954 |    0.977 | 
     | nst/product3_reg_reg_6_                            |              |        |       |         |          | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 906: MET Setup Check with Pin core1_inst/psum_mem_instance/memory9_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory9_reg_58_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.878
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.023 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.162 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.526 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory9_reg_58_       | D ^         | DFQD1  | 0.002 |   0.878 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 907: MET Setup Check with Pin core1_inst/psum_mem_instance/memory7_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory7_reg_58_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.878
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.023 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.162 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.526 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory7_reg_58_       | D ^         | DFQD1  | 0.002 |   0.878 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 908: MET Setup Check with Pin core1_inst/psum_mem_instance/memory1_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory1_reg_58_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.878
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.023 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.162 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.526 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory1_reg_58_       | D ^         | DFQD1  | 0.002 |   0.878 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 909: MET Setup Check with Pin core1_inst/psum_mem_instance/memory15_reg_58_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory15_reg_58_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.878
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.023 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.162 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.526 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory15_reg_58_      | D ^         | DFQD1  | 0.002 |   0.878 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 910: MET Setup Check with Pin core1_inst/qmem_instance/Q_reg_9_/CP 
Endpoint:   core1_inst/qmem_instance/Q_reg_9_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.945
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] ^ |         |       |   0.200 |    0.223 | 
     | core1_inst/qmem_instance/U13      | I ^ -> ZN v      | INVD1   | 0.023 |   0.223 |    0.246 | 
     | core1_inst/qmem_instance/U11      | A2 v -> ZN ^     | NR2D1   | 0.056 |   0.279 |    0.302 | 
     | core1_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.090 |   0.369 |    0.392 | 
     | core1_inst/qmem_instance/U23      | A2 v -> ZN ^     | NR2D2   | 0.312 |   0.681 |    0.704 | 
     | core1_inst/qmem_instance/U100     | B1 ^ -> ZN v     | AOI22D0 | 0.132 |   0.813 |    0.836 | 
     | core1_inst/qmem_instance/U101     | A4 v -> Z v      | AN4D0   | 0.106 |   0.919 |    0.942 | 
     | core1_inst/qmem_instance/U107     | A1 v -> ZN ^     | ND2D1   | 0.026 |   0.945 |    0.968 | 
     | core1_inst/qmem_instance/Q_reg_9_ | D ^              | DFQD1   | 0.000 |   0.945 |    0.968 | 
     +---------------------------------------------------------------------------------------------+ 
Path 911: MET Setup Check with Pin core1_inst/psum_mem_instance/memory2_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory2_reg_58_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.877
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.023 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.162 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.527 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory2_reg_58_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 912: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/add2_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add2_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product5_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.942
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.023 | 
     | nst/product5_reg_reg_0_                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.130 |   0.130 |    0.153 | 
     | nst/product5_reg_reg_0_                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> Z v  | CKAN2D0 | 0.073 |   0.203 |    0.226 | 
     | nst/U34                                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.110 |   0.312 |    0.336 | 
     | nst/intadd_4_U8                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.414 |    0.438 | 
     | nst/intadd_4_U7                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.102 |   0.517 |    0.540 | 
     | nst/intadd_4_U6                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.095 |   0.612 |    0.635 | 
     | nst/intadd_4_U5                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.709 |    0.733 | 
     | nst/intadd_4_U4                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.815 |    0.838 | 
     | nst/intadd_4_U3                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.090 |   0.905 |    0.929 | 
     | nst/intadd_4_U2                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0   | 0.036 |   0.942 |    0.965 | 
     | nst/U11                                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.942 |    0.965 | 
     | nst/add2_reg_l1_reg_8_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 913: MET Setup Check with Pin core1_inst/kmem_instance/Q_reg_0_/CP 
Endpoint:   core1_inst/kmem_instance/Q_reg_0_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: inst_core1[15]                      (v) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.934
= Slack Time                    0.023
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core1[15] v |         |       |   0.200 |    0.223 | 
     | core1_inst/kmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.065 |   0.265 |    0.288 | 
     | core1_inst/kmem_instance/U11      | A2 ^ -> ZN v     | CKND2D1 | 0.104 |   0.369 |    0.392 | 
     | core1_inst/kmem_instance/U30      | A2 v -> ZN ^     | NR2D2   | 0.271 |   0.640 |    0.663 | 
     | core1_inst/kmem_instance/U401     | B1 ^ -> ZN v     | AOI22D0 | 0.144 |   0.784 |    0.807 | 
     | core1_inst/kmem_instance/U54      | A4 v -> Z v      | AN4XD1  | 0.095 |   0.879 |    0.903 | 
     | core1_inst/kmem_instance/U404     | A2 v -> ZN ^     | ND2D1   | 0.054 |   0.934 |    0.957 | 
     | core1_inst/kmem_instance/Q_reg_0_ | D ^              | DFQD1   | 0.000 |   0.934 |    0.957 | 
     +---------------------------------------------------------------------------------------------+ 
Path 914: MET Setup Check with Pin core1_inst/psum_mem_instance/memory4_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory4_reg_58_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.877
= Slack Time                    0.023
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.023 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.163 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.527 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory4_reg_58_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 915: MET Setup Check with Pin core2_inst/kmem_instance/Q_reg_29_/CP 
Endpoint:   core2_inst/kmem_instance/Q_reg_29_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.937
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                                   |                  |         |       |  Time   |   Time   | 
     |---------------------------------------------------+------------------+---------+-------+---------+----------| 
     |                                                   | inst_core2[15] ^ |         |       |   0.200 |    0.224 | 
     | core2_inst/kmem_instance/FE_OFC1472_inst_core2_15 | I ^ -> ZN v      | INVD1   | 0.027 |   0.227 |    0.251 | 
     | core2_inst/kmem_instance/U14                      | A2 v -> ZN ^     | NR2XD0  | 0.049 |   0.276 |    0.300 | 
     | core2_inst/kmem_instance/U11                      | A2 ^ -> ZN v     | CKND2D1 | 0.065 |   0.341 |    0.365 | 
     | core2_inst/kmem_instance/U402                     | A2 v -> ZN ^     | NR2D1   | 0.050 |   0.391 |    0.415 | 
     | core2_inst/kmem_instance/FE_OFC1677_n344          | I ^ -> Z ^       | CKBD1   | 0.264 |   0.655 |    0.678 | 
     | core2_inst/kmem_instance/U210                     | B1 ^ -> ZN v     | AOI22D0 | 0.155 |   0.810 |    0.833 | 
     | core2_inst/kmem_instance/U342                     | A3 v -> Z v      | AN4XD1  | 0.082 |   0.892 |    0.915 | 
     | core2_inst/kmem_instance/U340                     | A2 v -> ZN ^     | ND2D1   | 0.045 |   0.936 |    0.960 | 
     | core2_inst/kmem_instance/Q_reg_29_                | D ^              | DFQD1   | 0.000 |   0.937 |    0.960 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 916: MET Setup Check with Pin core1_inst/psum_mem_instance/memory8_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory8_reg_58_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.877
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.163 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.527 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory8_reg_58_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 917: MET Setup Check with Pin core1_inst/psum_mem_instance/memory10_reg_58_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory10_reg_58_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.877
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.163 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.527 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory10_reg_58_      | D ^         | DFQD1  | 0.002 |   0.877 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 918: MET Setup Check with Pin core1_inst/psum_mem_instance/memory12_reg_58_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory12_reg_58_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.877
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.163 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.279 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.527 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory12_reg_58_      | D ^         | DFQD1  | 0.002 |   0.877 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 919: MET Setup Check with Pin normalizer_inst/shift_reg_0__6__10_/CP 
Endpoint:   normalizer_inst/shift_reg_0__6__10_/D (^) checked with  leading 
edge of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN       (^) triggered by  leading 
edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.934
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                     |              |        |       |  Time   |   Time   | 
     |-------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_        | CP ^         |        |       |   0.000 |    0.024 | 
     | normalizer_inst/state_reg_1_        | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.223 | 
     | normalizer_inst/U13147              | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.354 | 
     | normalizer_inst/U3682               | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.523 | 
     | normalizer_inst/FE_OFC174_n15535    | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.800 | 
     | normalizer_inst/U15532              | A1 ^ -> Z ^  | AO22D0 | 0.158 |   0.934 |    0.958 | 
     | normalizer_inst/shift_reg_0__6__10_ | D ^          | DFQD1  | 0.000 |   0.934 |    0.958 | 
     +------------------------------------------------------------------------------------------+ 
Path 920: MET Setup Check with Pin core1_inst/psum_mem_instance/memory4_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory4_reg_26_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.172 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.513 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory4_reg_26_       | D ^         | DFQD1  | 0.007 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 921: MET Setup Check with Pin core1_inst/psum_mem_instance/memory2_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory2_reg_26_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.172 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.513 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory2_reg_26_       | D ^         | DFQD1  | 0.007 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 922: MET Setup Check with Pin core1_inst/psum_mem_instance/memory8_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory8_reg_26_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.172 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.513 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory8_reg_26_       | D ^         | DFQD1  | 0.007 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 923: MET Setup Check with Pin core1_inst/psum_mem_instance/memory6_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory6_reg_26_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.172 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.513 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory6_reg_26_       | D ^         | DFQD1  | 0.007 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 924: MET Setup Check with Pin core1_inst/psum_mem_instance/memory0_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory0_reg_26_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.172 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.513 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory0_reg_26_       | D ^         | DFQD1  | 0.007 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 925: MET Setup Check with Pin core1_inst/psum_mem_instance/memory12_reg_26_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory12_reg_26_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.172 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.513 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory12_reg_26_      | D ^         | DFQD1  | 0.007 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 926: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/add1_reg_l1_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/add1_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product3_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.933
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.024 | 
     | nst/product3_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.132 |   0.132 |    0.156 | 
     | nst/product3_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0 | 0.175 |   0.307 |    0.331 | 
     | nst/intadd_12_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.408 |    0.431 | 
     | nst/intadd_12_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.506 |    0.530 | 
     | nst/intadd_12_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.604 |    0.628 | 
     | nst/intadd_12_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.704 |    0.728 | 
     | nst/intadd_12_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.801 |    0.824 | 
     | nst/intadd_12_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D0 | 0.132 |   0.933 |    0.956 | 
     | nst/intadd_12_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1 | 0.000 |   0.933 |    0.956 | 
     | nst/add1_reg_l1_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 927: MET Setup Check with Pin core1_inst/psum_mem_instance/memory6_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory6_reg_58_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.877
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.163 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.280 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.527 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory6_reg_58_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 928: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/add3_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add3_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product7_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.944
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.024 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.154 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.169 |   0.299 |    0.323 | 
     | nst/intadd_31_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.398 |    0.422 | 
     | nst/intadd_31_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.506 |    0.530 | 
     | nst/intadd_31_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.611 |    0.635 | 
     | nst/intadd_31_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.720 |    0.743 | 
     | nst/intadd_31_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.820 |    0.844 | 
     | nst/intadd_31_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.093 |   0.913 |    0.937 | 
     | nst/intadd_31_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1 | 0.031 |   0.944 |    0.968 | 
     | nst/U12                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   0.944 |    0.968 | 
     | nst/add3_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 929: MET Setup Check with Pin core1_inst/psum_mem_instance/memory14_reg_26_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory14_reg_26_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.172 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.514 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory14_reg_26_      | D ^         | DFQD1  | 0.007 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 930: MET Setup Check with Pin core1_inst/psum_mem_instance/memory10_reg_26_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory10_reg_26_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.172 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.514 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory10_reg_26_      | D ^         | DFQD1  | 0.007 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 931: MET Setup Check with Pin core1_inst/psum_mem_instance/memory14_reg_58_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory14_reg_58_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.877
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.163 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.280 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.527 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory14_reg_58_      | D ^         | DFQD1  | 0.002 |   0.877 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 932: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product3_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_7_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_
12_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.932
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.024 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.173 |   0.173 |    0.197 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.109 |   0.282 |    0.306 | 
     | nst/mac_8in_instance/U249                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.319 |    0.343 | 
     | nst/mac_8in_instance/FE_OFC486_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.347 |    0.371 | 
     | nst/mac_8in_instance/U215                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.524 |    0.548 | 
     | nst/mac_8in_instance/intadd_196_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.627 |    0.651 | 
     | nst/mac_8in_instance/intadd_196_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.113 |   0.740 |    0.764 | 
     | nst/mac_8in_instance/intadd_196_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.069 |   0.809 |    0.833 | 
     | nst/mac_8in_instance/U3                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> Z ^  | OA31D0  | 0.123 |   0.932 |    0.956 | 
     | nst/mac_8in_instance/U210                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.932 |    0.956 | 
     | nst/product3_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 933: MET Setup Check with Pin core1_inst/psum_mem_instance/memory0_reg_58_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory0_reg_58_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.099
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.901
- Arrival Time                  0.877
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.139 |   0.139 |    0.163 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/FE_ | I v -> Z v  | BUFFD4 | 0.117 |   0.256 |    0.280 | 
     | OFC246_n24                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.151 |   0.406 |    0.430 | 
     | o_mux_8_1a/fifo_mux_2_1d/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.097 |   0.503 |    0.527 | 
     | o_mux_8_1a/fifo_mux_2_1f/U4                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_5__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0 | 0.372 |   0.875 |    0.899 | 
     | o_mux_8_1a/fifo_mux_2_1g/U8                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory0_reg_58_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.901 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 934: MET Setup Check with Pin core1_inst/psum_mem_instance/memory13_reg_26_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory13_reg_26_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.173 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.514 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory13_reg_26_      | D ^         | DFQD1  | 0.007 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 935: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_23_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_23_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.944
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[15] ^ |         |       |   0.200 |    0.224 | 
     | core2_inst/qmem_instance/U19       | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.248 | 
     | core2_inst/qmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.293 | 
     | core2_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.370 | 
     | core2_inst/qmem_instance/U404      | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.698 | 
     | core2_inst/qmem_instance/U365      | B1 ^ -> ZN v     | AOI22D0 | 0.140 |   0.813 |    0.837 | 
     | core2_inst/qmem_instance/U320      | A4 v -> Z v      | AN4D0   | 0.103 |   0.916 |    0.940 | 
     | core2_inst/qmem_instance/U318      | A2 v -> ZN ^     | ND2D1   | 0.028 |   0.944 |    0.968 | 
     | core2_inst/qmem_instance/Q_reg_23_ | D ^              | DFQD1   | 0.000 |   0.944 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 936: MET Setup Check with Pin core1_inst/psum_mem_instance/memory11_reg_26_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory11_reg_26_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.173 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.514 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.911 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory11_reg_26_      | D ^         | DFQD1  | 0.006 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 937: MET Setup Check with Pin core1_inst/psum_mem_instance/memory7_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory7_reg_26_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.173 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.514 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.911 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory7_reg_26_       | D ^         | DFQD1  | 0.006 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 938: MET Setup Check with Pin core1_inst/psum_mem_instance/memory1_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory1_reg_26_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.173 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.514 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.911 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory1_reg_26_       | D ^         | DFQD1  | 0.006 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 939: MET Setup Check with Pin core1_inst/psum_mem_instance/memory15_reg_26_
/CP 
Endpoint:   core1_inst/psum_mem_instance/memory15_reg_26_/D                (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.893
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.024 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.173 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.352 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.514 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.614 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.911 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory15_reg_26_      | D ^         | DFQD1  | 0.006 |   0.893 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 940: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_20_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_20_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.944
= Slack Time                    0.024
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[15] ^ |         |       |   0.200 |    0.224 | 
     | core2_inst/qmem_instance/U19       | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.248 | 
     | core2_inst/qmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.293 | 
     | core2_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.370 | 
     | core2_inst/qmem_instance/U404      | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.698 | 
     | core2_inst/qmem_instance/U160      | B1 ^ -> ZN v     | AOI22D0 | 0.155 |   0.829 |    0.853 | 
     | core2_inst/qmem_instance/U308      | A4 v -> Z v      | AN4XD1  | 0.090 |   0.919 |    0.943 | 
     | core2_inst/qmem_instance/U306      | A2 v -> ZN ^     | ND2D1   | 0.026 |   0.944 |    0.969 | 
     | core2_inst/qmem_instance/Q_reg_20_ | D ^              | DFQD1   | 0.000 |   0.944 |    0.969 | 
     +----------------------------------------------------------------------------------------------+ 
Path 941: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_8__mac_
col_inst/product5_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_8__mac_col_inst/product5_reg_
reg_5_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_20_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.018
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.982
- Arrival Time                  0.958
= Slack Time                    0.024
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.000 |    0.024 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.122 |   0.122 |    0.146 | 
     | nst/key_q_reg_20_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I ^ -> ZN v  | INVD0   | 0.047 |   0.169 |    0.194 | 
     | nst/mac_8in_instance/U110                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 v -> ZN ^ | NR2D0   | 0.066 |   0.235 |    0.259 | 
     | nst/mac_8in_instance/U51                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A ^ -> S v   | FA1D0   | 0.177 |   0.412 |    0.436 | 
     | nst/mac_8in_instance/U326                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1   | 0.032 |   0.444 |    0.468 | 
     | nst/mac_8in_instance/FE_OFC1606_n105               |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.142 |   0.586 |    0.610 | 
     | nst/mac_8in_instance/intadd_234_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.109 |   0.695 |    0.719 | 
     | nst/mac_8in_instance/intadd_234_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.052 |   0.747 |    0.771 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.085 |   0.831 |    0.856 | 
     | nst/mac_8in_instance/U137                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.126 |   0.958 |    0.982 | 
     | nst/mac_8in_instance/FE_RC_2336_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.958 |    0.982 | 
     | nst/product5_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 942: MET Setup Check with Pin core1_inst/psum_mem_instance/memory9_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory9_reg_26_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.892
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.173 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.353 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.514 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.615 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.911 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory9_reg_26_       | D ^         | DFQD1  | 0.006 |   0.892 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 943: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/add3_reg_l1_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/add3_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product7_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.939
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |       |       |   0.000 |    0.025 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.134 |   0.134 |    0.159 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.308 |    0.333 | 
     | nst/intadd_24_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.409 |    0.434 | 
     | nst/intadd_24_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.115 |   0.524 |    0.549 | 
     | nst/intadd_24_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.625 |    0.650 | 
     | nst/intadd_24_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.724 |    0.748 | 
     | nst/intadd_24_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.823 |    0.848 | 
     | nst/intadd_24_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> S ^  | FA1D0 | 0.115 |   0.939 |    0.963 | 
     | nst/intadd_24_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1 | 0.000 |   0.939 |    0.963 | 
     | nst/add3_reg_l1_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 944: MET Clock Gating Setup Check with Pin core1_inst/psum_mem_instance/
clk_gate_memory12_reg/latch/CP 
Endpoint:   core1_inst/psum_mem_instance/clk_gate_memory12_reg/latch/E (^) 
checked with  leading edge of 'clk1'
Beginpoint: inst_core1[1]                                              (^) 
triggered by  leading edge of 'clk1'
Path Groups: {clock_gating_default}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Clock Gating Setup            0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.892
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +-------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc       |  Cell   | Delay | Arrival | Required | 
     |                                                    |                 |         |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------+---------+-------+---------+----------| 
     |                                                    | inst_core1[1] ^ |         |       |   0.200 |    0.225 | 
     | core1_inst/U1                                      | A2 ^ -> ZN v    | NR2D1   | 0.054 |   0.254 |    0.279 | 
     | core1_inst/psum_mem_instance/U17                   | A1 v -> ZN ^    | NR2XD1  | 0.174 |   0.429 |    0.453 | 
     | core1_inst/psum_mem_instance/U13                   | A1 ^ -> ZN v    | CKND2D0 | 0.214 |   0.642 |    0.667 | 
     | core1_inst/psum_mem_instance/U95                   | A2 v -> ZN ^    | NR2D0   | 0.249 |   0.891 |    0.916 | 
     | core1_inst/psum_mem_instance/clk_gate_memory12_reg | E ^             | CKLNQD6 | 0.001 |   0.892 |    0.917 | 
     | /latch                                             |                 |         |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 945: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_26_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_26_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.944
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[15] ^ |         |       |   0.200 |    0.225 | 
     | core2_inst/qmem_instance/U19       | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.248 | 
     | core2_inst/qmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.293 | 
     | core2_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.370 | 
     | core2_inst/qmem_instance/U404      | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.698 | 
     | core2_inst/qmem_instance/U42       | B1 ^ -> ZN v     | AOI22D0 | 0.154 |   0.827 |    0.852 | 
     | core2_inst/qmem_instance/U332      | A4 v -> Z v      | AN4XD1  | 0.092 |   0.919 |    0.944 | 
     | core2_inst/qmem_instance/U330      | A2 v -> ZN ^     | ND2D1   | 0.025 |   0.944 |    0.969 | 
     | core2_inst/qmem_instance/Q_reg_26_ | D ^              | DFQD1   | 0.000 |   0.944 |    0.969 | 
     +----------------------------------------------------------------------------------------------+ 
Path 946: MET Setup Check with Pin normalizer_inst/shift_reg_0__7__9_/CP 
Endpoint:   normalizer_inst/shift_reg_0__7__9_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.049
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.951
- Arrival Time                  0.926
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                                    |              |          |       |  Time   |   Time   | 
     |------------------------------------+--------------+----------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |          |       |   0.000 |    0.025 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1     | 0.200 |   0.200 |    0.225 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1   | 0.131 |   0.331 |    0.355 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2    | 0.169 |   0.499 |    0.524 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2   | 0.277 |   0.776 |    0.801 | 
     | normalizer_inst/U14311             | B2 ^ -> ZN ^ | MOAI22D0 | 0.150 |   0.926 |    0.951 | 
     | normalizer_inst/shift_reg_0__7__9_ | D ^          | DFQD1    | 0.000 |   0.926 |    0.951 | 
     +-------------------------------------------------------------------------------------------+ 
Path 947: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/add3_reg_l1_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add3_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.943
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.025 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.129 |   0.129 |    0.153 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.172 |   0.301 |    0.326 | 
     | nst/intadd_94_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.403 |    0.428 | 
     | nst/intadd_94_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.505 |    0.530 | 
     | nst/intadd_94_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.604 |    0.629 | 
     | nst/intadd_94_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.707 |    0.732 | 
     | nst/intadd_94_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.806 |    0.830 | 
     | nst/intadd_94_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.910 |    0.935 | 
     | nst/intadd_94_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1 | 0.033 |   0.943 |    0.968 | 
     | nst/FE_OFC580_intadd_94_n1                         |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   0.943 |    0.968 | 
     | nst/add3_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 948: MET Setup Check with Pin core2_inst/psum_mem_instance/memory8_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory8_reg_38_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.900 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory8_reg_38_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 949: MET Setup Check with Pin core2_inst/psum_mem_instance/memory6_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory6_reg_38_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.900 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory6_reg_38_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 950: MET Setup Check with Pin core2_inst/psum_mem_instance/memory4_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory4_reg_38_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.900 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory4_reg_38_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 951: MET Setup Check with Pin core2_inst/psum_mem_instance/memory10_reg_38_
/CP 
Endpoint:   core2_inst/psum_mem_instance/memory10_reg_38_/D                (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.900 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory10_reg_38_      | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 952: MET Setup Check with Pin core2_inst/psum_mem_instance/memory12_reg_38_
/CP 
Endpoint:   core2_inst/psum_mem_instance/memory12_reg_38_/D                (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.900 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory12_reg_38_      | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 953: MET Setup Check with Pin core1_inst/psum_mem_instance/memory5_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory5_reg_26_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.892
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.173 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.353 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.514 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.615 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.911 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory5_reg_26_       | D ^         | DFQD1  | 0.006 |   0.892 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 954: MET Setup Check with Pin core2_inst/psum_mem_instance/memory2_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory2_reg_38_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.900 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory2_reg_38_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 955: MET Setup Check with Pin core2_inst/psum_mem_instance/memory0_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory0_reg_38_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.900 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory0_reg_38_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 956: MET Setup Check with Pin core1_inst/psum_mem_instance/memory3_reg_26_/
CP 
Endpoint:   core1_inst/psum_mem_instance/memory3_reg_26_/D                 (^) 
checked with  leading edge of 'clk1'
Beginpoint: core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (v) 
triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.083
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.917
- Arrival Time                  0.892
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q v | DFD1   | 0.149 |   0.149 |    0.173 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I v -> Z v  | CKBD3  | 0.179 |   0.328 |    0.353 | 
     | o_mux_8_1a/FE_OFC138_n24                           |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S v -> Z ^  | MUX2D0 | 0.162 |   0.490 |    0.515 | 
     | o_mux_8_1a/fifo_mux_2_1a/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.100 |   0.590 |    0.615 | 
     | o_mux_8_1a/fifo_mux_2_1e/U5                        |             |        |       |         |          | 
     | core1_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D1 | 0.296 |   0.886 |    0.911 | 
     | o_mux_8_1a/fifo_mux_2_1g/U5                        |             |        |       |         |          | 
     | core1_inst/psum_mem_instance/memory3_reg_26_       | D ^         | DFQD1  | 0.006 |   0.892 |    0.917 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 957: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_9_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_9_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                      (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.944
= Slack Time                    0.025
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +---------------------------------------------------------------------------------------------+ 
     |             Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                   |                  |         |       |  Time   |   Time   | 
     |-----------------------------------+------------------+---------+-------+---------+----------| 
     |                                   | inst_core2[15] ^ |         |       |   0.200 |    0.225 | 
     | core2_inst/qmem_instance/U19      | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.249 | 
     | core2_inst/qmem_instance/U13      | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.294 | 
     | core2_inst/qmem_instance/U4       | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.370 | 
     | core2_inst/qmem_instance/U404     | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.698 | 
     | core2_inst/qmem_instance/U104     | B1 ^ -> ZN v     | AOI22D0 | 0.167 |   0.841 |    0.866 | 
     | core2_inst/qmem_instance/U266     | A1 v -> Z v      | AN4XD1  | 0.079 |   0.919 |    0.944 | 
     | core2_inst/qmem_instance/U265     | A2 v -> ZN ^     | ND2D1   | 0.025 |   0.944 |    0.969 | 
     | core2_inst/qmem_instance/Q_reg_9_ | D ^              | DFQD1   | 0.000 |   0.944 |    0.969 | 
     +---------------------------------------------------------------------------------------------+ 
Path 958: MET Setup Check with Pin core2_inst/psum_mem_instance/memory14_reg_38_
/CP 
Endpoint:   core2_inst/psum_mem_instance/memory14_reg_38_/D                (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.900 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory14_reg_38_      | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 959: MET Setup Check with Pin normalizer_inst/shift_reg_0__2__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__3_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.933
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                    |              |        |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |        |       |   0.000 |    0.025 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.225 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.356 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.524 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.801 | 
     | normalizer_inst/U15509             | A1 ^ -> Z ^  | AO22D0 | 0.156 |   0.933 |    0.958 | 
     | normalizer_inst/shift_reg_0__2__3_ | D ^          | DFQD1  | 0.000 |   0.933 |    0.958 | 
     +-----------------------------------------------------------------------------------------+ 
Path 960: MET Setup Check with Pin normalizer_inst/shift_reg_0__2__1_/CP 
Endpoint:   normalizer_inst/shift_reg_0__2__1_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.933
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                    |              |        |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |        |       |   0.000 |    0.025 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.225 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.356 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.524 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.801 | 
     | normalizer_inst/U15515             | A1 ^ -> Z ^  | AO22D0 | 0.157 |   0.933 |    0.958 | 
     | normalizer_inst/shift_reg_0__2__1_ | D ^          | DFQD1  | 0.000 |   0.933 |    0.958 | 
     +-----------------------------------------------------------------------------------------+ 
Path 961: MET Setup Check with Pin core2_inst/psum_mem_instance/memory7_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory7_reg_38_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.900 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory7_reg_38_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 962: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product3_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product3_reg_
reg_7_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
13_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.039
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.961
- Arrival Time                  0.936
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.025 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.204 |   0.204 |    0.230 | 
     | nst/query_q_reg_13_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.116 |   0.320 |    0.345 | 
     | nst/mac_8in_instance/U18                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.039 |   0.359 |    0.384 | 
     | nst/mac_8in_instance/FE_OFC309_n153                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.387 |    0.412 | 
     | nst/mac_8in_instance/U216                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.177 |   0.564 |    0.589 | 
     | nst/mac_8in_instance/intadd_220_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.104 |   0.667 |    0.692 | 
     | nst/mac_8in_instance/intadd_220_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.773 |    0.798 | 
     | nst/mac_8in_instance/intadd_220_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.057 |   0.829 |    0.855 | 
     | nst/mac_8in_instance/U1                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> Z ^  | OA31D0  | 0.106 |   0.936 |    0.961 | 
     | nst/mac_8in_instance/U210                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.936 |    0.961 | 
     | nst/product3_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 963: MET Setup Check with Pin core2_inst/psum_mem_instance/memory3_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory3_reg_38_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.900 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory3_reg_38_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 964: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_1__mac_
col_inst/add0_reg_l1_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_1__mac_col_inst/add0_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_1__mac_col_inst/product1_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.043
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.957
- Arrival Time                  0.931
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |       |       |   0.000 |    0.025 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.128 |   0.128 |    0.153 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | A v -> CO v  | FA1D0 | 0.164 |   0.292 |    0.317 | 
     | nst/intadd_62_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.388 |    0.413 | 
     | nst/intadd_62_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.491 |    0.516 | 
     | nst/intadd_62_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.112 |   0.603 |    0.628 | 
     | nst/intadd_62_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.103 |   0.705 |    0.731 | 
     | nst/intadd_62_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.800 |    0.825 | 
     | nst/intadd_62_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> S ^  | FA1D0 | 0.131 |   0.931 |    0.956 | 
     | nst/intadd_62_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1 | 0.000 |   0.931 |    0.957 | 
     | nst/add0_reg_l1_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 965: MET Setup Check with Pin core2_inst/psum_mem_instance/memory9_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory9_reg_38_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.901 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory9_reg_38_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 966: MET Setup Check with Pin core2_inst/psum_mem_instance/memory5_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory5_reg_38_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.450 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.901 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory5_reg_38_       | D ^         | DFQD1  | 0.002 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 967: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/add2_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/add2_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.944
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.025 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.127 |   0.127 |    0.152 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.175 |   0.302 |    0.327 | 
     | nst/intadd_39_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.409 |    0.434 | 
     | nst/intadd_39_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.509 |    0.534 | 
     | nst/intadd_39_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.607 |    0.633 | 
     | nst/intadd_39_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.707 |    0.732 | 
     | nst/intadd_39_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.113 |   0.820 |    0.846 | 
     | nst/intadd_39_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.096 |   0.916 |    0.941 | 
     | nst/intadd_39_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1 | 0.027 |   0.944 |    0.969 | 
     | nst/U12                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   0.944 |    0.969 | 
     | nst/add2_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 968: MET Setup Check with Pin normalizer_inst/shift_reg_0__3__5_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__5_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.933
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                    |              |        |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |        |       |   0.000 |    0.025 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.225 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.356 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.525 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.802 | 
     | normalizer_inst/U15594             | A1 ^ -> Z ^  | AO22D0 | 0.157 |   0.933 |    0.958 | 
     | normalizer_inst/shift_reg_0__3__5_ | D ^          | DFQD1  | 0.000 |   0.933 |    0.958 | 
     +-----------------------------------------------------------------------------------------+ 
Path 969: MET Setup Check with Pin core2_inst/psum_mem_instance/memory13_reg_38_
/CP 
Endpoint:   core2_inst/psum_mem_instance/memory13_reg_38_/D                (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.164 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.451 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.901 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory13_reg_38_      | D ^         | DFQD1  | 0.001 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 970: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product1_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product1_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/key_q_reg_5_/
Q        (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.930
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.025 | 
     | nst/key_q_reg_5_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.148 |   0.148 |    0.174 | 
     | nst/key_q_reg_5_                                   |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A3 ^ -> ZN v | ND4D0   | 0.154 |   0.303 |    0.328 | 
     | nst/mac_8in_instance/U119                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> S v   | FA1D0   | 0.216 |   0.518 |    0.544 | 
     | nst/mac_8in_instance/U217                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | INVD0   | 0.054 |   0.572 |    0.598 | 
     | nst/mac_8in_instance/U218                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.147 |   0.719 |    0.744 | 
     | nst/mac_8in_instance/intadd_150_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.033 |   0.752 |    0.777 | 
     | nst/mac_8in_instance/U125                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.089 |   0.840 |    0.866 | 
     | nst/mac_8in_instance/U334                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.089 |   0.930 |    0.955 | 
     | nst/mac_8in_instance/U335                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.930 |    0.955 | 
     | nst/product1_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 971: MET Setup Check with Pin core2_inst/psum_mem_instance/memory11_reg_38_
/CP 
Endpoint:   core2_inst/psum_mem_instance/memory11_reg_38_/D                (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.877
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.025 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.165 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.451 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.901 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory11_reg_38_      | D ^         | DFQD1  | 0.001 |   0.877 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 972: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/add0_reg_l1_reg_8_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/add0_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product1_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.941
= Slack Time                    0.025
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |       |       |   0.000 |    0.025 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.130 |   0.130 |    0.156 | 
     | nst/product1_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.304 |    0.330 | 
     | nst/intadd_97_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.407 |    0.432 | 
     | nst/intadd_97_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.506 |    0.531 | 
     | nst/intadd_97_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.607 |    0.633 | 
     | nst/intadd_97_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.709 |    0.735 | 
     | nst/intadd_97_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.810 |    0.835 | 
     | nst/intadd_97_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.907 |    0.932 | 
     | nst/intadd_97_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | INVD0 | 0.035 |   0.941 |    0.967 | 
     | nst/U16                                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1 | 0.000 |   0.941 |    0.967 | 
     | nst/add0_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 973: MET Setup Check with Pin core2_inst/psum_mem_instance/memory15_reg_38_
/CP 
Endpoint:   core2_inst/psum_mem_instance/memory15_reg_38_/D                (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.876
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.026 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.165 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.330 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.451 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.538 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.901 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory15_reg_38_      | D ^         | DFQD1  | 0.001 |   0.876 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 974: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product3_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product3_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
12_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.938
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.026 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD2   | 0.156 |   0.156 |    0.182 | 
     | nst/query_q_reg_12_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.120 |   0.276 |    0.302 | 
     | nst/mac_8in_instance/U192                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.043 |   0.320 |    0.346 | 
     | nst/mac_8in_instance/FE_OFC347_n73                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.028 |   0.348 |    0.374 | 
     | nst/mac_8in_instance/U194                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.168 |   0.516 |    0.542 | 
     | nst/mac_8in_instance/intadd_140_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.615 |    0.641 | 
     | nst/mac_8in_instance/intadd_140_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.721 |    0.747 | 
     | nst/mac_8in_instance/intadd_140_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.070 |   0.792 |    0.817 | 
     | nst/mac_8in_instance/U80                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.029 |   0.820 |    0.846 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.118 |   0.938 |    0.963 | 
     | nst/mac_8in_instance/U316                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.938 |    0.963 | 
     | nst/product3_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 975: MET Setup Check with Pin core2_inst/psum_mem_instance/memory1_reg_38_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory1_reg_38_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.902
- Arrival Time                  0.876
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                                                    |             |        |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+--------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^        |        |       |   0.000 |    0.026 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1   | 0.139 |   0.139 |    0.165 | 
     | ptr_reg_0_                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/FE_ | I ^ -> Z ^  | BUFFD2 | 0.166 |   0.305 |    0.331 | 
     | OFC141_n24                                         |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | S ^ -> Z ^  | MUX2D0 | 0.120 |   0.425 |    0.451 | 
     | o_mux_8_1a/fifo_mux_2_1a/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.087 |   0.512 |    0.538 | 
     | o_mux_8_1a/fifo_mux_2_1e/U6                        |             |        |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_3__fifo_instance/fif | I0 ^ -> Z ^ | MUX2D0 | 0.363 |   0.875 |    0.901 | 
     | o_mux_8_1a/fifo_mux_2_1g/U11                       |             |        |       |         |          | 
     | core2_inst/psum_mem_instance/memory1_reg_38_       | D ^         | DFQD1  | 0.001 |   0.876 |    0.902 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 976: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_4__mac_
col_inst/product4_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_4__mac_col_inst/product4_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_
16_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.035
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.965
- Arrival Time                  0.939
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.026 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD2   | 0.154 |   0.154 |    0.180 | 
     | nst/query_q_reg_16_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.107 |   0.262 |    0.288 | 
     | nst/mac_8in_instance/U256                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.037 |   0.299 |    0.325 | 
     | nst/mac_8in_instance/FE_OFC371_n153                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.326 |    0.352 | 
     | nst/mac_8in_instance/U258                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.171 |   0.497 |    0.523 | 
     | nst/mac_8in_instance/intadd_139_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.608 |    0.634 | 
     | nst/mac_8in_instance/intadd_139_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.720 |    0.746 | 
     | nst/mac_8in_instance/intadd_139_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.066 |   0.785 |    0.811 | 
     | nst/mac_8in_instance/U153                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.043 |   0.829 |    0.855 | 
     | nst/mac_8in_instance/U343                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | A2 v -> ZN ^ | XNR2D0  | 0.111 |   0.939 |    0.965 | 
     | nst/mac_8in_instance/FE_RC_2304_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.939 |    0.965 | 
     | nst/product4_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 977: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/add3_reg_l1_reg_7_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/add3_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product7_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.937
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.026 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.157 | 
     | nst/product7_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.169 |   0.299 |    0.326 | 
     | nst/intadd_31_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.398 |    0.424 | 
     | nst/intadd_31_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.506 |    0.532 | 
     | nst/intadd_31_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.611 |    0.637 | 
     | nst/intadd_31_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.108 |   0.720 |    0.746 | 
     | nst/intadd_31_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.820 |    0.846 | 
     | nst/intadd_31_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D0 | 0.117 |   0.937 |    0.963 | 
     | nst/intadd_31_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   0.937 |    0.963 | 
     | nst/add3_reg_l1_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 978: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_3__mac_
col_inst/product2_reg_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_3__mac_col_inst/product2_reg_
reg_7_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_3__mac_col_inst/query_q_reg_9_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.938
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |         |       |   0.000 |    0.026 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.210 |   0.210 |    0.236 | 
     | nst/query_q_reg_9_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.118 |   0.329 |    0.355 | 
     | nst/mac_8in_instance/U16                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1   | 0.038 |   0.367 |    0.393 | 
     | nst/mac_8in_instance/FE_OFC379_n173                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.394 |    0.420 | 
     | nst/mac_8in_instance/U208                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0   | 0.172 |   0.566 |    0.592 | 
     | nst/mac_8in_instance/intadd_197_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.100 |   0.666 |    0.692 | 
     | nst/mac_8in_instance/intadd_197_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0   | 0.111 |   0.777 |    0.804 | 
     | nst/mac_8in_instance/intadd_197_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.061 |   0.838 |    0.864 | 
     | nst/mac_8in_instance/U5                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | A1 ^ -> Z ^  | OA31D0  | 0.100 |   0.938 |    0.964 | 
     | nst/mac_8in_instance/U202                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1   | 0.000 |   0.938 |    0.964 | 
     | nst/product2_reg_reg_7_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 979: MET Setup Check with Pin normalizer_inst/shift_reg_0__3__3_/CP 
Endpoint:   normalizer_inst/shift_reg_0__3__3_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.042
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.958
- Arrival Time                  0.932
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                    |              |        |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |        |       |   0.000 |    0.026 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.226 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.357 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.525 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.803 | 
     | normalizer_inst/U15513             | A1 ^ -> Z ^  | AO22D0 | 0.156 |   0.932 |    0.958 | 
     | normalizer_inst/shift_reg_0__3__3_ | D ^          | DFQD1  | 0.000 |   0.932 |    0.958 | 
     +-----------------------------------------------------------------------------------------+ 
Path 980: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_2__mac_
col_inst/product6_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_2__mac_col_inst/product6_reg_
reg_5_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_
25_/Q     (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.047
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.953
- Arrival Time                  0.927
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.026 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.176 |   0.176 |    0.202 | 
     | nst/query_q_reg_25_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.076 |   0.251 |    0.277 | 
     | nst/mac_8in_instance/U92                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.044 |   0.295 |    0.321 | 
     | nst/mac_8in_instance/U93                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.104 |   0.398 |    0.425 | 
     | nst/mac_8in_instance/U94                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> S v  | FA1D0   | 0.127 |   0.526 |    0.552 | 
     | nst/mac_8in_instance/U280                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | INVD0   | 0.051 |   0.577 |    0.603 | 
     | nst/mac_8in_instance/U281                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.154 |   0.731 |    0.757 | 
     | nst/mac_8in_instance/intadd_121_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.038 |   0.768 |    0.795 | 
     | nst/mac_8in_instance/U96                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI21D1 | 0.069 |   0.838 |    0.864 | 
     | nst/mac_8in_instance/U348                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.090 |   0.927 |    0.953 | 
     | nst/mac_8in_instance/U349                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1   | 0.000 |   0.927 |    0.953 | 
     | nst/product6_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 981: MET Setup Check with Pin core2_inst/qmem_instance/Q_reg_31_/CP 
Endpoint:   core2_inst/qmem_instance/Q_reg_31_/D (^) checked with  leading edge 
of 'clk2'
Beginpoint: inst_core2[15]                       (^) triggered by  leading edge 
of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.032
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.968
- Arrival Time                  0.942
= Slack Time                    0.026
     Clock Rise Edge                      0.000
     + Input Delay                        0.200
     = Beginpoint Arrival Time            0.200
     +----------------------------------------------------------------------------------------------+ 
     |              Instance              |       Arc        |  Cell   | Delay | Arrival | Required | 
     |                                    |                  |         |       |  Time   |   Time   | 
     |------------------------------------+------------------+---------+-------+---------+----------| 
     |                                    | inst_core2[15] ^ |         |       |   0.200 |    0.226 | 
     | core2_inst/qmem_instance/U19       | I ^ -> ZN v      | INVD1   | 0.024 |   0.224 |    0.250 | 
     | core2_inst/qmem_instance/U13       | A2 v -> ZN ^     | NR2XD0  | 0.045 |   0.269 |    0.295 | 
     | core2_inst/qmem_instance/U4        | A1 ^ -> ZN v     | CKND2D1 | 0.077 |   0.345 |    0.372 | 
     | core2_inst/qmem_instance/U404      | A2 v -> ZN ^     | NR2D2   | 0.328 |   0.673 |    0.700 | 
     | core2_inst/qmem_instance/U225      | B1 ^ -> ZN v     | AOI22D0 | 0.154 |   0.828 |    0.854 | 
     | core2_inst/qmem_instance/U351      | A4 v -> Z v      | AN4XD1  | 0.088 |   0.916 |    0.942 | 
     | core2_inst/qmem_instance/U349      | A2 v -> ZN ^     | ND2D1   | 0.026 |   0.942 |    0.968 | 
     | core2_inst/qmem_instance/Q_reg_31_ | D ^              | DFQD1   | 0.000 |   0.942 |    0.968 | 
     +----------------------------------------------------------------------------------------------+ 
Path 982: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/product1_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product1_reg_
reg_6_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/query_q_reg_5_
/Q      (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.023
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.977
- Arrival Time                  0.950
= Slack Time                    0.026
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |         |       |   0.000 |    0.026 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD2   | 0.165 |   0.165 |    0.191 | 
     | nst/query_q_reg_5_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A2 v -> ZN ^ | CKND2D0 | 0.065 |   0.230 |    0.256 | 
     | nst/mac_8in_instance/U59                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.045 |   0.275 |    0.301 | 
     | nst/mac_8in_instance/U10                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B v -> ZN ^  | AOI31D0 | 0.104 |   0.378 |    0.405 | 
     | nst/mac_8in_instance/U34                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI ^ -> S v  | FA1D0   | 0.129 |   0.507 |    0.534 | 
     | nst/mac_8in_instance/U322                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.548 |    0.574 | 
     | nst/mac_8in_instance/U198                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.160 |   0.707 |    0.734 | 
     | nst/mac_8in_instance/intadd_190_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 ^ -> ZN v | NR2XD0  | 0.060 |   0.767 |    0.794 | 
     | nst/mac_8in_instance/U6                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.042 |   0.809 |    0.835 | 
     | nst/mac_8in_instance/U196                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A3 ^ -> Z v  | XOR3D0  | 0.141 |   0.950 |    0.976 | 
     | nst/mac_8in_instance/U195                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D v          | DFQD1   | 0.000 |   0.950 |    0.977 | 
     | nst/product1_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 983: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_2__mac_
col_inst/add2_reg_l1_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_2__mac_col_inst/add2_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_2__mac_col_inst/product5_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.934
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^         |       |       |   0.000 |    0.027 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.131 |   0.131 |    0.157 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | A v -> CO v  | FA1D0 | 0.167 |   0.298 |    0.325 | 
     | nst/intadd_67_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.111 |   0.409 |    0.436 | 
     | nst/intadd_67_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.107 |   0.516 |    0.543 | 
     | nst/intadd_67_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.615 |    0.642 | 
     | nst/intadd_67_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.715 |    0.741 | 
     | nst/intadd_67_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> CO v | FA1D0 | 0.097 |   0.812 |    0.838 | 
     | nst/intadd_67_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | CI v -> S ^  | FA1D0 | 0.122 |   0.934 |    0.960 | 
     | nst/intadd_67_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_2__mac_col_i | D ^          | DFQD1 | 0.000 |   0.934 |    0.960 | 
     | nst/add2_reg_l1_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 984: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_6__mac_
col_inst/product5_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_6__mac_col_inst/product5_reg_
reg_5_/D (v) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
20_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.020
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.980
- Arrival Time                  0.954
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.027 | 
     | nst/query_q_reg_20_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD2   | 0.143 |   0.143 |    0.170 | 
     | nst/query_q_reg_20_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I ^ -> ZN v  | INVD1   | 0.033 |   0.176 |    0.202 | 
     | nst/mac_8in_instance/U177                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 v -> ZN ^ | NR2XD0  | 0.050 |   0.226 |    0.253 | 
     | nst/mac_8in_instance/U53                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> S v   | FA1D0   | 0.173 |   0.399 |    0.425 | 
     | nst/mac_8in_instance/U326                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.035 |   0.434 |    0.461 | 
     | nst/mac_8in_instance/U141                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.138 |   0.572 |    0.599 | 
     | nst/mac_8in_instance/intadd_218_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.117 |   0.690 |    0.716 | 
     | nst/mac_8in_instance/intadd_218_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2XD1  | 0.052 |   0.742 |    0.768 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.081 |   0.823 |    0.849 | 
     | nst/mac_8in_instance/U139                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | A2 ^ -> ZN v | XNR2D0  | 0.131 |   0.954 |    0.980 | 
     | nst/mac_8in_instance/FE_RC_4_0                     |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_6__mac_col_i | D v          | DFQD1   | 0.000 |   0.954 |    0.980 | 
     | nst/product5_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 985: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product1_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product1_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/query_q_reg_7_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.050
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.950
- Arrival Time                  0.923
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.027 | 
     | nst/query_q_reg_7_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.202 |   0.202 |    0.229 | 
     | nst/query_q_reg_7_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I ^ -> ZN v  | INVD1   | 0.046 |   0.248 |    0.275 | 
     | nst/mac_8in_instance/FE_OFC766_q_temp_135          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.048 |   0.296 |    0.323 | 
     | nst/mac_8in_instance/U37                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A ^ -> S v   | FA1D0   | 0.167 |   0.463 |    0.490 | 
     | nst/mac_8in_instance/U322                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.031 |   0.494 |    0.521 | 
     | nst/mac_8in_instance/U124                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.135 |   0.629 |    0.656 | 
     | nst/mac_8in_instance/intadd_206_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.097 |   0.727 |    0.753 | 
     | nst/mac_8in_instance/intadd_206_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.036 |   0.763 |    0.790 | 
     | nst/mac_8in_instance/U2                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B v -> ZN ^  | AOI21D1 | 0.060 |   0.823 |    0.850 | 
     | nst/mac_8in_instance/U122                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.100 |   0.923 |    0.950 | 
     | nst/mac_8in_instance/U340                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.923 |    0.950 | 
     | nst/product1_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 986: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_6__mac_
col_inst/product7_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_6__mac_col_inst/product7_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_6__mac_col_inst/query_q_reg_
28_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.037
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.963
- Arrival Time                  0.936
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^         |         |       |   0.000 |    0.027 | 
     | nst/query_q_reg_28_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.176 |   0.176 |    0.203 | 
     | nst/query_q_reg_28_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A4 ^ -> ZN v | ND4D1   | 0.100 |   0.276 |    0.303 | 
     | nst/mac_8in_instance/U191                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.316 |    0.343 | 
     | nst/mac_8in_instance/FE_OFC374_n73                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.027 |   0.344 |    0.370 | 
     | nst/mac_8in_instance/U193                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A v -> CO v  | FA1D0   | 0.168 |   0.511 |    0.538 | 
     | nst/mac_8in_instance/intadd_152_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.107 |   0.618 |    0.645 | 
     | nst/mac_8in_instance/intadd_152_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.724 |    0.751 | 
     | nst/mac_8in_instance/intadd_152_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.061 |   0.785 |    0.811 | 
     | nst/mac_8in_instance/U181                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.032 |   0.817 |    0.844 | 
     | nst/mac_8in_instance/U314                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.119 |   0.936 |    0.963 | 
     | nst/mac_8in_instance/U315                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_6__mac_col_i | D ^          | DFQD1   | 0.000 |   0.936 |    0.963 | 
     | nst/product7_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 987: MET Setup Check with Pin normalizer_inst/shift_reg_0__4__6_/CP 
Endpoint:   normalizer_inst/shift_reg_0__4__6_/D (^) checked with  leading edge 
of 'clk1'
Beginpoint: normalizer_inst/state_reg_1_/QN      (^) triggered by  leading edge 
of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.041
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.959
- Arrival Time                  0.932
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +-----------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                                    |              |        |       |  Time   |   Time   | 
     |------------------------------------+--------------+--------+-------+---------+----------| 
     | normalizer_inst/state_reg_1_       | CP ^         |        |       |   0.000 |    0.027 | 
     | normalizer_inst/state_reg_1_       | CP ^ -> QN ^ | DFD1   | 0.200 |   0.200 |    0.227 | 
     | normalizer_inst/U13147             | A1 ^ -> ZN ^ | INR2D1 | 0.131 |   0.331 |    0.357 | 
     | normalizer_inst/U3682              | A1 ^ -> Z ^  | AN2D2  | 0.169 |   0.499 |    0.526 | 
     | normalizer_inst/FE_OFC174_n15535   | I ^ -> Z ^   | BUFFD2 | 0.277 |   0.776 |    0.803 | 
     | normalizer_inst/U15527             | A1 ^ -> Z ^  | AO22D0 | 0.156 |   0.932 |    0.959 | 
     | normalizer_inst/shift_reg_0__4__6_ | D ^          | DFQD1  | 0.000 |   0.932 |    0.959 | 
     +-----------------------------------------------------------------------------------------+ 
Path 988: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_5__mac_
col_inst/product5_reg_reg_6_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_5__mac_col_inst/product5_reg_
reg_6_/D (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_
21_/Q     (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.038
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.962
- Arrival Time                  0.935
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.027 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.165 |   0.165 |    0.192 | 
     | nst/query_q_reg_21_                                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | ND4D1   | 0.095 |   0.260 |    0.287 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.040 |   0.300 |    0.326 | 
     | nst/mac_8in_instance/FE_OFC370_n213                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.030 |   0.330 |    0.356 | 
     | nst/mac_8in_instance/U303                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0   | 0.174 |   0.504 |    0.531 | 
     | nst/mac_8in_instance/intadd_146_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.098 |   0.602 |    0.629 | 
     | nst/mac_8in_instance/intadd_146_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0   | 0.112 |   0.715 |    0.741 | 
     | nst/mac_8in_instance/intadd_146_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | B1 v -> ZN ^ | INR2D1  | 0.069 |   0.784 |    0.810 | 
     | nst/mac_8in_instance/FE_RC_2278_0                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.030 |   0.814 |    0.841 | 
     | nst/mac_8in_instance/U18                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | A3 v -> Z ^  | XOR3D0  | 0.121 |   0.935 |    0.962 | 
     | nst/mac_8in_instance/U329                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.935 |    0.962 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 989: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_7__mac_
col_inst/product5_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_7__mac_col_inst/product5_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_7__mac_col_inst/query_q_reg_
23_/Q     (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.045
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.955
- Arrival Time                  0.928
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^         |         |       |   0.000 |    0.027 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.167 |   0.167 |    0.194 | 
     | nst/query_q_reg_23_                                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I ^ -> ZN v  | INVD1   | 0.042 |   0.209 |    0.236 | 
     | nst/mac_8in_instance/FE_OFC992_q_temp_247          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 v -> ZN ^ | NR2XD0  | 0.044 |   0.253 |    0.280 | 
     | nst/mac_8in_instance/U50                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A ^ -> S v   | FA1D0   | 0.169 |   0.422 |    0.449 | 
     | nst/mac_8in_instance/U326                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | I v -> ZN ^  | CKND1   | 0.034 |   0.456 |    0.483 | 
     | nst/mac_8in_instance/U138                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.133 |   0.588 |    0.615 | 
     | nst/mac_8in_instance/intadd_226_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | CI ^ -> CO ^ | FA1D0   | 0.112 |   0.701 |    0.728 | 
     | nst/mac_8in_instance/intadd_226_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.040 |   0.740 |    0.767 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.097 |   0.837 |    0.864 | 
     | nst/mac_8in_instance/U264                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.091 |   0.928 |    0.955 | 
     | nst/mac_8in_instance/U348                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_7__mac_col_i | D ^          | DFQD1   | 0.000 |   0.928 |    0.955 | 
     | nst/product5_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 990: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_8__mac_
col_inst/product7_reg_reg_5_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_8__mac_col_inst/product7_reg_
reg_5_/D (v) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_8__mac_col_inst/key_q_reg_29_/
Q       (^) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.942
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^         |         |       |   0.000 |    0.027 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.144 |   0.144 |    0.171 | 
     | nst/key_q_reg_29_                                  |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A3 ^ -> ZN v | ND4D1   | 0.114 |   0.258 |    0.285 | 
     | nst/mac_8in_instance/U287                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | I v -> ZN ^  | CKND1   | 0.050 |   0.308 |    0.335 | 
     | nst/mac_8in_instance/FE_OFC363_n193                |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.033 |   0.341 |    0.368 | 
     | nst/mac_8in_instance/U289                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A v -> CO v  | FA1D0   | 0.173 |   0.514 |    0.541 | 
     | nst/mac_8in_instance/intadd_168_U4                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.613 |    0.640 | 
     | nst/mac_8in_instance/intadd_168_U3                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.722 |    0.749 | 
     | nst/mac_8in_instance/intadd_168_U2                 |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | A1 v -> ZN ^ | NR2D1   | 0.062 |   0.784 |    0.811 | 
     | nst/mac_8in_instance/U95                           |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | B ^ -> ZN v  | AOI21D0 | 0.049 |   0.833 |    0.860 | 
     | nst/mac_8in_instance/U351                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | S v -> ZN v  | MUX2ND0 | 0.109 |   0.942 |    0.969 | 
     | nst/mac_8in_instance/U352                          |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_8__mac_col_i | D v          | DFQD1   | 0.000 |   0.942 |    0.969 | 
     | nst/product7_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 991: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_1__mac_
col_inst/add3_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_1__mac_col_inst/add3_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/product7_reg_
reg_0_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.036
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.964
- Arrival Time                  0.936
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^         |         |       |   0.000 |    0.027 | 
     | nst/product7_reg_reg_0_                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CP ^ -> Q v  | DFQD1   | 0.133 |   0.133 |    0.160 | 
     | nst/product7_reg_reg_0_                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | A2 v -> Z v  | CKAN2D0 | 0.076 |   0.209 |    0.236 | 
     | nst/U42                                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.106 |   0.315 |    0.342 | 
     | nst/intadd_3_U8                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.099 |   0.413 |    0.440 | 
     | nst/intadd_3_U7                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.516 |    0.543 | 
     | nst/intadd_3_U6                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.096 |   0.612 |    0.639 | 
     | nst/intadd_3_U5                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.096 |   0.708 |    0.735 | 
     | nst/intadd_3_U4                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.097 |   0.805 |    0.832 | 
     | nst/intadd_3_U3                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | CI v -> CO v | FA1D0   | 0.090 |   0.896 |    0.923 | 
     | nst/intadd_3_U2                                    |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | I v -> ZN ^  | INVD0   | 0.041 |   0.936 |    0.964 | 
     | nst/U41                                            |              |         |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_1__mac_col_i | D ^          | DFQD1   | 0.000 |   0.936 |    0.964 | 
     | nst/add3_reg_l1_reg_8_                             |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 992: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/add2_reg_l1_reg_7_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/add2_reg_l1_
reg_7_/D  (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product5_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.040
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.960
- Arrival Time                  0.933
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |       |       |   0.000 |    0.027 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.133 |   0.133 |    0.160 | 
     | nst/product5_reg_reg_1_                            |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A v -> CO v  | FA1D0 | 0.166 |   0.299 |    0.326 | 
     | nst/intadd_88_U8                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.403 |    0.431 | 
     | nst/intadd_88_U7                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.508 |    0.535 | 
     | nst/intadd_88_U6                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.100 |   0.608 |    0.635 | 
     | nst/intadd_88_U5                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.098 |   0.706 |    0.734 | 
     | nst/intadd_88_U4                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> CO v | FA1D0 | 0.101 |   0.808 |    0.835 | 
     | nst/intadd_88_U3                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI v -> S ^  | FA1D0 | 0.125 |   0.933 |    0.960 | 
     | nst/intadd_88_U2                                   |              |       |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1 | 0.000 |   0.933 |    0.960 | 
     | nst/add2_reg_l1_reg_7_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 993: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_4__mac_
col_inst/product5_reg_reg_6_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_4__mac_col_inst/product5_reg_
reg_6_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_4__mac_col_inst/key_q_reg_21_/
Q       (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.033
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.967
- Arrival Time                  0.939
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^         |         |       |   0.000 |    0.027 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.148 |   0.148 |    0.176 | 
     | nst/key_q_reg_21_                                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A3 ^ -> ZN v | ND4D1   | 0.096 |   0.244 |    0.271 | 
     | nst/mac_8in_instance/U22                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | I v -> ZN ^  | CKND1   | 0.035 |   0.279 |    0.306 | 
     | nst/mac_8in_instance/FE_OFC484_n133                |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | B ^ -> ZN v  | AOI21D1 | 0.026 |   0.305 |    0.333 | 
     | nst/mac_8in_instance/U229                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A v -> CO v  | FA1D0   | 0.175 |   0.481 |    0.508 | 
     | nst/mac_8in_instance/intadd_202_U4                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.103 |   0.584 |    0.611 | 
     | nst/mac_8in_instance/intadd_202_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | CI v -> CO v | FA1D0   | 0.109 |   0.693 |    0.720 | 
     | nst/mac_8in_instance/intadd_202_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> ZN ^ | NR2XD1  | 0.042 |   0.734 |    0.762 | 
     | nst/mac_8in_instance/U4                            |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 ^ -> ZN v | NR2D1   | 0.024 |   0.758 |    0.786 | 
     | nst/mac_8in_instance/U225                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | A1 v -> Z ^  | XOR3D1  | 0.181 |   0.939 |    0.967 | 
     | nst/mac_8in_instance/U224                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_4__mac_col_i | D ^          | DFQD1   | 0.000 |   0.939 |    0.967 | 
     | nst/product5_reg_reg_6_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 994: MET Setup Check with Pin core2_inst/psum_mem_instance/memory5_reg_29_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory5_reg_29_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.918
- Arrival Time                  0.890
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |          |       |   0.000 |    0.027 | 
     | ptr_reg_0_                                         |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1     | 0.273 |   0.273 |    0.300 | 
     | ptr_reg_0_                                         |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I ^ -> Z ^  | BUFFD6   | 0.144 |   0.417 |    0.445 | 
     | o_mux_8_1a/FE_OFC649_n24                           |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S ^ -> Z ^  | MUX2D0   | 0.092 |   0.510 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1b/U8                        |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0   | 0.083 |   0.593 |    0.620 | 
     | o_mux_8_1a/fifo_mux_2_1e/U8                        |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | CKMUX2D1 | 0.290 |   0.883 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U4                        |             |          |       |         |          | 
     | core2_inst/psum_mem_instance/memory5_reg_29_       | D ^         | DFQD1    | 0.007 |   0.890 |    0.918 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 995: MET Setup Check with Pin core2_inst/psum_mem_instance/memory3_reg_29_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory3_reg_29_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.918
- Arrival Time                  0.890
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |          |       |   0.000 |    0.027 | 
     | ptr_reg_0_                                         |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1     | 0.273 |   0.273 |    0.300 | 
     | ptr_reg_0_                                         |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I ^ -> Z ^  | BUFFD6   | 0.144 |   0.417 |    0.445 | 
     | o_mux_8_1a/FE_OFC649_n24                           |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S ^ -> Z ^  | MUX2D0   | 0.092 |   0.510 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1b/U8                        |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0   | 0.083 |   0.593 |    0.620 | 
     | o_mux_8_1a/fifo_mux_2_1e/U8                        |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | CKMUX2D1 | 0.290 |   0.883 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U4                        |             |          |       |         |          | 
     | core2_inst/psum_mem_instance/memory3_reg_29_       | D ^         | DFQD1    | 0.007 |   0.890 |    0.918 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 996: MET Setup Check with Pin core2_inst/psum_mem_instance/memory1_reg_29_/
CP 
Endpoint:   core2_inst/psum_mem_instance/memory1_reg_29_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.918
- Arrival Time                  0.890
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |          |       |   0.000 |    0.027 | 
     | ptr_reg_0_                                         |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1     | 0.273 |   0.273 |    0.300 | 
     | ptr_reg_0_                                         |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I ^ -> Z ^  | BUFFD6   | 0.144 |   0.417 |    0.445 | 
     | o_mux_8_1a/FE_OFC649_n24                           |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S ^ -> Z ^  | MUX2D0   | 0.092 |   0.510 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1b/U8                        |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0   | 0.083 |   0.593 |    0.620 | 
     | o_mux_8_1a/fifo_mux_2_1e/U8                        |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | CKMUX2D1 | 0.290 |   0.883 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U4                        |             |          |       |         |          | 
     | core2_inst/psum_mem_instance/memory1_reg_29_       | D ^         | DFQD1    | 0.007 |   0.890 |    0.918 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 997: MET Setup Check with Pin core2_inst/psum_mem_instance/memory15_reg_29_
/CP 
Endpoint:   core2_inst/psum_mem_instance/memory15_reg_29_/D                (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.918
- Arrival Time                  0.890
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |          |       |   0.000 |    0.027 | 
     | ptr_reg_0_                                         |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1     | 0.273 |   0.273 |    0.300 | 
     | ptr_reg_0_                                         |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I ^ -> Z ^  | BUFFD6   | 0.144 |   0.417 |    0.445 | 
     | o_mux_8_1a/FE_OFC649_n24                           |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S ^ -> Z ^  | MUX2D0   | 0.092 |   0.510 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1b/U8                        |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0   | 0.083 |   0.593 |    0.620 | 
     | o_mux_8_1a/fifo_mux_2_1e/U8                        |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | CKMUX2D1 | 0.290 |   0.883 |    0.910 | 
     | o_mux_8_1a/fifo_mux_2_1g/U4                        |             |          |       |         |          | 
     | core2_inst/psum_mem_instance/memory15_reg_29_      | D ^         | DFQD1    | 0.007 |   0.890 |    0.918 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 998: MET Setup Check with Pin core1_inst/mac_array_instance/col_idx_3__mac_
col_inst/add1_reg_l1_reg_8_/CP 
Endpoint:   core1_inst/mac_array_instance/col_idx_3__mac_col_inst/add1_reg_l1_
reg_8_/D  (^) checked with  leading edge of 'clk1'
Beginpoint: core1_inst/mac_array_instance/col_idx_3__mac_col_inst/product3_reg_
reg_1_/Q (v) triggered by  leading edge of 'clk1'
Path Groups: {clk1}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.031
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.969
- Arrival Time                  0.942
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +--------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell | Delay | Arrival | Required | 
     |                                                    |              |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+-------+-------+---------+----------| 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^         |       |       |   0.000 |    0.027 | 
     | nst/product3_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CP ^ -> Q v  | DFQD1 | 0.133 |   0.133 |    0.160 | 
     | nst/product3_reg_reg_1_                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | A v -> CO v  | FA1D0 | 0.174 |   0.307 |    0.334 | 
     | nst/intadd_19_U8                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.409 |    0.437 | 
     | nst/intadd_19_U7                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.514 |    0.541 | 
     | nst/intadd_19_U6                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.099 |   0.613 |    0.640 | 
     | nst/intadd_19_U5                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.102 |   0.716 |    0.743 | 
     | nst/intadd_19_U4                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.095 |   0.810 |    0.837 | 
     | nst/intadd_19_U3                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | CI v -> CO v | FA1D0 | 0.105 |   0.915 |    0.942 | 
     | nst/intadd_19_U2                                   |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | I v -> ZN ^  | CKND1 | 0.027 |   0.942 |    0.969 | 
     | nst/U34                                            |              |       |       |         |          | 
     | core1_inst/mac_array_instance/col_idx_3__mac_col_i | D ^          | DFQD1 | 0.000 |   0.942 |    0.969 | 
     | nst/add1_reg_l1_reg_8_                             |              |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 999: MET Setup Check with Pin core2_inst/mac_array_instance/col_idx_5__mac_
col_inst/product2_reg_reg_5_/CP 
Endpoint:   core2_inst/mac_array_instance/col_idx_5__mac_col_inst/product2_reg_
reg_5_/D (^) checked with  leading edge of 'clk2'
Beginpoint: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/query_q_reg_8_
/Q      (^) triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.044
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.956
- Arrival Time                  0.929
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                                                    |              |         |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+---------+----------| 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^         |         |       |   0.000 |    0.027 | 
     | nst/query_q_reg_8_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CP ^ -> Q ^  | DFQD1   | 0.201 |   0.201 |    0.228 | 
     | nst/query_q_reg_8_                                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I ^ -> ZN v  | INVD1   | 0.051 |   0.252 |    0.279 | 
     | nst/mac_8in_instance/FE_OFC1052_q_temp_168         |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | A2 v -> ZN ^ | NR2XD0  | 0.056 |   0.308 |    0.335 | 
     | nst/mac_8in_instance/U40                           |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> S v   | FA1D0   | 0.168 |   0.475 |    0.502 | 
     | nst/mac_8in_instance/U331                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | I v -> ZN ^  | CKND1   | 0.032 |   0.507 |    0.534 | 
     | nst/mac_8in_instance/U131                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B ^ -> CO ^  | FA1D0   | 0.142 |   0.649 |    0.676 | 
     | nst/mac_8in_instance/intadd_213_U3                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | CI ^ -> CO ^ | FA1D1   | 0.070 |   0.719 |    0.747 | 
     | nst/mac_8in_instance/intadd_213_U2                 |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B1 ^ -> ZN v | INR2D1  | 0.028 |   0.748 |    0.775 | 
     | nst/mac_8in_instance/FE_RC_2275_0                  |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | B v -> ZN ^  | AOI21D0 | 0.094 |   0.841 |    0.869 | 
     | nst/mac_8in_instance/U129                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | S ^ -> ZN ^  | MUX2ND0 | 0.087 |   0.929 |    0.956 | 
     | nst/mac_8in_instance/U343                          |              |         |       |         |          | 
     | core2_inst/mac_array_instance/col_idx_5__mac_col_i | D ^          | DFQD1   | 0.000 |   0.929 |    0.956 | 
     | nst/product2_reg_reg_5_                            |              |         |       |         |          | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 1000: MET Setup Check with Pin core2_inst/psum_mem_instance/memory9_reg_29_
/CP 
Endpoint:   core2_inst/psum_mem_instance/memory9_reg_29_/D                 (^) 
checked with  leading edge of 'clk2'
Beginpoint: core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ptr_reg_0_/Q (^) 
triggered by  leading edge of 'clk2'
Path Groups: {clk2}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                         0.082
+ Phase Shift                   1.000
+ CPPR Adjustment               0.000
= Required Time                 0.918
- Arrival Time                  0.890
= Slack Time                    0.027
     Clock Rise Edge                 0.000
     + Clock Network Latency (Ideal) 0.000
     = Beginpoint Arrival Time       0.000
     +----------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |   Cell   | Delay | Arrival | Required | 
     |                                                    |             |          |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+----------+-------+---------+----------| 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^        |          |       |   0.000 |    0.027 | 
     | ptr_reg_0_                                         |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/rd_ | CP ^ -> Q ^ | DFD1     | 0.273 |   0.273 |    0.301 | 
     | ptr_reg_0_                                         |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I ^ -> Z ^  | BUFFD6   | 0.144 |   0.417 |    0.445 | 
     | o_mux_8_1a/FE_OFC649_n24                           |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | S ^ -> Z ^  | MUX2D0   | 0.092 |   0.510 |    0.537 | 
     | o_mux_8_1a/fifo_mux_2_1b/U8                        |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I1 ^ -> Z ^ | MUX2D0   | 0.083 |   0.593 |    0.620 | 
     | o_mux_8_1a/fifo_mux_2_1e/U8                        |             |          |       |         |          | 
     | core2_inst/ofifo_inst/col_idx_2__fifo_instance/fif | I0 ^ -> Z ^ | CKMUX2D1 | 0.290 |   0.883 |    0.911 | 
     | o_mux_8_1a/fifo_mux_2_1g/U4                        |             |          |       |         |          | 
     | core2_inst/psum_mem_instance/memory9_reg_29_       | D ^         | DFQD1    | 0.007 |   0.890 |    0.918 | 
     +----------------------------------------------------------------------------------------------------------+ 

