Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct  3 17:51:31 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab3_1_timing_summary_routed.rpt -pb lab3_1_timing_summary_routed.pb -rpx lab3_1_timing_summary_routed.rpx -warn_on_violation
| Design       : lab3_1
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: speed (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: div1/num_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: div2/num_reg[25]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.426        0.000                      0                   50        0.254        0.000                      0                   50        4.500        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.426        0.000                      0                   50        0.254        0.000                      0                   50        4.500        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.426ns  (required time - arrival time)
  Source:                 div2/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/num_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.159    div2/clk
    SLICE_X0Y5           FDRE                                         r  div2/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  div2/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.154    div2/num_reg_n_0_[1]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  div2/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    div2/num_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  div2/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    div2/num_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  div2/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    div2/num_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  div2/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    div2/num_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  div2/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    div2/num_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  div2/num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.398    div2/num_reg[20]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.732 r  div2/num_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.732    div2/num_reg[24]_i_1_n_6
    SLICE_X0Y11          FDRE                                         r  div2/num_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516    14.857    div2/clk
    SLICE_X0Y11          FDRE                                         r  div2/num_reg[25]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.062    15.158    div2/num_reg[25]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.732    
  -------------------------------------------------------------------
                         slack                                  7.426    

Slack (MET) :             7.496ns  (required time - arrival time)
  Source:                 div1/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 1.813ns (71.103%)  route 0.737ns (28.897%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.159    div1/clk
    SLICE_X2Y6           FDRE                                         r  div1/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  div1/num_reg[2]/Q
                         net (fo=1, routed)           0.737     6.414    div1/num_reg_n_0_[2]
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.918 r  div1/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.918    div1/num_reg[0]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  div1/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    div1/num_reg[4]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  div1/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    div1/num_reg[8]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  div1/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    div1/num_reg[12]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  div1/num_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.386    div1/num_reg[16]_i_1__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.709 r  div1/num_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.709    div1/num_reg[20]_i_1__0_n_6
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516    14.857    div1/clk
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[21]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDRE (Setup_fdre_C_D)        0.109    15.205    div1/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  7.496    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 div1/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 1.805ns (71.012%)  route 0.737ns (28.988%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.159    div1/clk
    SLICE_X2Y6           FDRE                                         r  div1/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  div1/num_reg[2]/Q
                         net (fo=1, routed)           0.737     6.414    div1/num_reg_n_0_[2]
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.918 r  div1/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.918    div1/num_reg[0]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  div1/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    div1/num_reg[4]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  div1/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    div1/num_reg[8]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  div1/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    div1/num_reg[12]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  div1/num_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.386    div1/num_reg[16]_i_1__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.701 r  div1/num_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.701    div1/num_reg[20]_i_1__0_n_4
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516    14.857    div1/clk
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[23]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDRE (Setup_fdre_C_D)        0.109    15.205    div1/num_reg[23]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.701    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 div2/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/num_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.159    div2/clk
    SLICE_X0Y5           FDRE                                         r  div2/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  div2/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.154    div2/num_reg_n_0_[1]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  div2/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    div2/num_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  div2/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    div2/num_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  div2/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    div2/num_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  div2/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    div2/num_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  div2/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    div2/num_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.398 r  div2/num_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.398    div2/num_reg[20]_i_1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.621 r  div2/num_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.621    div2/num_reg[24]_i_1_n_7
    SLICE_X0Y11          FDRE                                         r  div2/num_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516    14.857    div2/clk
    SLICE_X0Y11          FDRE                                         r  div2/num_reg[24]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_D)        0.062    15.158    div2/num_reg[24]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -7.621    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.541ns  (required time - arrival time)
  Source:                 div2/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.159    div2/clk
    SLICE_X0Y5           FDRE                                         r  div2/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  div2/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.154    div2/num_reg_n_0_[1]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  div2/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    div2/num_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  div2/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    div2/num_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  div2/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    div2/num_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  div2/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    div2/num_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  div2/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    div2/num_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.618 r  div2/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.618    div2/num_reg[20]_i_1_n_6
    SLICE_X0Y10          FDRE                                         r  div2/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.517    14.858    div2/clk
    SLICE_X0Y10          FDRE                                         r  div2/num_reg[21]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.062    15.159    div2/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.618    
  -------------------------------------------------------------------
                         slack                                  7.541    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 div2/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/num_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.159    div2/clk
    SLICE_X0Y5           FDRE                                         r  div2/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 r  div2/num_reg[1]/Q
                         net (fo=1, routed)           0.539     6.154    div2/num_reg_n_0_[1]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.828 r  div2/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.828    div2/num_reg[0]_i_1_n_0
    SLICE_X0Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.942 r  div2/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.942    div2/num_reg[4]_i_1_n_0
    SLICE_X0Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.056 r  div2/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.056    div2/num_reg[8]_i_1_n_0
    SLICE_X0Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.170 r  div2/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.170    div2/num_reg[12]_i_1_n_0
    SLICE_X0Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.284 r  div2/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.284    div2/num_reg[16]_i_1_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.597 r  div2/num_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.597    div2/num_reg[20]_i_1_n_4
    SLICE_X0Y10          FDRE                                         r  div2/num_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.517    14.858    div2/clk
    SLICE_X0Y10          FDRE                                         r  div2/num_reg[23]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)        0.062    15.159    div2/num_reg[23]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 div1/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.466ns  (logic 1.729ns (70.118%)  route 0.737ns (29.882%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.159    div1/clk
    SLICE_X2Y6           FDRE                                         r  div1/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  div1/num_reg[2]/Q
                         net (fo=1, routed)           0.737     6.414    div1/num_reg_n_0_[2]
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.918 r  div1/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.918    div1/num_reg[0]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  div1/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    div1/num_reg[4]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  div1/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    div1/num_reg[8]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  div1/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    div1/num_reg[12]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  div1/num_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.386    div1/num_reg[16]_i_1__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.625 r  div1/num_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     7.625    div1/num_reg[20]_i_1__0_n_5
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516    14.857    div1/clk
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[22]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDRE (Setup_fdre_C_D)        0.109    15.205    div1/num_reg[22]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.625    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.600ns  (required time - arrival time)
  Source:                 div1/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 1.709ns (69.874%)  route 0.737ns (30.126%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.159    div1/clk
    SLICE_X2Y6           FDRE                                         r  div1/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  div1/num_reg[2]/Q
                         net (fo=1, routed)           0.737     6.414    div1/num_reg_n_0_[2]
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.918 r  div1/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.918    div1/num_reg[0]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  div1/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    div1/num_reg[4]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  div1/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    div1/num_reg[8]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  div1/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    div1/num_reg[12]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.386 r  div1/num_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.386    div1/num_reg[16]_i_1__0_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.605 r  div1/num_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     7.605    div1/num_reg[20]_i_1__0_n_7
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.516    14.857    div1/clk
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[20]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDRE (Setup_fdre_C_D)        0.109    15.205    div1/num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.205    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  7.600    

Slack (MET) :             7.614ns  (required time - arrival time)
  Source:                 div1/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.433ns  (logic 1.696ns (69.713%)  route 0.737ns (30.287%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.159    div1/clk
    SLICE_X2Y6           FDRE                                         r  div1/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  div1/num_reg[2]/Q
                         net (fo=1, routed)           0.737     6.414    div1/num_reg_n_0_[2]
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.918 r  div1/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.918    div1/num_reg[0]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  div1/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    div1/num_reg[4]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  div1/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    div1/num_reg[8]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  div1/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    div1/num_reg[12]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.592 r  div1/num_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.592    div1/num_reg[16]_i_1__0_n_6
    SLICE_X2Y10          FDRE                                         r  div1/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.517    14.858    div1/clk
    SLICE_X2Y10          FDRE                                         r  div1/num_reg[17]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.109    15.206    div1/num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -7.592    
  -------------------------------------------------------------------
                         slack                                  7.614    

Slack (MET) :             7.622ns  (required time - arrival time)
  Source:                 div1/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.425ns  (logic 1.688ns (69.613%)  route 0.737ns (30.387%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.638     5.159    div1/clk
    SLICE_X2Y6           FDRE                                         r  div1/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.518     5.677 r  div1/num_reg[2]/Q
                         net (fo=1, routed)           0.737     6.414    div1/num_reg_n_0_[2]
    SLICE_X2Y6           CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.504     6.918 r  div1/num_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.918    div1/num_reg[0]_i_1__0_n_0
    SLICE_X2Y7           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.035 r  div1/num_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.035    div1/num_reg[4]_i_1__0_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.152 r  div1/num_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    div1/num_reg[8]_i_1__0_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.269 r  div1/num_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.269    div1/num_reg[12]_i_1__0_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.584 r  div1/num_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.584    div1/num_reg[16]_i_1__0_n_4
    SLICE_X2Y10          FDRE                                         r  div1/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.517    14.858    div1/clk
    SLICE_X2Y10          FDRE                                         r  div1/num_reg[19]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X2Y10          FDRE (Setup_fdre_C_D)        0.109    15.206    div1/num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                  7.622    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div1/num_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.476    div1/clk
    SLICE_X2Y10          FDRE                                         r  div1/num_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  div1/num_reg[18]/Q
                         net (fo=1, routed)           0.114     1.755    div1/num_reg_n_0_[18]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  div1/num_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.865    div1/num_reg[16]_i_1__0_n_5
    SLICE_X2Y10          FDRE                                         r  div1/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     1.991    div1/clk
    SLICE_X2Y10          FDRE                                         r  div1/num_reg[18]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y10          FDRE (Hold_fdre_C_D)         0.134     1.610    div1/num_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div1/num_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.476    div1/clk
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDRE (Prop_fdre_C_Q)         0.164     1.640 r  div1/num_reg[22]/Q
                         net (fo=1, routed)           0.114     1.755    div1/num_reg_n_0_[22]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  div1/num_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.865    div1/num_reg[20]_i_1__0_n_5
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     1.991    div1/clk
    SLICE_X2Y11          FDRE                                         r  div1/num_reg[22]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X2Y11          FDRE (Hold_fdre_C_D)         0.134     1.610    div1/num_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div1/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.477    div1/clk
    SLICE_X2Y8           FDRE                                         r  div1/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y8           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  div1/num_reg[10]/Q
                         net (fo=1, routed)           0.114     1.756    div1/num_reg_n_0_[10]
    SLICE_X2Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  div1/num_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.866    div1/num_reg[8]_i_1__0_n_5
    SLICE_X2Y8           FDRE                                         r  div1/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     1.992    div1/clk
    SLICE_X2Y8           FDRE                                         r  div1/num_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y8           FDRE (Hold_fdre_C_D)         0.134     1.611    div1/num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div1/num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.477    div1/clk
    SLICE_X2Y9           FDRE                                         r  div1/num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  div1/num_reg[14]/Q
                         net (fo=1, routed)           0.114     1.756    div1/num_reg_n_0_[14]
    SLICE_X2Y9           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  div1/num_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.866    div1/num_reg[12]_i_1__0_n_5
    SLICE_X2Y9           FDRE                                         r  div1/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     1.992    div1/clk
    SLICE_X2Y9           FDRE                                         r  div1/num_reg[14]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y9           FDRE (Hold_fdre_C_D)         0.134     1.611    div1/num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 div1/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div1/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.477    div1/clk
    SLICE_X2Y7           FDRE                                         r  div1/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  div1/num_reg[6]/Q
                         net (fo=1, routed)           0.114     1.756    div1/num_reg_n_0_[6]
    SLICE_X2Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  div1/num_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.866    div1/num_reg[4]_i_1__0_n_5
    SLICE_X2Y7           FDRE                                         r  div1/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     1.992    div1/clk
    SLICE_X2Y7           FDRE                                         r  div1/num_reg[6]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.134     1.611    div1/num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div2/num_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/num_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.593     1.476    div2/clk
    SLICE_X0Y10          FDRE                                         r  div2/num_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  div2/num_reg[22]/Q
                         net (fo=1, routed)           0.121     1.739    div2/num_reg_n_0_[22]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.850 r  div2/num_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.850    div2/num_reg[20]_i_1_n_5
    SLICE_X0Y10          FDRE                                         r  div2/num_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.864     1.991    div2/clk
    SLICE_X0Y10          FDRE                                         r  div2/num_reg[22]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    div2/num_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div2/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.478    div2/clk
    SLICE_X0Y5           FDRE                                         r  div2/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  div2/num_reg[2]/Q
                         net (fo=1, routed)           0.121     1.741    div2/num_reg_n_0_[2]
    SLICE_X0Y5           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  div2/num_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    div2/num_reg[0]_i_1_n_5
    SLICE_X0Y5           FDRE                                         r  div2/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     1.993    div2/clk
    SLICE_X0Y5           FDRE                                         r  div2/num_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y5           FDRE (Hold_fdre_C_D)         0.105     1.583    div2/num_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div2/num_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/num_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.595     1.478    div2/clk
    SLICE_X0Y6           FDRE                                         r  div2/num_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  div2/num_reg[6]/Q
                         net (fo=1, routed)           0.121     1.741    div2/num_reg_n_0_[6]
    SLICE_X0Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.852 r  div2/num_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    div2/num_reg[4]_i_1_n_5
    SLICE_X0Y6           FDRE                                         r  div2/num_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.866     1.993    div2/clk
    SLICE_X0Y6           FDRE                                         r  div2/num_reg[6]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X0Y6           FDRE (Hold_fdre_C_D)         0.105     1.583    div2/num_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div2/num_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/num_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.477    div2/clk
    SLICE_X0Y7           FDRE                                         r  div2/num_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  div2/num_reg[10]/Q
                         net (fo=1, routed)           0.121     1.740    div2/num_reg_n_0_[10]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  div2/num_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    div2/num_reg[8]_i_1_n_5
    SLICE_X0Y7           FDRE                                         r  div2/num_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     1.992    div2/clk
    SLICE_X0Y7           FDRE                                         r  div2/num_reg[10]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    div2/num_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 div2/num_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            div2/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.594     1.477    div2/clk
    SLICE_X0Y8           FDRE                                         r  div2/num_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  div2/num_reg[14]/Q
                         net (fo=1, routed)           0.121     1.740    div2/num_reg_n_0_[14]
    SLICE_X0Y8           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  div2/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    div2/num_reg[12]_i_1_n_5
    SLICE_X0Y8           FDRE                                         r  div2/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.865     1.992    div2/clk
    SLICE_X0Y8           FDRE                                         r  div2/num_reg[14]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    div2/num_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y6     div1/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y8     div1/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y8     div1/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     div1/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     div1/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     div1/num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y9     div1/num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    div1/num_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y10    div1/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     div1/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y8     div1/num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    div1/num_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    div1/num_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    div1/num_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y10    div1/num_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    div1/num_reg[20]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    div1/num_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    div1/num_reg[22]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    div1/num_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     div1/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     div1/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     div1/num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y6     div1/num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     div2/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     div2/num_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     div2/num_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y5     div2/num_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     div2/num_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y6     div2/num_reg[5]/C



