ARM GAS  /tmp/ccoocAih.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB65:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f1xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f1xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccoocAih.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** /**
  62:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f1xx_hal_msp.c ****   */
  64:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 65 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 70 3 view .LVU2
  38              		.loc 1 70 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 70 3 view .LVU4
  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
ARM GAS  /tmp/ccoocAih.s 			page 3


  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 70 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 71 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 71 3 view .LVU8
  54              		.loc 1 71 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 71 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 71 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f1xx_hal_msp.c **** 
  73:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  76:Core/Src/stm32f1xx_hal_msp.c ****   */
  77:Core/Src/stm32f1xx_hal_msp.c ****   ///__HAL_AFIO_REMAP_SWJ_DISABLE();
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 82 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE65:
  79              		.section	.text.HAL_CRC_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_CRC_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  85              		.fpu softvfp
  87              	HAL_CRC_MspInit:
  88              	.LVL0:
  89              	.LFB66:
  83:Core/Src/stm32f1xx_hal_msp.c **** 
  84:Core/Src/stm32f1xx_hal_msp.c **** /**
  85:Core/Src/stm32f1xx_hal_msp.c **** * @brief CRC MSP Initialization
ARM GAS  /tmp/ccoocAih.s 			page 4


  86:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f1xx_hal_msp.c **** * @param hcrc: CRC handle pointer
  88:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f1xx_hal_msp.c **** */
  90:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
  91:Core/Src/stm32f1xx_hal_msp.c **** {
  90              		.loc 1 91 1 is_stmt 1 view -0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 8
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              		@ link register save eliminated.
  92:Core/Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
  95              		.loc 1 92 3 view .LVU15
  96              		.loc 1 92 10 is_stmt 0 view .LVU16
  97 0000 0268     		ldr	r2, [r0]
  98              		.loc 1 92 5 view .LVU17
  99 0002 094B     		ldr	r3, .L12
 100 0004 9A42     		cmp	r2, r3
 101 0006 00D0     		beq	.L11
 102 0008 7047     		bx	lr
 103              	.L11:
  91:Core/Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 104              		.loc 1 91 1 view .LVU18
 105 000a 82B0     		sub	sp, sp, #8
 106              	.LCFI2:
 107              		.cfi_def_cfa_offset 8
  93:Core/Src/stm32f1xx_hal_msp.c ****   {
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c **** 
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 0 */
  97:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_ENABLE();
 108              		.loc 1 98 5 is_stmt 1 view .LVU19
 109              	.LBB4:
 110              		.loc 1 98 5 view .LVU20
 111              		.loc 1 98 5 view .LVU21
 112 000c A3F50053 		sub	r3, r3, #8192
 113 0010 5A69     		ldr	r2, [r3, #20]
 114 0012 42F04002 		orr	r2, r2, #64
 115 0016 5A61     		str	r2, [r3, #20]
 116              		.loc 1 98 5 view .LVU22
 117 0018 5B69     		ldr	r3, [r3, #20]
 118 001a 03F04003 		and	r3, r3, #64
 119 001e 0193     		str	r3, [sp, #4]
 120              		.loc 1 98 5 view .LVU23
 121 0020 019B     		ldr	r3, [sp, #4]
 122              	.LBE4:
 123              		.loc 1 98 5 view .LVU24
  99:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspInit 1 */
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspInit 1 */
 102:Core/Src/stm32f1xx_hal_msp.c ****   }
 103:Core/Src/stm32f1xx_hal_msp.c **** 
 104:Core/Src/stm32f1xx_hal_msp.c **** }
 124              		.loc 1 104 1 is_stmt 0 view .LVU25
 125 0022 02B0     		add	sp, sp, #8
 126              	.LCFI3:
ARM GAS  /tmp/ccoocAih.s 			page 5


 127              		.cfi_def_cfa_offset 0
 128              		@ sp needed
 129 0024 7047     		bx	lr
 130              	.L13:
 131 0026 00BF     		.align	2
 132              	.L12:
 133 0028 00300240 		.word	1073885184
 134              		.cfi_endproc
 135              	.LFE66:
 137              		.section	.text.HAL_CRC_MspDeInit,"ax",%progbits
 138              		.align	1
 139              		.global	HAL_CRC_MspDeInit
 140              		.syntax unified
 141              		.thumb
 142              		.thumb_func
 143              		.fpu softvfp
 145              	HAL_CRC_MspDeInit:
 146              	.LVL1:
 147              	.LFB67:
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 106:Core/Src/stm32f1xx_hal_msp.c **** /**
 107:Core/Src/stm32f1xx_hal_msp.c **** * @brief CRC MSP De-Initialization
 108:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 109:Core/Src/stm32f1xx_hal_msp.c **** * @param hcrc: CRC handle pointer
 110:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 111:Core/Src/stm32f1xx_hal_msp.c **** */
 112:Core/Src/stm32f1xx_hal_msp.c **** void HAL_CRC_MspDeInit(CRC_HandleTypeDef* hcrc)
 113:Core/Src/stm32f1xx_hal_msp.c **** {
 148              		.loc 1 113 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		@ link register save eliminated.
 114:Core/Src/stm32f1xx_hal_msp.c ****   if(hcrc->Instance==CRC)
 153              		.loc 1 114 3 view .LVU27
 154              		.loc 1 114 10 is_stmt 0 view .LVU28
 155 0000 0268     		ldr	r2, [r0]
 156              		.loc 1 114 5 view .LVU29
 157 0002 054B     		ldr	r3, .L17
 158 0004 9A42     		cmp	r2, r3
 159 0006 00D0     		beq	.L16
 160              	.L14:
 115:Core/Src/stm32f1xx_hal_msp.c ****   {
 116:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 0 */
 117:Core/Src/stm32f1xx_hal_msp.c **** 
 118:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 0 */
 119:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 120:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_CRC_CLK_DISABLE();
 121:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 123:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END CRC_MspDeInit 1 */
 124:Core/Src/stm32f1xx_hal_msp.c ****   }
 125:Core/Src/stm32f1xx_hal_msp.c **** 
 126:Core/Src/stm32f1xx_hal_msp.c **** }
 161              		.loc 1 126 1 view .LVU30
 162 0008 7047     		bx	lr
 163              	.L16:
ARM GAS  /tmp/ccoocAih.s 			page 6


 120:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN CRC_MspDeInit 1 */
 164              		.loc 1 120 5 is_stmt 1 view .LVU31
 165 000a 044A     		ldr	r2, .L17+4
 166 000c 5369     		ldr	r3, [r2, #20]
 167 000e 23F04003 		bic	r3, r3, #64
 168 0012 5361     		str	r3, [r2, #20]
 169              		.loc 1 126 1 is_stmt 0 view .LVU32
 170 0014 F8E7     		b	.L14
 171              	.L18:
 172 0016 00BF     		.align	2
 173              	.L17:
 174 0018 00300240 		.word	1073885184
 175 001c 00100240 		.word	1073876992
 176              		.cfi_endproc
 177              	.LFE67:
 179              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 180              		.align	1
 181              		.global	HAL_I2C_MspInit
 182              		.syntax unified
 183              		.thumb
 184              		.thumb_func
 185              		.fpu softvfp
 187              	HAL_I2C_MspInit:
 188              	.LVL2:
 189              	.LFB68:
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c **** /**
 129:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP Initialization
 130:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 131:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 132:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 133:Core/Src/stm32f1xx_hal_msp.c **** */
 134:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 135:Core/Src/stm32f1xx_hal_msp.c **** {
 190              		.loc 1 135 1 is_stmt 1 view -0
 191              		.cfi_startproc
 192              		@ args = 0, pretend = 0, frame = 24
 193              		@ frame_needed = 0, uses_anonymous_args = 0
 194              		.loc 1 135 1 is_stmt 0 view .LVU34
 195 0000 10B5     		push	{r4, lr}
 196              	.LCFI4:
 197              		.cfi_def_cfa_offset 8
 198              		.cfi_offset 4, -8
 199              		.cfi_offset 14, -4
 200 0002 86B0     		sub	sp, sp, #24
 201              	.LCFI5:
 202              		.cfi_def_cfa_offset 32
 136:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 203              		.loc 1 136 3 is_stmt 1 view .LVU35
 204              		.loc 1 136 20 is_stmt 0 view .LVU36
 205 0004 0023     		movs	r3, #0
 206 0006 0293     		str	r3, [sp, #8]
 207 0008 0393     		str	r3, [sp, #12]
 208 000a 0493     		str	r3, [sp, #16]
 209 000c 0593     		str	r3, [sp, #20]
 137:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 210              		.loc 1 137 3 is_stmt 1 view .LVU37
ARM GAS  /tmp/ccoocAih.s 			page 7


 211              		.loc 1 137 10 is_stmt 0 view .LVU38
 212 000e 0268     		ldr	r2, [r0]
 213              		.loc 1 137 5 view .LVU39
 214 0010 114B     		ldr	r3, .L23
 215 0012 9A42     		cmp	r2, r3
 216 0014 01D0     		beq	.L22
 217              	.LVL3:
 218              	.L19:
 138:Core/Src/stm32f1xx_hal_msp.c ****   {
 139:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 140:Core/Src/stm32f1xx_hal_msp.c **** 
 141:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 144:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 145:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 146:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 147:Core/Src/stm32f1xx_hal_msp.c ****     */
 148:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 149:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 150:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 151:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 152:Core/Src/stm32f1xx_hal_msp.c **** 
 153:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 154:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 155:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 156:Core/Src/stm32f1xx_hal_msp.c **** 
 157:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 158:Core/Src/stm32f1xx_hal_msp.c ****   }
 159:Core/Src/stm32f1xx_hal_msp.c **** 
 160:Core/Src/stm32f1xx_hal_msp.c **** }
 219              		.loc 1 160 1 view .LVU40
 220 0016 06B0     		add	sp, sp, #24
 221              	.LCFI6:
 222              		.cfi_remember_state
 223              		.cfi_def_cfa_offset 8
 224              		@ sp needed
 225 0018 10BD     		pop	{r4, pc}
 226              	.LVL4:
 227              	.L22:
 228              	.LCFI7:
 229              		.cfi_restore_state
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 230              		.loc 1 143 5 is_stmt 1 view .LVU41
 231              	.LBB5:
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 232              		.loc 1 143 5 view .LVU42
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 233              		.loc 1 143 5 view .LVU43
 234 001a 104C     		ldr	r4, .L23+4
 235 001c A369     		ldr	r3, [r4, #24]
 236 001e 43F00803 		orr	r3, r3, #8
 237 0022 A361     		str	r3, [r4, #24]
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 238              		.loc 1 143 5 view .LVU44
 239 0024 A369     		ldr	r3, [r4, #24]
 240 0026 03F00803 		and	r3, r3, #8
ARM GAS  /tmp/ccoocAih.s 			page 8


 241 002a 0093     		str	r3, [sp]
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 242              		.loc 1 143 5 view .LVU45
 243 002c 009B     		ldr	r3, [sp]
 244              	.LBE5:
 143:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 245              		.loc 1 143 5 view .LVU46
 148:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 246              		.loc 1 148 5 view .LVU47
 148:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 247              		.loc 1 148 25 is_stmt 0 view .LVU48
 248 002e C023     		movs	r3, #192
 249 0030 0293     		str	r3, [sp, #8]
 149:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 250              		.loc 1 149 5 is_stmt 1 view .LVU49
 149:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 251              		.loc 1 149 26 is_stmt 0 view .LVU50
 252 0032 1223     		movs	r3, #18
 253 0034 0393     		str	r3, [sp, #12]
 150:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 254              		.loc 1 150 5 is_stmt 1 view .LVU51
 150:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 255              		.loc 1 150 27 is_stmt 0 view .LVU52
 256 0036 0323     		movs	r3, #3
 257 0038 0593     		str	r3, [sp, #20]
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 258              		.loc 1 151 5 is_stmt 1 view .LVU53
 259 003a 02A9     		add	r1, sp, #8
 260 003c 0848     		ldr	r0, .L23+8
 261              	.LVL5:
 151:Core/Src/stm32f1xx_hal_msp.c **** 
 262              		.loc 1 151 5 is_stmt 0 view .LVU54
 263 003e FFF7FEFF 		bl	HAL_GPIO_Init
 264              	.LVL6:
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 265              		.loc 1 154 5 is_stmt 1 view .LVU55
 266              	.LBB6:
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 267              		.loc 1 154 5 view .LVU56
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 268              		.loc 1 154 5 view .LVU57
 269 0042 E369     		ldr	r3, [r4, #28]
 270 0044 43F40013 		orr	r3, r3, #2097152
 271 0048 E361     		str	r3, [r4, #28]
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 272              		.loc 1 154 5 view .LVU58
 273 004a E369     		ldr	r3, [r4, #28]
 274 004c 03F40013 		and	r3, r3, #2097152
 275 0050 0193     		str	r3, [sp, #4]
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 276              		.loc 1 154 5 view .LVU59
 277 0052 019B     		ldr	r3, [sp, #4]
 278              	.LBE6:
 154:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 279              		.loc 1 154 5 view .LVU60
 280              		.loc 1 160 1 is_stmt 0 view .LVU61
 281 0054 DFE7     		b	.L19
ARM GAS  /tmp/ccoocAih.s 			page 9


 282              	.L24:
 283 0056 00BF     		.align	2
 284              	.L23:
 285 0058 00540040 		.word	1073763328
 286 005c 00100240 		.word	1073876992
 287 0060 000C0140 		.word	1073810432
 288              		.cfi_endproc
 289              	.LFE68:
 291              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_I2C_MspDeInit
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 297              		.fpu softvfp
 299              	HAL_I2C_MspDeInit:
 300              	.LVL7:
 301              	.LFB69:
 161:Core/Src/stm32f1xx_hal_msp.c **** 
 162:Core/Src/stm32f1xx_hal_msp.c **** /**
 163:Core/Src/stm32f1xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 164:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 165:Core/Src/stm32f1xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 166:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 167:Core/Src/stm32f1xx_hal_msp.c **** */
 168:Core/Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 169:Core/Src/stm32f1xx_hal_msp.c **** {
 302              		.loc 1 169 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 170:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 306              		.loc 1 170 3 view .LVU63
 307              		.loc 1 170 10 is_stmt 0 view .LVU64
 308 0000 0268     		ldr	r2, [r0]
 309              		.loc 1 170 5 view .LVU65
 310 0002 0A4B     		ldr	r3, .L32
 311 0004 9A42     		cmp	r2, r3
 312 0006 00D0     		beq	.L31
 313 0008 7047     		bx	lr
 314              	.L31:
 169:Core/Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 315              		.loc 1 169 1 view .LVU66
 316 000a 10B5     		push	{r4, lr}
 317              	.LCFI8:
 318              		.cfi_def_cfa_offset 8
 319              		.cfi_offset 4, -8
 320              		.cfi_offset 14, -4
 171:Core/Src/stm32f1xx_hal_msp.c ****   {
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 173:Core/Src/stm32f1xx_hal_msp.c **** 
 174:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 175:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 176:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 321              		.loc 1 176 5 is_stmt 1 view .LVU67
 322 000c 084A     		ldr	r2, .L32+4
 323 000e D369     		ldr	r3, [r2, #28]
ARM GAS  /tmp/ccoocAih.s 			page 10


 324 0010 23F40013 		bic	r3, r3, #2097152
 325 0014 D361     		str	r3, [r2, #28]
 177:Core/Src/stm32f1xx_hal_msp.c **** 
 178:Core/Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 179:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 180:Core/Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA
 181:Core/Src/stm32f1xx_hal_msp.c ****     */
 182:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 326              		.loc 1 182 5 view .LVU68
 327 0016 074C     		ldr	r4, .L32+8
 328 0018 4021     		movs	r1, #64
 329 001a 2046     		mov	r0, r4
 330              	.LVL8:
 331              		.loc 1 182 5 is_stmt 0 view .LVU69
 332 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 333              	.LVL9:
 183:Core/Src/stm32f1xx_hal_msp.c **** 
 184:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 334              		.loc 1 184 5 is_stmt 1 view .LVU70
 335 0020 8021     		movs	r1, #128
 336 0022 2046     		mov	r0, r4
 337 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 338              	.LVL10:
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 187:Core/Src/stm32f1xx_hal_msp.c **** 
 188:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 189:Core/Src/stm32f1xx_hal_msp.c ****   }
 190:Core/Src/stm32f1xx_hal_msp.c **** 
 191:Core/Src/stm32f1xx_hal_msp.c **** }
 339              		.loc 1 191 1 is_stmt 0 view .LVU71
 340 0028 10BD     		pop	{r4, pc}
 341              	.L33:
 342 002a 00BF     		.align	2
 343              	.L32:
 344 002c 00540040 		.word	1073763328
 345 0030 00100240 		.word	1073876992
 346 0034 000C0140 		.word	1073810432
 347              		.cfi_endproc
 348              	.LFE69:
 350              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 351              		.align	1
 352              		.global	HAL_RTC_MspInit
 353              		.syntax unified
 354              		.thumb
 355              		.thumb_func
 356              		.fpu softvfp
 358              	HAL_RTC_MspInit:
 359              	.LVL11:
 360              	.LFB70:
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 193:Core/Src/stm32f1xx_hal_msp.c **** /**
 194:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP Initialization
 195:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 196:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 197:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 198:Core/Src/stm32f1xx_hal_msp.c **** */
ARM GAS  /tmp/ccoocAih.s 			page 11


 199:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 200:Core/Src/stm32f1xx_hal_msp.c **** {
 361              		.loc 1 200 1 is_stmt 1 view -0
 362              		.cfi_startproc
 363              		@ args = 0, pretend = 0, frame = 8
 364              		@ frame_needed = 0, uses_anonymous_args = 0
 201:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 365              		.loc 1 201 3 view .LVU73
 366              		.loc 1 201 10 is_stmt 0 view .LVU74
 367 0000 0268     		ldr	r2, [r0]
 368              		.loc 1 201 5 view .LVU75
 369 0002 0C4B     		ldr	r3, .L41
 370 0004 9A42     		cmp	r2, r3
 371 0006 00D0     		beq	.L40
 372 0008 7047     		bx	lr
 373              	.L40:
 200:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 374              		.loc 1 200 1 view .LVU76
 375 000a 00B5     		push	{lr}
 376              	.LCFI9:
 377              		.cfi_def_cfa_offset 4
 378              		.cfi_offset 14, -4
 379 000c 83B0     		sub	sp, sp, #12
 380              	.LCFI10:
 381              		.cfi_def_cfa_offset 16
 202:Core/Src/stm32f1xx_hal_msp.c ****   {
 203:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 204:Core/Src/stm32f1xx_hal_msp.c **** 
 205:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 206:Core/Src/stm32f1xx_hal_msp.c ****     HAL_PWR_EnableBkUpAccess();
 382              		.loc 1 206 5 is_stmt 1 view .LVU77
 383 000e FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 384              	.LVL12:
 207:Core/Src/stm32f1xx_hal_msp.c ****     /* Enable BKP CLK enable for backup registers */
 208:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_BKP_CLK_ENABLE();
 385              		.loc 1 208 5 view .LVU78
 386              	.LBB7:
 387              		.loc 1 208 5 view .LVU79
 388              		.loc 1 208 5 view .LVU80
 389 0012 094B     		ldr	r3, .L41+4
 390 0014 DA69     		ldr	r2, [r3, #28]
 391 0016 42F00062 		orr	r2, r2, #134217728
 392 001a DA61     		str	r2, [r3, #28]
 393              		.loc 1 208 5 view .LVU81
 394 001c DB69     		ldr	r3, [r3, #28]
 395 001e 03F00063 		and	r3, r3, #134217728
 396 0022 0193     		str	r3, [sp, #4]
 397              		.loc 1 208 5 view .LVU82
 398 0024 019B     		ldr	r3, [sp, #4]
 399              	.LBE7:
 400              		.loc 1 208 5 view .LVU83
 209:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 210:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 401              		.loc 1 210 5 view .LVU84
 402 0026 054B     		ldr	r3, .L41+8
 403 0028 0122     		movs	r2, #1
 404 002a 1A60     		str	r2, [r3]
ARM GAS  /tmp/ccoocAih.s 			page 12


 211:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 212:Core/Src/stm32f1xx_hal_msp.c **** 
 213:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 214:Core/Src/stm32f1xx_hal_msp.c ****   }
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 216:Core/Src/stm32f1xx_hal_msp.c **** }
 405              		.loc 1 216 1 is_stmt 0 view .LVU85
 406 002c 03B0     		add	sp, sp, #12
 407              	.LCFI11:
 408              		.cfi_def_cfa_offset 4
 409              		@ sp needed
 410 002e 5DF804FB 		ldr	pc, [sp], #4
 411              	.L42:
 412 0032 00BF     		.align	2
 413              	.L41:
 414 0034 00280040 		.word	1073752064
 415 0038 00100240 		.word	1073876992
 416 003c 3C044242 		.word	1111622716
 417              		.cfi_endproc
 418              	.LFE70:
 420              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 421              		.align	1
 422              		.global	HAL_RTC_MspDeInit
 423              		.syntax unified
 424              		.thumb
 425              		.thumb_func
 426              		.fpu softvfp
 428              	HAL_RTC_MspDeInit:
 429              	.LVL13:
 430              	.LFB71:
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 218:Core/Src/stm32f1xx_hal_msp.c **** /**
 219:Core/Src/stm32f1xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 220:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 221:Core/Src/stm32f1xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 222:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 223:Core/Src/stm32f1xx_hal_msp.c **** */
 224:Core/Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 225:Core/Src/stm32f1xx_hal_msp.c **** {
 431              		.loc 1 225 1 is_stmt 1 view -0
 432              		.cfi_startproc
 433              		@ args = 0, pretend = 0, frame = 0
 434              		@ frame_needed = 0, uses_anonymous_args = 0
 435              		@ link register save eliminated.
 226:Core/Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 436              		.loc 1 226 3 view .LVU87
 437              		.loc 1 226 10 is_stmt 0 view .LVU88
 438 0000 0268     		ldr	r2, [r0]
 439              		.loc 1 226 5 view .LVU89
 440 0002 044B     		ldr	r3, .L46
 441 0004 9A42     		cmp	r2, r3
 442 0006 00D0     		beq	.L45
 443              	.L43:
 227:Core/Src/stm32f1xx_hal_msp.c ****   {
 228:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 229:Core/Src/stm32f1xx_hal_msp.c **** 
 230:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
ARM GAS  /tmp/ccoocAih.s 			page 13


 231:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 232:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 233:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 234:Core/Src/stm32f1xx_hal_msp.c **** 
 235:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 236:Core/Src/stm32f1xx_hal_msp.c ****   }
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c **** }
 444              		.loc 1 238 1 view .LVU90
 445 0008 7047     		bx	lr
 446              	.L45:
 232:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 447              		.loc 1 232 5 is_stmt 1 view .LVU91
 448 000a 034B     		ldr	r3, .L46+4
 449 000c 0022     		movs	r2, #0
 450 000e 1A60     		str	r2, [r3]
 451              		.loc 1 238 1 is_stmt 0 view .LVU92
 452 0010 FAE7     		b	.L43
 453              	.L47:
 454 0012 00BF     		.align	2
 455              	.L46:
 456 0014 00280040 		.word	1073752064
 457 0018 3C044242 		.word	1111622716
 458              		.cfi_endproc
 459              	.LFE71:
 461              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 462              		.align	1
 463              		.global	HAL_SPI_MspInit
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 467              		.fpu softvfp
 469              	HAL_SPI_MspInit:
 470              	.LVL14:
 471              	.LFB72:
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 240:Core/Src/stm32f1xx_hal_msp.c **** /**
 241:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP Initialization
 242:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 243:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 244:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 245:Core/Src/stm32f1xx_hal_msp.c **** */
 246:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 247:Core/Src/stm32f1xx_hal_msp.c **** {
 472              		.loc 1 247 1 is_stmt 1 view -0
 473              		.cfi_startproc
 474              		@ args = 0, pretend = 0, frame = 32
 475              		@ frame_needed = 0, uses_anonymous_args = 0
 476              		.loc 1 247 1 is_stmt 0 view .LVU94
 477 0000 10B5     		push	{r4, lr}
 478              	.LCFI12:
 479              		.cfi_def_cfa_offset 8
 480              		.cfi_offset 4, -8
 481              		.cfi_offset 14, -4
 482 0002 88B0     		sub	sp, sp, #32
 483              	.LCFI13:
 484              		.cfi_def_cfa_offset 40
ARM GAS  /tmp/ccoocAih.s 			page 14


 248:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 485              		.loc 1 248 3 is_stmt 1 view .LVU95
 486              		.loc 1 248 20 is_stmt 0 view .LVU96
 487 0004 0023     		movs	r3, #0
 488 0006 0493     		str	r3, [sp, #16]
 489 0008 0593     		str	r3, [sp, #20]
 490 000a 0693     		str	r3, [sp, #24]
 491 000c 0793     		str	r3, [sp, #28]
 249:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 492              		.loc 1 249 3 is_stmt 1 view .LVU97
 493              		.loc 1 249 10 is_stmt 0 view .LVU98
 494 000e 0368     		ldr	r3, [r0]
 495              		.loc 1 249 5 view .LVU99
 496 0010 2F4A     		ldr	r2, .L54
 497 0012 9342     		cmp	r3, r2
 498 0014 04D0     		beq	.L52
 250:Core/Src/stm32f1xx_hal_msp.c ****   {
 251:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 252:Core/Src/stm32f1xx_hal_msp.c **** 
 253:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 254:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 255:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 256:Core/Src/stm32f1xx_hal_msp.c **** 
 257:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 258:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 259:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 260:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 261:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 262:Core/Src/stm32f1xx_hal_msp.c ****     */
 263:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 264:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 265:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 266:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 267:Core/Src/stm32f1xx_hal_msp.c **** 
 268:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 269:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 270:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 271:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 272:Core/Src/stm32f1xx_hal_msp.c **** 
 273:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 274:Core/Src/stm32f1xx_hal_msp.c **** 
 275:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 276:Core/Src/stm32f1xx_hal_msp.c ****   }
 277:Core/Src/stm32f1xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 499              		.loc 1 277 8 is_stmt 1 view .LVU100
 500              		.loc 1 277 10 is_stmt 0 view .LVU101
 501 0016 2F4A     		ldr	r2, .L54+4
 502 0018 9342     		cmp	r3, r2
 503 001a 29D0     		beq	.L53
 504              	.LVL15:
 505              	.L48:
 278:Core/Src/stm32f1xx_hal_msp.c ****   {
 279:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 0 */
 280:Core/Src/stm32f1xx_hal_msp.c **** 
 281:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 0 */
 282:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 283:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_ENABLE();
ARM GAS  /tmp/ccoocAih.s 			page 15


 284:Core/Src/stm32f1xx_hal_msp.c **** 
 285:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 286:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 287:Core/Src/stm32f1xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 288:Core/Src/stm32f1xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 289:Core/Src/stm32f1xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 290:Core/Src/stm32f1xx_hal_msp.c ****     */
 291:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 292:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 293:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 294:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 295:Core/Src/stm32f1xx_hal_msp.c **** 
 296:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 297:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 298:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 299:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 300:Core/Src/stm32f1xx_hal_msp.c **** 
 301:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_SPI3_ENABLE();
 302:Core/Src/stm32f1xx_hal_msp.c **** 
 303:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspInit 1 */
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 305:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI3_MspInit 1 */
 306:Core/Src/stm32f1xx_hal_msp.c ****   }
 307:Core/Src/stm32f1xx_hal_msp.c **** 
 308:Core/Src/stm32f1xx_hal_msp.c **** }
 506              		.loc 1 308 1 view .LVU102
 507 001c 08B0     		add	sp, sp, #32
 508              	.LCFI14:
 509              		.cfi_remember_state
 510              		.cfi_def_cfa_offset 8
 511              		@ sp needed
 512 001e 10BD     		pop	{r4, pc}
 513              	.LVL16:
 514              	.L52:
 515              	.LCFI15:
 516              		.cfi_restore_state
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 517              		.loc 1 255 5 is_stmt 1 view .LVU103
 518              	.LBB8:
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 519              		.loc 1 255 5 view .LVU104
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 520              		.loc 1 255 5 view .LVU105
 521 0020 2D4B     		ldr	r3, .L54+8
 522 0022 9A69     		ldr	r2, [r3, #24]
 523 0024 42F48052 		orr	r2, r2, #4096
 524 0028 9A61     		str	r2, [r3, #24]
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 525              		.loc 1 255 5 view .LVU106
 526 002a 9A69     		ldr	r2, [r3, #24]
 527 002c 02F48052 		and	r2, r2, #4096
 528 0030 0092     		str	r2, [sp]
 255:Core/Src/stm32f1xx_hal_msp.c **** 
 529              		.loc 1 255 5 view .LVU107
 530 0032 009A     		ldr	r2, [sp]
 531              	.LBE8:
 255:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccoocAih.s 			page 16


 532              		.loc 1 255 5 view .LVU108
 257:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 533              		.loc 1 257 5 view .LVU109
 534              	.LBB9:
 257:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 535              		.loc 1 257 5 view .LVU110
 257:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 536              		.loc 1 257 5 view .LVU111
 537 0034 9A69     		ldr	r2, [r3, #24]
 538 0036 42F00402 		orr	r2, r2, #4
 539 003a 9A61     		str	r2, [r3, #24]
 257:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 540              		.loc 1 257 5 view .LVU112
 541 003c 9B69     		ldr	r3, [r3, #24]
 542 003e 03F00403 		and	r3, r3, #4
 543 0042 0193     		str	r3, [sp, #4]
 257:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 544              		.loc 1 257 5 view .LVU113
 545 0044 019B     		ldr	r3, [sp, #4]
 546              	.LBE9:
 257:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 547              		.loc 1 257 5 view .LVU114
 263:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 548              		.loc 1 263 5 view .LVU115
 263:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 549              		.loc 1 263 25 is_stmt 0 view .LVU116
 550 0046 A023     		movs	r3, #160
 551 0048 0493     		str	r3, [sp, #16]
 264:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 552              		.loc 1 264 5 is_stmt 1 view .LVU117
 264:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 553              		.loc 1 264 26 is_stmt 0 view .LVU118
 554 004a 0223     		movs	r3, #2
 555 004c 0593     		str	r3, [sp, #20]
 265:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 556              		.loc 1 265 5 is_stmt 1 view .LVU119
 265:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 557              		.loc 1 265 27 is_stmt 0 view .LVU120
 558 004e 0323     		movs	r3, #3
 559 0050 0793     		str	r3, [sp, #28]
 266:Core/Src/stm32f1xx_hal_msp.c **** 
 560              		.loc 1 266 5 is_stmt 1 view .LVU121
 561 0052 224C     		ldr	r4, .L54+12
 562 0054 04A9     		add	r1, sp, #16
 563 0056 2046     		mov	r0, r4
 564              	.LVL17:
 266:Core/Src/stm32f1xx_hal_msp.c **** 
 565              		.loc 1 266 5 is_stmt 0 view .LVU122
 566 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 567              	.LVL18:
 268:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 568              		.loc 1 268 5 is_stmt 1 view .LVU123
 268:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 569              		.loc 1 268 25 is_stmt 0 view .LVU124
 570 005c 4023     		movs	r3, #64
 571 005e 0493     		str	r3, [sp, #16]
 269:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccoocAih.s 			page 17


 572              		.loc 1 269 5 is_stmt 1 view .LVU125
 269:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 573              		.loc 1 269 26 is_stmt 0 view .LVU126
 574 0060 0023     		movs	r3, #0
 575 0062 0593     		str	r3, [sp, #20]
 270:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 576              		.loc 1 270 5 is_stmt 1 view .LVU127
 270:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 577              		.loc 1 270 26 is_stmt 0 view .LVU128
 578 0064 0693     		str	r3, [sp, #24]
 271:Core/Src/stm32f1xx_hal_msp.c **** 
 579              		.loc 1 271 5 is_stmt 1 view .LVU129
 580 0066 04A9     		add	r1, sp, #16
 581 0068 2046     		mov	r0, r4
 582 006a FFF7FEFF 		bl	HAL_GPIO_Init
 583              	.LVL19:
 584 006e D5E7     		b	.L48
 585              	.LVL20:
 586              	.L53:
 283:Core/Src/stm32f1xx_hal_msp.c **** 
 587              		.loc 1 283 5 view .LVU130
 588              	.LBB10:
 283:Core/Src/stm32f1xx_hal_msp.c **** 
 589              		.loc 1 283 5 view .LVU131
 283:Core/Src/stm32f1xx_hal_msp.c **** 
 590              		.loc 1 283 5 view .LVU132
 591 0070 194B     		ldr	r3, .L54+8
 592 0072 DA69     		ldr	r2, [r3, #28]
 593 0074 42F40042 		orr	r2, r2, #32768
 594 0078 DA61     		str	r2, [r3, #28]
 283:Core/Src/stm32f1xx_hal_msp.c **** 
 595              		.loc 1 283 5 view .LVU133
 596 007a DA69     		ldr	r2, [r3, #28]
 597 007c 02F40042 		and	r2, r2, #32768
 598 0080 0292     		str	r2, [sp, #8]
 283:Core/Src/stm32f1xx_hal_msp.c **** 
 599              		.loc 1 283 5 view .LVU134
 600 0082 029A     		ldr	r2, [sp, #8]
 601              	.LBE10:
 283:Core/Src/stm32f1xx_hal_msp.c **** 
 602              		.loc 1 283 5 view .LVU135
 285:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 603              		.loc 1 285 5 view .LVU136
 604              	.LBB11:
 285:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 605              		.loc 1 285 5 view .LVU137
 285:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 606              		.loc 1 285 5 view .LVU138
 607 0084 9A69     		ldr	r2, [r3, #24]
 608 0086 42F01002 		orr	r2, r2, #16
 609 008a 9A61     		str	r2, [r3, #24]
 285:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 610              		.loc 1 285 5 view .LVU139
 611 008c 9B69     		ldr	r3, [r3, #24]
 612 008e 03F01003 		and	r3, r3, #16
 613 0092 0393     		str	r3, [sp, #12]
 285:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI3 GPIO Configuration
ARM GAS  /tmp/ccoocAih.s 			page 18


 614              		.loc 1 285 5 view .LVU140
 615 0094 039B     		ldr	r3, [sp, #12]
 616              	.LBE11:
 285:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 617              		.loc 1 285 5 view .LVU141
 291:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 618              		.loc 1 291 5 view .LVU142
 291:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 619              		.loc 1 291 25 is_stmt 0 view .LVU143
 620 0096 4FF4A053 		mov	r3, #5120
 621 009a 0493     		str	r3, [sp, #16]
 292:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 622              		.loc 1 292 5 is_stmt 1 view .LVU144
 292:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 623              		.loc 1 292 26 is_stmt 0 view .LVU145
 624 009c 0223     		movs	r3, #2
 625 009e 0593     		str	r3, [sp, #20]
 293:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 626              		.loc 1 293 5 is_stmt 1 view .LVU146
 293:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 627              		.loc 1 293 27 is_stmt 0 view .LVU147
 628 00a0 0323     		movs	r3, #3
 629 00a2 0793     		str	r3, [sp, #28]
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 630              		.loc 1 294 5 is_stmt 1 view .LVU148
 631 00a4 0E4C     		ldr	r4, .L54+16
 632 00a6 04A9     		add	r1, sp, #16
 633 00a8 2046     		mov	r0, r4
 634              	.LVL21:
 294:Core/Src/stm32f1xx_hal_msp.c **** 
 635              		.loc 1 294 5 is_stmt 0 view .LVU149
 636 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 637              	.LVL22:
 296:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 638              		.loc 1 296 5 is_stmt 1 view .LVU150
 296:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 639              		.loc 1 296 25 is_stmt 0 view .LVU151
 640 00ae 4FF40063 		mov	r3, #2048
 641 00b2 0493     		str	r3, [sp, #16]
 297:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 642              		.loc 1 297 5 is_stmt 1 view .LVU152
 297:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 643              		.loc 1 297 26 is_stmt 0 view .LVU153
 644 00b4 0023     		movs	r3, #0
 645 00b6 0593     		str	r3, [sp, #20]
 298:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 646              		.loc 1 298 5 is_stmt 1 view .LVU154
 298:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 647              		.loc 1 298 26 is_stmt 0 view .LVU155
 648 00b8 0693     		str	r3, [sp, #24]
 299:Core/Src/stm32f1xx_hal_msp.c **** 
 649              		.loc 1 299 5 is_stmt 1 view .LVU156
 650 00ba 04A9     		add	r1, sp, #16
 651 00bc 2046     		mov	r0, r4
 652 00be FFF7FEFF 		bl	HAL_GPIO_Init
 653              	.LVL23:
 301:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccoocAih.s 			page 19


 654              		.loc 1 301 5 view .LVU157
 655              	.LBB12:
 301:Core/Src/stm32f1xx_hal_msp.c **** 
 656              		.loc 1 301 5 view .LVU158
 657 00c2 084A     		ldr	r2, .L54+20
 658 00c4 5368     		ldr	r3, [r2, #4]
 659              	.LVL24:
 301:Core/Src/stm32f1xx_hal_msp.c **** 
 660              		.loc 1 301 5 view .LVU159
 301:Core/Src/stm32f1xx_hal_msp.c **** 
 661              		.loc 1 301 5 view .LVU160
 662 00c6 43F0B853 		orr	r3, r3, #385875968
 663              	.LVL25:
 301:Core/Src/stm32f1xx_hal_msp.c **** 
 664              		.loc 1 301 5 view .LVU161
 665 00ca 5360     		str	r3, [r2, #4]
 666              	.LBE12:
 301:Core/Src/stm32f1xx_hal_msp.c **** 
 667              		.loc 1 301 5 view .LVU162
 668              		.loc 1 308 1 is_stmt 0 view .LVU163
 669 00cc A6E7     		b	.L48
 670              	.L55:
 671 00ce 00BF     		.align	2
 672              	.L54:
 673 00d0 00300140 		.word	1073819648
 674 00d4 003C0040 		.word	1073757184
 675 00d8 00100240 		.word	1073876992
 676 00dc 00080140 		.word	1073809408
 677 00e0 00100140 		.word	1073811456
 678 00e4 00000140 		.word	1073807360
 679              		.cfi_endproc
 680              	.LFE72:
 682              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 683              		.align	1
 684              		.global	HAL_SPI_MspDeInit
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 688              		.fpu softvfp
 690              	HAL_SPI_MspDeInit:
 691              	.LVL26:
 692              	.LFB73:
 309:Core/Src/stm32f1xx_hal_msp.c **** 
 310:Core/Src/stm32f1xx_hal_msp.c **** /**
 311:Core/Src/stm32f1xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 312:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 313:Core/Src/stm32f1xx_hal_msp.c **** * @param hspi: SPI handle pointer
 314:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 315:Core/Src/stm32f1xx_hal_msp.c **** */
 316:Core/Src/stm32f1xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 317:Core/Src/stm32f1xx_hal_msp.c **** {
 693              		.loc 1 317 1 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 697              		.loc 1 317 1 is_stmt 0 view .LVU165
 698 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccoocAih.s 			page 20


 699              	.LCFI16:
 700              		.cfi_def_cfa_offset 8
 701              		.cfi_offset 3, -8
 702              		.cfi_offset 14, -4
 318:Core/Src/stm32f1xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 703              		.loc 1 318 3 is_stmt 1 view .LVU166
 704              		.loc 1 318 10 is_stmt 0 view .LVU167
 705 0002 0368     		ldr	r3, [r0]
 706              		.loc 1 318 5 view .LVU168
 707 0004 0E4A     		ldr	r2, .L62
 708 0006 9342     		cmp	r3, r2
 709 0008 03D0     		beq	.L60
 319:Core/Src/stm32f1xx_hal_msp.c ****   {
 320:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 321:Core/Src/stm32f1xx_hal_msp.c **** 
 322:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 323:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 324:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 325:Core/Src/stm32f1xx_hal_msp.c **** 
 326:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 327:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 328:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 329:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 330:Core/Src/stm32f1xx_hal_msp.c ****     */
 331:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 332:Core/Src/stm32f1xx_hal_msp.c **** 
 333:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 334:Core/Src/stm32f1xx_hal_msp.c **** 
 335:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 336:Core/Src/stm32f1xx_hal_msp.c ****   }
 337:Core/Src/stm32f1xx_hal_msp.c ****   else if(hspi->Instance==SPI3)
 710              		.loc 1 337 8 is_stmt 1 view .LVU169
 711              		.loc 1 337 10 is_stmt 0 view .LVU170
 712 000a 0E4A     		ldr	r2, .L62+4
 713 000c 9342     		cmp	r3, r2
 714 000e 0BD0     		beq	.L61
 715              	.LVL27:
 716              	.L56:
 338:Core/Src/stm32f1xx_hal_msp.c ****   {
 339:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 0 */
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 341:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 0 */
 342:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 343:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_SPI3_CLK_DISABLE();
 344:Core/Src/stm32f1xx_hal_msp.c **** 
 345:Core/Src/stm32f1xx_hal_msp.c ****     /**SPI3 GPIO Configuration
 346:Core/Src/stm32f1xx_hal_msp.c ****     PC10     ------> SPI3_SCK
 347:Core/Src/stm32f1xx_hal_msp.c ****     PC11     ------> SPI3_MISO
 348:Core/Src/stm32f1xx_hal_msp.c ****     PC12     ------> SPI3_MOSI
 349:Core/Src/stm32f1xx_hal_msp.c ****     */
 350:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12);
 351:Core/Src/stm32f1xx_hal_msp.c **** 
 352:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN SPI3_MspDeInit 1 */
 353:Core/Src/stm32f1xx_hal_msp.c **** 
 354:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END SPI3_MspDeInit 1 */
 355:Core/Src/stm32f1xx_hal_msp.c ****   }
 356:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccoocAih.s 			page 21


 357:Core/Src/stm32f1xx_hal_msp.c **** }
 717              		.loc 1 357 1 view .LVU171
 718 0010 08BD     		pop	{r3, pc}
 719              	.LVL28:
 720              	.L60:
 324:Core/Src/stm32f1xx_hal_msp.c **** 
 721              		.loc 1 324 5 is_stmt 1 view .LVU172
 722 0012 02F56042 		add	r2, r2, #57344
 723 0016 9369     		ldr	r3, [r2, #24]
 724 0018 23F48053 		bic	r3, r3, #4096
 725 001c 9361     		str	r3, [r2, #24]
 331:Core/Src/stm32f1xx_hal_msp.c **** 
 726              		.loc 1 331 5 view .LVU173
 727 001e E021     		movs	r1, #224
 728 0020 0948     		ldr	r0, .L62+8
 729              	.LVL29:
 331:Core/Src/stm32f1xx_hal_msp.c **** 
 730              		.loc 1 331 5 is_stmt 0 view .LVU174
 731 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 732              	.LVL30:
 733 0026 F3E7     		b	.L56
 734              	.LVL31:
 735              	.L61:
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 736              		.loc 1 343 5 is_stmt 1 view .LVU175
 737 0028 02F5EA32 		add	r2, r2, #119808
 738 002c D369     		ldr	r3, [r2, #28]
 739 002e 23F40043 		bic	r3, r3, #32768
 740 0032 D361     		str	r3, [r2, #28]
 350:Core/Src/stm32f1xx_hal_msp.c **** 
 741              		.loc 1 350 5 view .LVU176
 742 0034 4FF4E051 		mov	r1, #7168
 743 0038 0448     		ldr	r0, .L62+12
 744              	.LVL32:
 350:Core/Src/stm32f1xx_hal_msp.c **** 
 745              		.loc 1 350 5 is_stmt 0 view .LVU177
 746 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 747              	.LVL33:
 748              		.loc 1 357 1 view .LVU178
 749 003e E7E7     		b	.L56
 750              	.L63:
 751              		.align	2
 752              	.L62:
 753 0040 00300140 		.word	1073819648
 754 0044 003C0040 		.word	1073757184
 755 0048 00080140 		.word	1073809408
 756 004c 00100140 		.word	1073811456
 757              		.cfi_endproc
 758              	.LFE73:
 760              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 761              		.align	1
 762              		.global	HAL_UART_MspInit
 763              		.syntax unified
 764              		.thumb
 765              		.thumb_func
 766              		.fpu softvfp
 768              	HAL_UART_MspInit:
ARM GAS  /tmp/ccoocAih.s 			page 22


 769              	.LVL34:
 770              	.LFB74:
 358:Core/Src/stm32f1xx_hal_msp.c **** 
 359:Core/Src/stm32f1xx_hal_msp.c **** /**
 360:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 361:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 362:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 363:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 364:Core/Src/stm32f1xx_hal_msp.c **** */
 365:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 366:Core/Src/stm32f1xx_hal_msp.c **** {
 771              		.loc 1 366 1 is_stmt 1 view -0
 772              		.cfi_startproc
 773              		@ args = 0, pretend = 0, frame = 24
 774              		@ frame_needed = 0, uses_anonymous_args = 0
 775              		.loc 1 366 1 is_stmt 0 view .LVU180
 776 0000 10B5     		push	{r4, lr}
 777              	.LCFI17:
 778              		.cfi_def_cfa_offset 8
 779              		.cfi_offset 4, -8
 780              		.cfi_offset 14, -4
 781 0002 86B0     		sub	sp, sp, #24
 782              	.LCFI18:
 783              		.cfi_def_cfa_offset 32
 367:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 784              		.loc 1 367 3 is_stmt 1 view .LVU181
 785              		.loc 1 367 20 is_stmt 0 view .LVU182
 786 0004 0023     		movs	r3, #0
 787 0006 0293     		str	r3, [sp, #8]
 788 0008 0393     		str	r3, [sp, #12]
 789 000a 0493     		str	r3, [sp, #16]
 790 000c 0593     		str	r3, [sp, #20]
 368:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 791              		.loc 1 368 3 is_stmt 1 view .LVU183
 792              		.loc 1 368 11 is_stmt 0 view .LVU184
 793 000e 0268     		ldr	r2, [r0]
 794              		.loc 1 368 5 view .LVU185
 795 0010 1A4B     		ldr	r3, .L68
 796 0012 9A42     		cmp	r2, r3
 797 0014 01D0     		beq	.L67
 798              	.LVL35:
 799              	.L64:
 369:Core/Src/stm32f1xx_hal_msp.c ****   {
 370:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 371:Core/Src/stm32f1xx_hal_msp.c **** 
 372:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 373:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 374:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 375:Core/Src/stm32f1xx_hal_msp.c **** 
 376:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 377:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 378:Core/Src/stm32f1xx_hal_msp.c ****     PD5     ------> USART2_TX
 379:Core/Src/stm32f1xx_hal_msp.c ****     PD6     ------> USART2_RX
 380:Core/Src/stm32f1xx_hal_msp.c ****     */
 381:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 382:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 383:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/ccoocAih.s 			page 23


 384:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 385:Core/Src/stm32f1xx_hal_msp.c **** 
 386:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 387:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 388:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 390:Core/Src/stm32f1xx_hal_msp.c **** 
 391:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_USART2_ENABLE();
 392:Core/Src/stm32f1xx_hal_msp.c **** 
 393:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 394:Core/Src/stm32f1xx_hal_msp.c **** 
 395:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 396:Core/Src/stm32f1xx_hal_msp.c ****   }
 397:Core/Src/stm32f1xx_hal_msp.c **** 
 398:Core/Src/stm32f1xx_hal_msp.c **** }
 800              		.loc 1 398 1 view .LVU186
 801 0016 06B0     		add	sp, sp, #24
 802              	.LCFI19:
 803              		.cfi_remember_state
 804              		.cfi_def_cfa_offset 8
 805              		@ sp needed
 806 0018 10BD     		pop	{r4, pc}
 807              	.LVL36:
 808              	.L67:
 809              	.LCFI20:
 810              		.cfi_restore_state
 374:Core/Src/stm32f1xx_hal_msp.c **** 
 811              		.loc 1 374 5 is_stmt 1 view .LVU187
 812              	.LBB13:
 374:Core/Src/stm32f1xx_hal_msp.c **** 
 813              		.loc 1 374 5 view .LVU188
 374:Core/Src/stm32f1xx_hal_msp.c **** 
 814              		.loc 1 374 5 view .LVU189
 815 001a 03F5E633 		add	r3, r3, #117760
 816 001e DA69     		ldr	r2, [r3, #28]
 817 0020 42F40032 		orr	r2, r2, #131072
 818 0024 DA61     		str	r2, [r3, #28]
 374:Core/Src/stm32f1xx_hal_msp.c **** 
 819              		.loc 1 374 5 view .LVU190
 820 0026 DA69     		ldr	r2, [r3, #28]
 821 0028 02F40032 		and	r2, r2, #131072
 822 002c 0092     		str	r2, [sp]
 374:Core/Src/stm32f1xx_hal_msp.c **** 
 823              		.loc 1 374 5 view .LVU191
 824 002e 009A     		ldr	r2, [sp]
 825              	.LBE13:
 374:Core/Src/stm32f1xx_hal_msp.c **** 
 826              		.loc 1 374 5 view .LVU192
 376:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 827              		.loc 1 376 5 view .LVU193
 828              	.LBB14:
 376:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 829              		.loc 1 376 5 view .LVU194
 376:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 830              		.loc 1 376 5 view .LVU195
 831 0030 9A69     		ldr	r2, [r3, #24]
 832 0032 42F02002 		orr	r2, r2, #32
ARM GAS  /tmp/ccoocAih.s 			page 24


 833 0036 9A61     		str	r2, [r3, #24]
 376:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 834              		.loc 1 376 5 view .LVU196
 835 0038 9B69     		ldr	r3, [r3, #24]
 836 003a 03F02003 		and	r3, r3, #32
 837 003e 0193     		str	r3, [sp, #4]
 376:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 838              		.loc 1 376 5 view .LVU197
 839 0040 019B     		ldr	r3, [sp, #4]
 840              	.LBE14:
 376:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 841              		.loc 1 376 5 view .LVU198
 381:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 842              		.loc 1 381 5 view .LVU199
 381:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 843              		.loc 1 381 25 is_stmt 0 view .LVU200
 844 0042 2023     		movs	r3, #32
 845 0044 0293     		str	r3, [sp, #8]
 382:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 846              		.loc 1 382 5 is_stmt 1 view .LVU201
 382:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 847              		.loc 1 382 26 is_stmt 0 view .LVU202
 848 0046 0223     		movs	r3, #2
 849 0048 0393     		str	r3, [sp, #12]
 383:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 850              		.loc 1 383 5 is_stmt 1 view .LVU203
 383:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 851              		.loc 1 383 27 is_stmt 0 view .LVU204
 852 004a 0323     		movs	r3, #3
 853 004c 0593     		str	r3, [sp, #20]
 384:Core/Src/stm32f1xx_hal_msp.c **** 
 854              		.loc 1 384 5 is_stmt 1 view .LVU205
 855 004e 0C4C     		ldr	r4, .L68+4
 856 0050 02A9     		add	r1, sp, #8
 857 0052 2046     		mov	r0, r4
 858              	.LVL37:
 384:Core/Src/stm32f1xx_hal_msp.c **** 
 859              		.loc 1 384 5 is_stmt 0 view .LVU206
 860 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 861              	.LVL38:
 386:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 862              		.loc 1 386 5 is_stmt 1 view .LVU207
 386:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 863              		.loc 1 386 25 is_stmt 0 view .LVU208
 864 0058 4023     		movs	r3, #64
 865 005a 0293     		str	r3, [sp, #8]
 387:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 866              		.loc 1 387 5 is_stmt 1 view .LVU209
 387:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 867              		.loc 1 387 26 is_stmt 0 view .LVU210
 868 005c 0023     		movs	r3, #0
 869 005e 0393     		str	r3, [sp, #12]
 388:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 870              		.loc 1 388 5 is_stmt 1 view .LVU211
 388:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 871              		.loc 1 388 26 is_stmt 0 view .LVU212
 872 0060 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccoocAih.s 			page 25


 389:Core/Src/stm32f1xx_hal_msp.c **** 
 873              		.loc 1 389 5 is_stmt 1 view .LVU213
 874 0062 02A9     		add	r1, sp, #8
 875 0064 2046     		mov	r0, r4
 876 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 877              	.LVL39:
 391:Core/Src/stm32f1xx_hal_msp.c **** 
 878              		.loc 1 391 5 view .LVU214
 879              	.LBB15:
 391:Core/Src/stm32f1xx_hal_msp.c **** 
 880              		.loc 1 391 5 view .LVU215
 881 006a 064A     		ldr	r2, .L68+8
 882 006c 5368     		ldr	r3, [r2, #4]
 883              	.LVL40:
 391:Core/Src/stm32f1xx_hal_msp.c **** 
 884              		.loc 1 391 5 view .LVU216
 391:Core/Src/stm32f1xx_hal_msp.c **** 
 885              		.loc 1 391 5 view .LVU217
 886 006e 43F0E063 		orr	r3, r3, #117440512
 887              	.LVL41:
 391:Core/Src/stm32f1xx_hal_msp.c **** 
 888              		.loc 1 391 5 is_stmt 0 view .LVU218
 889 0072 43F00803 		orr	r3, r3, #8
 890              	.LVL42:
 391:Core/Src/stm32f1xx_hal_msp.c **** 
 891              		.loc 1 391 5 is_stmt 1 view .LVU219
 892 0076 5360     		str	r3, [r2, #4]
 893              	.LBE15:
 391:Core/Src/stm32f1xx_hal_msp.c **** 
 894              		.loc 1 391 5 view .LVU220
 895              		.loc 1 398 1 is_stmt 0 view .LVU221
 896 0078 CDE7     		b	.L64
 897              	.L69:
 898 007a 00BF     		.align	2
 899              	.L68:
 900 007c 00440040 		.word	1073759232
 901 0080 00140140 		.word	1073812480
 902 0084 00000140 		.word	1073807360
 903              		.cfi_endproc
 904              	.LFE74:
 906              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 907              		.align	1
 908              		.global	HAL_UART_MspDeInit
 909              		.syntax unified
 910              		.thumb
 911              		.thumb_func
 912              		.fpu softvfp
 914              	HAL_UART_MspDeInit:
 915              	.LVL43:
 916              	.LFB75:
 399:Core/Src/stm32f1xx_hal_msp.c **** 
 400:Core/Src/stm32f1xx_hal_msp.c **** /**
 401:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 402:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 403:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 404:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 405:Core/Src/stm32f1xx_hal_msp.c **** */
ARM GAS  /tmp/ccoocAih.s 			page 26


 406:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 407:Core/Src/stm32f1xx_hal_msp.c **** {
 917              		.loc 1 407 1 is_stmt 1 view -0
 918              		.cfi_startproc
 919              		@ args = 0, pretend = 0, frame = 0
 920              		@ frame_needed = 0, uses_anonymous_args = 0
 921              		.loc 1 407 1 is_stmt 0 view .LVU223
 922 0000 08B5     		push	{r3, lr}
 923              	.LCFI21:
 924              		.cfi_def_cfa_offset 8
 925              		.cfi_offset 3, -8
 926              		.cfi_offset 14, -4
 408:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART2)
 927              		.loc 1 408 3 is_stmt 1 view .LVU224
 928              		.loc 1 408 11 is_stmt 0 view .LVU225
 929 0002 0268     		ldr	r2, [r0]
 930              		.loc 1 408 5 view .LVU226
 931 0004 064B     		ldr	r3, .L74
 932 0006 9A42     		cmp	r2, r3
 933 0008 00D0     		beq	.L73
 934              	.LVL44:
 935              	.L70:
 409:Core/Src/stm32f1xx_hal_msp.c ****   {
 410:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 411:Core/Src/stm32f1xx_hal_msp.c **** 
 412:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 413:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 414:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 415:Core/Src/stm32f1xx_hal_msp.c **** 
 416:Core/Src/stm32f1xx_hal_msp.c ****     /**USART2 GPIO Configuration
 417:Core/Src/stm32f1xx_hal_msp.c ****     PD5     ------> USART2_TX
 418:Core/Src/stm32f1xx_hal_msp.c ****     PD6     ------> USART2_RX
 419:Core/Src/stm32f1xx_hal_msp.c ****     */
 420:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_5|GPIO_PIN_6);
 421:Core/Src/stm32f1xx_hal_msp.c **** 
 422:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 423:Core/Src/stm32f1xx_hal_msp.c **** 
 424:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 425:Core/Src/stm32f1xx_hal_msp.c ****   }
 426:Core/Src/stm32f1xx_hal_msp.c **** 
 427:Core/Src/stm32f1xx_hal_msp.c **** }
 936              		.loc 1 427 1 view .LVU227
 937 000a 08BD     		pop	{r3, pc}
 938              	.LVL45:
 939              	.L73:
 414:Core/Src/stm32f1xx_hal_msp.c **** 
 940              		.loc 1 414 5 is_stmt 1 view .LVU228
 941 000c 054A     		ldr	r2, .L74+4
 942 000e D369     		ldr	r3, [r2, #28]
 943 0010 23F40033 		bic	r3, r3, #131072
 944 0014 D361     		str	r3, [r2, #28]
 420:Core/Src/stm32f1xx_hal_msp.c **** 
 945              		.loc 1 420 5 view .LVU229
 946 0016 6021     		movs	r1, #96
 947 0018 0348     		ldr	r0, .L74+8
 948              	.LVL46:
 420:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccoocAih.s 			page 27


 949              		.loc 1 420 5 is_stmt 0 view .LVU230
 950 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 951              	.LVL47:
 952              		.loc 1 427 1 view .LVU231
 953 001e F4E7     		b	.L70
 954              	.L75:
 955              		.align	2
 956              	.L74:
 957 0020 00440040 		.word	1073759232
 958 0024 00100240 		.word	1073876992
 959 0028 00140140 		.word	1073812480
 960              		.cfi_endproc
 961              	.LFE75:
 963              		.text
 964              	.Letext0:
 965              		.file 2 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/machine/_default_types.h"
 966              		.file 3 "/opt/gcc-arm-none-eabi-9-2020-q2-update/arm-none-eabi/include/sys/_stdint.h"
 967              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 968              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 969              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f107xc.h"
 970              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 971              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 972              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 973              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 974              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_crc.h"
 975              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 976              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 977              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_spi.h"
 978              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 979              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 980              		.file 17 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
ARM GAS  /tmp/ccoocAih.s 			page 28


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccoocAih.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccoocAih.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccoocAih.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccoocAih.s:80     .text.HAL_CRC_MspInit:0000000000000000 $t
     /tmp/ccoocAih.s:87     .text.HAL_CRC_MspInit:0000000000000000 HAL_CRC_MspInit
     /tmp/ccoocAih.s:133    .text.HAL_CRC_MspInit:0000000000000028 $d
     /tmp/ccoocAih.s:138    .text.HAL_CRC_MspDeInit:0000000000000000 $t
     /tmp/ccoocAih.s:145    .text.HAL_CRC_MspDeInit:0000000000000000 HAL_CRC_MspDeInit
     /tmp/ccoocAih.s:174    .text.HAL_CRC_MspDeInit:0000000000000018 $d
     /tmp/ccoocAih.s:180    .text.HAL_I2C_MspInit:0000000000000000 $t
     /tmp/ccoocAih.s:187    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
     /tmp/ccoocAih.s:285    .text.HAL_I2C_MspInit:0000000000000058 $d
     /tmp/ccoocAih.s:292    .text.HAL_I2C_MspDeInit:0000000000000000 $t
     /tmp/ccoocAih.s:299    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
     /tmp/ccoocAih.s:344    .text.HAL_I2C_MspDeInit:000000000000002c $d
     /tmp/ccoocAih.s:351    .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccoocAih.s:358    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccoocAih.s:414    .text.HAL_RTC_MspInit:0000000000000034 $d
     /tmp/ccoocAih.s:421    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccoocAih.s:428    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccoocAih.s:456    .text.HAL_RTC_MspDeInit:0000000000000014 $d
     /tmp/ccoocAih.s:462    .text.HAL_SPI_MspInit:0000000000000000 $t
     /tmp/ccoocAih.s:469    .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
     /tmp/ccoocAih.s:673    .text.HAL_SPI_MspInit:00000000000000d0 $d
     /tmp/ccoocAih.s:683    .text.HAL_SPI_MspDeInit:0000000000000000 $t
     /tmp/ccoocAih.s:690    .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
     /tmp/ccoocAih.s:753    .text.HAL_SPI_MspDeInit:0000000000000040 $d
     /tmp/ccoocAih.s:761    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccoocAih.s:768    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccoocAih.s:900    .text.HAL_UART_MspInit:000000000000007c $d
     /tmp/ccoocAih.s:907    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccoocAih.s:914    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccoocAih.s:957    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_PWR_EnableBkUpAccess
