// Seed: 3692885000
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input wand id_2,
    output wire id_3,
    output supply1 id_4,
    output tri1 id_5,
    output tri id_6,
    input wand id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wor id_10
);
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input supply0 id_2,
    input tri0 id_3,
    output logic id_4,
    input wor id_5,
    output logic id_6,
    input wire id_7,
    input uwire id_8,
    output tri id_9,
    output supply1 id_10,
    output tri id_11,
    input tri0 id_12,
    input tri id_13,
    input tri1 id_14,
    input uwire id_15,
    input supply0 id_16
);
  parameter id_18 = 1'd0 && 1;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_0,
      id_9,
      id_11,
      id_10,
      id_9,
      id_7,
      id_2,
      id_10,
      id_5
  );
  always @(-1 or posedge 1) begin : LABEL_0
    id_4 = 1;
    if (1) id_6 <= id_14;
  end
endmodule
