guarante describ distribut memori parallel delaunay refin algorithm polyhedr domain gener mesh contain tetrahedra circumradiu shortest edg ratio less 2 long angl separ two incid segment andor facet 90 270 degre input implement elementwis partit conform delaunay mesh restrict polyhedr domain distribut processor parallel system submesh distribut mesh independ refin concurr insert new mesh verticesour algorithm allow new mesh vertex affect submesh tetrahedr submesh interfac induc partit flexibl crucial ensur mesh qualiti introduc unpredict variabl latenc due long delay gather remot data requir updat mesh data structur experi 80 latenc mask comput due finegrain concurr algorithmour experi also show algorithm effici practic even certain domain whose boundari conform theoret limit impos algorithm algorithm describ first step develop much sophist guaranteedqu parallel mesh gener algorithm b introduct recent trend mani control system connect distribut element control system via share broadcast bu instead use pointtopoint link 1 howev fundament differ share bu pointtopoint link firstli bu share number subsystem content access bu must resolv use protocol secondli transmiss signal data virtual instantan differ signal abl toler differ latenc therefor fundament need schedul algorithm decid content resolv way latenc requir met number exist bu technolog paper concern control area network 2 comparison time trigger protocol ttp 3 two buse differ way schedul take dynam approach use prioritybas algorithm decid connect station permit send data bu ttp use static approach station permit fix time slice transmit data common misconcept within automot industri good transmit urgent data unabl provid guarante deadlin met less urgent data 3 5 case dynam schedul algorithm use virtual ident schedul algorithm commonli use realtim system schedul comput processor fact analysi time behaviour system appli almost 1 author contact via email kenminsteryorkacuk copi york technic report cite paper avail via ftp minsteryorkacuk directori pubrealtimepap without chang problem determin worstcas latenc given messag queu transmiss paper reproduc exist processor schedul analysi show analysi appli order analysi remain accur detail implement control must known therefor paper assum exist control intel 82527 illustr applic analysi appli sae benchmark class c automot system safeti critic control applic 4 extend analysi deal fault toler issu paper structur follow next section outlin behaviour implement intel 82527 assum system model section 3 appli basic processor schedul analysi 82527 section 4 appli analysi standard benchmark use number approach section 5 extend basic analysi deal error recoveri show revis analysi reappli benchmark certain fault toler requir final section 6 discuss outstand issu offer conclus 2 system model broadcast bu number processor connect bu via interfac figur 1 host cpu network control bu figur 1 architectur data sourc transmit messag consist 1 8 byte octet messag may transmit period sporad ondemand exampl data sourc road speed could encod 1 byte messag broadcast everi 100 millisecond data sourc assign uniqu identifi repres 11 bit number give 2032 identifi prohibit identifi seven signific bit equal 1 identifi server two purpos filter messag upon recept assign prioriti messag concern close control system assum fix set messag uniqu prioriti tempor characterist rate station bu abl receiv messag base messag identifi particular host cpu need obtain road speed exampl indic identifi bu control messag desir identifi receiv present host cpu thu messag destin use identifi prioriti import part regard realtim perform bu system must way resolv content tdma bu station assign predetermin time slot transmit ethernet station wait silenc start transmit one station tri transmit togeth detect wait randomli determin time period tri next time bu idl ethernet exampl carriersens broadcast bu sinc station wait bu idl ie carrier sens monitor traffic collis also carriersens broadcast bu take much systemat approach content identifi field messag use control access bu collis take advantag certain electr characterist multipl station transmit concurr one station transmit 0 bit station monitor bu see 0 convers station transmit 1 processor monitor bu see 1 terminolog 0 bit term domin 1 bit term recess effect bu act like larg andgat station abl see output gate behaviour use resolv collis station wait bu idl ethernet silenc detect station begin transmit highest prioriti messag held queue whilst monitor bu messag code signific bit identifi field transmit first station transmit recess bit messag identifi monitor bu see domin bu collis detect station know messag transmit highest prioriti messag system stop transmit wait bu becom idl station transmit recess bit see recess bit bu may transmit highest prioriti messag proce transmit next bit identifi field requir identifi uniqu within system station transmit last bit least signific bit identifi without detect collis must transmit highest prioriti queu messag henc start transmit bodi messag identifi uniqu two station attempt transmit differ messag identifi would caus collis arbitr process finish error would occur gener observ make arbitr protocol firstli messag smaller identifi valu higher prioriti messag secondli highest prioriti messag undergo arbitr process without disturb sinc station backedoff ceas transmiss bu next idl whole messag thu transmit without interrupt overhead frame amount total 47 bit includ 11 bit identifi field 4 bit messag length field 16 bit crc field 7 bit endoffram signal 3 bit intermiss frame field bit stuf five consecut bit polar sent control insert extra stuff bit opposit polar stream bit stuf use part error signal mechan 47 overhead bit 34 subject bitstuf data field messag 0 8 byte also bitstuf smallest messag 47 bit largest 130 bit number featur import error recoveri protocol remot transmiss request messag abl perform number check error includ use 16 bit crc appli 8 byte data provid high error coverag violat bit stuf rule failur see acknowledg bit receiv station station includ send station detect error immedi signal transmit error frame consist six bit polar caus station detect error station concurr transmit error frame station resychronis control automat reenter arbitr retransmit fail messag order recov singl error protocol requir transmiss 29 bit error frame retransmiss fail messag error recoveri overhead bound know expect upper bound number error interv well data messag also remot transmiss request rtr messag messag contentless ie zero byte long special mean instruct station hold data messag identifi transmit messag rtr messag intend quickli obtain infrequ use remot data howev benchmark 4 requir rtr messag discuss type messag appli analysi particular control sinc differ control differ behaviour philip 82c200 control much wors time perform ideal behaviour 6 control connect host processor via dualport ram dpram wherebi cpu control access memori simultan perfect control would contain 2032 slot messag given messag sent simpli copi slot correspond messag identifi receiv messag would also copi correspond slot howev sinc slot requir least 8 byte total least 16526 byte memori would requir automot environ amount memori would prohibit expens extra 50 per station multipli ten station per vehicl million vehicl 5m intel 82527 make compromis give 15 slot one slot dedic receiv messag remain 14 slot set either transmit receiv messsag slot map given identifi slot program receiv set receiv messag match identifi mask slot independ program gener interrupt receiv messag slot send messag slot enabl handshak protocol cpu permit given slot multiplex number messag import control dedic receiv slot 15 special slot doubl buffer cpu time empti one buffer whilst shadow buffer avail control paper assum slot static alloc messag slot 15 use receiv messag fit remain slot 82527 quirk messag store slot enter arbitr slot order rather identifi henc prioriti order therefor import alloc messag slot correct order outlin system model messag pass abl analys system deem compos static set hard realtim messag static assign set station connect bu hard realtim messag typic control messag deadlin must met els seriou error said occur messag typic queu softwar task run host cpu term task encompass number activ rang interrupt handler heavyweight process provid oper system given task assum invok event take bound time queue messag time bound instead fix variabl jitter subsequ queu messag term queu jitter purpos paper assum minimum time invoc given task time term period 2 given task send messag everi invoc task messag inherit period send task given messag assign fix identifi henc fix prioriti assum given hard realtim messag must bound size ie contain bound number byte given bound size bound rate messag sent effect bound peak load bu appli schedul analysi obtain latenc bound messag assum may also unbound number soft realtim messag messag hard deadlin may lost transmiss exampl destin processor may busi receiv sent ad valu system ie arriv reason time qualiti aspect system improv paper discuss special algorithm send simplic instead assum sent background traffic ie assign prioriti lower hard realtim messag 3 mention earlier queu hard realtim messag occur jitter variabl queu time follow diagram illustr queue window b figur 2 messag queu jitter shade box diagram repres window task host cpu queue messag jitter import ignor would lead insuffici analysi exampl ignor jitter figur 2 would lead assumpt messag could queu interv durat b fact interv b messag could queu twice late cours task could invok perhap respons emerg would therefor infinit period 3 number algorithm could potenti lead short averag respons time soft realtim messag applic algorithm bu subject ongo research york possibl first queu window b earli possibl next queu window queu jitter defin differ earliest latest possibl time given messag queu realiti may possibl reduc queu jitter know execut task messag queu exampl may minimum amount comput requir task could queue messag therefor event b diagram would occur later start task work address 13 diagram also show period messag deriv task send messag exampl messag sent per invoc task messag inherit period equal period task keep queu jitter messag small might decompos task gener messag two task first task calcul messag content second output task mere queue messag second task invok fix time first task first task alway complet second task run sinc second task littl work typic short worstcas respons time queu jitter inherit messag therefor small gener techniqu discuss detail elsewher 14 briefli discuss messag handl receiv destin station result incom messag must made avail messag sporad one ie sent result chanc event task invok messag arriv case messag arriv rais interrupt host cpu henc assign slot 15 intel 82527 bu control cours possibl arriv messag poll task requir endtoend latenc small poll period may unaccept high arriv period messag dealt without rais interrupt messag static assign slot 82527 pick applic task task could invok clock synchronis notion global clock messag guarante arriv task run seen sole requir commun bu messag bound latenc proceed develop analysi give clearli analysi form key part wider analysi complet system give endtoend time guarante endtoend analysi subject ongo research york establish basic model system abl give analysi bound time behaviour given hard realtim messag 3 analysi 82527 section present analysi bound worstcas latenc given hard realtim messag type analysi almost direct applic processor schedul theori 7 8 9 howev assumpt made analysi firstli deadlin given messag denot must period messag denot secondli bu control must releas bu lower prioriti messag higher prioriti messag pend ie control releas bu send one messag enter pend messag arbitr phase note philip 82c200 control fail meet assumpt worstcas respons time given messag denot r defin longest time start task queu latest time messag arriv destin station note time includ time taken sender task execut queue messag first sight curiou definit measur time queu messag latest arriv might seem better howev content messag reflect result action undertaken task trigger respons event desir measur wider endtoend time associ event jitter given messag denot j inherit respons time task host cpu task schedul fix prioriti preemptiv schedul relat work bound time taken queue messag 10 7 henc determin queu jitter mention earlier oper fix prioriti schedul algorithm howev messag fulli preemptiv sinc high prioriti messag interrupt messag alreadi transmit 4 work burn et al 9 allow behaviour processor schedul work 8 bound worstcas respons time given hard realtim messag follow r j w c term j queu jitter messag give latest queu time messag rel start send task term w repres worstcas queu delay messag due higher prioriti messag preempt messag lower prioriti messag alreadi obtain bu repres longest time taken physic send messag bu time includ time taken frame overhead data content extra stuff bit recal section 2 messag content 34 bit overhead subject bit stuf stuff width 5 follow equat give denot bound size messag byte term bit bit time bu bu run 1 mbitsec 1m queu delay given 4 commonli understood comput field preemption includ stop one activ start continu anoth 2 set hpm set messag system higher prioriti j period given messag j j j queu jitter messag b longest time given messag delay lower prioriti messag equal time taken transmit largest lower prioriti messag defin lpm set lower prioriti messag note unbound number soft realtim messag indetermin size b equal 130t bit notic equat 2 term w appear left right hand side equat rewritten term w simpl solut possibl form recurr relat valu zero w 0 use iter proce converg ie w w equat assum anyth identifi henc prioriti chosen howev work processor schedul 11 8 know optim order prioriti deadlin monoton one task short valu j assign high prioriti appli analysi sae benchmark 4 4 sae benchmark sae report describ set signal sent seven differ subsystem prototyp electr car although car control system engin use pointtopoint link set signal provid good exampl illustr applic bu complex distribut realtim control system seven subsystem batteri batteri vehicl control vc invertermotor control im c instrument panel display in driver input driver brake brake transmiss control tran network connect subsystem requir handl total 53 messag contain sporad signal contain control data sent period period messag fix period implictli requir latenc less equal period messag latenc requir impos applic exampl messag sent result driver action latenc requir 20m respons appear driver instantan reader refer work kopetz 3 detail descript benchmark note kopetz forc interpret benchmark specif give sensibl time figur benchmark fail specifi exampl latenc requir 20m driveriniti messag requir impos kopetz rather benchmark still unspecifi behaviour benchmark system model assum paper requir even sporad messag given period repres maximum rate occur period sporad messag benchmark infer kopetz implicitli assum sporad messag period 20m like kopetz forc assum sensibl valu also hypothesis queu jitter valu follow tabl detail requir messag schedul total 53 messag simpl period messag chanc messag ie queu sporad respons extern event signal number signal descript size bit ms ms period ms traction batteri voltag 8 06 1000 p 1000 batteri vc traction batteri current 8 07 1000 p 1000 batteri vc 3 traction batteri temp averag 8 10 10000 p 10000 batteri vc auxiliari batteri voltag 8 08 1000 p 1000 batteri vc 5 traction batteri temp max 8 11 10000 p 10000 batteri vc 6 auxiliari batteri current 8 09 1000 p 1000 batteri vc 9 brake pressur line 8 transaxl lubric pressur 8 tran vc transact clutch line pressur 8 tran vc traction batteri ground fault 1 12 10000 p 10000 batteri vc 14 hilo contactor openclos 4 01 500 50 batteri vc key switch start 1 03 500 200 driver vc 19 emerg brake 1 05 500 200 driver vc motortran temperatur 2 03 10000 p 10000 tran vc 22 speed control 3 07 500 200 driver vc 26 brake mode parallelsplit 1 08 500 200 driver vc 28 interlock 1 05 500 200 batteri vc 29 high contactor control 8 03 100 p 100 vc batteri batteri revers 2nd gear clutch 2 05 500 200 vc tran l number signal descript size bit ms ms period ms batteri batteri 34 dcdc convert current control 8 06 500 200 vc batteri batteri 36 traction batteri ground fault test 38 backup alarm 1 09 500 200 vc brake warn light 7 10 500 200 vc in 42 torqu command 8 43 torqu measur 8 44 fwdrev 1 12 500 200 vc im c 48 shift progress 1 14 500 200 vc im c process motor speed 8 50 invert temperatur statu 2 06 500 200 im c vc 52 statusmalfunct tbd 8 08 500 200 im c vc 53 main contactor acknowledg 1 15 500 200 vc im c simpl attempt implement problem map messag messag messag gener requir latenc 20 ms less although kopetz give requir latenc 5m one sporad messag messag may queu infrequ exampl reason assum least 50 ms elaps brake pedal depress benchmark give period messag assum period 50m sporad messag mention section 2 special output task could creat messag job mere queu preassembl messag assum model adopt benchmark system analys follow tabl list messag order prioriti ie j order give worstcas latenc comput analysi previou section signal number bold indic signal sporad one symbol indic messag fail meet latenc requir ie messag guarante alway reach destin within time requir symbol indic valid respons time found messag guarante sent next queu ie r j signal n byte ms ms ms r r r 500kbit r signal n byte ms ms ms r r r 500kbit r 43 1 01 50 50 4568 2284 1142 0571 44 1 12 500 200 39848 4300 2150 1075 26 1 08 500 200 8080 3032 1516 28 1 05 500 200 12868 4166 2083 signal n byte ms ms ms r r r 500kbit r problem approach map signal messag approach vc subsystem transmit 14 messag type 82527 use recal 15 slot 82527 one dedic receiv slot return problem shortli seen bu speed 125kbit system guarante meet time constraint see underli reason consid follow tabl bu speed messag utilis bu utilis 500 kbit 398 3132 309 1mbit 199 1566 579 messag utilis calcul use number data byte given messag bu utilis calcul use total number bit includ overhead given messag column head detail breakdown utilis 12 system given bu speed breakdown utilis largest valu messag period divid system remain schedul ie latenc requir met indic much slack system valu close greater 1 indic although system schedul littl room increas load symbol bu speed 125kbit indic valu breakdown utilis found sinc even 0 still result unschedul system seen larg differ messag bu utilis rel larg overhead messag bu speed 125kbit bu utilis greater 100 therefor surpris bu unschedul one way reduc bu utilis messag utilis piggyback messag sent sourc exampl consid batteri subsystem period send four singl byte messag period 100 ms messag number 1 2 4 6 collect singl messag could sent one four byte messag rate would reduc overhead henc bu utilis anoth advantag piggyback number slot requir bu control reduc 14 slot avail 82527 control vc subsystem 14 signal piggyback follow period messag new messag name size byte ms compos batteri high rate 4 1000 1246 batteri low rate 3 10000 3513 brake high rate 2 50 89 im c high rate 2 50 4349 vc high rate 4 50 vc low rate 1 10000 3336 piggyback would implement applic task comput messag content sever signal piggyback singl messag would singl task creat simpl job queu messag period fewer messag send given node queu jitter given messag may slightli less note signal 29 requir sent period 10m piggyback messag vc high rate sent everi 5m thu everi messag sent would contain null data signal need 14 messag type sent vc subsystem follow tabl give time detail messag new messag set signal n byte ms ms ms r r r 500kbit r 28 26 1 03 500 200 19240 6708 2626 1313 signal n byte ms ms ms r r r 500kbit r 44 1 05 500 200 38448 11944 4516 2258 notic time requir met mani messag simpl approach also abl send messag use intel 82527 control sinc subsystem send 14 messag type comparison follow tabl give utilis set messag breakdown utilis system bu speed messag utilis bu utilis 500 kbit 380 1894 412 1mbit 19 947 761 seen piggyback messag lead reduct overhead henc reduct bu utilis gener turn lead increas realtim perform howev piggyback signal singl messag requir signal alway gener togeth may restrict applic piggyback possibl piggyback signal neccesarili gener togeth exampl sporad signal approach take send server messag period sporad signal sent store memori host cpu server messag sent sender task poll signal occur fill content messag appropri approach sporad signal may delay poll period plu worstcas latenc server messag piggyback number sporad signal latenc requir 20m longer server messag period 10m worstcas respons time 10m would suffici altern server messag period 15m worstcas respons time 5m could use transform set messag includ server messag choos server messag period 10m latenc requir 10m follow tabl list messag system signal byte ms ms ms r 125kbit r 250kbit r 500kbit r two sporad signal remain implement sporad messag signal 14 deadlin short meet poll signal sporad sent brake subsystem therefor piggyback sporad signal follow tabl give utilis breakdown utilis system bu speed messag utilis bu utilis 500 kbit 462 2111 3812 1mbit 231 1055 7082 notic breakdown utilis figur system run 125kbit bu close 1 show system schedul probabl accommod urgent signal notic also bu utilis increas despit system schedul four bu speed although overhead higher due poll sporad peak load system lower illustr utilis figur valid sizeabl interv realtim system peak load far import independ overal bu utilis 5 extend analysi error recoveri far assum error occur bu howev analysi section 3 easili extend handl equat 2 amend worstcas respons time given equat 1 e term error recoveri overhead function give expect upper bound overhead due error recoveri could occur interv durat function determin either observ behaviour high nois condit build statist model paper use simpl error function illustr let n error number burst error could occur arbitrarili small interv ie n error error could occur error residu error period ie initi n error error occur error elaps rate higher one everi error number error interv durat bound error error protocol error give rise 29 bit error recoveri overhead follow retransmiss messag messag higher prioriti messag messag retransmit delay messag station attempt retransmit lower prioriti messag messag queu lose arbitr largest messag therefor bound overhead interv henc error function given error error return sae benchmark see perform certain error condit let n error 4 let error 10m pessimist assumpt bit rate 1 mbit equival error rate 1 bit 10 000 measur suggest typic rate 1 bit 10 5 follow tabl give result updat analysi appli previous schedul messag set signal byte ms ms ms r 125kbit r r 500kbit r result show network run 125kbit toler assum error rate speed 250kbit system toler error rate note need transmit messag multipl time instead reli protocol detect error retransmit fail messag altern fault toler strategi disabl error recoveri mechan use replic bu messag sent buse concurr approach taken kopetz ttp bu howev see solut far less flexibl use dynam error recoveri approach sinc bandwidth effect wast normal condit assumpt rate error use inde system must make assumpt appli assumpt dynam recoveri approach 6 discuss conclus analysi report paper enabl protocol use wide rang realtim applic inde use systemwid prioriti order messag transmiss make ideal control network use global approach prioriti also advantag wealth schedul analysi develop fix prioriti processor schedul easili adapt use tool alreadi exist embodi processor schedul similar tool could develop would accur predict worst case messag latenc messag class system could also use system engin ask question intend applic appli analysi exist benchmark assess applic made howev benchmark illustr advantag full flexibl provid support prioriti base analysi particular sporad messag tight deadlin long interarriv time easili accommod also possibl incorpor mani differ failur model predict messag latenc differ level failur experienc 7 r electron exit spaghetti junction road vehicl interchang digit inform control area network high speed commun solut automot control system benchmark class c applic requir consider survey known protocol guarante messag latenc control area network fix prioriti schedul hard realtim system appli new schedul theori static prioriti preemptiv schedul alloc schedul hard realtim task pointtopoint distribut system fix prioriti schedul deadlin prior complet complex fixedprior schedul period realtim task rate monoton schedul algorithm exact characteris averag case behaviour analysi hard realtim commun holist schedul analysi distribut hard realtim system tr construct threedimension delaunay triangul use local transform parallel unstructur grid gener activ messag dataparallel algorithm threedimension delaunay triangul implement condit guarante exist higherdimension constrain delaunay triangul tetrahedr mesh gener delaunay refin mesh gener domain small angl mobil object layer simultan mesh gener partit delaunay mesh ctr daniel spielman shanghua teng alper ngr time complex practic parallel steiner point insert algorithm proceed sixteenth annual acm symposium parallel algorithm architectur june 2730 2004 barcelona spain christo antonopoulo xiaon ding andrey chernikov filip blagojev dimitrio nikolopoulo niko chrisochoid multigrain parallel delaunay mesh gener challeng opportun multithread architectur proceed 19th annual intern confer supercomput june 2022 2005 cambridg massachusett comput databas system generatinn unstructur hexahedr mesh billion element proceed 2004 acmiee confer supercomput p25 novemb 0612 2004 andrey n chernikov niko p chrisochoid practic effici point insert schedul method parallel guarante qualiti delaunay refin proceed 18th annual intern confer supercomput june 26juli 01 2004 malo franc benot hudson gari l miller todd phillip spars parallel delaunay mesh refin proceed nineteenth annual acm symposium parallel algorithm architectur june 0911 2007 san diego california usa