/-
  EvmAsm.Evm64.DivModSpec

  CPS specifications for the 256-bit EVM DIV and MOD programs (Knuth Algorithm D).
  Bottom-up decomposition starting from the simplest phases.
-/

import EvmAsm.Evm64.DivMod
import EvmAsm.Rv64.SyscallSpecs
import EvmAsm.Rv64.ControlFlow
import EvmAsm.Rv64.Tactics.XSimp
import EvmAsm.Rv64.Tactics.RunBlock

open EvmAsm.Rv64.Tactics

namespace EvmAsm.Rv64

-- ============================================================================
-- Zero path: b = 0, push 0. 5 instructions.
-- ============================================================================

/-- Zero path: advance sp by 32, store four zeros at the output location.
    Used when b = 0 (both DIV and MOD return 0). -/
theorem divK_zeroPath_spec (sp : Addr) (base : Addr)
    (m32 m40 m48 m56 : Word)
    (hvalid : ValidMemRange sp 8) :
    let code :=
      (base ↦ᵢ .ADDI .x12 .x12 32) **
      ((base + 4) ↦ᵢ .SD .x12 .x0 0) **
      ((base + 8) ↦ᵢ .SD .x12 .x0 8) **
      ((base + 12) ↦ᵢ .SD .x12 .x0 16) **
      ((base + 16) ↦ᵢ .SD .x12 .x0 24)
    cpsTriple base (base + 20)
      (code **
       (.x12 ↦ᵣ sp) **
       ((sp + 32) ↦ₘ m32) ** ((sp + 40) ↦ₘ m40) **
       ((sp + 48) ↦ₘ m48) ** ((sp + 56) ↦ₘ m56))
      (code **
       (.x12 ↦ᵣ (sp + 32)) **
       ((sp + 32) ↦ₘ (0 : Word)) ** ((sp + 40) ↦ₘ (0 : Word)) **
       ((sp + 48) ↦ₘ (0 : Word)) ** ((sp + 56) ↦ₘ (0 : Word))) := by
  have I0 := addi_spec_gen_same .x12 sp 32 base (by nofun)
  have I1 := sd_x0_spec_gen .x12 (sp + 32) m32 0 (base + 4) (by validMem)
  have I2 := sd_x0_spec_gen .x12 (sp + 32) m40 8 (base + 8) (by validMem)
  have I3 := sd_x0_spec_gen .x12 (sp + 32) m48 16 (base + 12) (by validMem)
  have I4 := sd_x0_spec_gen .x12 (sp + 32) m56 24 (base + 16) (by validMem)
  runBlock I0 I1 I2 I3 I4

-- ============================================================================
-- Phase A body: OR-reduce b[0..3]. 7 instructions (straight-line).
-- Pre/post include BEQ instruction and x0 for branch composition.
-- ============================================================================

/-- Phase A body: load and OR-reduce the 4 limbs of b.
    Produces x5 = b0 ||| b1 ||| b2 ||| b3.
    The BEQ instruction at base+28 and x0 are preserved for branch composition. -/
theorem divK_phaseA_body_spec (sp : Addr) (base : Addr)
    (b0 b1 b2 b3 v5 v10 : Word)
    (hvalid : ValidMemRange sp 8) :
    let code :=
      (base ↦ᵢ .LD .x5 .x12 32) **
      ((base + 4) ↦ᵢ .LD .x10 .x12 40) **
      ((base + 8) ↦ᵢ .OR .x5 .x5 .x10) **
      ((base + 12) ↦ᵢ .LD .x10 .x12 48) **
      ((base + 16) ↦ᵢ .OR .x5 .x5 .x10) **
      ((base + 20) ↦ᵢ .LD .x10 .x12 56) **
      ((base + 24) ↦ᵢ .OR .x5 .x5 .x10) **
      ((base + 28) ↦ᵢ .BEQ .x5 .x0 1016)
    cpsTriple base (base + 28)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x10 ↦ᵣ v10) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + 32) ↦ₘ b0) ** ((sp + 40) ↦ₘ b1) **
       ((sp + 48) ↦ₘ b2) ** ((sp + 56) ↦ₘ b3))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ (b0 ||| b1 ||| b2 ||| b3)) ** (.x10 ↦ᵣ b3) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + 32) ↦ₘ b0) ** ((sp + 40) ↦ₘ b1) **
       ((sp + 48) ↦ₘ b2) ** ((sp + 56) ↦ₘ b3)) := by
  have I0 := ld_spec_gen .x5 .x12 sp v5 b0 32 base (by nofun) (by validMem)
  have I1 := ld_spec_gen .x10 .x12 sp v10 b1 40 (base + 4) (by nofun) (by validMem)
  have I2 := or_spec_gen_rd_eq_rs1 .x5 .x10 b0 b1 (base + 8) (by nofun) (by nofun)
  have I3 := ld_spec_gen .x10 .x12 sp b1 b2 48 (base + 12) (by nofun) (by validMem)
  have I4 := or_spec_gen_rd_eq_rs1 .x5 .x10 (b0 ||| b1) b2 (base + 16) (by nofun) (by nofun)
  have I5 := ld_spec_gen .x10 .x12 sp b2 b3 56 (base + 20) (by nofun) (by validMem)
  have I6 := or_spec_gen_rd_eq_rs1 .x5 .x10 (b0 ||| b1 ||| b2) b3 (base + 24) (by nofun) (by nofun)
  runBlock I0 I1 I2 I3 I4 I5 I6

-- ============================================================================
-- Phase A: full cpsBranch (body + BEQ)
-- ============================================================================

set_option maxHeartbeats 1600000 in
/-- Phase A: OR-reduce b then BEQ to zero path. -/
theorem divK_phaseA_spec (sp : Addr) (base : Addr)
    (b0 b1 b2 b3 v5 v10 : Word)
    (hvalid : ValidMemRange sp 8) :
    let bor := b0 ||| b1 ||| b2 ||| b3
    let code :=
      (base ↦ᵢ .LD .x5 .x12 32) **
      ((base + 4) ↦ᵢ .LD .x10 .x12 40) **
      ((base + 8) ↦ᵢ .OR .x5 .x5 .x10) **
      ((base + 12) ↦ᵢ .LD .x10 .x12 48) **
      ((base + 16) ↦ᵢ .OR .x5 .x5 .x10) **
      ((base + 20) ↦ᵢ .LD .x10 .x12 56) **
      ((base + 24) ↦ᵢ .OR .x5 .x5 .x10) **
      ((base + 28) ↦ᵢ .BEQ .x5 .x0 1016)
    let post :=
      code **
      (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ bor) ** (.x10 ↦ᵣ b3) ** (.x0 ↦ᵣ (0 : Word)) **
      ((sp + 32) ↦ₘ b0) ** ((sp + 40) ↦ₘ b1) **
      ((sp + 48) ↦ₘ b2) ** ((sp + 56) ↦ₘ b3)
    cpsBranch base
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x10 ↦ᵣ v10) ** (.x0 ↦ᵣ (0 : Word)) **
       ((sp + 32) ↦ₘ b0) ** ((sp + 40) ↦ₘ b1) **
       ((sp + 48) ↦ₘ b2) ** ((sp + 56) ↦ₘ b3))
      -- Taken: bor = 0
      ((base + 28) + signExtend13 1016) post
      -- Not taken: bor ≠ 0
      (base + 32) post := by
  intro bor; intro code; intro post
  -- 1. Body: 7 straight-line instructions
  have hbody := divK_phaseA_body_spec sp base b0 b1 b2 b3 v5 v10 hvalid
  -- 2. BEQ: branch at base + 28, drop pure facts from postconditions
  have hbeq_raw := beq_spec_gen .x5 .x0 1016 bor (0 : Word) (base + 28)
  have ha1 : (base + 28 : Addr) + 4 = base + 32 := by bv_omega
  have hbeq : cpsBranch (base + 28)
      (((base + 28) ↦ᵢ .BEQ .x5 .x0 1016) ** (.x5 ↦ᵣ bor) ** (.x0 ↦ᵣ (0 : Word)))
      ((base + 28) + signExtend13 1016)
        (((base + 28) ↦ᵢ .BEQ .x5 .x0 1016) ** (.x5 ↦ᵣ bor) ** (.x0 ↦ᵣ (0 : Word)))
      (base + 32)
        (((base + 28) ↦ᵢ .BEQ .x5 .x0 1016) ** (.x5 ↦ᵣ bor) ** (.x0 ↦ᵣ (0 : Word))) := by
    rw [ha1] at hbeq_raw
    exact cpsBranch_consequence (base + 28) _ _ _ _ _ _ _ _
      (fun _ hp => hp)
      (fun h hp => sepConj_mono_right (sepConj_mono_right
        (fun h' hp' => ((sepConj_pure_right _ _ h').1 hp').1)) h hp)
      (fun h hp => sepConj_mono_right (sepConj_mono_right
        (fun h' hp' => ((sepConj_pure_right _ _ h').1 hp').1)) h hp)
      hbeq_raw
  -- 3. Frame BEQ with body code, x12, x10, and memory
  have hbeq_framed := cpsBranch_frame_left _ _ _ _ _ _
    ((base ↦ᵢ .LD .x5 .x12 32) **
     ((base + 4) ↦ᵢ .LD .x10 .x12 40) **
     ((base + 8) ↦ᵢ .OR .x5 .x5 .x10) **
     ((base + 12) ↦ᵢ .LD .x10 .x12 48) **
     ((base + 16) ↦ᵢ .OR .x5 .x5 .x10) **
     ((base + 20) ↦ᵢ .LD .x10 .x12 56) **
     ((base + 24) ↦ᵢ .OR .x5 .x5 .x10) **
     (.x12 ↦ᵣ sp) ** (.x10 ↦ᵣ b3) **
     ((sp + 32) ↦ₘ b0) ** ((sp + 40) ↦ₘ b1) **
     ((sp + 48) ↦ₘ b2) ** ((sp + 56) ↦ₘ b3))
    (by pcFree) hbeq
  -- 4. Compose body → branch with permutation
  have composed := cpsTriple_seq_cpsBranch_with_perm _ _ _ _ _ _ _ _ _
    (fun h hp => by xperm_hyp hp) hbody hbeq_framed
  -- 5. Final permutation of postconditions
  exact cpsBranch_consequence _
    _ _ _ _ _ _ _ _
    (fun h hp => by xperm_hyp hp)
    (fun h hp => by xperm_hyp hp)
    (fun h hp => by xperm_hyp hp)
    composed

-- ============================================================================
-- Phase B init: zero out q[0..3] and u[5..7], load b[1] and b[2].
-- 9 straight-line instructions.
-- ============================================================================

/-- Phase B init part 1: zero scratch q[0..3] and u[5..7]. 7 instructions. -/
theorem divK_phaseB_init1_spec (sp : Addr) (base : Addr)
    (q0 q1 q2 q3 u5 u6 u7 : Word)
    (hv_q0 : isValidDwordAccess (sp + signExtend12 4088) = true)
    (hv_q1 : isValidDwordAccess (sp + signExtend12 4080) = true)
    (hv_q2 : isValidDwordAccess (sp + signExtend12 4072) = true)
    (hv_q3 : isValidDwordAccess (sp + signExtend12 4064) = true)
    (hv_u5 : isValidDwordAccess (sp + signExtend12 4016) = true)
    (hv_u6 : isValidDwordAccess (sp + signExtend12 4008) = true)
    (hv_u7 : isValidDwordAccess (sp + signExtend12 4000) = true) :
    let code :=
      (base ↦ᵢ .SD .x12 .x0 4088) **
      ((base + 4) ↦ᵢ .SD .x12 .x0 4080) **
      ((base + 8) ↦ᵢ .SD .x12 .x0 4072) **
      ((base + 12) ↦ᵢ .SD .x12 .x0 4064) **
      ((base + 16) ↦ᵢ .SD .x12 .x0 4016) **
      ((base + 20) ↦ᵢ .SD .x12 .x0 4008) **
      ((base + 24) ↦ᵢ .SD .x12 .x0 4000)
    cpsTriple base (base + 28)
      (code **
       (.x12 ↦ᵣ sp) **
       ((sp + signExtend12 4088) ↦ₘ q0) ** ((sp + signExtend12 4080) ↦ₘ q1) **
       ((sp + signExtend12 4072) ↦ₘ q2) ** ((sp + signExtend12 4064) ↦ₘ q3) **
       ((sp + signExtend12 4016) ↦ₘ u5) ** ((sp + signExtend12 4008) ↦ₘ u6) **
       ((sp + signExtend12 4000) ↦ₘ u7))
      (code **
       (.x12 ↦ᵣ sp) **
       ((sp + signExtend12 4088) ↦ₘ (0 : Word)) ** ((sp + signExtend12 4080) ↦ₘ (0 : Word)) **
       ((sp + signExtend12 4072) ↦ₘ (0 : Word)) ** ((sp + signExtend12 4064) ↦ₘ (0 : Word)) **
       ((sp + signExtend12 4016) ↦ₘ (0 : Word)) ** ((sp + signExtend12 4008) ↦ₘ (0 : Word)) **
       ((sp + signExtend12 4000) ↦ₘ (0 : Word))) := by
  have I0 := sd_x0_spec_gen .x12 sp q0 4088 base hv_q0
  have I1 := sd_x0_spec_gen .x12 sp q1 4080 (base + 4) hv_q1
  have I2 := sd_x0_spec_gen .x12 sp q2 4072 (base + 8) hv_q2
  have I3 := sd_x0_spec_gen .x12 sp q3 4064 (base + 12) hv_q3
  have I4 := sd_x0_spec_gen .x12 sp u5 4016 (base + 16) hv_u5
  have I5 := sd_x0_spec_gen .x12 sp u6 4008 (base + 20) hv_u6
  have I6 := sd_x0_spec_gen .x12 sp u7 4000 (base + 24) hv_u7
  runBlock I0 I1 I2 I3 I4 I5 I6

/-- Phase B init part 2: load b[1] and b[2]. 2 instructions. -/
theorem divK_phaseB_init2_spec (sp : Addr) (base : Addr)
    (b1 b2 : Word) (v6 v7 : Word)
    (hvalid : ValidMemRange sp 8) :
    let code :=
      (base ↦ᵢ .LD .x6 .x12 40) **
      ((base + 4) ↦ᵢ .LD .x7 .x12 48)
    cpsTriple base (base + 8)
      (code **
       (.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ v6) ** (.x7 ↦ᵣ v7) **
       ((sp + 40) ↦ₘ b1) ** ((sp + 48) ↦ₘ b2))
      (code **
       (.x12 ↦ᵣ sp) ** (.x6 ↦ᵣ b1) ** (.x7 ↦ᵣ b2) **
       ((sp + 40) ↦ₘ b1) ** ((sp + 48) ↦ₘ b2)) := by
  have I0 := ld_spec_gen .x6 .x12 sp v6 b1 40 base (by nofun) (by validMem)
  have I1 := ld_spec_gen .x7 .x12 sp v7 b2 48 (base + 4) (by nofun) (by validMem)
  runBlock I0 I1

-- ============================================================================
-- Phase C4: Copy a → u[0..4] unshifted (shift = 0). 9 instructions.
-- ============================================================================

/-- Copy a[0..3] to u[0..3] and set u[4] = 0 (no shift needed). -/
theorem divK_copyAU_spec (sp : Addr) (base : Addr)
    (a0 a1 a2 a3 u0 u1 u2 u3 u4 : Word) (v5 : Word)
    (hvalid : ValidMemRange sp 8)
    (hv_u0 : isValidDwordAccess (sp + signExtend12 4056) = true)
    (hv_u1 : isValidDwordAccess (sp + signExtend12 4048) = true)
    (hv_u2 : isValidDwordAccess (sp + signExtend12 4040) = true)
    (hv_u3 : isValidDwordAccess (sp + signExtend12 4032) = true)
    (hv_u4 : isValidDwordAccess (sp + signExtend12 4024) = true) :
    let code :=
      (base ↦ᵢ .LD .x5 .x12 0) **
      ((base + 4) ↦ᵢ .SD .x12 .x5 4056) **
      ((base + 8) ↦ᵢ .LD .x5 .x12 8) **
      ((base + 12) ↦ᵢ .SD .x12 .x5 4048) **
      ((base + 16) ↦ᵢ .LD .x5 .x12 16) **
      ((base + 20) ↦ᵢ .SD .x12 .x5 4040) **
      ((base + 24) ↦ᵢ .LD .x5 .x12 24) **
      ((base + 28) ↦ᵢ .SD .x12 .x5 4032) **
      ((base + 32) ↦ᵢ .SD .x12 .x0 4024)
    cpsTriple base (base + 36)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) **
       ((sp + signExtend12 0) ↦ₘ a0) ** ((sp + 8) ↦ₘ a1) **
       ((sp + 16) ↦ₘ a2) ** ((sp + 24) ↦ₘ a3) **
       ((sp + signExtend12 4056) ↦ₘ u0) ** ((sp + signExtend12 4048) ↦ₘ u1) **
       ((sp + signExtend12 4040) ↦ₘ u2) ** ((sp + signExtend12 4032) ↦ₘ u3) **
       ((sp + signExtend12 4024) ↦ₘ u4))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ a3) **
       ((sp + signExtend12 0) ↦ₘ a0) ** ((sp + 8) ↦ₘ a1) **
       ((sp + 16) ↦ₘ a2) ** ((sp + 24) ↦ₘ a3) **
       ((sp + signExtend12 4056) ↦ₘ a0) ** ((sp + signExtend12 4048) ↦ₘ a1) **
       ((sp + signExtend12 4040) ↦ₘ a2) ** ((sp + signExtend12 4032) ↦ₘ a3) **
       ((sp + signExtend12 4024) ↦ₘ (0 : Word))) := by
  have I0 := ld_spec_gen .x5 .x12 sp v5 a0 0 base (by nofun) (by validMem)
  have I1 := sd_spec_gen .x12 .x5 sp a0 u0 4056 (base + 4) hv_u0
  have I2 := ld_spec_gen .x5 .x12 sp a0 a1 8 (base + 8) (by nofun) (by validMem)
  have I3 := sd_spec_gen .x12 .x5 sp a1 u1 4048 (base + 12) hv_u1
  have I4 := ld_spec_gen .x5 .x12 sp a1 a2 16 (base + 16) (by nofun) (by validMem)
  have I5 := sd_spec_gen .x12 .x5 sp a2 u2 4040 (base + 20) hv_u2
  have I6 := ld_spec_gen .x5 .x12 sp a2 a3 24 (base + 24) (by nofun) (by validMem)
  have I7 := sd_spec_gen .x12 .x5 sp a3 u3 4032 (base + 28) hv_u3
  have I8 := sd_x0_spec_gen .x12 sp u4 4024 (base + 32) hv_u4
  runBlock I0 I1 I2 I3 I4 I5 I6 I7 I8

-- ============================================================================
-- NormB: Normalize b in-place (shift > 0). 21 instructions.
-- Per-limb decomposition: 3 merge limbs (6 instr each) + 1 last limb (3 instr).
-- ============================================================================

/-- NormB merge limb (6 instructions): LD high, LD low, SLL, SRL, OR, SD.
    Computes result = (high <<< shift) ||| (low >>> anti_shift) and stores to high_off.
    x6 = shift, x2 = anti_shift (= 64 - shift as unsigned). -/
theorem divK_normB_merge_spec (high_off low_off : BitVec 12)
    (sp high low v5 v7 shift anti_shift : Word) (base : Addr)
    (hvalid_high : isValidDwordAccess (sp + signExtend12 high_off) = true)
    (hvalid_low : isValidDwordAccess (sp + signExtend12 low_off) = true) :
    let shifted_high := high <<< (shift.toNat % 64)
    let shifted_low := low >>> (anti_shift.toNat % 64)
    let result := shifted_high ||| shifted_low
    let code :=
      (base ↦ᵢ .LD .x5 .x12 high_off) **
      ((base + 4) ↦ᵢ .LD .x7 .x12 low_off) **
      ((base + 8) ↦ᵢ .SLL .x5 .x5 .x6) **
      ((base + 12) ↦ᵢ .SRL .x7 .x7 .x2) **
      ((base + 16) ↦ᵢ .OR .x5 .x5 .x7) **
      ((base + 20) ↦ᵢ .SD .x12 .x5 high_off)
    cpsTriple base (base + 24)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x7 ↦ᵣ v7) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 high_off) ↦ₘ high) **
       ((sp + signExtend12 low_off) ↦ₘ low))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x7 ↦ᵣ shifted_low) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 high_off) ↦ₘ result) **
       ((sp + signExtend12 low_off) ↦ₘ low)) := by
  intro shifted_high; intro shifted_low; intro result; intro code
  have I0 := ld_spec_gen .x5 .x12 sp v5 high high_off base (by nofun) hvalid_high
  have I1 := ld_spec_gen .x7 .x12 sp v7 low low_off (base + 4) (by nofun) hvalid_low
  have I2 := sll_spec_gen_rd_eq_rs1 .x5 .x6 high shift (base + 8) (by nofun) (by nofun)
  have I3 := srl_spec_gen_rd_eq_rs1 .x7 .x2 low anti_shift (base + 12) (by nofun) (by nofun)
  have I4 := or_spec_gen_rd_eq_rs1 .x5 .x7 shifted_high shifted_low (base + 16) (by nofun) (by nofun)
  have I5 := sd_spec_gen .x12 .x5 sp result high high_off (base + 20) hvalid_high
  runBlock I0 I1 I2 I3 I4 I5

/-- NormB last limb (3 instructions): LD, SLL, SD.
    Computes result = val <<< shift and stores to off. -/
theorem divK_normB_last_spec (off : BitVec 12)
    (sp val v5 shift : Word) (base : Addr)
    (hvalid : isValidDwordAccess (sp + signExtend12 off) = true) :
    let result := val <<< (shift.toNat % 64)
    let code :=
      (base ↦ᵢ .LD .x5 .x12 off) **
      ((base + 4) ↦ᵢ .SLL .x5 .x5 .x6) **
      ((base + 8) ↦ᵢ .SD .x12 .x5 off)
    cpsTriple base (base + 12)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 off) ↦ₘ val))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 off) ↦ₘ result)) := by
  intro result; intro code
  have I0 := ld_spec_gen .x5 .x12 sp v5 val off base (by nofun) hvalid
  have I1 := sll_spec_gen_rd_eq_rs1 .x5 .x6 val shift (base + 4) (by nofun) (by nofun)
  have I2 := sd_spec_gen .x12 .x5 sp result val off (base + 8) hvalid
  runBlock I0 I1 I2

-- ============================================================================
-- NormA: Normalize a → u[0..4] (shift > 0). 20 instructions (excl. JAL).
-- Per-limb decomposition: top (3 instr) + 3 merge (5 instr each) + last (2 instr).
-- ============================================================================

/-- NormA top: LD a[3], SRL to x7, SD u[4]. 3 instructions.
    Computes u[4] = a[3] >>> anti_shift (overflow bits from top limb). -/
theorem divK_normA_top_spec (src_off dst_off : BitVec 12)
    (sp val v5 v7 anti_shift dst_old : Word) (base : Addr)
    (hvalid_src : isValidDwordAccess (sp + signExtend12 src_off) = true)
    (hvalid_dst : isValidDwordAccess (sp + signExtend12 dst_off) = true) :
    let result := val >>> (anti_shift.toNat % 64)
    let code :=
      (base ↦ᵢ .LD .x5 .x12 src_off) **
      ((base + 4) ↦ᵢ .SRL .x7 .x5 .x2) **
      ((base + 8) ↦ᵢ .SD .x12 .x7 dst_off)
    cpsTriple base (base + 12)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x7 ↦ᵣ v7) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 src_off) ↦ₘ val) **
       ((sp + signExtend12 dst_off) ↦ₘ dst_old))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ val) ** (.x7 ↦ᵣ result) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 src_off) ↦ₘ val) **
       ((sp + signExtend12 dst_off) ↦ₘ result)) := by
  intro result; intro code
  have I0 := ld_spec_gen .x5 .x12 sp v5 val src_off base (by nofun) hvalid_src
  have I1 := srl_spec_gen .x7 .x5 .x2 v7 val anti_shift (base + 4) (by nofun)
  have I2 := sd_spec_gen .x12 .x7 sp result dst_old dst_off (base + 8) hvalid_dst
  runBlock I0 I1 I2

/-- NormA merge type A (5 instructions): x5 holds current limb.
    LD next into x7, SLL x5 by shift, SRL x10 from x7 by anti_shift, OR into x5, SD.
    Used for u[3] and u[1] computation. -/
theorem divK_normA_mergeA_spec (next_off dst_off : BitVec 12)
    (sp current next v7 v10 shift anti_shift dst_old : Word) (base : Addr)
    (hvalid_next : isValidDwordAccess (sp + signExtend12 next_off) = true)
    (hvalid_dst : isValidDwordAccess (sp + signExtend12 dst_off) = true) :
    let shifted_curr := current <<< (shift.toNat % 64)
    let shifted_next := next >>> (anti_shift.toNat % 64)
    let result := shifted_curr ||| shifted_next
    let code :=
      (base ↦ᵢ .LD .x7 .x12 next_off) **
      ((base + 4) ↦ᵢ .SLL .x5 .x5 .x6) **
      ((base + 8) ↦ᵢ .SRL .x10 .x7 .x2) **
      ((base + 12) ↦ᵢ .OR .x5 .x5 .x10) **
      ((base + 16) ↦ᵢ .SD .x12 .x5 dst_off)
    cpsTriple base (base + 20)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ current) ** (.x7 ↦ᵣ v7) ** (.x10 ↦ᵣ v10) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 next_off) ↦ₘ next) **
       ((sp + signExtend12 dst_off) ↦ₘ dst_old))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x7 ↦ᵣ next) ** (.x10 ↦ᵣ shifted_next) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 next_off) ↦ₘ next) **
       ((sp + signExtend12 dst_off) ↦ₘ result)) := by
  intro shifted_curr; intro shifted_next; intro result; intro code
  have I0 := ld_spec_gen .x7 .x12 sp v7 next next_off base (by nofun) hvalid_next
  have I1 := sll_spec_gen_rd_eq_rs1 .x5 .x6 current shift (base + 4) (by nofun) (by nofun)
  have I2 := srl_spec_gen .x10 .x7 .x2 v10 next anti_shift (base + 8) (by nofun)
  have I3 := or_spec_gen_rd_eq_rs1 .x5 .x10 shifted_curr shifted_next (base + 12) (by nofun) (by nofun)
  have I4 := sd_spec_gen .x12 .x5 sp result dst_old dst_off (base + 16) hvalid_dst
  runBlock I0 I1 I2 I3 I4

/-- NormA merge type B (5 instructions): x7 holds current limb.
    LD next into x5, SLL x7 by shift, SRL x10 from x5 by anti_shift, OR into x7, SD.
    Used for u[2] computation. -/
theorem divK_normA_mergeB_spec (next_off dst_off : BitVec 12)
    (sp current next v5 v10 shift anti_shift dst_old : Word) (base : Addr)
    (hvalid_next : isValidDwordAccess (sp + signExtend12 next_off) = true)
    (hvalid_dst : isValidDwordAccess (sp + signExtend12 dst_off) = true) :
    let shifted_curr := current <<< (shift.toNat % 64)
    let shifted_next := next >>> (anti_shift.toNat % 64)
    let result := shifted_curr ||| shifted_next
    let code :=
      (base ↦ᵢ .LD .x5 .x12 next_off) **
      ((base + 4) ↦ᵢ .SLL .x7 .x7 .x6) **
      ((base + 8) ↦ᵢ .SRL .x10 .x5 .x2) **
      ((base + 12) ↦ᵢ .OR .x7 .x7 .x10) **
      ((base + 16) ↦ᵢ .SD .x12 .x7 dst_off)
    cpsTriple base (base + 20)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x7 ↦ᵣ current) ** (.x10 ↦ᵣ v10) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 next_off) ↦ₘ next) **
       ((sp + signExtend12 dst_off) ↦ₘ dst_old))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ next) ** (.x7 ↦ᵣ result) ** (.x10 ↦ᵣ shifted_next) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 next_off) ↦ₘ next) **
       ((sp + signExtend12 dst_off) ↦ₘ result)) := by
  intro shifted_curr; intro shifted_next; intro result; intro code
  have I0 := ld_spec_gen .x5 .x12 sp v5 next next_off base (by nofun) hvalid_next
  have I1 := sll_spec_gen_rd_eq_rs1 .x7 .x6 current shift (base + 4) (by nofun) (by nofun)
  have I2 := srl_spec_gen .x10 .x5 .x2 v10 next anti_shift (base + 8) (by nofun)
  have I3 := or_spec_gen_rd_eq_rs1 .x7 .x10 shifted_curr shifted_next (base + 12) (by nofun) (by nofun)
  have I4 := sd_spec_gen .x12 .x7 sp result dst_old dst_off (base + 16) hvalid_dst
  runBlock I0 I1 I2 I3 I4

/-- NormA last limb (2 instructions): SLL x7 by shift, SD to dst_off.
    Computes u[0] = a[0] <<< shift. -/
theorem divK_normA_last_spec (dst_off : BitVec 12)
    (sp val shift dst_old : Word) (base : Addr)
    (hvalid_dst : isValidDwordAccess (sp + signExtend12 dst_off) = true) :
    let result := val <<< (shift.toNat % 64)
    let code :=
      (base ↦ᵢ .SLL .x7 .x7 .x6) **
      ((base + 4) ↦ᵢ .SD .x12 .x7 dst_off)
    cpsTriple base (base + 8)
      (code **
       (.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ val) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 dst_off) ↦ₘ dst_old))
      (code **
       (.x12 ↦ᵣ sp) ** (.x7 ↦ᵣ result) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 dst_off) ↦ₘ result)) := by
  intro result; intro code
  have I0 := sll_spec_gen_rd_eq_rs1 .x7 .x6 val shift base (by nofun) (by nofun)
  have I1 := sd_spec_gen .x12 .x7 sp result dst_old dst_off (base + 4) hvalid_dst
  runBlock I0 I1

-- ============================================================================
-- Denorm: De-normalize remainder. Per-limb specs for the shift body.
-- Same structure as NormB but SRL/SLL swapped (right-shift with merge from above).
-- ============================================================================

/-- Denorm merge limb (6 instructions): LD curr, LD next, SRL, SLL, OR, SD.
    Computes result = (curr >>> shift) ||| (next <<< anti_shift) and stores to curr_off.
    x6 = shift, x2 = anti_shift. -/
theorem divK_denorm_merge_spec (curr_off next_off : BitVec 12)
    (sp curr next v5 v7 shift anti_shift : Word) (base : Addr)
    (hvalid_curr : isValidDwordAccess (sp + signExtend12 curr_off) = true)
    (hvalid_next : isValidDwordAccess (sp + signExtend12 next_off) = true) :
    let shifted_curr := curr >>> (shift.toNat % 64)
    let shifted_next := next <<< (anti_shift.toNat % 64)
    let result := shifted_curr ||| shifted_next
    let code :=
      (base ↦ᵢ .LD .x5 .x12 curr_off) **
      ((base + 4) ↦ᵢ .LD .x7 .x12 next_off) **
      ((base + 8) ↦ᵢ .SRL .x5 .x5 .x6) **
      ((base + 12) ↦ᵢ .SLL .x7 .x7 .x2) **
      ((base + 16) ↦ᵢ .OR .x5 .x5 .x7) **
      ((base + 20) ↦ᵢ .SD .x12 .x5 curr_off)
    cpsTriple base (base + 24)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x7 ↦ᵣ v7) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 curr_off) ↦ₘ curr) **
       ((sp + signExtend12 next_off) ↦ₘ next))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x7 ↦ᵣ shifted_next) **
       (.x6 ↦ᵣ shift) ** (.x2 ↦ᵣ anti_shift) **
       ((sp + signExtend12 curr_off) ↦ₘ result) **
       ((sp + signExtend12 next_off) ↦ₘ next)) := by
  intro shifted_curr; intro shifted_next; intro result; intro code
  have I0 := ld_spec_gen .x5 .x12 sp v5 curr curr_off base (by nofun) hvalid_curr
  have I1 := ld_spec_gen .x7 .x12 sp v7 next next_off (base + 4) (by nofun) hvalid_next
  have I2 := srl_spec_gen_rd_eq_rs1 .x5 .x6 curr shift (base + 8) (by nofun) (by nofun)
  have I3 := sll_spec_gen_rd_eq_rs1 .x7 .x2 next anti_shift (base + 12) (by nofun) (by nofun)
  have I4 := or_spec_gen_rd_eq_rs1 .x5 .x7 shifted_curr shifted_next (base + 16) (by nofun) (by nofun)
  have I5 := sd_spec_gen .x12 .x5 sp result curr curr_off (base + 20) hvalid_curr
  runBlock I0 I1 I2 I3 I4 I5

/-- Denorm last limb (3 instructions): LD, SRL, SD.
    Computes result = val >>> shift and stores to off. -/
theorem divK_denorm_last_spec (off : BitVec 12)
    (sp val v5 shift : Word) (base : Addr)
    (hvalid : isValidDwordAccess (sp + signExtend12 off) = true) :
    let result := val >>> (shift.toNat % 64)
    let code :=
      (base ↦ᵢ .LD .x5 .x12 off) **
      ((base + 4) ↦ᵢ .SRL .x5 .x5 .x6) **
      ((base + 8) ↦ᵢ .SD .x12 .x5 off)
    cpsTriple base (base + 12)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 off) ↦ₘ val))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ result) ** (.x6 ↦ᵣ shift) **
       ((sp + signExtend12 off) ↦ₘ result)) := by
  intro result; intro code
  have I0 := ld_spec_gen .x5 .x12 sp v5 val off base (by nofun) hvalid
  have I1 := srl_spec_gen_rd_eq_rs1 .x5 .x6 val shift (base + 4) (by nofun) (by nofun)
  have I2 := sd_spec_gen .x12 .x5 sp result val off (base + 8) hvalid
  runBlock I0 I1 I2

-- ============================================================================
-- Epilogue: Copy q[0..3] or u[0..3] to output. 10 instructions each.
-- Split into load phase (4 LD) + store phase (ADDI + 4 SD) + JAL.
-- ============================================================================

/-- Epilogue load phase: load 4 values from scratch space. 4 instructions.
    Loads q[0..3] (for DIV) or u[0..3] (for MOD) into x5, x6, x7, x10. -/
theorem divK_epilogue_load_spec (off0 off1 off2 off3 : BitVec 12)
    (sp r0 r1 r2 r3 v5 v6 v7 v10 : Word) (base : Addr)
    (hv0 : isValidDwordAccess (sp + signExtend12 off0) = true)
    (hv1 : isValidDwordAccess (sp + signExtend12 off1) = true)
    (hv2 : isValidDwordAccess (sp + signExtend12 off2) = true)
    (hv3 : isValidDwordAccess (sp + signExtend12 off3) = true) :
    let code :=
      (base ↦ᵢ .LD .x5 .x12 off0) **
      ((base + 4) ↦ᵢ .LD .x6 .x12 off1) **
      ((base + 8) ↦ᵢ .LD .x7 .x12 off2) **
      ((base + 12) ↦ᵢ .LD .x10 .x12 off3)
    cpsTriple base (base + 16)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ v5) ** (.x6 ↦ᵣ v6) ** (.x7 ↦ᵣ v7) ** (.x10 ↦ᵣ v10) **
       ((sp + signExtend12 off0) ↦ₘ r0) ** ((sp + signExtend12 off1) ↦ₘ r1) **
       ((sp + signExtend12 off2) ↦ₘ r2) ** ((sp + signExtend12 off3) ↦ₘ r3))
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ r0) ** (.x6 ↦ᵣ r1) ** (.x7 ↦ᵣ r2) ** (.x10 ↦ᵣ r3) **
       ((sp + signExtend12 off0) ↦ₘ r0) ** ((sp + signExtend12 off1) ↦ₘ r1) **
       ((sp + signExtend12 off2) ↦ₘ r2) ** ((sp + signExtend12 off3) ↦ₘ r3)) := by
  have I0 := ld_spec_gen .x5 .x12 sp v5 r0 off0 base (by nofun) hv0
  have I1 := ld_spec_gen .x6 .x12 sp v6 r1 off1 (base + 4) (by nofun) hv1
  have I2 := ld_spec_gen .x7 .x12 sp v7 r2 off2 (base + 8) (by nofun) hv2
  have I3 := ld_spec_gen .x10 .x12 sp v10 r3 off3 (base + 12) (by nofun) hv3
  runBlock I0 I1 I2 I3

/-- Epilogue store phase: ADDI sp+32, store 4 values, JAL to exit. 6 instructions. -/
theorem divK_epilogue_store_spec (sp : Addr) (base : Addr)
    (r0 r1 r2 r3 m0 m8 m16 m24 : Word) (jal_off : BitVec 21)
    (hvalid : ValidMemRange sp 8) :
    let code :=
      (base ↦ᵢ .ADDI .x12 .x12 32) **
      ((base + 4) ↦ᵢ .SD .x12 .x5 0) **
      ((base + 8) ↦ᵢ .SD .x12 .x6 8) **
      ((base + 12) ↦ᵢ .SD .x12 .x7 16) **
      ((base + 16) ↦ᵢ .SD .x12 .x10 24) **
      ((base + 20) ↦ᵢ .JAL .x0 jal_off)
    cpsTriple base (base + 20 + signExtend21 jal_off)
      (code **
       (.x12 ↦ᵣ sp) ** (.x5 ↦ᵣ r0) ** (.x6 ↦ᵣ r1) ** (.x7 ↦ᵣ r2) ** (.x10 ↦ᵣ r3) **
       ((sp + 32) ↦ₘ m0) ** ((sp + 40) ↦ₘ m8) **
       ((sp + 48) ↦ₘ m16) ** ((sp + 56) ↦ₘ m24))
      (code **
       (.x12 ↦ᵣ (sp + 32)) ** (.x5 ↦ᵣ r0) ** (.x6 ↦ᵣ r1) ** (.x7 ↦ᵣ r2) ** (.x10 ↦ᵣ r3) **
       ((sp + 32) ↦ₘ r0) ** ((sp + 40) ↦ₘ r1) **
       ((sp + 48) ↦ₘ r2) ** ((sp + 56) ↦ₘ r3)) := by
  have I0 := addi_spec_gen_same .x12 sp 32 base (by nofun)
  have I1 := sd_spec_gen .x12 .x5 (sp + 32) r0 m0 0 (base + 4) (by validMem)
  have I2 := sd_spec_gen .x12 .x6 (sp + 32) r1 m8 8 (base + 8) (by validMem)
  have I3 := sd_spec_gen .x12 .x7 (sp + 32) r2 m16 16 (base + 12) (by validMem)
  have I4 := sd_spec_gen .x12 .x10 (sp + 32) r3 m24 24 (base + 16) (by validMem)
  have I5 := jal_x0_spec_gen jal_off (base + 20)
  runBlock I0 I1 I2 I3 I4 I5

end EvmAsm.Rv64
