# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano_Lab.srcs/sources_1/new/Add_Sub_RCA.vhd" \
"../../../../Nano_Lab.srcs/sources_1/imports/new/FA.vhd" \
"../../../../Nano_Lab.srcs/sources_1/imports/new/HA.vhd" \
"../../../../Nano_Lab.srcs/sim_1/new/Add_Sub_RCA_TB.vhd" \

# Do not sort compile order
nosort
