// Seed: 484503384
`timescale 1ps / 1ps
module module_0;
  logic id_0;
  logic id_1;
  always @(1 or posedge id_0) begin
    id_1 = 1;
  end
  assign id_0 = 1 * id_0;
  type_5(
      id_0, {id_0, 1, id_2}, id_2
  );
endmodule
