###########################################
## Statistics of Channel 0
###########################################
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_read_row_hits              =      2253070   # Number of read row buffer hits
num_write_buf_hits             =            0   # Number of write buffer hits
num_reads_done                 =      2965012   # Number of read requests issued
num_writes_done                =       986598   # Number of read requests issued
num_cycles                     =     60279433   # Number of DRAM cycles
num_srefx_cmds                 =            0   # Number of SREFX commands
epoch_num                      =           45   # Number of epochs
num_read_cmds                  =      2964942   # Number of READ/READP commands
num_act_cmds                   =      1291106   # Number of ACT commands
num_write_row_hits             =       410234   # Number of write row buffer hits
num_pre_cmds                   =      1291086   # Number of PRE commands
num_write_cmds                 =       986583   # Number of WRITE/WRITEP commands
num_ondemand_pres              =      1171676   # Number of ondemend PRE commands
num_ref_cmds                   =        11594   # Number of REF commands
num_refb_cmds                  =            0   # Number of REFb commands
num_srefe_cmds                 =            0   # Number of SREFE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
all_bank_idle_cycles.0         =      6178585   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      6051937   # Cyles of all bank idle in rank rank.1
rank_active_cycles.0           =     54100848   # Cyles of rank active rank.0
rank_active_cycles.1           =     54227496   # Cyles of rank active rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2437021   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =       612814   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       376992   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       173756   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       125378   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        65854   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        44841   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        32961   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        21466   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        12446   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        48084   # Request interarrival latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           72   # Read request latency (cycles)
read_latency[20-39]            =      1660651   # Read request latency (cycles)
read_latency[40-59]            =       254056   # Read request latency (cycles)
read_latency[60-79]            =       500742   # Read request latency (cycles)
read_latency[80-99]            =        98922   # Read request latency (cycles)
read_latency[100-119]          =        77566   # Read request latency (cycles)
read_latency[120-139]          =        73982   # Read request latency (cycles)
read_latency[140-159]          =        59218   # Read request latency (cycles)
read_latency[160-179]          =        40507   # Read request latency (cycles)
read_latency[180-199]          =        28031   # Read request latency (cycles)
read_latency[200-]             =       171265   # Read request latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            2   # Write cmd latency (cycles)
write_latency[20-39]           =           55   # Write cmd latency (cycles)
write_latency[40-59]           =          760   # Write cmd latency (cycles)
write_latency[60-79]           =        19929   # Write cmd latency (cycles)
write_latency[80-99]           =        48637   # Write cmd latency (cycles)
write_latency[100-119]         =        38043   # Write cmd latency (cycles)
write_latency[120-139]         =        34470   # Write cmd latency (cycles)
write_latency[140-159]         =        54961   # Write cmd latency (cycles)
write_latency[160-179]         =        53182   # Write cmd latency (cycles)
write_latency[180-199]         =        43355   # Write cmd latency (cycles)
write_latency[200-]            =       693189   # Write cmd latency (cycles)
refb_energy                    =           -0   # Refresh-bank energy
ref_energy                     =  2.17269e+10   # Refresh energy
write_energy                   =  5.37964e+09   # Write energy
act_energy                     =  1.05106e+10   # Activation energy
read_energy                    =  1.82166e+10   # Read energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
act_stb_energy.0               =  4.25882e+10   # Active standby energy rank.0
act_stb_energy.1               =  4.26879e+10   # Active standby energy rank.1
pre_stb_energy.0               =  4.15201e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.0669e+09   # Precharge standby energy rank.1
average_interarrival           =      15.2544   # Average request interarrival latency (cycles)
average_read_latency           =      66.9882   # Average read request latency (cycles)
average_power                  =      2477.28   # Average power (mW)
average_bandwidth              =      5.59402   # Average bandwidth
total_energy                   =  1.49329e+11   # Total energy (pJ)
