<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock spine multiplexers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-7918e1c1.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-spine-multiplexers"><a class="header" href="#clock-spine-multiplexers">Clock spine multiplexers</a></h1>
<h2 id="tile-clk_term"><a class="header" href="#tile-clk_term">Tile CLK_TERM</a></h2>
<p>Cells: 1</p>
<h3 id="switchbox-hrow_int"><a class="header" href="#switchbox-hrow_int">Switchbox HROW_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_TERM wire support GCLK[0], GCLK[1], GCLK[2], GCLK[3], GCLK[4], GCLK[5], GCLK[6], GCLK[7], GCLK[8], GCLK[9], GCLK[10], GCLK[11], GCLK[12], GCLK[13], GCLK[14], GCLK[15], GCLK[16], GCLK[17], GCLK[18], GCLK[19], GCLK[20], GCLK[21], GCLK[22], GCLK[23], GCLK[24], GCLK[25], GCLK[26], GCLK[27], GCLK[28], GCLK[29], GCLK[30], GCLK[31]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_TERM-HROW_INT-support-GCLK[0]-GCLK[1]-GCLK[2]-GCLK[3]-GCLK[4]-GCLK[5]-GCLK[6]-GCLK[7]-GCLK[8]-GCLK[9]-GCLK[10]-GCLK[11]-GCLK[12]-GCLK[13]-GCLK[14]-GCLK[15]-GCLK[16]-GCLK[17]-GCLK[18]-GCLK[19]-GCLK[20]-GCLK[21]-GCLK[22]-GCLK[23]-GCLK[24]-GCLK[25]-GCLK[26]-GCLK[27]-GCLK[28]-GCLK[29]-GCLK[30]-GCLK[31]-0"><a href="#virtex4-CLK_TERM-bit-MAIN[0][79]">MAIN[0][79]</a></td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_TERM wire support GIOB[0], GIOB[1], GIOB[2], GIOB[3], GIOB[4], GIOB[5], GIOB[6], GIOB[7], GIOB[8], GIOB[9], GIOB[10], GIOB[11], GIOB[12], GIOB[13], GIOB[14], GIOB[15]</caption>
<thead>
<tr><th>Bit</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_TERM-HROW_INT-support-GIOB[0]-GIOB[1]-GIOB[2]-GIOB[3]-GIOB[4]-GIOB[5]-GIOB[6]-GIOB[7]-GIOB[8]-GIOB[9]-GIOB[10]-GIOB[11]-GIOB[12]-GIOB[13]-GIOB[14]-GIOB[15]-0"><a href="#virtex4-CLK_TERM-bit-MAIN[0][12]">MAIN[0][12]</a></td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_TERM rect MAIN</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_TERM-bit-MAIN[0][79]" title="MAIN[0][79]">
<a href="#virtex4-CLK_TERM-HROW_INT-support-GCLK[0]-GCLK[1]-GCLK[2]-GCLK[3]-GCLK[4]-GCLK[5]-GCLK[6]-GCLK[7]-GCLK[8]-GCLK[9]-GCLK[10]-GCLK[11]-GCLK[12]-GCLK[13]-GCLK[14]-GCLK[15]-GCLK[16]-GCLK[17]-GCLK[18]-GCLK[19]-GCLK[20]-GCLK[21]-GCLK[22]-GCLK[23]-GCLK[24]-GCLK[25]-GCLK[26]-GCLK[27]-GCLK[28]-GCLK[29]-GCLK[30]-GCLK[31]-0">HROW_INT: wire support (GCLK[0], GCLK[1], GCLK[2], GCLK[3], GCLK[4], GCLK[5], GCLK[6], GCLK[7], GCLK[8], GCLK[9], GCLK[10], GCLK[11], GCLK[12], GCLK[13], GCLK[14], GCLK[15], GCLK[16], GCLK[17], GCLK[18], GCLK[19], GCLK[20], GCLK[21], GCLK[22], GCLK[23], GCLK[24], GCLK[25], GCLK[26], GCLK[27], GCLK[28], GCLK[29], GCLK[30], GCLK[31]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_TERM-bit-MAIN[0][12]" title="MAIN[0][12]">
<a href="#virtex4-CLK_TERM-HROW_INT-support-GIOB[0]-GIOB[1]-GIOB[2]-GIOB[3]-GIOB[4]-GIOB[5]-GIOB[6]-GIOB[7]-GIOB[8]-GIOB[9]-GIOB[10]-GIOB[11]-GIOB[12]-GIOB[13]-GIOB[14]-GIOB[15]-0">HROW_INT: wire support (GIOB[0], GIOB[1], GIOB[2], GIOB[3], GIOB[4], GIOB[5], GIOB[6], GIOB[7], GIOB[8], GIOB[9], GIOB[10], GIOB[11], GIOB[12], GIOB[13], GIOB[14], GIOB[15]) bit 0</a>
</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_iob_s"><a class="header" href="#tile-clk_iob_s">Tile CLK_IOB_S</a></h2>
<p>Cells: 16</p>
<h3 id="switchbox-clk_int"><a class="header" href="#switchbox-clk_int">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[0]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][18]">MAIN[1][0][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[0]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][16]">MAIN[1][0][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[0]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][15]">MAIN[1][0][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[0]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][14]">MAIN[1][0][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[0]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][11]">MAIN[1][0][11]</a></td><td>CELL[0].GIOB[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[1]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][38]">MAIN[1][0][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[1]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][36]">MAIN[1][0][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[1]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][35]">MAIN[1][0][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[1]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][34]">MAIN[1][0][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[1]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][31]">MAIN[1][0][31]</a></td><td>CELL[0].GIOB[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[2]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[2]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][18]">MAIN[1][2][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[2]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][16]">MAIN[1][2][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[2]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][15]">MAIN[1][2][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[2]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][14]">MAIN[1][2][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[2]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][11]">MAIN[1][2][11]</a></td><td>CELL[0].GIOB[2]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[3]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[3]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][38]">MAIN[1][2][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[3]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][36]">MAIN[1][2][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[3]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][35]">MAIN[1][2][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[3]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][34]">MAIN[1][2][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[3]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][31]">MAIN[1][2][31]</a></td><td>CELL[0].GIOB[3]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[4]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[4]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][58]">MAIN[1][0][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[4]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][56]">MAIN[1][0][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[4]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][55]">MAIN[1][0][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[4]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][54]">MAIN[1][0][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[4]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][51]">MAIN[1][0][51]</a></td><td>CELL[0].GIOB[4]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[5]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[5]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][78]">MAIN[1][0][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[5]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][76]">MAIN[1][0][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[5]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][75]">MAIN[1][0][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[5]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][74]">MAIN[1][0][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[5]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][0][71]">MAIN[1][0][71]</a></td><td>CELL[0].GIOB[5]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[6]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[6]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][58]">MAIN[1][2][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[6]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][56]">MAIN[1][2][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[6]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][55]">MAIN[1][2][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[6]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][54]">MAIN[1][2][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[6]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][51]">MAIN[1][2][51]</a></td><td>CELL[0].GIOB[6]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[7]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[7]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][78]">MAIN[1][2][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[7]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][76]">MAIN[1][2][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[7]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][75]">MAIN[1][2][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[7]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][74]">MAIN[1][2][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[7]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[1][2][71]">MAIN[1][2][71]</a></td><td>CELL[0].GIOB[7]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[8]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[8]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][18]">MAIN[2][0][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[8]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][16]">MAIN[2][0][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[8]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][15]">MAIN[2][0][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[8]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][14]">MAIN[2][0][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[8]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][11]">MAIN[2][0][11]</a></td><td>CELL[0].GIOB[8]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[9]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[9]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][38]">MAIN[2][0][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[9]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][36]">MAIN[2][0][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[9]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][35]">MAIN[2][0][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[9]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][34]">MAIN[2][0][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[9]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][31]">MAIN[2][0][31]</a></td><td>CELL[0].GIOB[9]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[10]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[10]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][18]">MAIN[2][2][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[10]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][16]">MAIN[2][2][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[10]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][15]">MAIN[2][2][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[10]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][14]">MAIN[2][2][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[10]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][11]">MAIN[2][2][11]</a></td><td>CELL[0].GIOB[10]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[11]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[11]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][38]">MAIN[2][2][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[11]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][36]">MAIN[2][2][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[11]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][35]">MAIN[2][2][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[11]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][34]">MAIN[2][2][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[11]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][31]">MAIN[2][2][31]</a></td><td>CELL[0].GIOB[11]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[12]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[12]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][58]">MAIN[2][0][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[12]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][56]">MAIN[2][0][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[12]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][55]">MAIN[2][0][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[12]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][54]">MAIN[2][0][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[12]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][51]">MAIN[2][0][51]</a></td><td>CELL[0].GIOB[12]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[13]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[13]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][78]">MAIN[2][0][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[13]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][76]">MAIN[2][0][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[13]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][75]">MAIN[2][0][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[13]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][74]">MAIN[2][0][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[13]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][0][71]">MAIN[2][0][71]</a></td><td>CELL[0].GIOB[13]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[14]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[14]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][58]">MAIN[2][2][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[14]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][56]">MAIN[2][2][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[14]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][55]">MAIN[2][2][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[14]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][54]">MAIN[2][2][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[14]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][51]">MAIN[2][2][51]</a></td><td>CELL[0].GIOB[14]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes GIOB[15]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[15]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][78]">MAIN[2][2][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[15]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][76]">MAIN[2][2][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[15]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][75]">MAIN[2][2][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[15]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][74]">MAIN[2][2][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[15]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[2][2][71]">MAIN[2][2][71]</a></td><td>CELL[0].GIOB[15]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[0]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][19]">MAIN[11][0][19]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][18]">MAIN[11][0][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][17]">MAIN[11][0][17]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][16]">MAIN[11][0][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][4]">MAIN[11][0][4]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][15]">MAIN[11][2][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][13]">MAIN[11][2][13]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][13]">MAIN[11][0][13]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][14]">MAIN[11][0][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][0]">MAIN[11][0][0]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][10]">MAIN[11][0][10]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][7]">MAIN[11][0][7]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][6]">MAIN[11][0][6]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][5]">MAIN[11][0][5]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][2]">MAIN[11][0][2]</a></td><td>CELL[0].IMUX_BUFG_O[0]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[1]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][19]">MAIN[11][2][19]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][18]">MAIN[11][2][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][17]">MAIN[11][2][17]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][16]">MAIN[11][2][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][4]">MAIN[11][2][4]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][14]">MAIN[11][2][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][12]">MAIN[11][2][12]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][12]">MAIN[11][0][12]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][15]">MAIN[11][0][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][0]">MAIN[11][2][0]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][10]">MAIN[11][2][10]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][7]">MAIN[11][2][7]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][6]">MAIN[11][2][6]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][5]">MAIN[11][2][5]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][2]">MAIN[11][2][2]</a></td><td>CELL[0].IMUX_BUFG_O[1]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[2]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][39]">MAIN[11][0][39]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][38]">MAIN[11][0][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][37]">MAIN[11][0][37]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][36]">MAIN[11][0][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][24]">MAIN[11][0][24]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][35]">MAIN[11][2][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][33]">MAIN[11][2][33]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][33]">MAIN[11][0][33]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][34]">MAIN[11][0][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][20]">MAIN[11][0][20]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][30]">MAIN[11][0][30]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][27]">MAIN[11][0][27]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][26]">MAIN[11][0][26]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][25]">MAIN[11][0][25]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][22]">MAIN[11][0][22]</a></td><td>CELL[0].IMUX_BUFG_O[2]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[3]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][39]">MAIN[11][2][39]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][38]">MAIN[11][2][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][37]">MAIN[11][2][37]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][36]">MAIN[11][2][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][24]">MAIN[11][2][24]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][34]">MAIN[11][2][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][32]">MAIN[11][2][32]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][32]">MAIN[11][0][32]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][35]">MAIN[11][0][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][20]">MAIN[11][2][20]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][30]">MAIN[11][2][30]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][27]">MAIN[11][2][27]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][26]">MAIN[11][2][26]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][25]">MAIN[11][2][25]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][22]">MAIN[11][2][22]</a></td><td>CELL[0].IMUX_BUFG_O[3]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[4]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][59]">MAIN[11][0][59]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][58]">MAIN[11][0][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][57]">MAIN[11][0][57]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][56]">MAIN[11][0][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][44]">MAIN[11][0][44]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][55]">MAIN[11][2][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][53]">MAIN[11][2][53]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][53]">MAIN[11][0][53]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][54]">MAIN[11][0][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][40]">MAIN[11][0][40]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][50]">MAIN[11][0][50]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][47]">MAIN[11][0][47]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][46]">MAIN[11][0][46]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][45]">MAIN[11][0][45]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][42]">MAIN[11][0][42]</a></td><td>CELL[0].IMUX_BUFG_O[4]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[5]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][59]">MAIN[11][2][59]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][58]">MAIN[11][2][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][57]">MAIN[11][2][57]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][56]">MAIN[11][2][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][44]">MAIN[11][2][44]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][54]">MAIN[11][2][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][52]">MAIN[11][2][52]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][52]">MAIN[11][0][52]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][55]">MAIN[11][0][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][40]">MAIN[11][2][40]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][50]">MAIN[11][2][50]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][47]">MAIN[11][2][47]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][46]">MAIN[11][2][46]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][45]">MAIN[11][2][45]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][42]">MAIN[11][2][42]</a></td><td>CELL[0].IMUX_BUFG_O[5]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[6]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][79]">MAIN[11][0][79]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][78]">MAIN[11][0][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][77]">MAIN[11][0][77]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][76]">MAIN[11][0][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][64]">MAIN[11][0][64]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][75]">MAIN[11][2][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][73]">MAIN[11][2][73]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][73]">MAIN[11][0][73]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][74]">MAIN[11][0][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][60]">MAIN[11][0][60]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][70]">MAIN[11][0][70]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][67]">MAIN[11][0][67]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][66]">MAIN[11][0][66]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][65]">MAIN[11][0][65]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][62]">MAIN[11][0][62]</a></td><td>CELL[0].IMUX_BUFG_O[6]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[7]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][79]">MAIN[11][2][79]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][78]">MAIN[11][2][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][77]">MAIN[11][2][77]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][76]">MAIN[11][2][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][64]">MAIN[11][2][64]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][74]">MAIN[11][2][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][72]">MAIN[11][2][72]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][72]">MAIN[11][0][72]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][0][75]">MAIN[11][0][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][60]">MAIN[11][2][60]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][70]">MAIN[11][2][70]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][67]">MAIN[11][2][67]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][66]">MAIN[11][2][66]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][65]">MAIN[11][2][65]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[11][2][62]">MAIN[11][2][62]</a></td><td>CELL[0].IMUX_BUFG_O[7]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[8]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][19]">MAIN[12][0][19]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][18]">MAIN[12][0][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][17]">MAIN[12][0][17]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][16]">MAIN[12][0][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][4]">MAIN[12][0][4]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][15]">MAIN[12][2][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][13]">MAIN[12][2][13]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][13]">MAIN[12][0][13]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][14]">MAIN[12][0][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][0]">MAIN[12][0][0]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][10]">MAIN[12][0][10]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][7]">MAIN[12][0][7]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][6]">MAIN[12][0][6]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][5]">MAIN[12][0][5]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][2]">MAIN[12][0][2]</a></td><td>CELL[0].IMUX_BUFG_O[8]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[9]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][19]">MAIN[12][2][19]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][18]">MAIN[12][2][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][17]">MAIN[12][2][17]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][16]">MAIN[12][2][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][4]">MAIN[12][2][4]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][14]">MAIN[12][2][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][12]">MAIN[12][2][12]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][12]">MAIN[12][0][12]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][15]">MAIN[12][0][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][0]">MAIN[12][2][0]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][10]">MAIN[12][2][10]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][7]">MAIN[12][2][7]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][6]">MAIN[12][2][6]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][5]">MAIN[12][2][5]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][2]">MAIN[12][2][2]</a></td><td>CELL[0].IMUX_BUFG_O[9]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[10]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][39]">MAIN[12][0][39]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][38]">MAIN[12][0][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][37]">MAIN[12][0][37]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][36]">MAIN[12][0][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][24]">MAIN[12][0][24]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][35]">MAIN[12][2][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][33]">MAIN[12][2][33]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][33]">MAIN[12][0][33]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][34]">MAIN[12][0][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][20]">MAIN[12][0][20]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][30]">MAIN[12][0][30]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][27]">MAIN[12][0][27]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][26]">MAIN[12][0][26]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][25]">MAIN[12][0][25]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][22]">MAIN[12][0][22]</a></td><td>CELL[0].IMUX_BUFG_O[10]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[10]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[11]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][39]">MAIN[12][2][39]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][38]">MAIN[12][2][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][37]">MAIN[12][2][37]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][36]">MAIN[12][2][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][24]">MAIN[12][2][24]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][34]">MAIN[12][2][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][32]">MAIN[12][2][32]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][32]">MAIN[12][0][32]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][35]">MAIN[12][0][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][20]">MAIN[12][2][20]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][30]">MAIN[12][2][30]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][27]">MAIN[12][2][27]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][26]">MAIN[12][2][26]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][25]">MAIN[12][2][25]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][22]">MAIN[12][2][22]</a></td><td>CELL[0].IMUX_BUFG_O[11]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[11]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[12]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][59]">MAIN[12][0][59]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][58]">MAIN[12][0][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][57]">MAIN[12][0][57]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][56]">MAIN[12][0][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][44]">MAIN[12][0][44]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][55]">MAIN[12][2][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][53]">MAIN[12][2][53]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][53]">MAIN[12][0][53]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][54]">MAIN[12][0][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][40]">MAIN[12][0][40]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][50]">MAIN[12][0][50]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][47]">MAIN[12][0][47]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][46]">MAIN[12][0][46]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][45]">MAIN[12][0][45]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][42]">MAIN[12][0][42]</a></td><td>CELL[0].IMUX_BUFG_O[12]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[12]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[13]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][59]">MAIN[12][2][59]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][58]">MAIN[12][2][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][57]">MAIN[12][2][57]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][56]">MAIN[12][2][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][44]">MAIN[12][2][44]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][54]">MAIN[12][2][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][52]">MAIN[12][2][52]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][52]">MAIN[12][0][52]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][55]">MAIN[12][0][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][40]">MAIN[12][2][40]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][50]">MAIN[12][2][50]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][47]">MAIN[12][2][47]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][46]">MAIN[12][2][46]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][45]">MAIN[12][2][45]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][42]">MAIN[12][2][42]</a></td><td>CELL[0].IMUX_BUFG_O[13]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[13]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[14]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][79]">MAIN[12][0][79]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][78]">MAIN[12][0][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][77]">MAIN[12][0][77]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][76]">MAIN[12][0][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][64]">MAIN[12][0][64]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][75]">MAIN[12][2][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][73]">MAIN[12][2][73]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][73]">MAIN[12][0][73]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][74]">MAIN[12][0][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][60]">MAIN[12][0][60]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][70]">MAIN[12][0][70]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][67]">MAIN[12][0][67]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][66]">MAIN[12][0][66]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][65]">MAIN[12][0][65]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][62]">MAIN[12][0][62]</a></td><td>CELL[0].IMUX_BUFG_O[14]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[14]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[15]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][79]">MAIN[12][2][79]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][78]">MAIN[12][2][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][77]">MAIN[12][2][77]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][76]">MAIN[12][2][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][64]">MAIN[12][2][64]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][74]">MAIN[12][2][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][72]">MAIN[12][2][72]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][72]">MAIN[12][0][72]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][0][75]">MAIN[12][0][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][60]">MAIN[12][2][60]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][70]">MAIN[12][2][70]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][67]">MAIN[12][2][67]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][66]">MAIN[12][2][66]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][65]">MAIN[12][2][65]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[12][2][62]">MAIN[12][2][62]</a></td><td>CELL[0].IMUX_BUFG_O[15]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[15]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[16]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][19]">MAIN[13][0][19]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][18]">MAIN[13][0][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][17]">MAIN[13][0][17]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][16]">MAIN[13][0][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][4]">MAIN[13][0][4]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][15]">MAIN[13][2][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][13]">MAIN[13][2][13]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][13]">MAIN[13][0][13]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][14]">MAIN[13][0][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][0]">MAIN[13][0][0]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][10]">MAIN[13][0][10]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][7]">MAIN[13][0][7]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][6]">MAIN[13][0][6]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][5]">MAIN[13][0][5]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][2]">MAIN[13][0][2]</a></td><td>CELL[0].IMUX_BUFG_O[16]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[16]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[17]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][19]">MAIN[13][2][19]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][18]">MAIN[13][2][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][17]">MAIN[13][2][17]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][16]">MAIN[13][2][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][4]">MAIN[13][2][4]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][14]">MAIN[13][2][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][12]">MAIN[13][2][12]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][12]">MAIN[13][0][12]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][15]">MAIN[13][0][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][0]">MAIN[13][2][0]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][10]">MAIN[13][2][10]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][7]">MAIN[13][2][7]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][6]">MAIN[13][2][6]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][5]">MAIN[13][2][5]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][2]">MAIN[13][2][2]</a></td><td>CELL[0].IMUX_BUFG_O[17]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[17]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[18]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][39]">MAIN[13][0][39]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][38]">MAIN[13][0][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][37]">MAIN[13][0][37]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][36]">MAIN[13][0][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][24]">MAIN[13][0][24]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][35]">MAIN[13][2][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][33]">MAIN[13][2][33]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][33]">MAIN[13][0][33]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][34]">MAIN[13][0][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][20]">MAIN[13][0][20]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][30]">MAIN[13][0][30]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][27]">MAIN[13][0][27]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][26]">MAIN[13][0][26]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][25]">MAIN[13][0][25]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][22]">MAIN[13][0][22]</a></td><td>CELL[0].IMUX_BUFG_O[18]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[19]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][39]">MAIN[13][2][39]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][38]">MAIN[13][2][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][37]">MAIN[13][2][37]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][36]">MAIN[13][2][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][24]">MAIN[13][2][24]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][34]">MAIN[13][2][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][32]">MAIN[13][2][32]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][32]">MAIN[13][0][32]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][35]">MAIN[13][0][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][20]">MAIN[13][2][20]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][30]">MAIN[13][2][30]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][27]">MAIN[13][2][27]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][26]">MAIN[13][2][26]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][25]">MAIN[13][2][25]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][22]">MAIN[13][2][22]</a></td><td>CELL[0].IMUX_BUFG_O[19]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[19]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[20]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][59]">MAIN[13][0][59]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][58]">MAIN[13][0][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][57]">MAIN[13][0][57]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][56]">MAIN[13][0][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][44]">MAIN[13][0][44]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][55]">MAIN[13][2][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][53]">MAIN[13][2][53]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][53]">MAIN[13][0][53]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][54]">MAIN[13][0][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][40]">MAIN[13][0][40]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][50]">MAIN[13][0][50]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][47]">MAIN[13][0][47]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][46]">MAIN[13][0][46]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][45]">MAIN[13][0][45]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][42]">MAIN[13][0][42]</a></td><td>CELL[0].IMUX_BUFG_O[20]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[21]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][59]">MAIN[13][2][59]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][58]">MAIN[13][2][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][57]">MAIN[13][2][57]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][56]">MAIN[13][2][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][44]">MAIN[13][2][44]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][54]">MAIN[13][2][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][52]">MAIN[13][2][52]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][52]">MAIN[13][0][52]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][55]">MAIN[13][0][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][40]">MAIN[13][2][40]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][50]">MAIN[13][2][50]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][47]">MAIN[13][2][47]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][46]">MAIN[13][2][46]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][45]">MAIN[13][2][45]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][42]">MAIN[13][2][42]</a></td><td>CELL[0].IMUX_BUFG_O[21]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[21]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[22]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][79]">MAIN[13][0][79]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][78]">MAIN[13][0][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][77]">MAIN[13][0][77]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][76]">MAIN[13][0][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][64]">MAIN[13][0][64]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][75]">MAIN[13][2][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][73]">MAIN[13][2][73]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][73]">MAIN[13][0][73]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][74]">MAIN[13][0][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][60]">MAIN[13][0][60]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][70]">MAIN[13][0][70]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][67]">MAIN[13][0][67]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][66]">MAIN[13][0][66]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][65]">MAIN[13][0][65]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][62]">MAIN[13][0][62]</a></td><td>CELL[0].IMUX_BUFG_O[22]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[23]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][79]">MAIN[13][2][79]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][78]">MAIN[13][2][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][77]">MAIN[13][2][77]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][76]">MAIN[13][2][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][64]">MAIN[13][2][64]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][74]">MAIN[13][2][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][72]">MAIN[13][2][72]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][72]">MAIN[13][0][72]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][0][75]">MAIN[13][0][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][60]">MAIN[13][2][60]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][70]">MAIN[13][2][70]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][67]">MAIN[13][2][67]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][66]">MAIN[13][2][66]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][65]">MAIN[13][2][65]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[13][2][62]">MAIN[13][2][62]</a></td><td>CELL[0].IMUX_BUFG_O[23]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[23]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[24]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][19]">MAIN[14][0][19]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][18]">MAIN[14][0][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][17]">MAIN[14][0][17]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][16]">MAIN[14][0][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][4]">MAIN[14][0][4]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][15]">MAIN[14][2][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][13]">MAIN[14][2][13]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][13]">MAIN[14][0][13]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][14]">MAIN[14][0][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][0]">MAIN[14][0][0]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][10]">MAIN[14][0][10]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][7]">MAIN[14][0][7]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][6]">MAIN[14][0][6]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][5]">MAIN[14][0][5]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][2]">MAIN[14][0][2]</a></td><td>CELL[0].IMUX_BUFG_O[24]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[24]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[25]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][19]">MAIN[14][2][19]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][18]">MAIN[14][2][18]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][17]">MAIN[14][2][17]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][16]">MAIN[14][2][16]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][4]">MAIN[14][2][4]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][14]">MAIN[14][2][14]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][12]">MAIN[14][2][12]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][12]">MAIN[14][0][12]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][15]">MAIN[14][0][15]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][0]">MAIN[14][2][0]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][10]">MAIN[14][2][10]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][7]">MAIN[14][2][7]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][6]">MAIN[14][2][6]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][5]">MAIN[14][2][5]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][2]">MAIN[14][2][2]</a></td><td>CELL[0].IMUX_BUFG_O[25]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[25]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[26]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][39]">MAIN[14][0][39]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][38]">MAIN[14][0][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][37]">MAIN[14][0][37]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][36]">MAIN[14][0][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][24]">MAIN[14][0][24]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][35]">MAIN[14][2][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][33]">MAIN[14][2][33]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][33]">MAIN[14][0][33]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][34]">MAIN[14][0][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][20]">MAIN[14][0][20]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][30]">MAIN[14][0][30]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][27]">MAIN[14][0][27]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][26]">MAIN[14][0][26]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][25]">MAIN[14][0][25]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][22]">MAIN[14][0][22]</a></td><td>CELL[0].IMUX_BUFG_O[26]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[26]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[27]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][39]">MAIN[14][2][39]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][38]">MAIN[14][2][38]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][37]">MAIN[14][2][37]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][36]">MAIN[14][2][36]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][24]">MAIN[14][2][24]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][34]">MAIN[14][2][34]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][32]">MAIN[14][2][32]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][32]">MAIN[14][0][32]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][35]">MAIN[14][0][35]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][20]">MAIN[14][2][20]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][30]">MAIN[14][2][30]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][27]">MAIN[14][2][27]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][26]">MAIN[14][2][26]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][25]">MAIN[14][2][25]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][22]">MAIN[14][2][22]</a></td><td>CELL[0].IMUX_BUFG_O[27]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[27]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[28]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][59]">MAIN[14][0][59]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][58]">MAIN[14][0][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][57]">MAIN[14][0][57]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][56]">MAIN[14][0][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][44]">MAIN[14][0][44]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][55]">MAIN[14][2][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][53]">MAIN[14][2][53]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][53]">MAIN[14][0][53]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][54]">MAIN[14][0][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][40]">MAIN[14][0][40]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][50]">MAIN[14][0][50]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][47]">MAIN[14][0][47]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][46]">MAIN[14][0][46]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][45]">MAIN[14][0][45]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][42]">MAIN[14][0][42]</a></td><td>CELL[0].IMUX_BUFG_O[28]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[28]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[29]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][59]">MAIN[14][2][59]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][58]">MAIN[14][2][58]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][57]">MAIN[14][2][57]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][56]">MAIN[14][2][56]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][44]">MAIN[14][2][44]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][54]">MAIN[14][2][54]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][52]">MAIN[14][2][52]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][52]">MAIN[14][0][52]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][55]">MAIN[14][0][55]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][40]">MAIN[14][2][40]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][50]">MAIN[14][2][50]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][47]">MAIN[14][2][47]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][46]">MAIN[14][2][46]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][45]">MAIN[14][2][45]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][42]">MAIN[14][2][42]</a></td><td>CELL[0].IMUX_BUFG_O[29]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[29]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[30]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][79]">MAIN[14][0][79]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][78]">MAIN[14][0][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][77]">MAIN[14][0][77]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][76]">MAIN[14][0][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][64]">MAIN[14][0][64]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][75]">MAIN[14][2][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][73]">MAIN[14][2][73]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][73]">MAIN[14][0][73]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][74]">MAIN[14][0][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][60]">MAIN[14][0][60]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][70]">MAIN[14][0][70]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][67]">MAIN[14][0][67]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][66]">MAIN[14][0][66]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][65]">MAIN[14][0][65]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][62]">MAIN[14][0][62]</a></td><td>CELL[0].IMUX_BUFG_O[30]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[30]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S switchbox CLK_INT muxes IMUX_BUFG_O[31]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-14"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][79]">MAIN[14][2][79]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-13"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][78]">MAIN[14][2][78]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-12"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][77]">MAIN[14][2][77]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-11"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][76]">MAIN[14][2][76]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-10"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][64]">MAIN[14][2][64]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-9"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][74]">MAIN[14][2][74]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-8"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][72]">MAIN[14][2][72]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-7"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][72]">MAIN[14][0][72]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-6"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][0][75]">MAIN[14][0][75]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-5"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][60]">MAIN[14][2][60]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-4"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][70]">MAIN[14][2][70]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-3"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][67]">MAIN[14][2][67]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-2"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][66]">MAIN[14][2][66]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-1"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][65]">MAIN[14][2][65]</a></td><td id="virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-0"><a href="#virtex4-CLK_IOB_S-bit-MAIN[14][2][62]">MAIN[14][2][62]</a></td><td>CELL[0].IMUX_BUFG_O[31]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][78]" title="MAIN[1][0][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[5]-4">CLK_INT: mux CELL[0].GIOB[5] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][78]" title="MAIN[1][2][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[7]-4">CLK_INT: mux CELL[0].GIOB[7] bit 4</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][76]" title="MAIN[1][0][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[5]-3">CLK_INT: mux CELL[0].GIOB[5] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][76]" title="MAIN[1][2][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[7]-3">CLK_INT: mux CELL[0].GIOB[7] bit 3</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][75]" title="MAIN[1][0][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[5]-2">CLK_INT: mux CELL[0].GIOB[5] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][75]" title="MAIN[1][2][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[7]-2">CLK_INT: mux CELL[0].GIOB[7] bit 2</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][74]" title="MAIN[1][0][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[5]-1">CLK_INT: mux CELL[0].GIOB[5] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][74]" title="MAIN[1][2][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[7]-1">CLK_INT: mux CELL[0].GIOB[7] bit 1</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][71]" title="MAIN[1][0][71]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[5]-0">CLK_INT: mux CELL[0].GIOB[5] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][71]" title="MAIN[1][2][71]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[7]-0">CLK_INT: mux CELL[0].GIOB[7] bit 0</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][58]" title="MAIN[1][0][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[4]-4">CLK_INT: mux CELL[0].GIOB[4] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][58]" title="MAIN[1][2][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[6]-4">CLK_INT: mux CELL[0].GIOB[6] bit 4</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][56]" title="MAIN[1][0][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[4]-3">CLK_INT: mux CELL[0].GIOB[4] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][56]" title="MAIN[1][2][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[6]-3">CLK_INT: mux CELL[0].GIOB[6] bit 3</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][55]" title="MAIN[1][0][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[4]-2">CLK_INT: mux CELL[0].GIOB[4] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][55]" title="MAIN[1][2][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[6]-2">CLK_INT: mux CELL[0].GIOB[6] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][54]" title="MAIN[1][0][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[4]-1">CLK_INT: mux CELL[0].GIOB[4] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][54]" title="MAIN[1][2][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[6]-1">CLK_INT: mux CELL[0].GIOB[6] bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][51]" title="MAIN[1][0][51]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[4]-0">CLK_INT: mux CELL[0].GIOB[4] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][51]" title="MAIN[1][2][51]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[6]-0">CLK_INT: mux CELL[0].GIOB[6] bit 0</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][38]" title="MAIN[1][0][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[1]-4">CLK_INT: mux CELL[0].GIOB[1] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][38]" title="MAIN[1][2][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[3]-4">CLK_INT: mux CELL[0].GIOB[3] bit 4</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][36]" title="MAIN[1][0][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[1]-3">CLK_INT: mux CELL[0].GIOB[1] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][36]" title="MAIN[1][2][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[3]-3">CLK_INT: mux CELL[0].GIOB[3] bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][35]" title="MAIN[1][0][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[1]-2">CLK_INT: mux CELL[0].GIOB[1] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][35]" title="MAIN[1][2][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[3]-2">CLK_INT: mux CELL[0].GIOB[3] bit 2</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][34]" title="MAIN[1][0][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[1]-1">CLK_INT: mux CELL[0].GIOB[1] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][34]" title="MAIN[1][2][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[3]-1">CLK_INT: mux CELL[0].GIOB[3] bit 1</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][31]" title="MAIN[1][0][31]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[1]-0">CLK_INT: mux CELL[0].GIOB[1] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][31]" title="MAIN[1][2][31]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[3]-0">CLK_INT: mux CELL[0].GIOB[3] bit 0</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][18]" title="MAIN[1][0][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[0]-4">CLK_INT: mux CELL[0].GIOB[0] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][18]" title="MAIN[1][2][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[2]-4">CLK_INT: mux CELL[0].GIOB[2] bit 4</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][16]" title="MAIN[1][0][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[0]-3">CLK_INT: mux CELL[0].GIOB[0] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][16]" title="MAIN[1][2][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[2]-3">CLK_INT: mux CELL[0].GIOB[2] bit 3</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][15]" title="MAIN[1][0][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[0]-2">CLK_INT: mux CELL[0].GIOB[0] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][15]" title="MAIN[1][2][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[2]-2">CLK_INT: mux CELL[0].GIOB[2] bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][14]" title="MAIN[1][0][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[0]-1">CLK_INT: mux CELL[0].GIOB[0] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][14]" title="MAIN[1][2][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[2]-1">CLK_INT: mux CELL[0].GIOB[2] bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][0][11]" title="MAIN[1][0][11]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[0]-0">CLK_INT: mux CELL[0].GIOB[0] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[1][2][11]" title="MAIN[1][2][11]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[2]-0">CLK_INT: mux CELL[0].GIOB[2] bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][78]" title="MAIN[2][0][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[13]-4">CLK_INT: mux CELL[0].GIOB[13] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][78]" title="MAIN[2][2][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[15]-4">CLK_INT: mux CELL[0].GIOB[15] bit 4</a>
</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][76]" title="MAIN[2][0][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[13]-3">CLK_INT: mux CELL[0].GIOB[13] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][76]" title="MAIN[2][2][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[15]-3">CLK_INT: mux CELL[0].GIOB[15] bit 3</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][75]" title="MAIN[2][0][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[13]-2">CLK_INT: mux CELL[0].GIOB[13] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][75]" title="MAIN[2][2][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[15]-2">CLK_INT: mux CELL[0].GIOB[15] bit 2</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][74]" title="MAIN[2][0][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[13]-1">CLK_INT: mux CELL[0].GIOB[13] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][74]" title="MAIN[2][2][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[15]-1">CLK_INT: mux CELL[0].GIOB[15] bit 1</a>
</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][71]" title="MAIN[2][0][71]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[13]-0">CLK_INT: mux CELL[0].GIOB[13] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][71]" title="MAIN[2][2][71]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[15]-0">CLK_INT: mux CELL[0].GIOB[15] bit 0</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][58]" title="MAIN[2][0][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[12]-4">CLK_INT: mux CELL[0].GIOB[12] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][58]" title="MAIN[2][2][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[14]-4">CLK_INT: mux CELL[0].GIOB[14] bit 4</a>
</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][56]" title="MAIN[2][0][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[12]-3">CLK_INT: mux CELL[0].GIOB[12] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][56]" title="MAIN[2][2][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[14]-3">CLK_INT: mux CELL[0].GIOB[14] bit 3</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][55]" title="MAIN[2][0][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[12]-2">CLK_INT: mux CELL[0].GIOB[12] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][55]" title="MAIN[2][2][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[14]-2">CLK_INT: mux CELL[0].GIOB[14] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][54]" title="MAIN[2][0][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[12]-1">CLK_INT: mux CELL[0].GIOB[12] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][54]" title="MAIN[2][2][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[14]-1">CLK_INT: mux CELL[0].GIOB[14] bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][51]" title="MAIN[2][0][51]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[12]-0">CLK_INT: mux CELL[0].GIOB[12] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][51]" title="MAIN[2][2][51]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[14]-0">CLK_INT: mux CELL[0].GIOB[14] bit 0</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][38]" title="MAIN[2][0][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[9]-4">CLK_INT: mux CELL[0].GIOB[9] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][38]" title="MAIN[2][2][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[11]-4">CLK_INT: mux CELL[0].GIOB[11] bit 4</a>
</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][36]" title="MAIN[2][0][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[9]-3">CLK_INT: mux CELL[0].GIOB[9] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][36]" title="MAIN[2][2][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[11]-3">CLK_INT: mux CELL[0].GIOB[11] bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][35]" title="MAIN[2][0][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[9]-2">CLK_INT: mux CELL[0].GIOB[9] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][35]" title="MAIN[2][2][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[11]-2">CLK_INT: mux CELL[0].GIOB[11] bit 2</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][34]" title="MAIN[2][0][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[9]-1">CLK_INT: mux CELL[0].GIOB[9] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][34]" title="MAIN[2][2][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[11]-1">CLK_INT: mux CELL[0].GIOB[11] bit 1</a>
</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][31]" title="MAIN[2][0][31]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[9]-0">CLK_INT: mux CELL[0].GIOB[9] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][31]" title="MAIN[2][2][31]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[11]-0">CLK_INT: mux CELL[0].GIOB[11] bit 0</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][18]" title="MAIN[2][0][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[8]-4">CLK_INT: mux CELL[0].GIOB[8] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][18]" title="MAIN[2][2][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[10]-4">CLK_INT: mux CELL[0].GIOB[10] bit 4</a>
</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][16]" title="MAIN[2][0][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[8]-3">CLK_INT: mux CELL[0].GIOB[8] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][16]" title="MAIN[2][2][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[10]-3">CLK_INT: mux CELL[0].GIOB[10] bit 3</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][15]" title="MAIN[2][0][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[8]-2">CLK_INT: mux CELL[0].GIOB[8] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][15]" title="MAIN[2][2][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[10]-2">CLK_INT: mux CELL[0].GIOB[10] bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][14]" title="MAIN[2][0][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[8]-1">CLK_INT: mux CELL[0].GIOB[8] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][14]" title="MAIN[2][2][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[10]-1">CLK_INT: mux CELL[0].GIOB[10] bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][0][11]" title="MAIN[2][0][11]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[8]-0">CLK_INT: mux CELL[0].GIOB[8] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[2][2][11]" title="MAIN[2][2][11]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].GIOB[10]-0">CLK_INT: mux CELL[0].GIOB[10] bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[4]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[5]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[6]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[7]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[8]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[9]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[10]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[11]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][79]" title="MAIN[11][0][79]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][79]" title="MAIN[11][2][79]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 14</a>
</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][78]" title="MAIN[11][0][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][78]" title="MAIN[11][2][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 13</a>
</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][77]" title="MAIN[11][0][77]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][77]" title="MAIN[11][2][77]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 12</a>
</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][76]" title="MAIN[11][0][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][76]" title="MAIN[11][2][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 11</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][75]" title="MAIN[11][0][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][75]" title="MAIN[11][2][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 9</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][74]" title="MAIN[11][0][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][74]" title="MAIN[11][2][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 9</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][73]" title="MAIN[11][0][73]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][73]" title="MAIN[11][2][73]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 8</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][72]" title="MAIN[11][0][72]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][72]" title="MAIN[11][2][72]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 8</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][70]" title="MAIN[11][0][70]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][70]" title="MAIN[11][2][70]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 4</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][67]" title="MAIN[11][0][67]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][67]" title="MAIN[11][2][67]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 3</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][66]" title="MAIN[11][0][66]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][66]" title="MAIN[11][2][66]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 2</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][65]" title="MAIN[11][0][65]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][65]" title="MAIN[11][2][65]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 1</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][64]" title="MAIN[11][0][64]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][64]" title="MAIN[11][2][64]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 10</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][62]" title="MAIN[11][0][62]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][62]" title="MAIN[11][2][62]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][60]" title="MAIN[11][0][60]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][60]" title="MAIN[11][2][60]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 5</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][59]" title="MAIN[11][0][59]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][59]" title="MAIN[11][2][59]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 14</a>
</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][58]" title="MAIN[11][0][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][58]" title="MAIN[11][2][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 13</a>
</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][57]" title="MAIN[11][0][57]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][57]" title="MAIN[11][2][57]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 12</a>
</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][56]" title="MAIN[11][0][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][56]" title="MAIN[11][2][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 11</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][55]" title="MAIN[11][0][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][55]" title="MAIN[11][2][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 9</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][54]" title="MAIN[11][0][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][54]" title="MAIN[11][2][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 9</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][53]" title="MAIN[11][0][53]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][53]" title="MAIN[11][2][53]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 8</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][52]" title="MAIN[11][0][52]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][52]" title="MAIN[11][2][52]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 8</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][50]" title="MAIN[11][0][50]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][50]" title="MAIN[11][2][50]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 4</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][47]" title="MAIN[11][0][47]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][47]" title="MAIN[11][2][47]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 3</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][46]" title="MAIN[11][0][46]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][46]" title="MAIN[11][2][46]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][45]" title="MAIN[11][0][45]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][45]" title="MAIN[11][2][45]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][44]" title="MAIN[11][0][44]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][44]" title="MAIN[11][2][44]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 10</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][42]" title="MAIN[11][0][42]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][42]" title="MAIN[11][2][42]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][40]" title="MAIN[11][0][40]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][40]" title="MAIN[11][2][40]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 5</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][39]" title="MAIN[11][0][39]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][39]" title="MAIN[11][2][39]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 14</a>
</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][38]" title="MAIN[11][0][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][38]" title="MAIN[11][2][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 13</a>
</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][37]" title="MAIN[11][0][37]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][37]" title="MAIN[11][2][37]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 12</a>
</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][36]" title="MAIN[11][0][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][36]" title="MAIN[11][2][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 11</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][35]" title="MAIN[11][0][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][35]" title="MAIN[11][2][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 9</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][34]" title="MAIN[11][0][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][34]" title="MAIN[11][2][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 9</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][33]" title="MAIN[11][0][33]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][33]" title="MAIN[11][2][33]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 8</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][32]" title="MAIN[11][0][32]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][32]" title="MAIN[11][2][32]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 8</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][30]" title="MAIN[11][0][30]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][30]" title="MAIN[11][2][30]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 4</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][27]" title="MAIN[11][0][27]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][27]" title="MAIN[11][2][27]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 3</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][26]" title="MAIN[11][0][26]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][26]" title="MAIN[11][2][26]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 2</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][25]" title="MAIN[11][0][25]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][25]" title="MAIN[11][2][25]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 1</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][24]" title="MAIN[11][0][24]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][24]" title="MAIN[11][2][24]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 10</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][22]" title="MAIN[11][0][22]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][22]" title="MAIN[11][2][22]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 0</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][20]" title="MAIN[11][0][20]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][20]" title="MAIN[11][2][20]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 5</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][19]" title="MAIN[11][0][19]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][19]" title="MAIN[11][2][19]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 14</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][18]" title="MAIN[11][0][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][18]" title="MAIN[11][2][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 13</a>
</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][17]" title="MAIN[11][0][17]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][17]" title="MAIN[11][2][17]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 12</a>
</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][16]" title="MAIN[11][0][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][16]" title="MAIN[11][2][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 11</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][15]" title="MAIN[11][0][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][15]" title="MAIN[11][2][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 9</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][14]" title="MAIN[11][0][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][14]" title="MAIN[11][2][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 9</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][13]" title="MAIN[11][0][13]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][13]" title="MAIN[11][2][13]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 8</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][12]" title="MAIN[11][0][12]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][12]" title="MAIN[11][2][12]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 8</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][10]" title="MAIN[11][0][10]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][10]" title="MAIN[11][2][10]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 4</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][7]" title="MAIN[11][0][7]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][7]" title="MAIN[11][2][7]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 3</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][6]" title="MAIN[11][0][6]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][6]" title="MAIN[11][2][6]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 2</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][5]" title="MAIN[11][0][5]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][5]" title="MAIN[11][2][5]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][4]" title="MAIN[11][0][4]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][4]" title="MAIN[11][2][4]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 10</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][2]" title="MAIN[11][0][2]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][2]" title="MAIN[11][2][2]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][0][0]" title="MAIN[11][0][0]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[11][2][0]" title="MAIN[11][2][0]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 5</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[12]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][79]" title="MAIN[12][0][79]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][79]" title="MAIN[12][2][79]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 14</a>
</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][78]" title="MAIN[12][0][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][78]" title="MAIN[12][2][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 13</a>
</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][77]" title="MAIN[12][0][77]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][77]" title="MAIN[12][2][77]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 12</a>
</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][76]" title="MAIN[12][0][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][76]" title="MAIN[12][2][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 11</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][75]" title="MAIN[12][0][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][75]" title="MAIN[12][2][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 9</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][74]" title="MAIN[12][0][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][74]" title="MAIN[12][2][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 9</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][73]" title="MAIN[12][0][73]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][73]" title="MAIN[12][2][73]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 8</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][72]" title="MAIN[12][0][72]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][72]" title="MAIN[12][2][72]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 8</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][70]" title="MAIN[12][0][70]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][70]" title="MAIN[12][2][70]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 4</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][67]" title="MAIN[12][0][67]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][67]" title="MAIN[12][2][67]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 3</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][66]" title="MAIN[12][0][66]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][66]" title="MAIN[12][2][66]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 2</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][65]" title="MAIN[12][0][65]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][65]" title="MAIN[12][2][65]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 1</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][64]" title="MAIN[12][0][64]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][64]" title="MAIN[12][2][64]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 10</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][62]" title="MAIN[12][0][62]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][62]" title="MAIN[12][2][62]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][60]" title="MAIN[12][0][60]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][60]" title="MAIN[12][2][60]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 5</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][59]" title="MAIN[12][0][59]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][59]" title="MAIN[12][2][59]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 14</a>
</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][58]" title="MAIN[12][0][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][58]" title="MAIN[12][2][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 13</a>
</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][57]" title="MAIN[12][0][57]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][57]" title="MAIN[12][2][57]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 12</a>
</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][56]" title="MAIN[12][0][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][56]" title="MAIN[12][2][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 11</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][55]" title="MAIN[12][0][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][55]" title="MAIN[12][2][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 9</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][54]" title="MAIN[12][0][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][54]" title="MAIN[12][2][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 9</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][53]" title="MAIN[12][0][53]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][53]" title="MAIN[12][2][53]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 8</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][52]" title="MAIN[12][0][52]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][52]" title="MAIN[12][2][52]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 8</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][50]" title="MAIN[12][0][50]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][50]" title="MAIN[12][2][50]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 4</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][47]" title="MAIN[12][0][47]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][47]" title="MAIN[12][2][47]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 3</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][46]" title="MAIN[12][0][46]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][46]" title="MAIN[12][2][46]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][45]" title="MAIN[12][0][45]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][45]" title="MAIN[12][2][45]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][44]" title="MAIN[12][0][44]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][44]" title="MAIN[12][2][44]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 10</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][42]" title="MAIN[12][0][42]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][42]" title="MAIN[12][2][42]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][40]" title="MAIN[12][0][40]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][40]" title="MAIN[12][2][40]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 5</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][39]" title="MAIN[12][0][39]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][39]" title="MAIN[12][2][39]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 14</a>
</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][38]" title="MAIN[12][0][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][38]" title="MAIN[12][2][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 13</a>
</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][37]" title="MAIN[12][0][37]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][37]" title="MAIN[12][2][37]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 12</a>
</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][36]" title="MAIN[12][0][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][36]" title="MAIN[12][2][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 11</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][35]" title="MAIN[12][0][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][35]" title="MAIN[12][2][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 9</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][34]" title="MAIN[12][0][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][34]" title="MAIN[12][2][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 9</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][33]" title="MAIN[12][0][33]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][33]" title="MAIN[12][2][33]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 8</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][32]" title="MAIN[12][0][32]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][32]" title="MAIN[12][2][32]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 8</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][30]" title="MAIN[12][0][30]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][30]" title="MAIN[12][2][30]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 4</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][27]" title="MAIN[12][0][27]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][27]" title="MAIN[12][2][27]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 3</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][26]" title="MAIN[12][0][26]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][26]" title="MAIN[12][2][26]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 2</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][25]" title="MAIN[12][0][25]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][25]" title="MAIN[12][2][25]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 1</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][24]" title="MAIN[12][0][24]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][24]" title="MAIN[12][2][24]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 10</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][22]" title="MAIN[12][0][22]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][22]" title="MAIN[12][2][22]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 0</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][20]" title="MAIN[12][0][20]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][20]" title="MAIN[12][2][20]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 5</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][19]" title="MAIN[12][0][19]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][19]" title="MAIN[12][2][19]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 14</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][18]" title="MAIN[12][0][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][18]" title="MAIN[12][2][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 13</a>
</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][17]" title="MAIN[12][0][17]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][17]" title="MAIN[12][2][17]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 12</a>
</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][16]" title="MAIN[12][0][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][16]" title="MAIN[12][2][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 11</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][15]" title="MAIN[12][0][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][15]" title="MAIN[12][2][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 9</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][14]" title="MAIN[12][0][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][14]" title="MAIN[12][2][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 9</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][13]" title="MAIN[12][0][13]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][13]" title="MAIN[12][2][13]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 8</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][12]" title="MAIN[12][0][12]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][12]" title="MAIN[12][2][12]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 8</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][10]" title="MAIN[12][0][10]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][10]" title="MAIN[12][2][10]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 4</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][7]" title="MAIN[12][0][7]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][7]" title="MAIN[12][2][7]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 3</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][6]" title="MAIN[12][0][6]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][6]" title="MAIN[12][2][6]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 2</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][5]" title="MAIN[12][0][5]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][5]" title="MAIN[12][2][5]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][4]" title="MAIN[12][0][4]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][4]" title="MAIN[12][2][4]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 10</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][2]" title="MAIN[12][0][2]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][2]" title="MAIN[12][2][2]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][0][0]" title="MAIN[12][0][0]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[12][2][0]" title="MAIN[12][2][0]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 5</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[13]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][79]" title="MAIN[13][0][79]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][79]" title="MAIN[13][2][79]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 14</a>
</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][78]" title="MAIN[13][0][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][78]" title="MAIN[13][2][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 13</a>
</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][77]" title="MAIN[13][0][77]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][77]" title="MAIN[13][2][77]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 12</a>
</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][76]" title="MAIN[13][0][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][76]" title="MAIN[13][2][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 11</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][75]" title="MAIN[13][0][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][75]" title="MAIN[13][2][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 9</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][74]" title="MAIN[13][0][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][74]" title="MAIN[13][2][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 9</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][73]" title="MAIN[13][0][73]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][73]" title="MAIN[13][2][73]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 8</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][72]" title="MAIN[13][0][72]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][72]" title="MAIN[13][2][72]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 8</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][70]" title="MAIN[13][0][70]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][70]" title="MAIN[13][2][70]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 4</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][67]" title="MAIN[13][0][67]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][67]" title="MAIN[13][2][67]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 3</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][66]" title="MAIN[13][0][66]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][66]" title="MAIN[13][2][66]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 2</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][65]" title="MAIN[13][0][65]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][65]" title="MAIN[13][2][65]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 1</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][64]" title="MAIN[13][0][64]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][64]" title="MAIN[13][2][64]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 10</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][62]" title="MAIN[13][0][62]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][62]" title="MAIN[13][2][62]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][60]" title="MAIN[13][0][60]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][60]" title="MAIN[13][2][60]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 5</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][59]" title="MAIN[13][0][59]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][59]" title="MAIN[13][2][59]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 14</a>
</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][58]" title="MAIN[13][0][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][58]" title="MAIN[13][2][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 13</a>
</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][57]" title="MAIN[13][0][57]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][57]" title="MAIN[13][2][57]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 12</a>
</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][56]" title="MAIN[13][0][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][56]" title="MAIN[13][2][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 11</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][55]" title="MAIN[13][0][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][55]" title="MAIN[13][2][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 9</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][54]" title="MAIN[13][0][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][54]" title="MAIN[13][2][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 9</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][53]" title="MAIN[13][0][53]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][53]" title="MAIN[13][2][53]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 8</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][52]" title="MAIN[13][0][52]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][52]" title="MAIN[13][2][52]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 8</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][50]" title="MAIN[13][0][50]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][50]" title="MAIN[13][2][50]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 4</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][47]" title="MAIN[13][0][47]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][47]" title="MAIN[13][2][47]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 3</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][46]" title="MAIN[13][0][46]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][46]" title="MAIN[13][2][46]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][45]" title="MAIN[13][0][45]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][45]" title="MAIN[13][2][45]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][44]" title="MAIN[13][0][44]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][44]" title="MAIN[13][2][44]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 10</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][42]" title="MAIN[13][0][42]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][42]" title="MAIN[13][2][42]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][40]" title="MAIN[13][0][40]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][40]" title="MAIN[13][2][40]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 5</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][39]" title="MAIN[13][0][39]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][39]" title="MAIN[13][2][39]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 14</a>
</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][38]" title="MAIN[13][0][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][38]" title="MAIN[13][2][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 13</a>
</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][37]" title="MAIN[13][0][37]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][37]" title="MAIN[13][2][37]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 12</a>
</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][36]" title="MAIN[13][0][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][36]" title="MAIN[13][2][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 11</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][35]" title="MAIN[13][0][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][35]" title="MAIN[13][2][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 9</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][34]" title="MAIN[13][0][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][34]" title="MAIN[13][2][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 9</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][33]" title="MAIN[13][0][33]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][33]" title="MAIN[13][2][33]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 8</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][32]" title="MAIN[13][0][32]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][32]" title="MAIN[13][2][32]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 8</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][30]" title="MAIN[13][0][30]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][30]" title="MAIN[13][2][30]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 4</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][27]" title="MAIN[13][0][27]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][27]" title="MAIN[13][2][27]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 3</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][26]" title="MAIN[13][0][26]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][26]" title="MAIN[13][2][26]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 2</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][25]" title="MAIN[13][0][25]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][25]" title="MAIN[13][2][25]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 1</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][24]" title="MAIN[13][0][24]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][24]" title="MAIN[13][2][24]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 10</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][22]" title="MAIN[13][0][22]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][22]" title="MAIN[13][2][22]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 0</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][20]" title="MAIN[13][0][20]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][20]" title="MAIN[13][2][20]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 5</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][19]" title="MAIN[13][0][19]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][19]" title="MAIN[13][2][19]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 14</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][18]" title="MAIN[13][0][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][18]" title="MAIN[13][2][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 13</a>
</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][17]" title="MAIN[13][0][17]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][17]" title="MAIN[13][2][17]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 12</a>
</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][16]" title="MAIN[13][0][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][16]" title="MAIN[13][2][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 11</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][15]" title="MAIN[13][0][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][15]" title="MAIN[13][2][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 9</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][14]" title="MAIN[13][0][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][14]" title="MAIN[13][2][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 9</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][13]" title="MAIN[13][0][13]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][13]" title="MAIN[13][2][13]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 8</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][12]" title="MAIN[13][0][12]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][12]" title="MAIN[13][2][12]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 8</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][10]" title="MAIN[13][0][10]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][10]" title="MAIN[13][2][10]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 4</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][7]" title="MAIN[13][0][7]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][7]" title="MAIN[13][2][7]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 3</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][6]" title="MAIN[13][0][6]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][6]" title="MAIN[13][2][6]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 2</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][5]" title="MAIN[13][0][5]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][5]" title="MAIN[13][2][5]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][4]" title="MAIN[13][0][4]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][4]" title="MAIN[13][2][4]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 10</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][2]" title="MAIN[13][0][2]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][2]" title="MAIN[13][2][2]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][0][0]" title="MAIN[13][0][0]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[13][2][0]" title="MAIN[13][2][0]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 5</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[14]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][79]" title="MAIN[14][0][79]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][79]" title="MAIN[14][2][79]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 14</a>
</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][78]" title="MAIN[14][0][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][78]" title="MAIN[14][2][78]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 13</a>
</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][77]" title="MAIN[14][0][77]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][77]" title="MAIN[14][2][77]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 12</a>
</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][76]" title="MAIN[14][0][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][76]" title="MAIN[14][2][76]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 11</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][75]" title="MAIN[14][0][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][75]" title="MAIN[14][2][75]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 9</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][74]" title="MAIN[14][0][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][74]" title="MAIN[14][2][74]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 9</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][73]" title="MAIN[14][0][73]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][73]" title="MAIN[14][2][73]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 8</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][72]" title="MAIN[14][0][72]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][72]" title="MAIN[14][2][72]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 8</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][70]" title="MAIN[14][0][70]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][70]" title="MAIN[14][2][70]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 4</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][67]" title="MAIN[14][0][67]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][67]" title="MAIN[14][2][67]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 3</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][66]" title="MAIN[14][0][66]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][66]" title="MAIN[14][2][66]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 2</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][65]" title="MAIN[14][0][65]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][65]" title="MAIN[14][2][65]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 1</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][64]" title="MAIN[14][0][64]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][64]" title="MAIN[14][2][64]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 10</a>
</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][62]" title="MAIN[14][0][62]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][62]" title="MAIN[14][2][62]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 0</a>
</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][60]" title="MAIN[14][0][60]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][60]" title="MAIN[14][2][60]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 5</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][59]" title="MAIN[14][0][59]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][59]" title="MAIN[14][2][59]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 14</a>
</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][58]" title="MAIN[14][0][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][58]" title="MAIN[14][2][58]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 13</a>
</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][57]" title="MAIN[14][0][57]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][57]" title="MAIN[14][2][57]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 12</a>
</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][56]" title="MAIN[14][0][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][56]" title="MAIN[14][2][56]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 11</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][55]" title="MAIN[14][0][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][55]" title="MAIN[14][2][55]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 9</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][54]" title="MAIN[14][0][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][54]" title="MAIN[14][2][54]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 9</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][53]" title="MAIN[14][0][53]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][53]" title="MAIN[14][2][53]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 8</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][52]" title="MAIN[14][0][52]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][52]" title="MAIN[14][2][52]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 8</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][50]" title="MAIN[14][0][50]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][50]" title="MAIN[14][2][50]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 4</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][47]" title="MAIN[14][0][47]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][47]" title="MAIN[14][2][47]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 3</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][46]" title="MAIN[14][0][46]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][46]" title="MAIN[14][2][46]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 2</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][45]" title="MAIN[14][0][45]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][45]" title="MAIN[14][2][45]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 1</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][44]" title="MAIN[14][0][44]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][44]" title="MAIN[14][2][44]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 10</a>
</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][42]" title="MAIN[14][0][42]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][42]" title="MAIN[14][2][42]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 0</a>
</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][40]" title="MAIN[14][0][40]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][40]" title="MAIN[14][2][40]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 5</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][39]" title="MAIN[14][0][39]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][39]" title="MAIN[14][2][39]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 14</a>
</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][38]" title="MAIN[14][0][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][38]" title="MAIN[14][2][38]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 13</a>
</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][37]" title="MAIN[14][0][37]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][37]" title="MAIN[14][2][37]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 12</a>
</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][36]" title="MAIN[14][0][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][36]" title="MAIN[14][2][36]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 11</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][35]" title="MAIN[14][0][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][35]" title="MAIN[14][2][35]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 9</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][34]" title="MAIN[14][0][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][34]" title="MAIN[14][2][34]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 9</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][33]" title="MAIN[14][0][33]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][33]" title="MAIN[14][2][33]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 8</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][32]" title="MAIN[14][0][32]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][32]" title="MAIN[14][2][32]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 8</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][30]" title="MAIN[14][0][30]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][30]" title="MAIN[14][2][30]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 4</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][27]" title="MAIN[14][0][27]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][27]" title="MAIN[14][2][27]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 3</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][26]" title="MAIN[14][0][26]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][26]" title="MAIN[14][2][26]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 2</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][25]" title="MAIN[14][0][25]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][25]" title="MAIN[14][2][25]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 1</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][24]" title="MAIN[14][0][24]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][24]" title="MAIN[14][2][24]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 10</a>
</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][22]" title="MAIN[14][0][22]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][22]" title="MAIN[14][2][22]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 0</a>
</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][20]" title="MAIN[14][0][20]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][20]" title="MAIN[14][2][20]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 5</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][19]" title="MAIN[14][0][19]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][19]" title="MAIN[14][2][19]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 14</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][18]" title="MAIN[14][0][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][18]" title="MAIN[14][2][18]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 13</a>
</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][17]" title="MAIN[14][0][17]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][17]" title="MAIN[14][2][17]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 12</a>
</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][16]" title="MAIN[14][0][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][16]" title="MAIN[14][2][16]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 11</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][15]" title="MAIN[14][0][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][15]" title="MAIN[14][2][15]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 9</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][14]" title="MAIN[14][0][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][14]" title="MAIN[14][2][14]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 9</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][13]" title="MAIN[14][0][13]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][13]" title="MAIN[14][2][13]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 8</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][12]" title="MAIN[14][0][12]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][12]" title="MAIN[14][2][12]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 8</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][10]" title="MAIN[14][0][10]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][10]" title="MAIN[14][2][10]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 4</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][7]" title="MAIN[14][0][7]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][7]" title="MAIN[14][2][7]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 3</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][6]" title="MAIN[14][0][6]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][6]" title="MAIN[14][2][6]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 2</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][5]" title="MAIN[14][0][5]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][5]" title="MAIN[14][2][5]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 1</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][4]" title="MAIN[14][0][4]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][4]" title="MAIN[14][2][4]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 10</a>
</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][2]" title="MAIN[14][0][2]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][2]" title="MAIN[14][2][2]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 0</a>
</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][0][0]" title="MAIN[14][0][0]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_S-bit-MAIN[14][2][0]" title="MAIN[14][2][0]">
<a href="#virtex4-CLK_IOB_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 5</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_S rect MAIN[15]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_iob_n"><a class="header" href="#tile-clk_iob_n">Tile CLK_IOB_N</a></h2>
<p>Cells: 16</p>
<h3 id="switchbox-clk_int-1"><a class="header" href="#switchbox-clk_int-1">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[0]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[0]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][68]">MAIN[14][0][68]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[0]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][65]">MAIN[14][0][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[0]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][64]">MAIN[14][0][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[0]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][63]">MAIN[14][0][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[0]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][61]">MAIN[14][0][61]</a></td><td>CELL[0].GIOB[0]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[1]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[1]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][48]">MAIN[14][0][48]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[1]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][45]">MAIN[14][0][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[1]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][44]">MAIN[14][0][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[1]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][43]">MAIN[14][0][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[1]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][41]">MAIN[14][0][41]</a></td><td>CELL[0].GIOB[1]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[2]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[2]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][68]">MAIN[14][2][68]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[2]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][65]">MAIN[14][2][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[2]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][64]">MAIN[14][2][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[2]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][63]">MAIN[14][2][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[2]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][61]">MAIN[14][2][61]</a></td><td>CELL[0].GIOB[2]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[3]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[3]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][48]">MAIN[14][2][48]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[3]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][45]">MAIN[14][2][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[3]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][44]">MAIN[14][2][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[3]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][43]">MAIN[14][2][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[3]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][41]">MAIN[14][2][41]</a></td><td>CELL[0].GIOB[3]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[4]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[4]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][28]">MAIN[14][0][28]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[4]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][25]">MAIN[14][0][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[4]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][24]">MAIN[14][0][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[4]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][23]">MAIN[14][0][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[4]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][21]">MAIN[14][0][21]</a></td><td>CELL[0].GIOB[4]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[5]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[5]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][8]">MAIN[14][0][8]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[5]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][5]">MAIN[14][0][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[5]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][4]">MAIN[14][0][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[5]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][3]">MAIN[14][0][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[5]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][0][1]">MAIN[14][0][1]</a></td><td>CELL[0].GIOB[5]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[6]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[6]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][28]">MAIN[14][2][28]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[6]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][25]">MAIN[14][2][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[6]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][24]">MAIN[14][2][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[6]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][23]">MAIN[14][2][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[6]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][21]">MAIN[14][2][21]</a></td><td>CELL[0].GIOB[6]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[7]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[7]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][8]">MAIN[14][2][8]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[7]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][5]">MAIN[14][2][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[7]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][4]">MAIN[14][2][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[7]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][3]">MAIN[14][2][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[7]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[14][2][1]">MAIN[14][2][1]</a></td><td>CELL[0].GIOB[7]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[8]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[8]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][68]">MAIN[13][0][68]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[8]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][65]">MAIN[13][0][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[8]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][64]">MAIN[13][0][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[8]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][63]">MAIN[13][0][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[8]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][61]">MAIN[13][0][61]</a></td><td>CELL[0].GIOB[8]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[9]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[9]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][48]">MAIN[13][0][48]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[9]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][45]">MAIN[13][0][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[9]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][44]">MAIN[13][0][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[9]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][43]">MAIN[13][0][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[9]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][41]">MAIN[13][0][41]</a></td><td>CELL[0].GIOB[9]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[10]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[10]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][68]">MAIN[13][2][68]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[10]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][65]">MAIN[13][2][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[10]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][64]">MAIN[13][2][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[10]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][63]">MAIN[13][2][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[10]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][61]">MAIN[13][2][61]</a></td><td>CELL[0].GIOB[10]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[11]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[11]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][48]">MAIN[13][2][48]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[11]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][45]">MAIN[13][2][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[11]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][44]">MAIN[13][2][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[11]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][43]">MAIN[13][2][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[11]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][41]">MAIN[13][2][41]</a></td><td>CELL[0].GIOB[11]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[12]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[12]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][28]">MAIN[13][0][28]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[12]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][25]">MAIN[13][0][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[12]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][24]">MAIN[13][0][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[12]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][23]">MAIN[13][0][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[12]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][21]">MAIN[13][0][21]</a></td><td>CELL[0].GIOB[12]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[13]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[13]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][8]">MAIN[13][0][8]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[13]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][5]">MAIN[13][0][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[13]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][4]">MAIN[13][0][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[13]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][3]">MAIN[13][0][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[13]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][0][1]">MAIN[13][0][1]</a></td><td>CELL[0].GIOB[13]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[14]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[14]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][28]">MAIN[13][2][28]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[14]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][25]">MAIN[13][2][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[14]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][24]">MAIN[13][2][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[14]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][23]">MAIN[13][2][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[14]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][21]">MAIN[13][2][21]</a></td><td>CELL[0].GIOB[14]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes GIOB[15]</caption>
<thead>
<tr><th colspan="5">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[15]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][8]">MAIN[13][2][8]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[15]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][5]">MAIN[13][2][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[15]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][4]">MAIN[13][2][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[15]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][3]">MAIN[13][2][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[15]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[13][2][1]">MAIN[13][2][1]</a></td><td>CELL[0].GIOB[15]</td></tr>

<tr><th colspan="5"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[0]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][60]">MAIN[4][0][60]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][61]">MAIN[4][0][61]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][62]">MAIN[4][0][62]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][63]">MAIN[4][0][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][79]">MAIN[4][0][79]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][64]">MAIN[4][2][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][66]">MAIN[4][2][66]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][66]">MAIN[4][0][66]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][65]">MAIN[4][0][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][75]">MAIN[4][0][75]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][77]">MAIN[4][0][77]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][74]">MAIN[4][0][74]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][73]">MAIN[4][0][73]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][72]">MAIN[4][0][72]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][69]">MAIN[4][0][69]</a></td><td>CELL[0].IMUX_BUFG_O[0]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[1]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][60]">MAIN[4][2][60]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][61]">MAIN[4][2][61]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][62]">MAIN[4][2][62]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][63]">MAIN[4][2][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][79]">MAIN[4][2][79]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][65]">MAIN[4][2][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][67]">MAIN[4][2][67]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][67]">MAIN[4][0][67]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][64]">MAIN[4][0][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][75]">MAIN[4][2][75]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][77]">MAIN[4][2][77]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][74]">MAIN[4][2][74]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][73]">MAIN[4][2][73]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][72]">MAIN[4][2][72]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][69]">MAIN[4][2][69]</a></td><td>CELL[0].IMUX_BUFG_O[1]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[2]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][40]">MAIN[4][0][40]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][41]">MAIN[4][0][41]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][42]">MAIN[4][0][42]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][43]">MAIN[4][0][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][59]">MAIN[4][0][59]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][44]">MAIN[4][2][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][46]">MAIN[4][2][46]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][46]">MAIN[4][0][46]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][45]">MAIN[4][0][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][55]">MAIN[4][0][55]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][57]">MAIN[4][0][57]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][54]">MAIN[4][0][54]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][53]">MAIN[4][0][53]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][52]">MAIN[4][0][52]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][49]">MAIN[4][0][49]</a></td><td>CELL[0].IMUX_BUFG_O[2]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[3]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][40]">MAIN[4][2][40]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][41]">MAIN[4][2][41]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][42]">MAIN[4][2][42]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][43]">MAIN[4][2][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][59]">MAIN[4][2][59]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][45]">MAIN[4][2][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][47]">MAIN[4][2][47]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][47]">MAIN[4][0][47]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][44]">MAIN[4][0][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][55]">MAIN[4][2][55]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][57]">MAIN[4][2][57]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][54]">MAIN[4][2][54]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][53]">MAIN[4][2][53]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][52]">MAIN[4][2][52]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][49]">MAIN[4][2][49]</a></td><td>CELL[0].IMUX_BUFG_O[3]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[4]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][20]">MAIN[4][0][20]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][21]">MAIN[4][0][21]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][22]">MAIN[4][0][22]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][23]">MAIN[4][0][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][39]">MAIN[4][0][39]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][24]">MAIN[4][2][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][26]">MAIN[4][2][26]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][26]">MAIN[4][0][26]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][25]">MAIN[4][0][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][35]">MAIN[4][0][35]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][37]">MAIN[4][0][37]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][34]">MAIN[4][0][34]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][33]">MAIN[4][0][33]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][32]">MAIN[4][0][32]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][29]">MAIN[4][0][29]</a></td><td>CELL[0].IMUX_BUFG_O[4]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[5]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][20]">MAIN[4][2][20]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][21]">MAIN[4][2][21]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][22]">MAIN[4][2][22]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][23]">MAIN[4][2][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][39]">MAIN[4][2][39]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][25]">MAIN[4][2][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][27]">MAIN[4][2][27]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][27]">MAIN[4][0][27]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][24]">MAIN[4][0][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][35]">MAIN[4][2][35]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][37]">MAIN[4][2][37]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][34]">MAIN[4][2][34]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][33]">MAIN[4][2][33]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][32]">MAIN[4][2][32]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][29]">MAIN[4][2][29]</a></td><td>CELL[0].IMUX_BUFG_O[5]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[6]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][0]">MAIN[4][0][0]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][1]">MAIN[4][0][1]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][2]">MAIN[4][0][2]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][3]">MAIN[4][0][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][19]">MAIN[4][0][19]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][4]">MAIN[4][2][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][6]">MAIN[4][2][6]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][6]">MAIN[4][0][6]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][5]">MAIN[4][0][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][15]">MAIN[4][0][15]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][17]">MAIN[4][0][17]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][14]">MAIN[4][0][14]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][13]">MAIN[4][0][13]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][12]">MAIN[4][0][12]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][9]">MAIN[4][0][9]</a></td><td>CELL[0].IMUX_BUFG_O[6]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[7]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][0]">MAIN[4][2][0]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][1]">MAIN[4][2][1]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][2]">MAIN[4][2][2]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][3]">MAIN[4][2][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][19]">MAIN[4][2][19]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][5]">MAIN[4][2][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][7]">MAIN[4][2][7]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][7]">MAIN[4][0][7]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][0][4]">MAIN[4][0][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][15]">MAIN[4][2][15]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][17]">MAIN[4][2][17]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][14]">MAIN[4][2][14]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][13]">MAIN[4][2][13]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][12]">MAIN[4][2][12]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[4][2][9]">MAIN[4][2][9]</a></td><td>CELL[0].IMUX_BUFG_O[7]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[8]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][60]">MAIN[3][0][60]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][61]">MAIN[3][0][61]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][62]">MAIN[3][0][62]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][63]">MAIN[3][0][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][79]">MAIN[3][0][79]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][64]">MAIN[3][2][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][66]">MAIN[3][2][66]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][66]">MAIN[3][0][66]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][65]">MAIN[3][0][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][75]">MAIN[3][0][75]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][77]">MAIN[3][0][77]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][74]">MAIN[3][0][74]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][73]">MAIN[3][0][73]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][72]">MAIN[3][0][72]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][69]">MAIN[3][0][69]</a></td><td>CELL[0].IMUX_BUFG_O[8]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[9]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][60]">MAIN[3][2][60]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][61]">MAIN[3][2][61]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][62]">MAIN[3][2][62]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][63]">MAIN[3][2][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][79]">MAIN[3][2][79]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][65]">MAIN[3][2][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][67]">MAIN[3][2][67]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][67]">MAIN[3][0][67]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][64]">MAIN[3][0][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][75]">MAIN[3][2][75]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][77]">MAIN[3][2][77]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][74]">MAIN[3][2][74]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][73]">MAIN[3][2][73]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][72]">MAIN[3][2][72]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][69]">MAIN[3][2][69]</a></td><td>CELL[0].IMUX_BUFG_O[9]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[10]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][40]">MAIN[3][0][40]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][41]">MAIN[3][0][41]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][42]">MAIN[3][0][42]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][43]">MAIN[3][0][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][59]">MAIN[3][0][59]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][44]">MAIN[3][2][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][46]">MAIN[3][2][46]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][46]">MAIN[3][0][46]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][45]">MAIN[3][0][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][55]">MAIN[3][0][55]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][57]">MAIN[3][0][57]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][54]">MAIN[3][0][54]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][53]">MAIN[3][0][53]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][52]">MAIN[3][0][52]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][49]">MAIN[3][0][49]</a></td><td>CELL[0].IMUX_BUFG_O[10]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[10]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[11]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][40]">MAIN[3][2][40]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][41]">MAIN[3][2][41]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][42]">MAIN[3][2][42]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][43]">MAIN[3][2][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][59]">MAIN[3][2][59]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][45]">MAIN[3][2][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][47]">MAIN[3][2][47]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][47]">MAIN[3][0][47]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][44]">MAIN[3][0][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][55]">MAIN[3][2][55]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][57]">MAIN[3][2][57]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][54]">MAIN[3][2][54]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][53]">MAIN[3][2][53]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][52]">MAIN[3][2][52]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][49]">MAIN[3][2][49]</a></td><td>CELL[0].IMUX_BUFG_O[11]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[11]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[12]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][20]">MAIN[3][0][20]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][21]">MAIN[3][0][21]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][22]">MAIN[3][0][22]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][23]">MAIN[3][0][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][39]">MAIN[3][0][39]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][24]">MAIN[3][2][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][26]">MAIN[3][2][26]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][26]">MAIN[3][0][26]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][25]">MAIN[3][0][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][35]">MAIN[3][0][35]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][37]">MAIN[3][0][37]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][34]">MAIN[3][0][34]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][33]">MAIN[3][0][33]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][32]">MAIN[3][0][32]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][29]">MAIN[3][0][29]</a></td><td>CELL[0].IMUX_BUFG_O[12]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[12]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[13]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][20]">MAIN[3][2][20]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][21]">MAIN[3][2][21]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][22]">MAIN[3][2][22]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][23]">MAIN[3][2][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][39]">MAIN[3][2][39]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][25]">MAIN[3][2][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][27]">MAIN[3][2][27]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][27]">MAIN[3][0][27]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][24]">MAIN[3][0][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][35]">MAIN[3][2][35]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][37]">MAIN[3][2][37]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][34]">MAIN[3][2][34]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][33]">MAIN[3][2][33]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][32]">MAIN[3][2][32]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][29]">MAIN[3][2][29]</a></td><td>CELL[0].IMUX_BUFG_O[13]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[13]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[14]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][0]">MAIN[3][0][0]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][1]">MAIN[3][0][1]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][2]">MAIN[3][0][2]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][3]">MAIN[3][0][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][19]">MAIN[3][0][19]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][4]">MAIN[3][2][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][6]">MAIN[3][2][6]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][6]">MAIN[3][0][6]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][5]">MAIN[3][0][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][15]">MAIN[3][0][15]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][17]">MAIN[3][0][17]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][14]">MAIN[3][0][14]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][13]">MAIN[3][0][13]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][12]">MAIN[3][0][12]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][9]">MAIN[3][0][9]</a></td><td>CELL[0].IMUX_BUFG_O[14]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[14]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[15]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][0]">MAIN[3][2][0]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][1]">MAIN[3][2][1]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][2]">MAIN[3][2][2]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][3]">MAIN[3][2][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][19]">MAIN[3][2][19]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][5]">MAIN[3][2][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][7]">MAIN[3][2][7]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][7]">MAIN[3][0][7]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][0][4]">MAIN[3][0][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][15]">MAIN[3][2][15]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][17]">MAIN[3][2][17]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][14]">MAIN[3][2][14]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][13]">MAIN[3][2][13]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][12]">MAIN[3][2][12]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[3][2][9]">MAIN[3][2][9]</a></td><td>CELL[0].IMUX_BUFG_O[15]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[15]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[16]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][60]">MAIN[2][0][60]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][61]">MAIN[2][0][61]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][62]">MAIN[2][0][62]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][63]">MAIN[2][0][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][79]">MAIN[2][0][79]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][64]">MAIN[2][2][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][66]">MAIN[2][2][66]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][66]">MAIN[2][0][66]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][65]">MAIN[2][0][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][75]">MAIN[2][0][75]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][77]">MAIN[2][0][77]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][74]">MAIN[2][0][74]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][73]">MAIN[2][0][73]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][72]">MAIN[2][0][72]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][69]">MAIN[2][0][69]</a></td><td>CELL[0].IMUX_BUFG_O[16]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[16]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[17]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][60]">MAIN[2][2][60]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][61]">MAIN[2][2][61]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][62]">MAIN[2][2][62]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][63]">MAIN[2][2][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][79]">MAIN[2][2][79]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][65]">MAIN[2][2][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][67]">MAIN[2][2][67]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][67]">MAIN[2][0][67]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][64]">MAIN[2][0][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][75]">MAIN[2][2][75]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][77]">MAIN[2][2][77]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][74]">MAIN[2][2][74]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][73]">MAIN[2][2][73]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][72]">MAIN[2][2][72]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][69]">MAIN[2][2][69]</a></td><td>CELL[0].IMUX_BUFG_O[17]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[17]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[18]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][40]">MAIN[2][0][40]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][41]">MAIN[2][0][41]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][42]">MAIN[2][0][42]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][43]">MAIN[2][0][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][59]">MAIN[2][0][59]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][44]">MAIN[2][2][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][46]">MAIN[2][2][46]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][46]">MAIN[2][0][46]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][45]">MAIN[2][0][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][55]">MAIN[2][0][55]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][57]">MAIN[2][0][57]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][54]">MAIN[2][0][54]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][53]">MAIN[2][0][53]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][52]">MAIN[2][0][52]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][49]">MAIN[2][0][49]</a></td><td>CELL[0].IMUX_BUFG_O[18]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[19]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][40]">MAIN[2][2][40]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][41]">MAIN[2][2][41]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][42]">MAIN[2][2][42]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][43]">MAIN[2][2][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][59]">MAIN[2][2][59]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][45]">MAIN[2][2][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][47]">MAIN[2][2][47]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][47]">MAIN[2][0][47]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][44]">MAIN[2][0][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][55]">MAIN[2][2][55]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][57]">MAIN[2][2][57]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][54]">MAIN[2][2][54]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][53]">MAIN[2][2][53]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][52]">MAIN[2][2][52]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][49]">MAIN[2][2][49]</a></td><td>CELL[0].IMUX_BUFG_O[19]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[19]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[20]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][20]">MAIN[2][0][20]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][21]">MAIN[2][0][21]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][22]">MAIN[2][0][22]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][23]">MAIN[2][0][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][39]">MAIN[2][0][39]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][24]">MAIN[2][2][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][26]">MAIN[2][2][26]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][26]">MAIN[2][0][26]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][25]">MAIN[2][0][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][35]">MAIN[2][0][35]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][37]">MAIN[2][0][37]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][34]">MAIN[2][0][34]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][33]">MAIN[2][0][33]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][32]">MAIN[2][0][32]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][29]">MAIN[2][0][29]</a></td><td>CELL[0].IMUX_BUFG_O[20]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[21]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][20]">MAIN[2][2][20]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][21]">MAIN[2][2][21]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][22]">MAIN[2][2][22]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][23]">MAIN[2][2][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][39]">MAIN[2][2][39]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][25]">MAIN[2][2][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][27]">MAIN[2][2][27]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][27]">MAIN[2][0][27]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][24]">MAIN[2][0][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][35]">MAIN[2][2][35]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][37]">MAIN[2][2][37]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][34]">MAIN[2][2][34]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][33]">MAIN[2][2][33]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][32]">MAIN[2][2][32]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][29]">MAIN[2][2][29]</a></td><td>CELL[0].IMUX_BUFG_O[21]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[21]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[22]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][0]">MAIN[2][0][0]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][1]">MAIN[2][0][1]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][2]">MAIN[2][0][2]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][3]">MAIN[2][0][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][19]">MAIN[2][0][19]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][4]">MAIN[2][2][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][6]">MAIN[2][2][6]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][6]">MAIN[2][0][6]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][5]">MAIN[2][0][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][15]">MAIN[2][0][15]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][17]">MAIN[2][0][17]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][14]">MAIN[2][0][14]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][13]">MAIN[2][0][13]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][12]">MAIN[2][0][12]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][9]">MAIN[2][0][9]</a></td><td>CELL[0].IMUX_BUFG_O[22]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[23]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][0]">MAIN[2][2][0]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][1]">MAIN[2][2][1]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][2]">MAIN[2][2][2]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][3]">MAIN[2][2][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][19]">MAIN[2][2][19]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][5]">MAIN[2][2][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][7]">MAIN[2][2][7]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][7]">MAIN[2][0][7]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][0][4]">MAIN[2][0][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][15]">MAIN[2][2][15]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][17]">MAIN[2][2][17]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][14]">MAIN[2][2][14]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][13]">MAIN[2][2][13]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][12]">MAIN[2][2][12]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[2][2][9]">MAIN[2][2][9]</a></td><td>CELL[0].IMUX_BUFG_O[23]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[23]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[24]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][60]">MAIN[1][0][60]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][61]">MAIN[1][0][61]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][62]">MAIN[1][0][62]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][63]">MAIN[1][0][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][79]">MAIN[1][0][79]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][64]">MAIN[1][2][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][66]">MAIN[1][2][66]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][66]">MAIN[1][0][66]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][65]">MAIN[1][0][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][75]">MAIN[1][0][75]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][77]">MAIN[1][0][77]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][74]">MAIN[1][0][74]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][73]">MAIN[1][0][73]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][72]">MAIN[1][0][72]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][69]">MAIN[1][0][69]</a></td><td>CELL[0].IMUX_BUFG_O[24]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[24]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[25]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][60]">MAIN[1][2][60]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][61]">MAIN[1][2][61]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][62]">MAIN[1][2][62]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][63]">MAIN[1][2][63]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][79]">MAIN[1][2][79]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][65]">MAIN[1][2][65]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][67]">MAIN[1][2][67]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][67]">MAIN[1][0][67]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][64]">MAIN[1][0][64]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][75]">MAIN[1][2][75]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][77]">MAIN[1][2][77]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][74]">MAIN[1][2][74]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][73]">MAIN[1][2][73]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][72]">MAIN[1][2][72]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][69]">MAIN[1][2][69]</a></td><td>CELL[0].IMUX_BUFG_O[25]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[25]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[26]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][40]">MAIN[1][0][40]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][41]">MAIN[1][0][41]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][42]">MAIN[1][0][42]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][43]">MAIN[1][0][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][59]">MAIN[1][0][59]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][44]">MAIN[1][2][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][46]">MAIN[1][2][46]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][46]">MAIN[1][0][46]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][45]">MAIN[1][0][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][55]">MAIN[1][0][55]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][57]">MAIN[1][0][57]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][54]">MAIN[1][0][54]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][53]">MAIN[1][0][53]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][52]">MAIN[1][0][52]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][49]">MAIN[1][0][49]</a></td><td>CELL[0].IMUX_BUFG_O[26]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[26]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[27]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][40]">MAIN[1][2][40]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][41]">MAIN[1][2][41]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][42]">MAIN[1][2][42]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][43]">MAIN[1][2][43]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][59]">MAIN[1][2][59]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][45]">MAIN[1][2][45]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][47]">MAIN[1][2][47]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][47]">MAIN[1][0][47]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][44]">MAIN[1][0][44]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][55]">MAIN[1][2][55]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][57]">MAIN[1][2][57]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][54]">MAIN[1][2][54]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][53]">MAIN[1][2][53]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][52]">MAIN[1][2][52]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][49]">MAIN[1][2][49]</a></td><td>CELL[0].IMUX_BUFG_O[27]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[27]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[28]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][20]">MAIN[1][0][20]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][21]">MAIN[1][0][21]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][22]">MAIN[1][0][22]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][23]">MAIN[1][0][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][39]">MAIN[1][0][39]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][24]">MAIN[1][2][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][26]">MAIN[1][2][26]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][26]">MAIN[1][0][26]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][25]">MAIN[1][0][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][35]">MAIN[1][0][35]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][37]">MAIN[1][0][37]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][34]">MAIN[1][0][34]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][33]">MAIN[1][0][33]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][32]">MAIN[1][0][32]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][29]">MAIN[1][0][29]</a></td><td>CELL[0].IMUX_BUFG_O[28]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[28]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[29]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][20]">MAIN[1][2][20]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][21]">MAIN[1][2][21]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][22]">MAIN[1][2][22]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][23]">MAIN[1][2][23]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][39]">MAIN[1][2][39]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][25]">MAIN[1][2][25]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][27]">MAIN[1][2][27]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][27]">MAIN[1][0][27]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][24]">MAIN[1][0][24]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][35]">MAIN[1][2][35]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][37]">MAIN[1][2][37]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][34]">MAIN[1][2][34]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][33]">MAIN[1][2][33]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][32]">MAIN[1][2][32]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][29]">MAIN[1][2][29]</a></td><td>CELL[0].IMUX_BUFG_O[29]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[29]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[30]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][0]">MAIN[1][0][0]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][1]">MAIN[1][0][1]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][2]">MAIN[1][0][2]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][3]">MAIN[1][0][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][19]">MAIN[1][0][19]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][4]">MAIN[1][2][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][6]">MAIN[1][2][6]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][6]">MAIN[1][0][6]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][5]">MAIN[1][0][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][15]">MAIN[1][0][15]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][17]">MAIN[1][0][17]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][14]">MAIN[1][0][14]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][13]">MAIN[1][0][13]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][12]">MAIN[1][0][12]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][9]">MAIN[1][0][9]</a></td><td>CELL[0].IMUX_BUFG_O[30]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[30]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N switchbox CLK_INT muxes IMUX_BUFG_O[31]</caption>
<thead>
<tr><th colspan="15">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-14"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][0]">MAIN[1][2][0]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-13"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][1]">MAIN[1][2][1]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-12"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][2]">MAIN[1][2][2]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-11"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][3]">MAIN[1][2][3]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-10"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][19]">MAIN[1][2][19]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-9"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][5]">MAIN[1][2][5]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-8"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][7]">MAIN[1][2][7]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-7"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][7]">MAIN[1][0][7]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-6"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][0][4]">MAIN[1][0][4]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-5"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][15]">MAIN[1][2][15]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-4"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][17]">MAIN[1][2][17]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-3"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][14]">MAIN[1][2][14]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-2"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][13]">MAIN[1][2][13]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-1"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][12]">MAIN[1][2][12]</a></td><td id="virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-0"><a href="#virtex4-CLK_IOB_N-bit-MAIN[1][2][9]">MAIN[1][2][9]</a></td><td>CELL[0].IMUX_BUFG_O[31]</td></tr>

<tr><th colspan="15"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[8].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[12].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[1].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[5].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[9].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[13].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[2].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[6].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[10].OUT_CLKPAD</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[14].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[3].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[7].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[11].OUT_CLKPAD</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[15].OUT_CLKPAD</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][79]" title="MAIN[1][0][79]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][79]" title="MAIN[1][2][79]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 10</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][77]" title="MAIN[1][0][77]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][77]" title="MAIN[1][2][77]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 4</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][75]" title="MAIN[1][0][75]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][75]" title="MAIN[1][2][75]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 5</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][74]" title="MAIN[1][0][74]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][74]" title="MAIN[1][2][74]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 3</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][73]" title="MAIN[1][0][73]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][73]" title="MAIN[1][2][73]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 2</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][72]" title="MAIN[1][0][72]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][72]" title="MAIN[1][2][72]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 1</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][69]" title="MAIN[1][0][69]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][69]" title="MAIN[1][2][69]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 0</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][67]" title="MAIN[1][0][67]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][67]" title="MAIN[1][2][67]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 8</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][66]" title="MAIN[1][0][66]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][66]" title="MAIN[1][2][66]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 8</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][65]" title="MAIN[1][0][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][65]" title="MAIN[1][2][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 9</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][64]" title="MAIN[1][0][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][64]" title="MAIN[1][2][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 9</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][63]" title="MAIN[1][0][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][63]" title="MAIN[1][2][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 11</a>
</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][62]" title="MAIN[1][0][62]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][62]" title="MAIN[1][2][62]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 12</a>
</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][61]" title="MAIN[1][0][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][61]" title="MAIN[1][2][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 13</a>
</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][60]" title="MAIN[1][0][60]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][60]" title="MAIN[1][2][60]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 14</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][59]" title="MAIN[1][0][59]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][59]" title="MAIN[1][2][59]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 10</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][57]" title="MAIN[1][0][57]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][57]" title="MAIN[1][2][57]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 4</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][55]" title="MAIN[1][0][55]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][55]" title="MAIN[1][2][55]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 5</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][54]" title="MAIN[1][0][54]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][54]" title="MAIN[1][2][54]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 3</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][53]" title="MAIN[1][0][53]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][53]" title="MAIN[1][2][53]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 2</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][52]" title="MAIN[1][0][52]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][52]" title="MAIN[1][2][52]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 1</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][49]" title="MAIN[1][0][49]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][49]" title="MAIN[1][2][49]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 0</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][47]" title="MAIN[1][0][47]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][47]" title="MAIN[1][2][47]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 8</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][46]" title="MAIN[1][0][46]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][46]" title="MAIN[1][2][46]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 8</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][45]" title="MAIN[1][0][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][45]" title="MAIN[1][2][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 9</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][44]" title="MAIN[1][0][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][44]" title="MAIN[1][2][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 9</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][43]" title="MAIN[1][0][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][43]" title="MAIN[1][2][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 11</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][42]" title="MAIN[1][0][42]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][42]" title="MAIN[1][2][42]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 12</a>
</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][41]" title="MAIN[1][0][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][41]" title="MAIN[1][2][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 13</a>
</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][40]" title="MAIN[1][0][40]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][40]" title="MAIN[1][2][40]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 14</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][39]" title="MAIN[1][0][39]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][39]" title="MAIN[1][2][39]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 10</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][37]" title="MAIN[1][0][37]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][37]" title="MAIN[1][2][37]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 4</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][35]" title="MAIN[1][0][35]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][35]" title="MAIN[1][2][35]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 5</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][34]" title="MAIN[1][0][34]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][34]" title="MAIN[1][2][34]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 3</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][33]" title="MAIN[1][0][33]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][33]" title="MAIN[1][2][33]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 2</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][32]" title="MAIN[1][0][32]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][32]" title="MAIN[1][2][32]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 1</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][29]" title="MAIN[1][0][29]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][29]" title="MAIN[1][2][29]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][27]" title="MAIN[1][0][27]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][27]" title="MAIN[1][2][27]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 8</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][26]" title="MAIN[1][0][26]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][26]" title="MAIN[1][2][26]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 8</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][25]" title="MAIN[1][0][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][25]" title="MAIN[1][2][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 9</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][24]" title="MAIN[1][0][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][24]" title="MAIN[1][2][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 9</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][23]" title="MAIN[1][0][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][23]" title="MAIN[1][2][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 11</a>
</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][22]" title="MAIN[1][0][22]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][22]" title="MAIN[1][2][22]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 12</a>
</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][21]" title="MAIN[1][0][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][21]" title="MAIN[1][2][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 13</a>
</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][20]" title="MAIN[1][0][20]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][20]" title="MAIN[1][2][20]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 14</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][19]" title="MAIN[1][0][19]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][19]" title="MAIN[1][2][19]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 10</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][17]" title="MAIN[1][0][17]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][17]" title="MAIN[1][2][17]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 4</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][15]" title="MAIN[1][0][15]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][15]" title="MAIN[1][2][15]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 5</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][14]" title="MAIN[1][0][14]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][14]" title="MAIN[1][2][14]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 3</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][13]" title="MAIN[1][0][13]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][13]" title="MAIN[1][2][13]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 2</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][12]" title="MAIN[1][0][12]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][12]" title="MAIN[1][2][12]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][9]" title="MAIN[1][0][9]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][9]" title="MAIN[1][2][9]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 0</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][7]" title="MAIN[1][0][7]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][7]" title="MAIN[1][2][7]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 8</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][6]" title="MAIN[1][0][6]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][6]" title="MAIN[1][2][6]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 8</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][5]" title="MAIN[1][0][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][5]" title="MAIN[1][2][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 9</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][4]" title="MAIN[1][0][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][4]" title="MAIN[1][2][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 9</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][3]" title="MAIN[1][0][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][3]" title="MAIN[1][2][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 11</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][2]" title="MAIN[1][0][2]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][2]" title="MAIN[1][2][2]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 12</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][1]" title="MAIN[1][0][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][1]" title="MAIN[1][2][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 13</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][0][0]" title="MAIN[1][0][0]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[1][2][0]" title="MAIN[1][2][0]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 14</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][79]" title="MAIN[2][0][79]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][79]" title="MAIN[2][2][79]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 10</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][77]" title="MAIN[2][0][77]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][77]" title="MAIN[2][2][77]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 4</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][75]" title="MAIN[2][0][75]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][75]" title="MAIN[2][2][75]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 5</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][74]" title="MAIN[2][0][74]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][74]" title="MAIN[2][2][74]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 3</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][73]" title="MAIN[2][0][73]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][73]" title="MAIN[2][2][73]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 2</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][72]" title="MAIN[2][0][72]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][72]" title="MAIN[2][2][72]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 1</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][69]" title="MAIN[2][0][69]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][69]" title="MAIN[2][2][69]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 0</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][67]" title="MAIN[2][0][67]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][67]" title="MAIN[2][2][67]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 8</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][66]" title="MAIN[2][0][66]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][66]" title="MAIN[2][2][66]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 8</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][65]" title="MAIN[2][0][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][65]" title="MAIN[2][2][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 9</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][64]" title="MAIN[2][0][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][64]" title="MAIN[2][2][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 9</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][63]" title="MAIN[2][0][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][63]" title="MAIN[2][2][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 11</a>
</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][62]" title="MAIN[2][0][62]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][62]" title="MAIN[2][2][62]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 12</a>
</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][61]" title="MAIN[2][0][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][61]" title="MAIN[2][2][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 13</a>
</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][60]" title="MAIN[2][0][60]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][60]" title="MAIN[2][2][60]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 14</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][59]" title="MAIN[2][0][59]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][59]" title="MAIN[2][2][59]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 10</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][57]" title="MAIN[2][0][57]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][57]" title="MAIN[2][2][57]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 4</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][55]" title="MAIN[2][0][55]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][55]" title="MAIN[2][2][55]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 5</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][54]" title="MAIN[2][0][54]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][54]" title="MAIN[2][2][54]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 3</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][53]" title="MAIN[2][0][53]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][53]" title="MAIN[2][2][53]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 2</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][52]" title="MAIN[2][0][52]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][52]" title="MAIN[2][2][52]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 1</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][49]" title="MAIN[2][0][49]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][49]" title="MAIN[2][2][49]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 0</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][47]" title="MAIN[2][0][47]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][47]" title="MAIN[2][2][47]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 8</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][46]" title="MAIN[2][0][46]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][46]" title="MAIN[2][2][46]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 8</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][45]" title="MAIN[2][0][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][45]" title="MAIN[2][2][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 9</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][44]" title="MAIN[2][0][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][44]" title="MAIN[2][2][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 9</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][43]" title="MAIN[2][0][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][43]" title="MAIN[2][2][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 11</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][42]" title="MAIN[2][0][42]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][42]" title="MAIN[2][2][42]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 12</a>
</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][41]" title="MAIN[2][0][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][41]" title="MAIN[2][2][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 13</a>
</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][40]" title="MAIN[2][0][40]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][40]" title="MAIN[2][2][40]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 14</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][39]" title="MAIN[2][0][39]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][39]" title="MAIN[2][2][39]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 10</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][37]" title="MAIN[2][0][37]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][37]" title="MAIN[2][2][37]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 4</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][35]" title="MAIN[2][0][35]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][35]" title="MAIN[2][2][35]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 5</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][34]" title="MAIN[2][0][34]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][34]" title="MAIN[2][2][34]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 3</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][33]" title="MAIN[2][0][33]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][33]" title="MAIN[2][2][33]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 2</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][32]" title="MAIN[2][0][32]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][32]" title="MAIN[2][2][32]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 1</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][29]" title="MAIN[2][0][29]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][29]" title="MAIN[2][2][29]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][27]" title="MAIN[2][0][27]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][27]" title="MAIN[2][2][27]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 8</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][26]" title="MAIN[2][0][26]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][26]" title="MAIN[2][2][26]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 8</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][25]" title="MAIN[2][0][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][25]" title="MAIN[2][2][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 9</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][24]" title="MAIN[2][0][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][24]" title="MAIN[2][2][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 9</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][23]" title="MAIN[2][0][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][23]" title="MAIN[2][2][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 11</a>
</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][22]" title="MAIN[2][0][22]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][22]" title="MAIN[2][2][22]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 12</a>
</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][21]" title="MAIN[2][0][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][21]" title="MAIN[2][2][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 13</a>
</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][20]" title="MAIN[2][0][20]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][20]" title="MAIN[2][2][20]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 14</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][19]" title="MAIN[2][0][19]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][19]" title="MAIN[2][2][19]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 10</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][17]" title="MAIN[2][0][17]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][17]" title="MAIN[2][2][17]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 4</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][15]" title="MAIN[2][0][15]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][15]" title="MAIN[2][2][15]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 5</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][14]" title="MAIN[2][0][14]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][14]" title="MAIN[2][2][14]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 3</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][13]" title="MAIN[2][0][13]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][13]" title="MAIN[2][2][13]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 2</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][12]" title="MAIN[2][0][12]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][12]" title="MAIN[2][2][12]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][9]" title="MAIN[2][0][9]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][9]" title="MAIN[2][2][9]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 0</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][7]" title="MAIN[2][0][7]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][7]" title="MAIN[2][2][7]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 8</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][6]" title="MAIN[2][0][6]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][6]" title="MAIN[2][2][6]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 8</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][5]" title="MAIN[2][0][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][5]" title="MAIN[2][2][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 9</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][4]" title="MAIN[2][0][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][4]" title="MAIN[2][2][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 9</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][3]" title="MAIN[2][0][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][3]" title="MAIN[2][2][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 11</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][2]" title="MAIN[2][0][2]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][2]" title="MAIN[2][2][2]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 12</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][1]" title="MAIN[2][0][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][1]" title="MAIN[2][2][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 13</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][0][0]" title="MAIN[2][0][0]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[2][2][0]" title="MAIN[2][2][0]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 14</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][79]" title="MAIN[3][0][79]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][79]" title="MAIN[3][2][79]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 10</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][77]" title="MAIN[3][0][77]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][77]" title="MAIN[3][2][77]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 4</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][75]" title="MAIN[3][0][75]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][75]" title="MAIN[3][2][75]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 5</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][74]" title="MAIN[3][0][74]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][74]" title="MAIN[3][2][74]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 3</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][73]" title="MAIN[3][0][73]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][73]" title="MAIN[3][2][73]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 2</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][72]" title="MAIN[3][0][72]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][72]" title="MAIN[3][2][72]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 1</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][69]" title="MAIN[3][0][69]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][69]" title="MAIN[3][2][69]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 0</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][67]" title="MAIN[3][0][67]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][67]" title="MAIN[3][2][67]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 8</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][66]" title="MAIN[3][0][66]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][66]" title="MAIN[3][2][66]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 8</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][65]" title="MAIN[3][0][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][65]" title="MAIN[3][2][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 9</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][64]" title="MAIN[3][0][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][64]" title="MAIN[3][2][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 9</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][63]" title="MAIN[3][0][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][63]" title="MAIN[3][2][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 11</a>
</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][62]" title="MAIN[3][0][62]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][62]" title="MAIN[3][2][62]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 12</a>
</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][61]" title="MAIN[3][0][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][61]" title="MAIN[3][2][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 13</a>
</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][60]" title="MAIN[3][0][60]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][60]" title="MAIN[3][2][60]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 14</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][59]" title="MAIN[3][0][59]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][59]" title="MAIN[3][2][59]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 10</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][57]" title="MAIN[3][0][57]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][57]" title="MAIN[3][2][57]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 4</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][55]" title="MAIN[3][0][55]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][55]" title="MAIN[3][2][55]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 5</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][54]" title="MAIN[3][0][54]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][54]" title="MAIN[3][2][54]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 3</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][53]" title="MAIN[3][0][53]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][53]" title="MAIN[3][2][53]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 2</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][52]" title="MAIN[3][0][52]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][52]" title="MAIN[3][2][52]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 1</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][49]" title="MAIN[3][0][49]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][49]" title="MAIN[3][2][49]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 0</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][47]" title="MAIN[3][0][47]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][47]" title="MAIN[3][2][47]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 8</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][46]" title="MAIN[3][0][46]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][46]" title="MAIN[3][2][46]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 8</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][45]" title="MAIN[3][0][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][45]" title="MAIN[3][2][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 9</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][44]" title="MAIN[3][0][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][44]" title="MAIN[3][2][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 9</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][43]" title="MAIN[3][0][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][43]" title="MAIN[3][2][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 11</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][42]" title="MAIN[3][0][42]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][42]" title="MAIN[3][2][42]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 12</a>
</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][41]" title="MAIN[3][0][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][41]" title="MAIN[3][2][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 13</a>
</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][40]" title="MAIN[3][0][40]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][40]" title="MAIN[3][2][40]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 14</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][39]" title="MAIN[3][0][39]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][39]" title="MAIN[3][2][39]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 10</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][37]" title="MAIN[3][0][37]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][37]" title="MAIN[3][2][37]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 4</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][35]" title="MAIN[3][0][35]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][35]" title="MAIN[3][2][35]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 5</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][34]" title="MAIN[3][0][34]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][34]" title="MAIN[3][2][34]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 3</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][33]" title="MAIN[3][0][33]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][33]" title="MAIN[3][2][33]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 2</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][32]" title="MAIN[3][0][32]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][32]" title="MAIN[3][2][32]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 1</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][29]" title="MAIN[3][0][29]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][29]" title="MAIN[3][2][29]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][27]" title="MAIN[3][0][27]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][27]" title="MAIN[3][2][27]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 8</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][26]" title="MAIN[3][0][26]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][26]" title="MAIN[3][2][26]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 8</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][25]" title="MAIN[3][0][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][25]" title="MAIN[3][2][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 9</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][24]" title="MAIN[3][0][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][24]" title="MAIN[3][2][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 9</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][23]" title="MAIN[3][0][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][23]" title="MAIN[3][2][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 11</a>
</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][22]" title="MAIN[3][0][22]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][22]" title="MAIN[3][2][22]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 12</a>
</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][21]" title="MAIN[3][0][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][21]" title="MAIN[3][2][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 13</a>
</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][20]" title="MAIN[3][0][20]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][20]" title="MAIN[3][2][20]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 14</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][19]" title="MAIN[3][0][19]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][19]" title="MAIN[3][2][19]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 10</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][17]" title="MAIN[3][0][17]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][17]" title="MAIN[3][2][17]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 4</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][15]" title="MAIN[3][0][15]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][15]" title="MAIN[3][2][15]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 5</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][14]" title="MAIN[3][0][14]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][14]" title="MAIN[3][2][14]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 3</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][13]" title="MAIN[3][0][13]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][13]" title="MAIN[3][2][13]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 2</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][12]" title="MAIN[3][0][12]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][12]" title="MAIN[3][2][12]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][9]" title="MAIN[3][0][9]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][9]" title="MAIN[3][2][9]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 0</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][7]" title="MAIN[3][0][7]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][7]" title="MAIN[3][2][7]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 8</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][6]" title="MAIN[3][0][6]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][6]" title="MAIN[3][2][6]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 8</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][5]" title="MAIN[3][0][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][5]" title="MAIN[3][2][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 9</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][4]" title="MAIN[3][0][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][4]" title="MAIN[3][2][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 9</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][3]" title="MAIN[3][0][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][3]" title="MAIN[3][2][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 11</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][2]" title="MAIN[3][0][2]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][2]" title="MAIN[3][2][2]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 12</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][1]" title="MAIN[3][0][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][1]" title="MAIN[3][2][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 13</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][0][0]" title="MAIN[3][0][0]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[3][2][0]" title="MAIN[3][2][0]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 14</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[4]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][79]" title="MAIN[4][0][79]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][79]" title="MAIN[4][2][79]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 10</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][77]" title="MAIN[4][0][77]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][77]" title="MAIN[4][2][77]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 4</a>
</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][75]" title="MAIN[4][0][75]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][75]" title="MAIN[4][2][75]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 5</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][74]" title="MAIN[4][0][74]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][74]" title="MAIN[4][2][74]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 3</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][73]" title="MAIN[4][0][73]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][73]" title="MAIN[4][2][73]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 2</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][72]" title="MAIN[4][0][72]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][72]" title="MAIN[4][2][72]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 1</a>
</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][69]" title="MAIN[4][0][69]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][69]" title="MAIN[4][2][69]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 0</a>
</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][67]" title="MAIN[4][0][67]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][67]" title="MAIN[4][2][67]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 8</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][66]" title="MAIN[4][0][66]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][66]" title="MAIN[4][2][66]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 8</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][65]" title="MAIN[4][0][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][65]" title="MAIN[4][2][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 9</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][64]" title="MAIN[4][0][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][64]" title="MAIN[4][2][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 9</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][63]" title="MAIN[4][0][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][63]" title="MAIN[4][2][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 11</a>
</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][62]" title="MAIN[4][0][62]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][62]" title="MAIN[4][2][62]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 12</a>
</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][61]" title="MAIN[4][0][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][61]" title="MAIN[4][2][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 13</a>
</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][60]" title="MAIN[4][0][60]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][60]" title="MAIN[4][2][60]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 14</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][59]" title="MAIN[4][0][59]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][59]" title="MAIN[4][2][59]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 10</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][57]" title="MAIN[4][0][57]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][57]" title="MAIN[4][2][57]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 4</a>
</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][55]" title="MAIN[4][0][55]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][55]" title="MAIN[4][2][55]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 5</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][54]" title="MAIN[4][0][54]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][54]" title="MAIN[4][2][54]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 3</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][53]" title="MAIN[4][0][53]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][53]" title="MAIN[4][2][53]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 2</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][52]" title="MAIN[4][0][52]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][52]" title="MAIN[4][2][52]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 1</a>
</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][49]" title="MAIN[4][0][49]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][49]" title="MAIN[4][2][49]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 0</a>
</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][47]" title="MAIN[4][0][47]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][47]" title="MAIN[4][2][47]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 8</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][46]" title="MAIN[4][0][46]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][46]" title="MAIN[4][2][46]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 8</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][45]" title="MAIN[4][0][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][45]" title="MAIN[4][2][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 9</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][44]" title="MAIN[4][0][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][44]" title="MAIN[4][2][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 9</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][43]" title="MAIN[4][0][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][43]" title="MAIN[4][2][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 11</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][42]" title="MAIN[4][0][42]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][42]" title="MAIN[4][2][42]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 12</a>
</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][41]" title="MAIN[4][0][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][41]" title="MAIN[4][2][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 13</a>
</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][40]" title="MAIN[4][0][40]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][40]" title="MAIN[4][2][40]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 14</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][39]" title="MAIN[4][0][39]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][39]" title="MAIN[4][2][39]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 10</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][37]" title="MAIN[4][0][37]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][37]" title="MAIN[4][2][37]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 4</a>
</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][35]" title="MAIN[4][0][35]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][35]" title="MAIN[4][2][35]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 5</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][34]" title="MAIN[4][0][34]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][34]" title="MAIN[4][2][34]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 3</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][33]" title="MAIN[4][0][33]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][33]" title="MAIN[4][2][33]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 2</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][32]" title="MAIN[4][0][32]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][32]" title="MAIN[4][2][32]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 1</a>
</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][29]" title="MAIN[4][0][29]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][29]" title="MAIN[4][2][29]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 0</a>
</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][27]" title="MAIN[4][0][27]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][27]" title="MAIN[4][2][27]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 8</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][26]" title="MAIN[4][0][26]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][26]" title="MAIN[4][2][26]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 8</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][25]" title="MAIN[4][0][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][25]" title="MAIN[4][2][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 9</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][24]" title="MAIN[4][0][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][24]" title="MAIN[4][2][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 9</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][23]" title="MAIN[4][0][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][23]" title="MAIN[4][2][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 11</a>
</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][22]" title="MAIN[4][0][22]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][22]" title="MAIN[4][2][22]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 12</a>
</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][21]" title="MAIN[4][0][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][21]" title="MAIN[4][2][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 13</a>
</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][20]" title="MAIN[4][0][20]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][20]" title="MAIN[4][2][20]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 14</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][19]" title="MAIN[4][0][19]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][19]" title="MAIN[4][2][19]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 10</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][17]" title="MAIN[4][0][17]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][17]" title="MAIN[4][2][17]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 4</a>
</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][15]" title="MAIN[4][0][15]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][15]" title="MAIN[4][2][15]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 5</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][14]" title="MAIN[4][0][14]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][14]" title="MAIN[4][2][14]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 3</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][13]" title="MAIN[4][0][13]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][13]" title="MAIN[4][2][13]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 2</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][12]" title="MAIN[4][0][12]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][12]" title="MAIN[4][2][12]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 1</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][9]" title="MAIN[4][0][9]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][9]" title="MAIN[4][2][9]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 0</a>
</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][7]" title="MAIN[4][0][7]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][7]" title="MAIN[4][2][7]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 8</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][6]" title="MAIN[4][0][6]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][6]" title="MAIN[4][2][6]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 8</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][5]" title="MAIN[4][0][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][5]" title="MAIN[4][2][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 9</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][4]" title="MAIN[4][0][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][4]" title="MAIN[4][2][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 9</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][3]" title="MAIN[4][0][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][3]" title="MAIN[4][2][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 11</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][2]" title="MAIN[4][0][2]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][2]" title="MAIN[4][2][2]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 12</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][1]" title="MAIN[4][0][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][1]" title="MAIN[4][2][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 13</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][0][0]" title="MAIN[4][0][0]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[4][2][0]" title="MAIN[4][2][0]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 14</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[5]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[6]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[7]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[8]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[9]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[10]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[11]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[12]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[13]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][68]" title="MAIN[13][0][68]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[8]-4">CLK_INT: mux CELL[0].GIOB[8] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][68]" title="MAIN[13][2][68]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[10]-4">CLK_INT: mux CELL[0].GIOB[10] bit 4</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][65]" title="MAIN[13][0][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[8]-3">CLK_INT: mux CELL[0].GIOB[8] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][65]" title="MAIN[13][2][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[10]-3">CLK_INT: mux CELL[0].GIOB[10] bit 3</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][64]" title="MAIN[13][0][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[8]-2">CLK_INT: mux CELL[0].GIOB[8] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][64]" title="MAIN[13][2][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[10]-2">CLK_INT: mux CELL[0].GIOB[10] bit 2</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][63]" title="MAIN[13][0][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[8]-1">CLK_INT: mux CELL[0].GIOB[8] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][63]" title="MAIN[13][2][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[10]-1">CLK_INT: mux CELL[0].GIOB[10] bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][61]" title="MAIN[13][0][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[8]-0">CLK_INT: mux CELL[0].GIOB[8] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][61]" title="MAIN[13][2][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[10]-0">CLK_INT: mux CELL[0].GIOB[10] bit 0</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][48]" title="MAIN[13][0][48]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[9]-4">CLK_INT: mux CELL[0].GIOB[9] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][48]" title="MAIN[13][2][48]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[11]-4">CLK_INT: mux CELL[0].GIOB[11] bit 4</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][45]" title="MAIN[13][0][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[9]-3">CLK_INT: mux CELL[0].GIOB[9] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][45]" title="MAIN[13][2][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[11]-3">CLK_INT: mux CELL[0].GIOB[11] bit 3</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][44]" title="MAIN[13][0][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[9]-2">CLK_INT: mux CELL[0].GIOB[9] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][44]" title="MAIN[13][2][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[11]-2">CLK_INT: mux CELL[0].GIOB[11] bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][43]" title="MAIN[13][0][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[9]-1">CLK_INT: mux CELL[0].GIOB[9] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][43]" title="MAIN[13][2][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[11]-1">CLK_INT: mux CELL[0].GIOB[11] bit 1</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][41]" title="MAIN[13][0][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[9]-0">CLK_INT: mux CELL[0].GIOB[9] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][41]" title="MAIN[13][2][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[11]-0">CLK_INT: mux CELL[0].GIOB[11] bit 0</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][28]" title="MAIN[13][0][28]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[12]-4">CLK_INT: mux CELL[0].GIOB[12] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][28]" title="MAIN[13][2][28]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[14]-4">CLK_INT: mux CELL[0].GIOB[14] bit 4</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][25]" title="MAIN[13][0][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[12]-3">CLK_INT: mux CELL[0].GIOB[12] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][25]" title="MAIN[13][2][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[14]-3">CLK_INT: mux CELL[0].GIOB[14] bit 3</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][24]" title="MAIN[13][0][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[12]-2">CLK_INT: mux CELL[0].GIOB[12] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][24]" title="MAIN[13][2][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[14]-2">CLK_INT: mux CELL[0].GIOB[14] bit 2</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][23]" title="MAIN[13][0][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[12]-1">CLK_INT: mux CELL[0].GIOB[12] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][23]" title="MAIN[13][2][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[14]-1">CLK_INT: mux CELL[0].GIOB[14] bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][21]" title="MAIN[13][0][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[12]-0">CLK_INT: mux CELL[0].GIOB[12] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][21]" title="MAIN[13][2][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[14]-0">CLK_INT: mux CELL[0].GIOB[14] bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][8]" title="MAIN[13][0][8]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[13]-4">CLK_INT: mux CELL[0].GIOB[13] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][8]" title="MAIN[13][2][8]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[15]-4">CLK_INT: mux CELL[0].GIOB[15] bit 4</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][5]" title="MAIN[13][0][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[13]-3">CLK_INT: mux CELL[0].GIOB[13] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][5]" title="MAIN[13][2][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[15]-3">CLK_INT: mux CELL[0].GIOB[15] bit 3</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][4]" title="MAIN[13][0][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[13]-2">CLK_INT: mux CELL[0].GIOB[13] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][4]" title="MAIN[13][2][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[15]-2">CLK_INT: mux CELL[0].GIOB[15] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][3]" title="MAIN[13][0][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[13]-1">CLK_INT: mux CELL[0].GIOB[13] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][3]" title="MAIN[13][2][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[15]-1">CLK_INT: mux CELL[0].GIOB[15] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][0][1]" title="MAIN[13][0][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[13]-0">CLK_INT: mux CELL[0].GIOB[13] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[13][2][1]" title="MAIN[13][2][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[15]-0">CLK_INT: mux CELL[0].GIOB[15] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[14]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][68]" title="MAIN[14][0][68]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[0]-4">CLK_INT: mux CELL[0].GIOB[0] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][68]" title="MAIN[14][2][68]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[2]-4">CLK_INT: mux CELL[0].GIOB[2] bit 4</a>
</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][65]" title="MAIN[14][0][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[0]-3">CLK_INT: mux CELL[0].GIOB[0] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][65]" title="MAIN[14][2][65]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[2]-3">CLK_INT: mux CELL[0].GIOB[2] bit 3</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][64]" title="MAIN[14][0][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[0]-2">CLK_INT: mux CELL[0].GIOB[0] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][64]" title="MAIN[14][2][64]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[2]-2">CLK_INT: mux CELL[0].GIOB[2] bit 2</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][63]" title="MAIN[14][0][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[0]-1">CLK_INT: mux CELL[0].GIOB[0] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][63]" title="MAIN[14][2][63]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[2]-1">CLK_INT: mux CELL[0].GIOB[2] bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][61]" title="MAIN[14][0][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[0]-0">CLK_INT: mux CELL[0].GIOB[0] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][61]" title="MAIN[14][2][61]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[2]-0">CLK_INT: mux CELL[0].GIOB[2] bit 0</a>
</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][48]" title="MAIN[14][0][48]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[1]-4">CLK_INT: mux CELL[0].GIOB[1] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][48]" title="MAIN[14][2][48]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[3]-4">CLK_INT: mux CELL[0].GIOB[3] bit 4</a>
</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][45]" title="MAIN[14][0][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[1]-3">CLK_INT: mux CELL[0].GIOB[1] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][45]" title="MAIN[14][2][45]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[3]-3">CLK_INT: mux CELL[0].GIOB[3] bit 3</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][44]" title="MAIN[14][0][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[1]-2">CLK_INT: mux CELL[0].GIOB[1] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][44]" title="MAIN[14][2][44]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[3]-2">CLK_INT: mux CELL[0].GIOB[3] bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][43]" title="MAIN[14][0][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[1]-1">CLK_INT: mux CELL[0].GIOB[1] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][43]" title="MAIN[14][2][43]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[3]-1">CLK_INT: mux CELL[0].GIOB[3] bit 1</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][41]" title="MAIN[14][0][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[1]-0">CLK_INT: mux CELL[0].GIOB[1] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][41]" title="MAIN[14][2][41]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[3]-0">CLK_INT: mux CELL[0].GIOB[3] bit 0</a>
</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][28]" title="MAIN[14][0][28]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[4]-4">CLK_INT: mux CELL[0].GIOB[4] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][28]" title="MAIN[14][2][28]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[6]-4">CLK_INT: mux CELL[0].GIOB[6] bit 4</a>
</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][25]" title="MAIN[14][0][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[4]-3">CLK_INT: mux CELL[0].GIOB[4] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][25]" title="MAIN[14][2][25]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[6]-3">CLK_INT: mux CELL[0].GIOB[6] bit 3</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][24]" title="MAIN[14][0][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[4]-2">CLK_INT: mux CELL[0].GIOB[4] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][24]" title="MAIN[14][2][24]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[6]-2">CLK_INT: mux CELL[0].GIOB[6] bit 2</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][23]" title="MAIN[14][0][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[4]-1">CLK_INT: mux CELL[0].GIOB[4] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][23]" title="MAIN[14][2][23]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[6]-1">CLK_INT: mux CELL[0].GIOB[6] bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][21]" title="MAIN[14][0][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[4]-0">CLK_INT: mux CELL[0].GIOB[4] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][21]" title="MAIN[14][2][21]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[6]-0">CLK_INT: mux CELL[0].GIOB[6] bit 0</a>
</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][8]" title="MAIN[14][0][8]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[5]-4">CLK_INT: mux CELL[0].GIOB[5] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][8]" title="MAIN[14][2][8]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[7]-4">CLK_INT: mux CELL[0].GIOB[7] bit 4</a>
</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][5]" title="MAIN[14][0][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[5]-3">CLK_INT: mux CELL[0].GIOB[5] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][5]" title="MAIN[14][2][5]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[7]-3">CLK_INT: mux CELL[0].GIOB[7] bit 3</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][4]" title="MAIN[14][0][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[5]-2">CLK_INT: mux CELL[0].GIOB[5] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][4]" title="MAIN[14][2][4]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[7]-2">CLK_INT: mux CELL[0].GIOB[7] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][3]" title="MAIN[14][0][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[5]-1">CLK_INT: mux CELL[0].GIOB[5] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][3]" title="MAIN[14][2][3]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[7]-1">CLK_INT: mux CELL[0].GIOB[7] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][0][1]" title="MAIN[14][0][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[5]-0">CLK_INT: mux CELL[0].GIOB[5] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_IOB_N-bit-MAIN[14][2][1]" title="MAIN[14][2][1]">
<a href="#virtex4-CLK_IOB_N-CLK_INT-mux-CELL[0].GIOB[7]-0">CLK_INT: mux CELL[0].GIOB[7] bit 0</a>
</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_IOB_N rect MAIN[15]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_dcm_s"><a class="header" href="#tile-clk_dcm_s">Tile CLK_DCM_S</a></h2>
<p>Cells: 8</p>
<h3 id="switchbox-clk_int-2"><a class="header" href="#switchbox-clk_int-2">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[0]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][10]">MAIN[2][0][10]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][11]">MAIN[2][0][11]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][12]">MAIN[2][0][12]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][13]">MAIN[2][0][13]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][6]">MAIN[2][0][6]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][19]">MAIN[2][0][19]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][18]">MAIN[2][0][18]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][17]">MAIN[2][0][17]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][16]">MAIN[2][0][16]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][15]">MAIN[2][0][15]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][14]">MAIN[2][0][14]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][7]">MAIN[2][0][7]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][8]">MAIN[2][0][8]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][5]">MAIN[2][0][5]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][4]">MAIN[2][0][4]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][3]">MAIN[2][0][3]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][0]">MAIN[2][0][0]</a></td><td>CELL[0].IMUX_BUFG_O[0]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[1]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][10]">MAIN[2][2][10]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][11]">MAIN[2][2][11]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][12]">MAIN[2][2][12]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][13]">MAIN[2][2][13]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][6]">MAIN[2][2][6]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][19]">MAIN[2][2][19]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][18]">MAIN[2][2][18]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][17]">MAIN[2][2][17]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][16]">MAIN[2][2][16]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][15]">MAIN[2][2][15]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][14]">MAIN[2][2][14]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][7]">MAIN[2][2][7]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][8]">MAIN[2][2][8]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][5]">MAIN[2][2][5]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][4]">MAIN[2][2][4]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][3]">MAIN[2][2][3]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][0]">MAIN[2][2][0]</a></td><td>CELL[0].IMUX_BUFG_O[1]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[2]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][30]">MAIN[2][0][30]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][31]">MAIN[2][0][31]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][32]">MAIN[2][0][32]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][33]">MAIN[2][0][33]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][26]">MAIN[2][0][26]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][39]">MAIN[2][0][39]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][38]">MAIN[2][0][38]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][37]">MAIN[2][0][37]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][36]">MAIN[2][0][36]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][35]">MAIN[2][0][35]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][34]">MAIN[2][0][34]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][27]">MAIN[2][0][27]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][28]">MAIN[2][0][28]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][25]">MAIN[2][0][25]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][24]">MAIN[2][0][24]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][23]">MAIN[2][0][23]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][20]">MAIN[2][0][20]</a></td><td>CELL[0].IMUX_BUFG_O[2]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[3]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][30]">MAIN[2][2][30]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][31]">MAIN[2][2][31]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][32]">MAIN[2][2][32]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][33]">MAIN[2][2][33]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][26]">MAIN[2][2][26]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][39]">MAIN[2][2][39]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][38]">MAIN[2][2][38]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][37]">MAIN[2][2][37]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][36]">MAIN[2][2][36]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][35]">MAIN[2][2][35]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][34]">MAIN[2][2][34]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][27]">MAIN[2][2][27]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][28]">MAIN[2][2][28]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][25]">MAIN[2][2][25]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][24]">MAIN[2][2][24]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][23]">MAIN[2][2][23]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][20]">MAIN[2][2][20]</a></td><td>CELL[0].IMUX_BUFG_O[3]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[4]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][50]">MAIN[2][0][50]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][51]">MAIN[2][0][51]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][52]">MAIN[2][0][52]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][53]">MAIN[2][0][53]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][46]">MAIN[2][0][46]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][59]">MAIN[2][0][59]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][58]">MAIN[2][0][58]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][57]">MAIN[2][0][57]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][56]">MAIN[2][0][56]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][55]">MAIN[2][0][55]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][54]">MAIN[2][0][54]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][47]">MAIN[2][0][47]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][48]">MAIN[2][0][48]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][45]">MAIN[2][0][45]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][44]">MAIN[2][0][44]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][43]">MAIN[2][0][43]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][40]">MAIN[2][0][40]</a></td><td>CELL[0].IMUX_BUFG_O[4]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[5]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][50]">MAIN[2][2][50]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][51]">MAIN[2][2][51]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][52]">MAIN[2][2][52]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][53]">MAIN[2][2][53]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][46]">MAIN[2][2][46]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][59]">MAIN[2][2][59]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][58]">MAIN[2][2][58]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][57]">MAIN[2][2][57]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][56]">MAIN[2][2][56]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][55]">MAIN[2][2][55]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][54]">MAIN[2][2][54]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][47]">MAIN[2][2][47]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][48]">MAIN[2][2][48]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][45]">MAIN[2][2][45]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][44]">MAIN[2][2][44]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][43]">MAIN[2][2][43]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][40]">MAIN[2][2][40]</a></td><td>CELL[0].IMUX_BUFG_O[5]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[6]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][70]">MAIN[2][0][70]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][71]">MAIN[2][0][71]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][72]">MAIN[2][0][72]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][73]">MAIN[2][0][73]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][66]">MAIN[2][0][66]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][79]">MAIN[2][0][79]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][78]">MAIN[2][0][78]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][77]">MAIN[2][0][77]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][76]">MAIN[2][0][76]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][75]">MAIN[2][0][75]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][74]">MAIN[2][0][74]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][67]">MAIN[2][0][67]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][68]">MAIN[2][0][68]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][65]">MAIN[2][0][65]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][64]">MAIN[2][0][64]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][63]">MAIN[2][0][63]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][0][60]">MAIN[2][0][60]</a></td><td>CELL[0].IMUX_BUFG_O[6]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[7]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][70]">MAIN[2][2][70]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][71]">MAIN[2][2][71]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][72]">MAIN[2][2][72]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][73]">MAIN[2][2][73]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][66]">MAIN[2][2][66]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][79]">MAIN[2][2][79]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][78]">MAIN[2][2][78]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][77]">MAIN[2][2][77]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][76]">MAIN[2][2][76]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][75]">MAIN[2][2][75]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][74]">MAIN[2][2][74]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][67]">MAIN[2][2][67]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][68]">MAIN[2][2][68]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][65]">MAIN[2][2][65]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][64]">MAIN[2][2][64]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][63]">MAIN[2][2][63]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[2][2][60]">MAIN[2][2][60]</a></td><td>CELL[0].IMUX_BUFG_O[7]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[8]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][10]">MAIN[3][0][10]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][11]">MAIN[3][0][11]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][12]">MAIN[3][0][12]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][13]">MAIN[3][0][13]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][6]">MAIN[3][0][6]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][19]">MAIN[3][0][19]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][18]">MAIN[3][0][18]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][17]">MAIN[3][0][17]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][16]">MAIN[3][0][16]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][15]">MAIN[3][0][15]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][14]">MAIN[3][0][14]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][7]">MAIN[3][0][7]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][8]">MAIN[3][0][8]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][5]">MAIN[3][0][5]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][4]">MAIN[3][0][4]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][3]">MAIN[3][0][3]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][0]">MAIN[3][0][0]</a></td><td>CELL[0].IMUX_BUFG_O[8]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[9]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][10]">MAIN[3][2][10]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][11]">MAIN[3][2][11]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][12]">MAIN[3][2][12]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][13]">MAIN[3][2][13]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][6]">MAIN[3][2][6]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][19]">MAIN[3][2][19]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][18]">MAIN[3][2][18]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][17]">MAIN[3][2][17]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][16]">MAIN[3][2][16]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][15]">MAIN[3][2][15]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][14]">MAIN[3][2][14]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][7]">MAIN[3][2][7]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][8]">MAIN[3][2][8]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][5]">MAIN[3][2][5]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][4]">MAIN[3][2][4]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][3]">MAIN[3][2][3]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][0]">MAIN[3][2][0]</a></td><td>CELL[0].IMUX_BUFG_O[9]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[10]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][30]">MAIN[3][0][30]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][31]">MAIN[3][0][31]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][32]">MAIN[3][0][32]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][33]">MAIN[3][0][33]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][26]">MAIN[3][0][26]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][39]">MAIN[3][0][39]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][38]">MAIN[3][0][38]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][37]">MAIN[3][0][37]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][36]">MAIN[3][0][36]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][35]">MAIN[3][0][35]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][34]">MAIN[3][0][34]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][27]">MAIN[3][0][27]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][28]">MAIN[3][0][28]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][25]">MAIN[3][0][25]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][24]">MAIN[3][0][24]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][23]">MAIN[3][0][23]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][20]">MAIN[3][0][20]</a></td><td>CELL[0].IMUX_BUFG_O[10]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[10]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[11]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][30]">MAIN[3][2][30]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][31]">MAIN[3][2][31]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][32]">MAIN[3][2][32]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][33]">MAIN[3][2][33]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][26]">MAIN[3][2][26]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][39]">MAIN[3][2][39]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][38]">MAIN[3][2][38]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][37]">MAIN[3][2][37]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][36]">MAIN[3][2][36]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][35]">MAIN[3][2][35]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][34]">MAIN[3][2][34]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][27]">MAIN[3][2][27]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][28]">MAIN[3][2][28]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][25]">MAIN[3][2][25]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][24]">MAIN[3][2][24]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][23]">MAIN[3][2][23]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][20]">MAIN[3][2][20]</a></td><td>CELL[0].IMUX_BUFG_O[11]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[11]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[12]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][50]">MAIN[3][0][50]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][51]">MAIN[3][0][51]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][52]">MAIN[3][0][52]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][53]">MAIN[3][0][53]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][46]">MAIN[3][0][46]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][59]">MAIN[3][0][59]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][58]">MAIN[3][0][58]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][57]">MAIN[3][0][57]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][56]">MAIN[3][0][56]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][55]">MAIN[3][0][55]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][54]">MAIN[3][0][54]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][47]">MAIN[3][0][47]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][48]">MAIN[3][0][48]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][45]">MAIN[3][0][45]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][44]">MAIN[3][0][44]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][43]">MAIN[3][0][43]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][40]">MAIN[3][0][40]</a></td><td>CELL[0].IMUX_BUFG_O[12]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[12]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[13]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][50]">MAIN[3][2][50]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][51]">MAIN[3][2][51]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][52]">MAIN[3][2][52]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][53]">MAIN[3][2][53]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][46]">MAIN[3][2][46]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][59]">MAIN[3][2][59]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][58]">MAIN[3][2][58]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][57]">MAIN[3][2][57]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][56]">MAIN[3][2][56]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][55]">MAIN[3][2][55]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][54]">MAIN[3][2][54]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][47]">MAIN[3][2][47]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][48]">MAIN[3][2][48]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][45]">MAIN[3][2][45]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][44]">MAIN[3][2][44]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][43]">MAIN[3][2][43]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][40]">MAIN[3][2][40]</a></td><td>CELL[0].IMUX_BUFG_O[13]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[13]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[14]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][70]">MAIN[3][0][70]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][71]">MAIN[3][0][71]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][72]">MAIN[3][0][72]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][73]">MAIN[3][0][73]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][66]">MAIN[3][0][66]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][79]">MAIN[3][0][79]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][78]">MAIN[3][0][78]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][77]">MAIN[3][0][77]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][76]">MAIN[3][0][76]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][75]">MAIN[3][0][75]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][74]">MAIN[3][0][74]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][67]">MAIN[3][0][67]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][68]">MAIN[3][0][68]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][65]">MAIN[3][0][65]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][64]">MAIN[3][0][64]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][63]">MAIN[3][0][63]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][0][60]">MAIN[3][0][60]</a></td><td>CELL[0].IMUX_BUFG_O[14]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[14]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[15]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][70]">MAIN[3][2][70]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][71]">MAIN[3][2][71]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][72]">MAIN[3][2][72]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][73]">MAIN[3][2][73]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][66]">MAIN[3][2][66]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][79]">MAIN[3][2][79]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][78]">MAIN[3][2][78]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][77]">MAIN[3][2][77]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][76]">MAIN[3][2][76]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][75]">MAIN[3][2][75]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][74]">MAIN[3][2][74]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][67]">MAIN[3][2][67]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][68]">MAIN[3][2][68]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][65]">MAIN[3][2][65]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][64]">MAIN[3][2][64]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][63]">MAIN[3][2][63]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[3][2][60]">MAIN[3][2][60]</a></td><td>CELL[0].IMUX_BUFG_O[15]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[15]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[16]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][10]">MAIN[4][0][10]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][11]">MAIN[4][0][11]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][12]">MAIN[4][0][12]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][13]">MAIN[4][0][13]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][6]">MAIN[4][0][6]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][19]">MAIN[4][0][19]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][18]">MAIN[4][0][18]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][17]">MAIN[4][0][17]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][16]">MAIN[4][0][16]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][15]">MAIN[4][0][15]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][14]">MAIN[4][0][14]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][7]">MAIN[4][0][7]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][8]">MAIN[4][0][8]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][5]">MAIN[4][0][5]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][4]">MAIN[4][0][4]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][3]">MAIN[4][0][3]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][0]">MAIN[4][0][0]</a></td><td>CELL[0].IMUX_BUFG_O[16]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[16]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[17]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][10]">MAIN[4][2][10]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][11]">MAIN[4][2][11]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][12]">MAIN[4][2][12]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][13]">MAIN[4][2][13]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][6]">MAIN[4][2][6]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][19]">MAIN[4][2][19]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][18]">MAIN[4][2][18]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][17]">MAIN[4][2][17]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][16]">MAIN[4][2][16]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][15]">MAIN[4][2][15]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][14]">MAIN[4][2][14]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][7]">MAIN[4][2][7]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][8]">MAIN[4][2][8]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][5]">MAIN[4][2][5]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][4]">MAIN[4][2][4]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][3]">MAIN[4][2][3]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][0]">MAIN[4][2][0]</a></td><td>CELL[0].IMUX_BUFG_O[17]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[17]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[18]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][30]">MAIN[4][0][30]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][31]">MAIN[4][0][31]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][32]">MAIN[4][0][32]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][33]">MAIN[4][0][33]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][26]">MAIN[4][0][26]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][39]">MAIN[4][0][39]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][38]">MAIN[4][0][38]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][37]">MAIN[4][0][37]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][36]">MAIN[4][0][36]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][35]">MAIN[4][0][35]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][34]">MAIN[4][0][34]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][27]">MAIN[4][0][27]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][28]">MAIN[4][0][28]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][25]">MAIN[4][0][25]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][24]">MAIN[4][0][24]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][23]">MAIN[4][0][23]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][20]">MAIN[4][0][20]</a></td><td>CELL[0].IMUX_BUFG_O[18]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[19]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][30]">MAIN[4][2][30]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][31]">MAIN[4][2][31]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][32]">MAIN[4][2][32]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][33]">MAIN[4][2][33]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][26]">MAIN[4][2][26]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][39]">MAIN[4][2][39]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][38]">MAIN[4][2][38]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][37]">MAIN[4][2][37]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][36]">MAIN[4][2][36]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][35]">MAIN[4][2][35]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][34]">MAIN[4][2][34]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][27]">MAIN[4][2][27]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][28]">MAIN[4][2][28]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][25]">MAIN[4][2][25]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][24]">MAIN[4][2][24]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][23]">MAIN[4][2][23]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][20]">MAIN[4][2][20]</a></td><td>CELL[0].IMUX_BUFG_O[19]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[19]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[20]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][50]">MAIN[4][0][50]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][51]">MAIN[4][0][51]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][52]">MAIN[4][0][52]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][53]">MAIN[4][0][53]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][46]">MAIN[4][0][46]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][59]">MAIN[4][0][59]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][58]">MAIN[4][0][58]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][57]">MAIN[4][0][57]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][56]">MAIN[4][0][56]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][55]">MAIN[4][0][55]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][54]">MAIN[4][0][54]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][47]">MAIN[4][0][47]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][48]">MAIN[4][0][48]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][45]">MAIN[4][0][45]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][44]">MAIN[4][0][44]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][43]">MAIN[4][0][43]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][40]">MAIN[4][0][40]</a></td><td>CELL[0].IMUX_BUFG_O[20]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[21]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][50]">MAIN[4][2][50]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][51]">MAIN[4][2][51]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][52]">MAIN[4][2][52]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][53]">MAIN[4][2][53]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][46]">MAIN[4][2][46]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][59]">MAIN[4][2][59]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][58]">MAIN[4][2][58]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][57]">MAIN[4][2][57]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][56]">MAIN[4][2][56]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][55]">MAIN[4][2][55]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][54]">MAIN[4][2][54]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][47]">MAIN[4][2][47]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][48]">MAIN[4][2][48]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][45]">MAIN[4][2][45]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][44]">MAIN[4][2][44]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][43]">MAIN[4][2][43]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][40]">MAIN[4][2][40]</a></td><td>CELL[0].IMUX_BUFG_O[21]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[21]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[22]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][70]">MAIN[4][0][70]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][71]">MAIN[4][0][71]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][72]">MAIN[4][0][72]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][73]">MAIN[4][0][73]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][66]">MAIN[4][0][66]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][79]">MAIN[4][0][79]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][78]">MAIN[4][0][78]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][77]">MAIN[4][0][77]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][76]">MAIN[4][0][76]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][75]">MAIN[4][0][75]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][74]">MAIN[4][0][74]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][67]">MAIN[4][0][67]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][68]">MAIN[4][0][68]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][65]">MAIN[4][0][65]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][64]">MAIN[4][0][64]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][63]">MAIN[4][0][63]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][0][60]">MAIN[4][0][60]</a></td><td>CELL[0].IMUX_BUFG_O[22]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[23]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][70]">MAIN[4][2][70]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][71]">MAIN[4][2][71]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][72]">MAIN[4][2][72]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][73]">MAIN[4][2][73]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][66]">MAIN[4][2][66]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][79]">MAIN[4][2][79]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][78]">MAIN[4][2][78]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][77]">MAIN[4][2][77]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][76]">MAIN[4][2][76]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][75]">MAIN[4][2][75]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][74]">MAIN[4][2][74]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][67]">MAIN[4][2][67]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][68]">MAIN[4][2][68]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][65]">MAIN[4][2][65]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][64]">MAIN[4][2][64]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][63]">MAIN[4][2][63]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[4][2][60]">MAIN[4][2][60]</a></td><td>CELL[0].IMUX_BUFG_O[23]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[23]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[24]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][10]">MAIN[5][0][10]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][11]">MAIN[5][0][11]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][12]">MAIN[5][0][12]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][13]">MAIN[5][0][13]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][6]">MAIN[5][0][6]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][19]">MAIN[5][0][19]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][18]">MAIN[5][0][18]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][17]">MAIN[5][0][17]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][16]">MAIN[5][0][16]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][15]">MAIN[5][0][15]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][14]">MAIN[5][0][14]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][7]">MAIN[5][0][7]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][8]">MAIN[5][0][8]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][5]">MAIN[5][0][5]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][4]">MAIN[5][0][4]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][3]">MAIN[5][0][3]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][0]">MAIN[5][0][0]</a></td><td>CELL[0].IMUX_BUFG_O[24]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[24]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[25]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][10]">MAIN[5][2][10]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][11]">MAIN[5][2][11]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][12]">MAIN[5][2][12]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][13]">MAIN[5][2][13]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][6]">MAIN[5][2][6]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][19]">MAIN[5][2][19]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][18]">MAIN[5][2][18]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][17]">MAIN[5][2][17]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][16]">MAIN[5][2][16]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][15]">MAIN[5][2][15]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][14]">MAIN[5][2][14]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][7]">MAIN[5][2][7]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][8]">MAIN[5][2][8]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][5]">MAIN[5][2][5]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][4]">MAIN[5][2][4]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][3]">MAIN[5][2][3]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][0]">MAIN[5][2][0]</a></td><td>CELL[0].IMUX_BUFG_O[25]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[25]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[26]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][30]">MAIN[5][0][30]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][31]">MAIN[5][0][31]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][32]">MAIN[5][0][32]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][33]">MAIN[5][0][33]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][26]">MAIN[5][0][26]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][39]">MAIN[5][0][39]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][38]">MAIN[5][0][38]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][37]">MAIN[5][0][37]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][36]">MAIN[5][0][36]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][35]">MAIN[5][0][35]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][34]">MAIN[5][0][34]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][27]">MAIN[5][0][27]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][28]">MAIN[5][0][28]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][25]">MAIN[5][0][25]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][24]">MAIN[5][0][24]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][23]">MAIN[5][0][23]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][20]">MAIN[5][0][20]</a></td><td>CELL[0].IMUX_BUFG_O[26]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[26]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[27]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][30]">MAIN[5][2][30]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][31]">MAIN[5][2][31]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][32]">MAIN[5][2][32]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][33]">MAIN[5][2][33]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][26]">MAIN[5][2][26]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][39]">MAIN[5][2][39]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][38]">MAIN[5][2][38]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][37]">MAIN[5][2][37]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][36]">MAIN[5][2][36]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][35]">MAIN[5][2][35]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][34]">MAIN[5][2][34]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][27]">MAIN[5][2][27]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][28]">MAIN[5][2][28]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][25]">MAIN[5][2][25]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][24]">MAIN[5][2][24]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][23]">MAIN[5][2][23]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][20]">MAIN[5][2][20]</a></td><td>CELL[0].IMUX_BUFG_O[27]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[27]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[28]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][50]">MAIN[5][0][50]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][51]">MAIN[5][0][51]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][52]">MAIN[5][0][52]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][53]">MAIN[5][0][53]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][46]">MAIN[5][0][46]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][59]">MAIN[5][0][59]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][58]">MAIN[5][0][58]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][57]">MAIN[5][0][57]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][56]">MAIN[5][0][56]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][55]">MAIN[5][0][55]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][54]">MAIN[5][0][54]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][47]">MAIN[5][0][47]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][48]">MAIN[5][0][48]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][45]">MAIN[5][0][45]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][44]">MAIN[5][0][44]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][43]">MAIN[5][0][43]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][40]">MAIN[5][0][40]</a></td><td>CELL[0].IMUX_BUFG_O[28]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[28]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[29]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][50]">MAIN[5][2][50]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][51]">MAIN[5][2][51]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][52]">MAIN[5][2][52]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][53]">MAIN[5][2][53]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][46]">MAIN[5][2][46]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][59]">MAIN[5][2][59]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][58]">MAIN[5][2][58]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][57]">MAIN[5][2][57]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][56]">MAIN[5][2][56]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][55]">MAIN[5][2][55]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][54]">MAIN[5][2][54]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][47]">MAIN[5][2][47]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][48]">MAIN[5][2][48]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][45]">MAIN[5][2][45]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][44]">MAIN[5][2][44]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][43]">MAIN[5][2][43]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][40]">MAIN[5][2][40]</a></td><td>CELL[0].IMUX_BUFG_O[29]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[29]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[30]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][70]">MAIN[5][0][70]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][71]">MAIN[5][0][71]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][72]">MAIN[5][0][72]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][73]">MAIN[5][0][73]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][66]">MAIN[5][0][66]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][79]">MAIN[5][0][79]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][78]">MAIN[5][0][78]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][77]">MAIN[5][0][77]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][76]">MAIN[5][0][76]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][75]">MAIN[5][0][75]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][74]">MAIN[5][0][74]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][67]">MAIN[5][0][67]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][68]">MAIN[5][0][68]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][65]">MAIN[5][0][65]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][64]">MAIN[5][0][64]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][63]">MAIN[5][0][63]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][0][60]">MAIN[5][0][60]</a></td><td>CELL[0].IMUX_BUFG_O[30]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[30]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S switchbox CLK_INT muxes IMUX_BUFG_O[31]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-16"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][70]">MAIN[5][2][70]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-15"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][71]">MAIN[5][2][71]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-14"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][72]">MAIN[5][2][72]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-13"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][73]">MAIN[5][2][73]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-12"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][66]">MAIN[5][2][66]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-11"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][79]">MAIN[5][2][79]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-10"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][78]">MAIN[5][2][78]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-9"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][77]">MAIN[5][2][77]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-8"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][76]">MAIN[5][2][76]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-7"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][75]">MAIN[5][2][75]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-6"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][74]">MAIN[5][2][74]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-5"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][67]">MAIN[5][2][67]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-4"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][68]">MAIN[5][2][68]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-3"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][65]">MAIN[5][2][65]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-2"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][64]">MAIN[5][2][64]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-1"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][63]">MAIN[5][2][63]</a></td><td id="virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-0"><a href="#virtex4-CLK_DCM_S-bit-MAIN[5][2][60]">MAIN[5][2][60]</a></td><td>CELL[0].IMUX_BUFG_O[31]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][79]" title="MAIN[2][0][79]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][79]" title="MAIN[2][2][79]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 11</a>
</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][78]" title="MAIN[2][0][78]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][78]" title="MAIN[2][2][78]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 10</a>
</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][77]" title="MAIN[2][0][77]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][77]" title="MAIN[2][2][77]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 9</a>
</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][76]" title="MAIN[2][0][76]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][76]" title="MAIN[2][2][76]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 8</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][75]" title="MAIN[2][0][75]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][75]" title="MAIN[2][2][75]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 7</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][74]" title="MAIN[2][0][74]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][74]" title="MAIN[2][2][74]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 6</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][73]" title="MAIN[2][0][73]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][73]" title="MAIN[2][2][73]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 13</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][72]" title="MAIN[2][0][72]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][72]" title="MAIN[2][2][72]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 14</a>
</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][71]" title="MAIN[2][0][71]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][71]" title="MAIN[2][2][71]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 15</a>
</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][70]" title="MAIN[2][0][70]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][70]" title="MAIN[2][2][70]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 16</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][68]" title="MAIN[2][0][68]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][68]" title="MAIN[2][2][68]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 4</a>
</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][67]" title="MAIN[2][0][67]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][67]" title="MAIN[2][2][67]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 5</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][66]" title="MAIN[2][0][66]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][66]" title="MAIN[2][2][66]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 12</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][65]" title="MAIN[2][0][65]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][65]" title="MAIN[2][2][65]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 3</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][64]" title="MAIN[2][0][64]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][64]" title="MAIN[2][2][64]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 2</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][63]" title="MAIN[2][0][63]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][63]" title="MAIN[2][2][63]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][60]" title="MAIN[2][0][60]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][60]" title="MAIN[2][2][60]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 0</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][59]" title="MAIN[2][0][59]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][59]" title="MAIN[2][2][59]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 11</a>
</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][58]" title="MAIN[2][0][58]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][58]" title="MAIN[2][2][58]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 10</a>
</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][57]" title="MAIN[2][0][57]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][57]" title="MAIN[2][2][57]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 9</a>
</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][56]" title="MAIN[2][0][56]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][56]" title="MAIN[2][2][56]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 8</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][55]" title="MAIN[2][0][55]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][55]" title="MAIN[2][2][55]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 7</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][54]" title="MAIN[2][0][54]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][54]" title="MAIN[2][2][54]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 6</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][53]" title="MAIN[2][0][53]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][53]" title="MAIN[2][2][53]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 13</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][52]" title="MAIN[2][0][52]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][52]" title="MAIN[2][2][52]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 14</a>
</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][51]" title="MAIN[2][0][51]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][51]" title="MAIN[2][2][51]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 15</a>
</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][50]" title="MAIN[2][0][50]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][50]" title="MAIN[2][2][50]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 16</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][48]" title="MAIN[2][0][48]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][48]" title="MAIN[2][2][48]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 4</a>
</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][47]" title="MAIN[2][0][47]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][47]" title="MAIN[2][2][47]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 5</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][46]" title="MAIN[2][0][46]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][46]" title="MAIN[2][2][46]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 12</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][45]" title="MAIN[2][0][45]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][45]" title="MAIN[2][2][45]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 3</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][44]" title="MAIN[2][0][44]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][44]" title="MAIN[2][2][44]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][43]" title="MAIN[2][0][43]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][43]" title="MAIN[2][2][43]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 1</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][40]" title="MAIN[2][0][40]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][40]" title="MAIN[2][2][40]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 0</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][39]" title="MAIN[2][0][39]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][39]" title="MAIN[2][2][39]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 11</a>
</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][38]" title="MAIN[2][0][38]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][38]" title="MAIN[2][2][38]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 10</a>
</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][37]" title="MAIN[2][0][37]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][37]" title="MAIN[2][2][37]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 9</a>
</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][36]" title="MAIN[2][0][36]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][36]" title="MAIN[2][2][36]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 8</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][35]" title="MAIN[2][0][35]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][35]" title="MAIN[2][2][35]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 7</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][34]" title="MAIN[2][0][34]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][34]" title="MAIN[2][2][34]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 6</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][33]" title="MAIN[2][0][33]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][33]" title="MAIN[2][2][33]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 13</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][32]" title="MAIN[2][0][32]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][32]" title="MAIN[2][2][32]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 14</a>
</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][31]" title="MAIN[2][0][31]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][31]" title="MAIN[2][2][31]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 15</a>
</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][30]" title="MAIN[2][0][30]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][30]" title="MAIN[2][2][30]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 16</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][28]" title="MAIN[2][0][28]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][28]" title="MAIN[2][2][28]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 4</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][27]" title="MAIN[2][0][27]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][27]" title="MAIN[2][2][27]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 5</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][26]" title="MAIN[2][0][26]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][26]" title="MAIN[2][2][26]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 12</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][25]" title="MAIN[2][0][25]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][25]" title="MAIN[2][2][25]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 3</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][24]" title="MAIN[2][0][24]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][24]" title="MAIN[2][2][24]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 2</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][23]" title="MAIN[2][0][23]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][23]" title="MAIN[2][2][23]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][20]" title="MAIN[2][0][20]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][20]" title="MAIN[2][2][20]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 0</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][19]" title="MAIN[2][0][19]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][19]" title="MAIN[2][2][19]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 11</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][18]" title="MAIN[2][0][18]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][18]" title="MAIN[2][2][18]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 10</a>
</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][17]" title="MAIN[2][0][17]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][17]" title="MAIN[2][2][17]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 9</a>
</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][16]" title="MAIN[2][0][16]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][16]" title="MAIN[2][2][16]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 8</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][15]" title="MAIN[2][0][15]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][15]" title="MAIN[2][2][15]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 7</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][14]" title="MAIN[2][0][14]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][14]" title="MAIN[2][2][14]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 6</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][13]" title="MAIN[2][0][13]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][13]" title="MAIN[2][2][13]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 13</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][12]" title="MAIN[2][0][12]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][12]" title="MAIN[2][2][12]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 14</a>
</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][11]" title="MAIN[2][0][11]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][11]" title="MAIN[2][2][11]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 15</a>
</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][10]" title="MAIN[2][0][10]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][10]" title="MAIN[2][2][10]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 16</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][8]" title="MAIN[2][0][8]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][8]" title="MAIN[2][2][8]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 4</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][7]" title="MAIN[2][0][7]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][7]" title="MAIN[2][2][7]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 5</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][6]" title="MAIN[2][0][6]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][6]" title="MAIN[2][2][6]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 12</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][5]" title="MAIN[2][0][5]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][5]" title="MAIN[2][2][5]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 3</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][4]" title="MAIN[2][0][4]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][4]" title="MAIN[2][2][4]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][3]" title="MAIN[2][0][3]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][3]" title="MAIN[2][2][3]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][0][0]" title="MAIN[2][0][0]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[2][2][0]" title="MAIN[2][2][0]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][79]" title="MAIN[3][0][79]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][79]" title="MAIN[3][2][79]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 11</a>
</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][78]" title="MAIN[3][0][78]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][78]" title="MAIN[3][2][78]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 10</a>
</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][77]" title="MAIN[3][0][77]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][77]" title="MAIN[3][2][77]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 9</a>
</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][76]" title="MAIN[3][0][76]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][76]" title="MAIN[3][2][76]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 8</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][75]" title="MAIN[3][0][75]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][75]" title="MAIN[3][2][75]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 7</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][74]" title="MAIN[3][0][74]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][74]" title="MAIN[3][2][74]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 6</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][73]" title="MAIN[3][0][73]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][73]" title="MAIN[3][2][73]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 13</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][72]" title="MAIN[3][0][72]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][72]" title="MAIN[3][2][72]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 14</a>
</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][71]" title="MAIN[3][0][71]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][71]" title="MAIN[3][2][71]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 15</a>
</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][70]" title="MAIN[3][0][70]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][70]" title="MAIN[3][2][70]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 16</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][68]" title="MAIN[3][0][68]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][68]" title="MAIN[3][2][68]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 4</a>
</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][67]" title="MAIN[3][0][67]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][67]" title="MAIN[3][2][67]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 5</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][66]" title="MAIN[3][0][66]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][66]" title="MAIN[3][2][66]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 12</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][65]" title="MAIN[3][0][65]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][65]" title="MAIN[3][2][65]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 3</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][64]" title="MAIN[3][0][64]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][64]" title="MAIN[3][2][64]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 2</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][63]" title="MAIN[3][0][63]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][63]" title="MAIN[3][2][63]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][60]" title="MAIN[3][0][60]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][60]" title="MAIN[3][2][60]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 0</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][59]" title="MAIN[3][0][59]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][59]" title="MAIN[3][2][59]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 11</a>
</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][58]" title="MAIN[3][0][58]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][58]" title="MAIN[3][2][58]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 10</a>
</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][57]" title="MAIN[3][0][57]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][57]" title="MAIN[3][2][57]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 9</a>
</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][56]" title="MAIN[3][0][56]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][56]" title="MAIN[3][2][56]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 8</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][55]" title="MAIN[3][0][55]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][55]" title="MAIN[3][2][55]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 7</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][54]" title="MAIN[3][0][54]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][54]" title="MAIN[3][2][54]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 6</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][53]" title="MAIN[3][0][53]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][53]" title="MAIN[3][2][53]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 13</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][52]" title="MAIN[3][0][52]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][52]" title="MAIN[3][2][52]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 14</a>
</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][51]" title="MAIN[3][0][51]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][51]" title="MAIN[3][2][51]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 15</a>
</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][50]" title="MAIN[3][0][50]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][50]" title="MAIN[3][2][50]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 16</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][48]" title="MAIN[3][0][48]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][48]" title="MAIN[3][2][48]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 4</a>
</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][47]" title="MAIN[3][0][47]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][47]" title="MAIN[3][2][47]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 5</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][46]" title="MAIN[3][0][46]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][46]" title="MAIN[3][2][46]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 12</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][45]" title="MAIN[3][0][45]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][45]" title="MAIN[3][2][45]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 3</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][44]" title="MAIN[3][0][44]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][44]" title="MAIN[3][2][44]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][43]" title="MAIN[3][0][43]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][43]" title="MAIN[3][2][43]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 1</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][40]" title="MAIN[3][0][40]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][40]" title="MAIN[3][2][40]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 0</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][39]" title="MAIN[3][0][39]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][39]" title="MAIN[3][2][39]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 11</a>
</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][38]" title="MAIN[3][0][38]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][38]" title="MAIN[3][2][38]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 10</a>
</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][37]" title="MAIN[3][0][37]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][37]" title="MAIN[3][2][37]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 9</a>
</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][36]" title="MAIN[3][0][36]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][36]" title="MAIN[3][2][36]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 8</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][35]" title="MAIN[3][0][35]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][35]" title="MAIN[3][2][35]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 7</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][34]" title="MAIN[3][0][34]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][34]" title="MAIN[3][2][34]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 6</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][33]" title="MAIN[3][0][33]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][33]" title="MAIN[3][2][33]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 13</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][32]" title="MAIN[3][0][32]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][32]" title="MAIN[3][2][32]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 14</a>
</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][31]" title="MAIN[3][0][31]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][31]" title="MAIN[3][2][31]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 15</a>
</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][30]" title="MAIN[3][0][30]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][30]" title="MAIN[3][2][30]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 16</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][28]" title="MAIN[3][0][28]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][28]" title="MAIN[3][2][28]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 4</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][27]" title="MAIN[3][0][27]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][27]" title="MAIN[3][2][27]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 5</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][26]" title="MAIN[3][0][26]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][26]" title="MAIN[3][2][26]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 12</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][25]" title="MAIN[3][0][25]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][25]" title="MAIN[3][2][25]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 3</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][24]" title="MAIN[3][0][24]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][24]" title="MAIN[3][2][24]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 2</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][23]" title="MAIN[3][0][23]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][23]" title="MAIN[3][2][23]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][20]" title="MAIN[3][0][20]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][20]" title="MAIN[3][2][20]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 0</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][19]" title="MAIN[3][0][19]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][19]" title="MAIN[3][2][19]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 11</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][18]" title="MAIN[3][0][18]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][18]" title="MAIN[3][2][18]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 10</a>
</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][17]" title="MAIN[3][0][17]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][17]" title="MAIN[3][2][17]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 9</a>
</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][16]" title="MAIN[3][0][16]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][16]" title="MAIN[3][2][16]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 8</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][15]" title="MAIN[3][0][15]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][15]" title="MAIN[3][2][15]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 7</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][14]" title="MAIN[3][0][14]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][14]" title="MAIN[3][2][14]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 6</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][13]" title="MAIN[3][0][13]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][13]" title="MAIN[3][2][13]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 13</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][12]" title="MAIN[3][0][12]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][12]" title="MAIN[3][2][12]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 14</a>
</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][11]" title="MAIN[3][0][11]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][11]" title="MAIN[3][2][11]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 15</a>
</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][10]" title="MAIN[3][0][10]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][10]" title="MAIN[3][2][10]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 16</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][8]" title="MAIN[3][0][8]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][8]" title="MAIN[3][2][8]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 4</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][7]" title="MAIN[3][0][7]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][7]" title="MAIN[3][2][7]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 5</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][6]" title="MAIN[3][0][6]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][6]" title="MAIN[3][2][6]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 12</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][5]" title="MAIN[3][0][5]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][5]" title="MAIN[3][2][5]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 3</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][4]" title="MAIN[3][0][4]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][4]" title="MAIN[3][2][4]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][3]" title="MAIN[3][0][3]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][3]" title="MAIN[3][2][3]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][0][0]" title="MAIN[3][0][0]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[3][2][0]" title="MAIN[3][2][0]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S rect MAIN[4]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][79]" title="MAIN[4][0][79]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][79]" title="MAIN[4][2][79]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 11</a>
</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][78]" title="MAIN[4][0][78]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][78]" title="MAIN[4][2][78]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 10</a>
</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][77]" title="MAIN[4][0][77]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][77]" title="MAIN[4][2][77]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 9</a>
</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][76]" title="MAIN[4][0][76]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][76]" title="MAIN[4][2][76]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 8</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][75]" title="MAIN[4][0][75]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][75]" title="MAIN[4][2][75]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 7</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][74]" title="MAIN[4][0][74]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][74]" title="MAIN[4][2][74]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 6</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][73]" title="MAIN[4][0][73]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][73]" title="MAIN[4][2][73]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 13</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][72]" title="MAIN[4][0][72]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][72]" title="MAIN[4][2][72]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 14</a>
</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][71]" title="MAIN[4][0][71]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][71]" title="MAIN[4][2][71]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 15</a>
</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][70]" title="MAIN[4][0][70]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][70]" title="MAIN[4][2][70]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 16</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][68]" title="MAIN[4][0][68]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][68]" title="MAIN[4][2][68]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 4</a>
</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][67]" title="MAIN[4][0][67]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][67]" title="MAIN[4][2][67]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 5</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][66]" title="MAIN[4][0][66]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][66]" title="MAIN[4][2][66]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 12</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][65]" title="MAIN[4][0][65]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][65]" title="MAIN[4][2][65]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 3</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][64]" title="MAIN[4][0][64]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][64]" title="MAIN[4][2][64]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 2</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][63]" title="MAIN[4][0][63]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][63]" title="MAIN[4][2][63]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][60]" title="MAIN[4][0][60]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][60]" title="MAIN[4][2][60]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 0</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][59]" title="MAIN[4][0][59]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][59]" title="MAIN[4][2][59]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 11</a>
</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][58]" title="MAIN[4][0][58]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][58]" title="MAIN[4][2][58]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 10</a>
</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][57]" title="MAIN[4][0][57]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][57]" title="MAIN[4][2][57]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 9</a>
</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][56]" title="MAIN[4][0][56]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][56]" title="MAIN[4][2][56]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 8</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][55]" title="MAIN[4][0][55]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][55]" title="MAIN[4][2][55]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 7</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][54]" title="MAIN[4][0][54]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][54]" title="MAIN[4][2][54]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 6</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][53]" title="MAIN[4][0][53]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][53]" title="MAIN[4][2][53]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 13</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][52]" title="MAIN[4][0][52]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][52]" title="MAIN[4][2][52]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 14</a>
</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][51]" title="MAIN[4][0][51]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][51]" title="MAIN[4][2][51]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 15</a>
</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][50]" title="MAIN[4][0][50]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][50]" title="MAIN[4][2][50]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 16</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][48]" title="MAIN[4][0][48]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][48]" title="MAIN[4][2][48]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 4</a>
</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][47]" title="MAIN[4][0][47]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][47]" title="MAIN[4][2][47]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 5</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][46]" title="MAIN[4][0][46]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][46]" title="MAIN[4][2][46]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 12</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][45]" title="MAIN[4][0][45]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][45]" title="MAIN[4][2][45]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 3</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][44]" title="MAIN[4][0][44]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][44]" title="MAIN[4][2][44]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][43]" title="MAIN[4][0][43]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][43]" title="MAIN[4][2][43]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 1</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][40]" title="MAIN[4][0][40]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][40]" title="MAIN[4][2][40]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 0</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][39]" title="MAIN[4][0][39]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][39]" title="MAIN[4][2][39]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 11</a>
</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][38]" title="MAIN[4][0][38]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][38]" title="MAIN[4][2][38]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 10</a>
</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][37]" title="MAIN[4][0][37]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][37]" title="MAIN[4][2][37]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 9</a>
</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][36]" title="MAIN[4][0][36]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][36]" title="MAIN[4][2][36]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 8</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][35]" title="MAIN[4][0][35]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][35]" title="MAIN[4][2][35]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 7</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][34]" title="MAIN[4][0][34]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][34]" title="MAIN[4][2][34]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 6</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][33]" title="MAIN[4][0][33]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][33]" title="MAIN[4][2][33]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 13</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][32]" title="MAIN[4][0][32]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][32]" title="MAIN[4][2][32]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 14</a>
</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][31]" title="MAIN[4][0][31]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][31]" title="MAIN[4][2][31]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 15</a>
</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][30]" title="MAIN[4][0][30]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][30]" title="MAIN[4][2][30]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 16</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][28]" title="MAIN[4][0][28]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][28]" title="MAIN[4][2][28]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 4</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][27]" title="MAIN[4][0][27]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][27]" title="MAIN[4][2][27]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 5</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][26]" title="MAIN[4][0][26]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][26]" title="MAIN[4][2][26]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 12</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][25]" title="MAIN[4][0][25]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][25]" title="MAIN[4][2][25]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 3</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][24]" title="MAIN[4][0][24]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][24]" title="MAIN[4][2][24]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 2</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][23]" title="MAIN[4][0][23]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][23]" title="MAIN[4][2][23]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][20]" title="MAIN[4][0][20]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][20]" title="MAIN[4][2][20]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 0</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][19]" title="MAIN[4][0][19]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][19]" title="MAIN[4][2][19]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 11</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][18]" title="MAIN[4][0][18]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][18]" title="MAIN[4][2][18]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 10</a>
</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][17]" title="MAIN[4][0][17]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][17]" title="MAIN[4][2][17]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 9</a>
</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][16]" title="MAIN[4][0][16]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][16]" title="MAIN[4][2][16]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 8</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][15]" title="MAIN[4][0][15]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][15]" title="MAIN[4][2][15]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 7</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][14]" title="MAIN[4][0][14]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][14]" title="MAIN[4][2][14]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 6</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][13]" title="MAIN[4][0][13]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][13]" title="MAIN[4][2][13]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 13</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][12]" title="MAIN[4][0][12]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][12]" title="MAIN[4][2][12]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 14</a>
</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][11]" title="MAIN[4][0][11]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][11]" title="MAIN[4][2][11]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 15</a>
</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][10]" title="MAIN[4][0][10]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][10]" title="MAIN[4][2][10]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 16</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][8]" title="MAIN[4][0][8]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][8]" title="MAIN[4][2][8]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 4</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][7]" title="MAIN[4][0][7]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][7]" title="MAIN[4][2][7]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 5</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][6]" title="MAIN[4][0][6]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][6]" title="MAIN[4][2][6]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 12</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][5]" title="MAIN[4][0][5]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][5]" title="MAIN[4][2][5]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 3</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][4]" title="MAIN[4][0][4]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][4]" title="MAIN[4][2][4]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][3]" title="MAIN[4][0][3]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][3]" title="MAIN[4][2][3]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][0][0]" title="MAIN[4][0][0]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[4][2][0]" title="MAIN[4][2][0]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S rect MAIN[5]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][79]" title="MAIN[5][0][79]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][79]" title="MAIN[5][2][79]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 11</a>
</td>
</tr>

<tr><td>B78</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][78]" title="MAIN[5][0][78]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][78]" title="MAIN[5][2][78]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 10</a>
</td>
</tr>

<tr><td>B77</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][77]" title="MAIN[5][0][77]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][77]" title="MAIN[5][2][77]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 9</a>
</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][76]" title="MAIN[5][0][76]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][76]" title="MAIN[5][2][76]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 8</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][75]" title="MAIN[5][0][75]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][75]" title="MAIN[5][2][75]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 7</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][74]" title="MAIN[5][0][74]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][74]" title="MAIN[5][2][74]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 6</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][73]" title="MAIN[5][0][73]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][73]" title="MAIN[5][2][73]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 13</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][72]" title="MAIN[5][0][72]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][72]" title="MAIN[5][2][72]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 14</a>
</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][71]" title="MAIN[5][0][71]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][71]" title="MAIN[5][2][71]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 15</a>
</td>
</tr>

<tr><td>B70</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][70]" title="MAIN[5][0][70]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][70]" title="MAIN[5][2][70]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 16</a>
</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][68]" title="MAIN[5][0][68]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][68]" title="MAIN[5][2][68]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 4</a>
</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][67]" title="MAIN[5][0][67]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][67]" title="MAIN[5][2][67]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 5</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][66]" title="MAIN[5][0][66]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][66]" title="MAIN[5][2][66]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 12</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][65]" title="MAIN[5][0][65]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][65]" title="MAIN[5][2][65]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 3</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][64]" title="MAIN[5][0][64]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][64]" title="MAIN[5][2][64]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 2</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][63]" title="MAIN[5][0][63]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][63]" title="MAIN[5][2][63]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 1</a>
</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][60]" title="MAIN[5][0][60]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][60]" title="MAIN[5][2][60]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 0</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][59]" title="MAIN[5][0][59]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][59]" title="MAIN[5][2][59]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 11</a>
</td>
</tr>

<tr><td>B58</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][58]" title="MAIN[5][0][58]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][58]" title="MAIN[5][2][58]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 10</a>
</td>
</tr>

<tr><td>B57</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][57]" title="MAIN[5][0][57]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][57]" title="MAIN[5][2][57]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 9</a>
</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][56]" title="MAIN[5][0][56]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][56]" title="MAIN[5][2][56]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 8</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][55]" title="MAIN[5][0][55]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][55]" title="MAIN[5][2][55]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 7</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][54]" title="MAIN[5][0][54]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][54]" title="MAIN[5][2][54]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 6</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][53]" title="MAIN[5][0][53]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][53]" title="MAIN[5][2][53]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 13</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][52]" title="MAIN[5][0][52]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][52]" title="MAIN[5][2][52]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 14</a>
</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][51]" title="MAIN[5][0][51]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][51]" title="MAIN[5][2][51]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 15</a>
</td>
</tr>

<tr><td>B50</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][50]" title="MAIN[5][0][50]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][50]" title="MAIN[5][2][50]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 16</a>
</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][48]" title="MAIN[5][0][48]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][48]" title="MAIN[5][2][48]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 4</a>
</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][47]" title="MAIN[5][0][47]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][47]" title="MAIN[5][2][47]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 5</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][46]" title="MAIN[5][0][46]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][46]" title="MAIN[5][2][46]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 12</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][45]" title="MAIN[5][0][45]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][45]" title="MAIN[5][2][45]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 3</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][44]" title="MAIN[5][0][44]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][44]" title="MAIN[5][2][44]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 2</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][43]" title="MAIN[5][0][43]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][43]" title="MAIN[5][2][43]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 1</a>
</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][40]" title="MAIN[5][0][40]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][40]" title="MAIN[5][2][40]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 0</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][39]" title="MAIN[5][0][39]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][39]" title="MAIN[5][2][39]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 11</a>
</td>
</tr>

<tr><td>B38</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][38]" title="MAIN[5][0][38]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][38]" title="MAIN[5][2][38]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 10</a>
</td>
</tr>

<tr><td>B37</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][37]" title="MAIN[5][0][37]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][37]" title="MAIN[5][2][37]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 9</a>
</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][36]" title="MAIN[5][0][36]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][36]" title="MAIN[5][2][36]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 8</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][35]" title="MAIN[5][0][35]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][35]" title="MAIN[5][2][35]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 7</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][34]" title="MAIN[5][0][34]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][34]" title="MAIN[5][2][34]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 6</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][33]" title="MAIN[5][0][33]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][33]" title="MAIN[5][2][33]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 13</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][32]" title="MAIN[5][0][32]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][32]" title="MAIN[5][2][32]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 14</a>
</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][31]" title="MAIN[5][0][31]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][31]" title="MAIN[5][2][31]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 15</a>
</td>
</tr>

<tr><td>B30</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][30]" title="MAIN[5][0][30]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][30]" title="MAIN[5][2][30]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 16</a>
</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][28]" title="MAIN[5][0][28]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][28]" title="MAIN[5][2][28]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 4</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][27]" title="MAIN[5][0][27]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][27]" title="MAIN[5][2][27]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 5</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][26]" title="MAIN[5][0][26]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][26]" title="MAIN[5][2][26]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 12</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][25]" title="MAIN[5][0][25]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][25]" title="MAIN[5][2][25]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 3</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][24]" title="MAIN[5][0][24]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][24]" title="MAIN[5][2][24]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 2</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][23]" title="MAIN[5][0][23]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][23]" title="MAIN[5][2][23]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 1</a>
</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][20]" title="MAIN[5][0][20]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][20]" title="MAIN[5][2][20]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 0</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][19]" title="MAIN[5][0][19]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][19]" title="MAIN[5][2][19]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 11</a>
</td>
</tr>

<tr><td>B18</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][18]" title="MAIN[5][0][18]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][18]" title="MAIN[5][2][18]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 10</a>
</td>
</tr>

<tr><td>B17</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][17]" title="MAIN[5][0][17]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][17]" title="MAIN[5][2][17]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 9</a>
</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][16]" title="MAIN[5][0][16]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][16]" title="MAIN[5][2][16]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 8</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][15]" title="MAIN[5][0][15]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][15]" title="MAIN[5][2][15]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 7</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][14]" title="MAIN[5][0][14]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][14]" title="MAIN[5][2][14]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 6</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][13]" title="MAIN[5][0][13]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][13]" title="MAIN[5][2][13]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 13</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][12]" title="MAIN[5][0][12]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][12]" title="MAIN[5][2][12]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 14</a>
</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][11]" title="MAIN[5][0][11]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][11]" title="MAIN[5][2][11]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 15</a>
</td>
</tr>

<tr><td>B10</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][10]" title="MAIN[5][0][10]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][10]" title="MAIN[5][2][10]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 16</a>
</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][8]" title="MAIN[5][0][8]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][8]" title="MAIN[5][2][8]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 4</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][7]" title="MAIN[5][0][7]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][7]" title="MAIN[5][2][7]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 5</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][6]" title="MAIN[5][0][6]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][6]" title="MAIN[5][2][6]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 12</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][5]" title="MAIN[5][0][5]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][5]" title="MAIN[5][2][5]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 3</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][4]" title="MAIN[5][0][4]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][4]" title="MAIN[5][2][4]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 2</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][3]" title="MAIN[5][0][3]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][3]" title="MAIN[5][2][3]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 1</a>
</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][0][0]" title="MAIN[5][0][0]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_S-bit-MAIN[5][2][0]" title="MAIN[5][2][0]">
<a href="#virtex4-CLK_DCM_S-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 0</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S rect MAIN[6]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_S rect MAIN[7]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-clk_dcm_n"><a class="header" href="#tile-clk_dcm_n">Tile CLK_DCM_N</a></h2>
<p>Cells: 8</p>
<h3 id="switchbox-clk_int-3"><a class="header" href="#switchbox-clk_int-3">Switchbox CLK_INT</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[0]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][69]">MAIN[5][0][69]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][68]">MAIN[5][0][68]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][67]">MAIN[5][0][67]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][66]">MAIN[5][0][66]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][72]">MAIN[5][0][72]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][60]">MAIN[5][0][60]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][61]">MAIN[5][0][61]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][62]">MAIN[5][0][62]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][63]">MAIN[5][0][63]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][64]">MAIN[5][0][64]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][65]">MAIN[5][0][65]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][73]">MAIN[5][0][73]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][79]">MAIN[5][0][79]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][76]">MAIN[5][0][76]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][75]">MAIN[5][0][75]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][74]">MAIN[5][0][74]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][71]">MAIN[5][0][71]</a></td><td>CELL[0].IMUX_BUFG_O[0]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[1]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][69]">MAIN[5][2][69]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][68]">MAIN[5][2][68]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][67]">MAIN[5][2][67]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][66]">MAIN[5][2][66]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][72]">MAIN[5][2][72]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][60]">MAIN[5][2][60]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][61]">MAIN[5][2][61]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][62]">MAIN[5][2][62]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][63]">MAIN[5][2][63]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][64]">MAIN[5][2][64]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][65]">MAIN[5][2][65]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][73]">MAIN[5][2][73]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][79]">MAIN[5][2][79]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][76]">MAIN[5][2][76]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][75]">MAIN[5][2][75]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][74]">MAIN[5][2][74]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][71]">MAIN[5][2][71]</a></td><td>CELL[0].IMUX_BUFG_O[1]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[2]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][49]">MAIN[5][0][49]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][48]">MAIN[5][0][48]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][47]">MAIN[5][0][47]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][46]">MAIN[5][0][46]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][52]">MAIN[5][0][52]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][40]">MAIN[5][0][40]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][41]">MAIN[5][0][41]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][42]">MAIN[5][0][42]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][43]">MAIN[5][0][43]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][44]">MAIN[5][0][44]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][45]">MAIN[5][0][45]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][53]">MAIN[5][0][53]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][59]">MAIN[5][0][59]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][56]">MAIN[5][0][56]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][55]">MAIN[5][0][55]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][54]">MAIN[5][0][54]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][51]">MAIN[5][0][51]</a></td><td>CELL[0].IMUX_BUFG_O[2]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[3]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][49]">MAIN[5][2][49]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][48]">MAIN[5][2][48]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][47]">MAIN[5][2][47]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][46]">MAIN[5][2][46]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][52]">MAIN[5][2][52]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][40]">MAIN[5][2][40]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][41]">MAIN[5][2][41]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][42]">MAIN[5][2][42]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][43]">MAIN[5][2][43]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][44]">MAIN[5][2][44]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][45]">MAIN[5][2][45]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][53]">MAIN[5][2][53]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][59]">MAIN[5][2][59]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][56]">MAIN[5][2][56]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][55]">MAIN[5][2][55]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][54]">MAIN[5][2][54]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][51]">MAIN[5][2][51]</a></td><td>CELL[0].IMUX_BUFG_O[3]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[4]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][29]">MAIN[5][0][29]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][28]">MAIN[5][0][28]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][27]">MAIN[5][0][27]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][26]">MAIN[5][0][26]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][32]">MAIN[5][0][32]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][20]">MAIN[5][0][20]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][21]">MAIN[5][0][21]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][22]">MAIN[5][0][22]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][23]">MAIN[5][0][23]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][24]">MAIN[5][0][24]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][25]">MAIN[5][0][25]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][33]">MAIN[5][0][33]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][39]">MAIN[5][0][39]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][36]">MAIN[5][0][36]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][35]">MAIN[5][0][35]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][34]">MAIN[5][0][34]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][31]">MAIN[5][0][31]</a></td><td>CELL[0].IMUX_BUFG_O[4]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[5]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][29]">MAIN[5][2][29]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][28]">MAIN[5][2][28]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][27]">MAIN[5][2][27]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][26]">MAIN[5][2][26]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][32]">MAIN[5][2][32]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][20]">MAIN[5][2][20]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][21]">MAIN[5][2][21]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][22]">MAIN[5][2][22]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][23]">MAIN[5][2][23]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][24]">MAIN[5][2][24]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][25]">MAIN[5][2][25]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][33]">MAIN[5][2][33]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][39]">MAIN[5][2][39]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][36]">MAIN[5][2][36]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][35]">MAIN[5][2][35]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][34]">MAIN[5][2][34]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][31]">MAIN[5][2][31]</a></td><td>CELL[0].IMUX_BUFG_O[5]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[5]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[6]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][9]">MAIN[5][0][9]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][8]">MAIN[5][0][8]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][7]">MAIN[5][0][7]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][6]">MAIN[5][0][6]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][12]">MAIN[5][0][12]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][0]">MAIN[5][0][0]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][1]">MAIN[5][0][1]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][2]">MAIN[5][0][2]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][3]">MAIN[5][0][3]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][4]">MAIN[5][0][4]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][5]">MAIN[5][0][5]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][13]">MAIN[5][0][13]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][19]">MAIN[5][0][19]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][16]">MAIN[5][0][16]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][15]">MAIN[5][0][15]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][14]">MAIN[5][0][14]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][0][11]">MAIN[5][0][11]</a></td><td>CELL[0].IMUX_BUFG_O[6]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[6]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[7]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][9]">MAIN[5][2][9]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][8]">MAIN[5][2][8]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][7]">MAIN[5][2][7]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][6]">MAIN[5][2][6]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][12]">MAIN[5][2][12]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][0]">MAIN[5][2][0]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][1]">MAIN[5][2][1]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][2]">MAIN[5][2][2]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][3]">MAIN[5][2][3]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][4]">MAIN[5][2][4]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][5]">MAIN[5][2][5]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][13]">MAIN[5][2][13]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][19]">MAIN[5][2][19]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][16]">MAIN[5][2][16]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][15]">MAIN[5][2][15]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][14]">MAIN[5][2][14]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[5][2][11]">MAIN[5][2][11]</a></td><td>CELL[0].IMUX_BUFG_O[7]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[7]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[8]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][69]">MAIN[4][0][69]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][68]">MAIN[4][0][68]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][67]">MAIN[4][0][67]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][66]">MAIN[4][0][66]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][72]">MAIN[4][0][72]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][60]">MAIN[4][0][60]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][61]">MAIN[4][0][61]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][62]">MAIN[4][0][62]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][63]">MAIN[4][0][63]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][64]">MAIN[4][0][64]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][65]">MAIN[4][0][65]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][73]">MAIN[4][0][73]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][79]">MAIN[4][0][79]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][76]">MAIN[4][0][76]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][75]">MAIN[4][0][75]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][74]">MAIN[4][0][74]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][71]">MAIN[4][0][71]</a></td><td>CELL[0].IMUX_BUFG_O[8]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[8]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[9]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][69]">MAIN[4][2][69]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][68]">MAIN[4][2][68]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][67]">MAIN[4][2][67]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][66]">MAIN[4][2][66]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][72]">MAIN[4][2][72]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][60]">MAIN[4][2][60]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][61]">MAIN[4][2][61]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][62]">MAIN[4][2][62]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][63]">MAIN[4][2][63]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][64]">MAIN[4][2][64]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][65]">MAIN[4][2][65]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][73]">MAIN[4][2][73]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][79]">MAIN[4][2][79]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][76]">MAIN[4][2][76]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][75]">MAIN[4][2][75]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][74]">MAIN[4][2][74]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][71]">MAIN[4][2][71]</a></td><td>CELL[0].IMUX_BUFG_O[9]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[9]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[10]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][49]">MAIN[4][0][49]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][48]">MAIN[4][0][48]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][47]">MAIN[4][0][47]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][46]">MAIN[4][0][46]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][52]">MAIN[4][0][52]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][40]">MAIN[4][0][40]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][41]">MAIN[4][0][41]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][42]">MAIN[4][0][42]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][43]">MAIN[4][0][43]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][44]">MAIN[4][0][44]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][45]">MAIN[4][0][45]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][53]">MAIN[4][0][53]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][59]">MAIN[4][0][59]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][56]">MAIN[4][0][56]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][55]">MAIN[4][0][55]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][54]">MAIN[4][0][54]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][51]">MAIN[4][0][51]</a></td><td>CELL[0].IMUX_BUFG_O[10]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[10]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[11]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][49]">MAIN[4][2][49]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][48]">MAIN[4][2][48]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][47]">MAIN[4][2][47]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][46]">MAIN[4][2][46]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][52]">MAIN[4][2][52]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][40]">MAIN[4][2][40]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][41]">MAIN[4][2][41]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][42]">MAIN[4][2][42]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][43]">MAIN[4][2][43]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][44]">MAIN[4][2][44]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][45]">MAIN[4][2][45]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][53]">MAIN[4][2][53]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][59]">MAIN[4][2][59]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][56]">MAIN[4][2][56]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][55]">MAIN[4][2][55]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][54]">MAIN[4][2][54]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][51]">MAIN[4][2][51]</a></td><td>CELL[0].IMUX_BUFG_O[11]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[11]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[12]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][29]">MAIN[4][0][29]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][28]">MAIN[4][0][28]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][27]">MAIN[4][0][27]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][26]">MAIN[4][0][26]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][32]">MAIN[4][0][32]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][20]">MAIN[4][0][20]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][21]">MAIN[4][0][21]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][22]">MAIN[4][0][22]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][23]">MAIN[4][0][23]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][24]">MAIN[4][0][24]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][25]">MAIN[4][0][25]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][33]">MAIN[4][0][33]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][39]">MAIN[4][0][39]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][36]">MAIN[4][0][36]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][35]">MAIN[4][0][35]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][34]">MAIN[4][0][34]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][31]">MAIN[4][0][31]</a></td><td>CELL[0].IMUX_BUFG_O[12]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[12]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[13]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][29]">MAIN[4][2][29]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][28]">MAIN[4][2][28]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][27]">MAIN[4][2][27]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][26]">MAIN[4][2][26]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][32]">MAIN[4][2][32]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][20]">MAIN[4][2][20]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][21]">MAIN[4][2][21]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][22]">MAIN[4][2][22]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][23]">MAIN[4][2][23]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][24]">MAIN[4][2][24]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][25]">MAIN[4][2][25]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][33]">MAIN[4][2][33]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][39]">MAIN[4][2][39]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][36]">MAIN[4][2][36]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][35]">MAIN[4][2][35]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][34]">MAIN[4][2][34]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][31]">MAIN[4][2][31]</a></td><td>CELL[0].IMUX_BUFG_O[13]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[13]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[14]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][9]">MAIN[4][0][9]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][8]">MAIN[4][0][8]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][7]">MAIN[4][0][7]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][6]">MAIN[4][0][6]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][12]">MAIN[4][0][12]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][0]">MAIN[4][0][0]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][1]">MAIN[4][0][1]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][2]">MAIN[4][0][2]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][3]">MAIN[4][0][3]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][4]">MAIN[4][0][4]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][5]">MAIN[4][0][5]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][13]">MAIN[4][0][13]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][19]">MAIN[4][0][19]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][16]">MAIN[4][0][16]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][15]">MAIN[4][0][15]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][14]">MAIN[4][0][14]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][0][11]">MAIN[4][0][11]</a></td><td>CELL[0].IMUX_BUFG_O[14]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[14]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[15]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][9]">MAIN[4][2][9]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][8]">MAIN[4][2][8]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][7]">MAIN[4][2][7]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][6]">MAIN[4][2][6]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][12]">MAIN[4][2][12]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][0]">MAIN[4][2][0]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][1]">MAIN[4][2][1]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][2]">MAIN[4][2][2]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][3]">MAIN[4][2][3]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][4]">MAIN[4][2][4]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][5]">MAIN[4][2][5]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][13]">MAIN[4][2][13]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][19]">MAIN[4][2][19]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][16]">MAIN[4][2][16]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][15]">MAIN[4][2][15]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][14]">MAIN[4][2][14]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[4][2][11]">MAIN[4][2][11]</a></td><td>CELL[0].IMUX_BUFG_O[15]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[15]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[16]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][69]">MAIN[3][0][69]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][68]">MAIN[3][0][68]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][67]">MAIN[3][0][67]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][66]">MAIN[3][0][66]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][72]">MAIN[3][0][72]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][60]">MAIN[3][0][60]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][61]">MAIN[3][0][61]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][62]">MAIN[3][0][62]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][63]">MAIN[3][0][63]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][64]">MAIN[3][0][64]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][65]">MAIN[3][0][65]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][73]">MAIN[3][0][73]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][79]">MAIN[3][0][79]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][76]">MAIN[3][0][76]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][75]">MAIN[3][0][75]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][74]">MAIN[3][0][74]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][71]">MAIN[3][0][71]</a></td><td>CELL[0].IMUX_BUFG_O[16]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[16]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[17]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][69]">MAIN[3][2][69]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][68]">MAIN[3][2][68]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][67]">MAIN[3][2][67]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][66]">MAIN[3][2][66]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][72]">MAIN[3][2][72]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][60]">MAIN[3][2][60]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][61]">MAIN[3][2][61]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][62]">MAIN[3][2][62]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][63]">MAIN[3][2][63]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][64]">MAIN[3][2][64]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][65]">MAIN[3][2][65]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][73]">MAIN[3][2][73]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][79]">MAIN[3][2][79]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][76]">MAIN[3][2][76]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][75]">MAIN[3][2][75]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][74]">MAIN[3][2][74]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][71]">MAIN[3][2][71]</a></td><td>CELL[0].IMUX_BUFG_O[17]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[17]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[18]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][49]">MAIN[3][0][49]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][48]">MAIN[3][0][48]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][47]">MAIN[3][0][47]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][46]">MAIN[3][0][46]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][52]">MAIN[3][0][52]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][40]">MAIN[3][0][40]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][41]">MAIN[3][0][41]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][42]">MAIN[3][0][42]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][43]">MAIN[3][0][43]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][44]">MAIN[3][0][44]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][45]">MAIN[3][0][45]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][53]">MAIN[3][0][53]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][59]">MAIN[3][0][59]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][56]">MAIN[3][0][56]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][55]">MAIN[3][0][55]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][54]">MAIN[3][0][54]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][51]">MAIN[3][0][51]</a></td><td>CELL[0].IMUX_BUFG_O[18]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[18]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[19]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][49]">MAIN[3][2][49]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][48]">MAIN[3][2][48]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][47]">MAIN[3][2][47]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][46]">MAIN[3][2][46]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][52]">MAIN[3][2][52]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][40]">MAIN[3][2][40]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][41]">MAIN[3][2][41]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][42]">MAIN[3][2][42]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][43]">MAIN[3][2][43]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][44]">MAIN[3][2][44]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][45]">MAIN[3][2][45]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][53]">MAIN[3][2][53]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][59]">MAIN[3][2][59]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][56]">MAIN[3][2][56]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][55]">MAIN[3][2][55]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][54]">MAIN[3][2][54]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][51]">MAIN[3][2][51]</a></td><td>CELL[0].IMUX_BUFG_O[19]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[19]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[20]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][29]">MAIN[3][0][29]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][28]">MAIN[3][0][28]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][27]">MAIN[3][0][27]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][26]">MAIN[3][0][26]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][32]">MAIN[3][0][32]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][20]">MAIN[3][0][20]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][21]">MAIN[3][0][21]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][22]">MAIN[3][0][22]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][23]">MAIN[3][0][23]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][24]">MAIN[3][0][24]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][25]">MAIN[3][0][25]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][33]">MAIN[3][0][33]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][39]">MAIN[3][0][39]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][36]">MAIN[3][0][36]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][35]">MAIN[3][0][35]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][34]">MAIN[3][0][34]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][31]">MAIN[3][0][31]</a></td><td>CELL[0].IMUX_BUFG_O[20]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[20]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[21]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][29]">MAIN[3][2][29]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][28]">MAIN[3][2][28]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][27]">MAIN[3][2][27]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][26]">MAIN[3][2][26]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][32]">MAIN[3][2][32]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][20]">MAIN[3][2][20]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][21]">MAIN[3][2][21]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][22]">MAIN[3][2][22]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][23]">MAIN[3][2][23]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][24]">MAIN[3][2][24]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][25]">MAIN[3][2][25]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][33]">MAIN[3][2][33]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][39]">MAIN[3][2][39]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][36]">MAIN[3][2][36]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][35]">MAIN[3][2][35]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][34]">MAIN[3][2][34]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][31]">MAIN[3][2][31]</a></td><td>CELL[0].IMUX_BUFG_O[21]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[21]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[22]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][9]">MAIN[3][0][9]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][8]">MAIN[3][0][8]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][7]">MAIN[3][0][7]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][6]">MAIN[3][0][6]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][12]">MAIN[3][0][12]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][0]">MAIN[3][0][0]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][1]">MAIN[3][0][1]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][2]">MAIN[3][0][2]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][3]">MAIN[3][0][3]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][4]">MAIN[3][0][4]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][5]">MAIN[3][0][5]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][13]">MAIN[3][0][13]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][19]">MAIN[3][0][19]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][16]">MAIN[3][0][16]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][15]">MAIN[3][0][15]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][14]">MAIN[3][0][14]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][0][11]">MAIN[3][0][11]</a></td><td>CELL[0].IMUX_BUFG_O[22]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[22]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[23]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][9]">MAIN[3][2][9]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][8]">MAIN[3][2][8]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][7]">MAIN[3][2][7]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][6]">MAIN[3][2][6]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][12]">MAIN[3][2][12]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][0]">MAIN[3][2][0]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][1]">MAIN[3][2][1]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][2]">MAIN[3][2][2]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][3]">MAIN[3][2][3]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][4]">MAIN[3][2][4]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][5]">MAIN[3][2][5]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][13]">MAIN[3][2][13]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][19]">MAIN[3][2][19]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][16]">MAIN[3][2][16]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][15]">MAIN[3][2][15]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][14]">MAIN[3][2][14]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[3][2][11]">MAIN[3][2][11]</a></td><td>CELL[0].IMUX_BUFG_O[23]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[23]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[24]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][69]">MAIN[2][0][69]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][68]">MAIN[2][0][68]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][67]">MAIN[2][0][67]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][66]">MAIN[2][0][66]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][72]">MAIN[2][0][72]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][60]">MAIN[2][0][60]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][61]">MAIN[2][0][61]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][62]">MAIN[2][0][62]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][63]">MAIN[2][0][63]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][64]">MAIN[2][0][64]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][65]">MAIN[2][0][65]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][73]">MAIN[2][0][73]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][79]">MAIN[2][0][79]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][76]">MAIN[2][0][76]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][75]">MAIN[2][0][75]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][74]">MAIN[2][0][74]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][71]">MAIN[2][0][71]</a></td><td>CELL[0].IMUX_BUFG_O[24]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[24]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[25]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][69]">MAIN[2][2][69]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][68]">MAIN[2][2][68]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][67]">MAIN[2][2][67]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][66]">MAIN[2][2][66]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][72]">MAIN[2][2][72]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][60]">MAIN[2][2][60]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][61]">MAIN[2][2][61]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][62]">MAIN[2][2][62]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][63]">MAIN[2][2][63]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][64]">MAIN[2][2][64]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][65]">MAIN[2][2][65]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][73]">MAIN[2][2][73]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][79]">MAIN[2][2][79]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][76]">MAIN[2][2][76]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][75]">MAIN[2][2][75]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][74]">MAIN[2][2][74]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][71]">MAIN[2][2][71]</a></td><td>CELL[0].IMUX_BUFG_O[25]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[25]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[26]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][49]">MAIN[2][0][49]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][48]">MAIN[2][0][48]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][47]">MAIN[2][0][47]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][46]">MAIN[2][0][46]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][52]">MAIN[2][0][52]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][40]">MAIN[2][0][40]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][41]">MAIN[2][0][41]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][42]">MAIN[2][0][42]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][43]">MAIN[2][0][43]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][44]">MAIN[2][0][44]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][45]">MAIN[2][0][45]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][53]">MAIN[2][0][53]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][59]">MAIN[2][0][59]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][56]">MAIN[2][0][56]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][55]">MAIN[2][0][55]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][54]">MAIN[2][0][54]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][51]">MAIN[2][0][51]</a></td><td>CELL[0].IMUX_BUFG_O[26]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[26]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[27]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][49]">MAIN[2][2][49]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][48]">MAIN[2][2][48]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][47]">MAIN[2][2][47]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][46]">MAIN[2][2][46]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][52]">MAIN[2][2][52]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][40]">MAIN[2][2][40]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][41]">MAIN[2][2][41]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][42]">MAIN[2][2][42]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][43]">MAIN[2][2][43]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][44]">MAIN[2][2][44]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][45]">MAIN[2][2][45]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][53]">MAIN[2][2][53]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][59]">MAIN[2][2][59]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][56]">MAIN[2][2][56]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][55]">MAIN[2][2][55]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][54]">MAIN[2][2][54]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][51]">MAIN[2][2][51]</a></td><td>CELL[0].IMUX_BUFG_O[27]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[27]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[28]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][29]">MAIN[2][0][29]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][28]">MAIN[2][0][28]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][27]">MAIN[2][0][27]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][26]">MAIN[2][0][26]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][32]">MAIN[2][0][32]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][20]">MAIN[2][0][20]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][21]">MAIN[2][0][21]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][22]">MAIN[2][0][22]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][23]">MAIN[2][0][23]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][24]">MAIN[2][0][24]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][25]">MAIN[2][0][25]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][33]">MAIN[2][0][33]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][39]">MAIN[2][0][39]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][36]">MAIN[2][0][36]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][35]">MAIN[2][0][35]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][34]">MAIN[2][0][34]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][31]">MAIN[2][0][31]</a></td><td>CELL[0].IMUX_BUFG_O[28]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[28]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[29]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][29]">MAIN[2][2][29]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][28]">MAIN[2][2][28]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][27]">MAIN[2][2][27]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][26]">MAIN[2][2][26]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][32]">MAIN[2][2][32]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][20]">MAIN[2][2][20]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][21]">MAIN[2][2][21]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][22]">MAIN[2][2][22]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][23]">MAIN[2][2][23]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][24]">MAIN[2][2][24]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][25]">MAIN[2][2][25]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][33]">MAIN[2][2][33]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][39]">MAIN[2][2][39]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][36]">MAIN[2][2][36]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][35]">MAIN[2][2][35]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][34]">MAIN[2][2][34]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][31]">MAIN[2][2][31]</a></td><td>CELL[0].IMUX_BUFG_O[29]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[29]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[30]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][9]">MAIN[2][0][9]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][8]">MAIN[2][0][8]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][7]">MAIN[2][0][7]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][6]">MAIN[2][0][6]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][12]">MAIN[2][0][12]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][0]">MAIN[2][0][0]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][1]">MAIN[2][0][1]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][2]">MAIN[2][0][2]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][3]">MAIN[2][0][3]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][4]">MAIN[2][0][4]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][5]">MAIN[2][0][5]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][13]">MAIN[2][0][13]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][19]">MAIN[2][0][19]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][16]">MAIN[2][0][16]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][15]">MAIN[2][0][15]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][14]">MAIN[2][0][14]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][0][11]">MAIN[2][0][11]</a></td><td>CELL[0].IMUX_BUFG_O[30]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[30]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N switchbox CLK_INT muxes IMUX_BUFG_O[31]</caption>
<thead>
<tr><th colspan="17">Bits</th><th colspan="1">Destination</th></tr>

</thead>

<tbody>
<tr><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-16"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][9]">MAIN[2][2][9]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-15"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][8]">MAIN[2][2][8]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-14"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][7]">MAIN[2][2][7]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-13"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][6]">MAIN[2][2][6]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-12"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][12]">MAIN[2][2][12]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-11"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][0]">MAIN[2][2][0]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-10"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][1]">MAIN[2][2][1]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-9"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][2]">MAIN[2][2][2]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-8"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][3]">MAIN[2][2][3]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-7"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][4]">MAIN[2][2][4]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-6"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][5]">MAIN[2][2][5]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-5"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][13]">MAIN[2][2][13]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-4"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][19]">MAIN[2][2][19]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-3"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][16]">MAIN[2][2][16]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-2"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][15]">MAIN[2][2][15]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-1"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][14]">MAIN[2][2][14]</a></td><td id="virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-0"><a href="#virtex4-CLK_DCM_N-bit-MAIN[2][2][11]">MAIN[2][2][11]</a></td><td>CELL[0].IMUX_BUFG_O[31]</td></tr>

<tr><th colspan="17"></th><th colspan="1">Source</th></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>off</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].IMUX_BUFG_I[31]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[5]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[6]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[7]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[8]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[9]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[10]</td></tr>

<tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[0].OUT_DCM[11]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[0]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[1]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[2]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[3]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[4]</td></tr>

<tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[5]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[6]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[7]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[8]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[9]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[10]</td></tr>

<tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>CELL[4].OUT_DCM[11]</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N rect MAIN[0]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N rect MAIN[1]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N rect MAIN[2]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][79]" title="MAIN[2][0][79]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][79]" title="MAIN[2][2][79]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 4</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][76]" title="MAIN[2][0][76]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][76]" title="MAIN[2][2][76]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 3</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][75]" title="MAIN[2][0][75]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][75]" title="MAIN[2][2][75]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 2</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][74]" title="MAIN[2][0][74]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][74]" title="MAIN[2][2][74]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 1</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][73]" title="MAIN[2][0][73]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][73]" title="MAIN[2][2][73]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 5</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][72]" title="MAIN[2][0][72]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][72]" title="MAIN[2][2][72]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 12</a>
</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][71]" title="MAIN[2][0][71]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][71]" title="MAIN[2][2][71]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 0</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][69]" title="MAIN[2][0][69]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][69]" title="MAIN[2][2][69]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 16</a>
</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][68]" title="MAIN[2][0][68]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][68]" title="MAIN[2][2][68]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 15</a>
</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][67]" title="MAIN[2][0][67]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][67]" title="MAIN[2][2][67]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 14</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][66]" title="MAIN[2][0][66]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][66]" title="MAIN[2][2][66]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 13</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][65]" title="MAIN[2][0][65]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][65]" title="MAIN[2][2][65]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 6</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][64]" title="MAIN[2][0][64]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][64]" title="MAIN[2][2][64]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 7</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][63]" title="MAIN[2][0][63]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][63]" title="MAIN[2][2][63]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 8</a>
</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][62]" title="MAIN[2][0][62]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][62]" title="MAIN[2][2][62]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 9</a>
</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][61]" title="MAIN[2][0][61]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][61]" title="MAIN[2][2][61]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 10</a>
</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][60]" title="MAIN[2][0][60]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[24]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[24] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][60]" title="MAIN[2][2][60]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[25]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[25] bit 11</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][59]" title="MAIN[2][0][59]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][59]" title="MAIN[2][2][59]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 4</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][56]" title="MAIN[2][0][56]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][56]" title="MAIN[2][2][56]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 3</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][55]" title="MAIN[2][0][55]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][55]" title="MAIN[2][2][55]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][54]" title="MAIN[2][0][54]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][54]" title="MAIN[2][2][54]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][53]" title="MAIN[2][0][53]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][53]" title="MAIN[2][2][53]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 5</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][52]" title="MAIN[2][0][52]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][52]" title="MAIN[2][2][52]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 12</a>
</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][51]" title="MAIN[2][0][51]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][51]" title="MAIN[2][2][51]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 0</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][49]" title="MAIN[2][0][49]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][49]" title="MAIN[2][2][49]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 16</a>
</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][48]" title="MAIN[2][0][48]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][48]" title="MAIN[2][2][48]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 15</a>
</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][47]" title="MAIN[2][0][47]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][47]" title="MAIN[2][2][47]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 14</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][46]" title="MAIN[2][0][46]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][46]" title="MAIN[2][2][46]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 13</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][45]" title="MAIN[2][0][45]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][45]" title="MAIN[2][2][45]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 6</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][44]" title="MAIN[2][0][44]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][44]" title="MAIN[2][2][44]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 7</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][43]" title="MAIN[2][0][43]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][43]" title="MAIN[2][2][43]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 8</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][42]" title="MAIN[2][0][42]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][42]" title="MAIN[2][2][42]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 9</a>
</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][41]" title="MAIN[2][0][41]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][41]" title="MAIN[2][2][41]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 10</a>
</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][40]" title="MAIN[2][0][40]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[26]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[26] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][40]" title="MAIN[2][2][40]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[27]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[27] bit 11</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][39]" title="MAIN[2][0][39]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][39]" title="MAIN[2][2][39]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 4</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][36]" title="MAIN[2][0][36]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][36]" title="MAIN[2][2][36]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][35]" title="MAIN[2][0][35]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][35]" title="MAIN[2][2][35]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 2</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][34]" title="MAIN[2][0][34]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][34]" title="MAIN[2][2][34]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 1</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][33]" title="MAIN[2][0][33]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][33]" title="MAIN[2][2][33]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 5</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][32]" title="MAIN[2][0][32]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][32]" title="MAIN[2][2][32]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 12</a>
</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][31]" title="MAIN[2][0][31]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][31]" title="MAIN[2][2][31]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 0</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][29]" title="MAIN[2][0][29]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][29]" title="MAIN[2][2][29]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 16</a>
</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][28]" title="MAIN[2][0][28]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][28]" title="MAIN[2][2][28]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 15</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][27]" title="MAIN[2][0][27]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][27]" title="MAIN[2][2][27]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 14</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][26]" title="MAIN[2][0][26]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][26]" title="MAIN[2][2][26]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 13</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][25]" title="MAIN[2][0][25]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][25]" title="MAIN[2][2][25]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 6</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][24]" title="MAIN[2][0][24]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][24]" title="MAIN[2][2][24]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 7</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][23]" title="MAIN[2][0][23]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][23]" title="MAIN[2][2][23]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 8</a>
</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][22]" title="MAIN[2][0][22]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][22]" title="MAIN[2][2][22]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 9</a>
</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][21]" title="MAIN[2][0][21]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][21]" title="MAIN[2][2][21]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 10</a>
</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][20]" title="MAIN[2][0][20]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[28]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[28] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][20]" title="MAIN[2][2][20]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[29]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[29] bit 11</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][19]" title="MAIN[2][0][19]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][19]" title="MAIN[2][2][19]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 4</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][16]" title="MAIN[2][0][16]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][16]" title="MAIN[2][2][16]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 3</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][15]" title="MAIN[2][0][15]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][15]" title="MAIN[2][2][15]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][14]" title="MAIN[2][0][14]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][14]" title="MAIN[2][2][14]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][13]" title="MAIN[2][0][13]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][13]" title="MAIN[2][2][13]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 5</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][12]" title="MAIN[2][0][12]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][12]" title="MAIN[2][2][12]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 12</a>
</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][11]" title="MAIN[2][0][11]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][11]" title="MAIN[2][2][11]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][9]" title="MAIN[2][0][9]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][9]" title="MAIN[2][2][9]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 16</a>
</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][8]" title="MAIN[2][0][8]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][8]" title="MAIN[2][2][8]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 15</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][7]" title="MAIN[2][0][7]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][7]" title="MAIN[2][2][7]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 14</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][6]" title="MAIN[2][0][6]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][6]" title="MAIN[2][2][6]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 13</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][5]" title="MAIN[2][0][5]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][5]" title="MAIN[2][2][5]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 6</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][4]" title="MAIN[2][0][4]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][4]" title="MAIN[2][2][4]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 7</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][3]" title="MAIN[2][0][3]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][3]" title="MAIN[2][2][3]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 8</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][2]" title="MAIN[2][0][2]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][2]" title="MAIN[2][2][2]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 9</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][1]" title="MAIN[2][0][1]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][1]" title="MAIN[2][2][1]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 10</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][0][0]" title="MAIN[2][0][0]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[30]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[30] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[2][2][0]" title="MAIN[2][2][0]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[31]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[31] bit 11</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N rect MAIN[3]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][79]" title="MAIN[3][0][79]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][79]" title="MAIN[3][2][79]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 4</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][76]" title="MAIN[3][0][76]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][76]" title="MAIN[3][2][76]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 3</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][75]" title="MAIN[3][0][75]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][75]" title="MAIN[3][2][75]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 2</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][74]" title="MAIN[3][0][74]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][74]" title="MAIN[3][2][74]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 1</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][73]" title="MAIN[3][0][73]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][73]" title="MAIN[3][2][73]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 5</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][72]" title="MAIN[3][0][72]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][72]" title="MAIN[3][2][72]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 12</a>
</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][71]" title="MAIN[3][0][71]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][71]" title="MAIN[3][2][71]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 0</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][69]" title="MAIN[3][0][69]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][69]" title="MAIN[3][2][69]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 16</a>
</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][68]" title="MAIN[3][0][68]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][68]" title="MAIN[3][2][68]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 15</a>
</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][67]" title="MAIN[3][0][67]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][67]" title="MAIN[3][2][67]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 14</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][66]" title="MAIN[3][0][66]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][66]" title="MAIN[3][2][66]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 13</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][65]" title="MAIN[3][0][65]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][65]" title="MAIN[3][2][65]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 6</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][64]" title="MAIN[3][0][64]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][64]" title="MAIN[3][2][64]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 7</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][63]" title="MAIN[3][0][63]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][63]" title="MAIN[3][2][63]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 8</a>
</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][62]" title="MAIN[3][0][62]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][62]" title="MAIN[3][2][62]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 9</a>
</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][61]" title="MAIN[3][0][61]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][61]" title="MAIN[3][2][61]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 10</a>
</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][60]" title="MAIN[3][0][60]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[16]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[16] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][60]" title="MAIN[3][2][60]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[17]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[17] bit 11</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][59]" title="MAIN[3][0][59]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][59]" title="MAIN[3][2][59]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 4</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][56]" title="MAIN[3][0][56]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][56]" title="MAIN[3][2][56]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 3</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][55]" title="MAIN[3][0][55]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][55]" title="MAIN[3][2][55]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][54]" title="MAIN[3][0][54]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][54]" title="MAIN[3][2][54]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][53]" title="MAIN[3][0][53]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][53]" title="MAIN[3][2][53]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 5</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][52]" title="MAIN[3][0][52]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][52]" title="MAIN[3][2][52]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 12</a>
</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][51]" title="MAIN[3][0][51]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][51]" title="MAIN[3][2][51]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 0</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][49]" title="MAIN[3][0][49]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][49]" title="MAIN[3][2][49]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 16</a>
</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][48]" title="MAIN[3][0][48]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][48]" title="MAIN[3][2][48]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 15</a>
</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][47]" title="MAIN[3][0][47]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][47]" title="MAIN[3][2][47]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 14</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][46]" title="MAIN[3][0][46]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][46]" title="MAIN[3][2][46]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 13</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][45]" title="MAIN[3][0][45]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][45]" title="MAIN[3][2][45]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 6</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][44]" title="MAIN[3][0][44]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][44]" title="MAIN[3][2][44]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 7</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][43]" title="MAIN[3][0][43]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][43]" title="MAIN[3][2][43]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 8</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][42]" title="MAIN[3][0][42]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][42]" title="MAIN[3][2][42]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 9</a>
</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][41]" title="MAIN[3][0][41]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][41]" title="MAIN[3][2][41]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 10</a>
</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][40]" title="MAIN[3][0][40]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[18]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[18] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][40]" title="MAIN[3][2][40]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[19]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[19] bit 11</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][39]" title="MAIN[3][0][39]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][39]" title="MAIN[3][2][39]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 4</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][36]" title="MAIN[3][0][36]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][36]" title="MAIN[3][2][36]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][35]" title="MAIN[3][0][35]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][35]" title="MAIN[3][2][35]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 2</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][34]" title="MAIN[3][0][34]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][34]" title="MAIN[3][2][34]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 1</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][33]" title="MAIN[3][0][33]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][33]" title="MAIN[3][2][33]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 5</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][32]" title="MAIN[3][0][32]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][32]" title="MAIN[3][2][32]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 12</a>
</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][31]" title="MAIN[3][0][31]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][31]" title="MAIN[3][2][31]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 0</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][29]" title="MAIN[3][0][29]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][29]" title="MAIN[3][2][29]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 16</a>
</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][28]" title="MAIN[3][0][28]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][28]" title="MAIN[3][2][28]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 15</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][27]" title="MAIN[3][0][27]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][27]" title="MAIN[3][2][27]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 14</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][26]" title="MAIN[3][0][26]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][26]" title="MAIN[3][2][26]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 13</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][25]" title="MAIN[3][0][25]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][25]" title="MAIN[3][2][25]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 6</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][24]" title="MAIN[3][0][24]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][24]" title="MAIN[3][2][24]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 7</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][23]" title="MAIN[3][0][23]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][23]" title="MAIN[3][2][23]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 8</a>
</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][22]" title="MAIN[3][0][22]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][22]" title="MAIN[3][2][22]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 9</a>
</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][21]" title="MAIN[3][0][21]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][21]" title="MAIN[3][2][21]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 10</a>
</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][20]" title="MAIN[3][0][20]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[20]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[20] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][20]" title="MAIN[3][2][20]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[21]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[21] bit 11</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][19]" title="MAIN[3][0][19]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][19]" title="MAIN[3][2][19]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 4</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][16]" title="MAIN[3][0][16]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][16]" title="MAIN[3][2][16]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 3</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][15]" title="MAIN[3][0][15]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][15]" title="MAIN[3][2][15]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][14]" title="MAIN[3][0][14]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][14]" title="MAIN[3][2][14]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][13]" title="MAIN[3][0][13]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][13]" title="MAIN[3][2][13]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 5</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][12]" title="MAIN[3][0][12]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][12]" title="MAIN[3][2][12]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 12</a>
</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][11]" title="MAIN[3][0][11]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][11]" title="MAIN[3][2][11]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][9]" title="MAIN[3][0][9]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][9]" title="MAIN[3][2][9]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 16</a>
</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][8]" title="MAIN[3][0][8]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][8]" title="MAIN[3][2][8]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 15</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][7]" title="MAIN[3][0][7]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][7]" title="MAIN[3][2][7]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 14</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][6]" title="MAIN[3][0][6]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][6]" title="MAIN[3][2][6]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 13</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][5]" title="MAIN[3][0][5]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][5]" title="MAIN[3][2][5]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 6</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][4]" title="MAIN[3][0][4]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][4]" title="MAIN[3][2][4]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 7</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][3]" title="MAIN[3][0][3]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][3]" title="MAIN[3][2][3]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 8</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][2]" title="MAIN[3][0][2]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][2]" title="MAIN[3][2][2]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 9</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][1]" title="MAIN[3][0][1]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][1]" title="MAIN[3][2][1]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 10</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][0][0]" title="MAIN[3][0][0]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[22]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[22] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[3][2][0]" title="MAIN[3][2][0]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[23]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[23] bit 11</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N rect MAIN[4]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][79]" title="MAIN[4][0][79]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][79]" title="MAIN[4][2][79]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 4</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][76]" title="MAIN[4][0][76]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][76]" title="MAIN[4][2][76]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 3</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][75]" title="MAIN[4][0][75]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][75]" title="MAIN[4][2][75]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 2</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][74]" title="MAIN[4][0][74]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][74]" title="MAIN[4][2][74]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 1</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][73]" title="MAIN[4][0][73]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][73]" title="MAIN[4][2][73]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 5</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][72]" title="MAIN[4][0][72]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][72]" title="MAIN[4][2][72]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 12</a>
</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][71]" title="MAIN[4][0][71]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][71]" title="MAIN[4][2][71]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 0</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][69]" title="MAIN[4][0][69]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][69]" title="MAIN[4][2][69]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 16</a>
</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][68]" title="MAIN[4][0][68]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][68]" title="MAIN[4][2][68]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 15</a>
</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][67]" title="MAIN[4][0][67]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][67]" title="MAIN[4][2][67]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 14</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][66]" title="MAIN[4][0][66]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][66]" title="MAIN[4][2][66]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 13</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][65]" title="MAIN[4][0][65]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][65]" title="MAIN[4][2][65]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 6</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][64]" title="MAIN[4][0][64]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][64]" title="MAIN[4][2][64]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 7</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][63]" title="MAIN[4][0][63]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][63]" title="MAIN[4][2][63]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 8</a>
</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][62]" title="MAIN[4][0][62]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][62]" title="MAIN[4][2][62]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 9</a>
</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][61]" title="MAIN[4][0][61]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][61]" title="MAIN[4][2][61]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 10</a>
</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][60]" title="MAIN[4][0][60]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[8]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[8] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][60]" title="MAIN[4][2][60]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[9]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[9] bit 11</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][59]" title="MAIN[4][0][59]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][59]" title="MAIN[4][2][59]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 4</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][56]" title="MAIN[4][0][56]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][56]" title="MAIN[4][2][56]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 3</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][55]" title="MAIN[4][0][55]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][55]" title="MAIN[4][2][55]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][54]" title="MAIN[4][0][54]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][54]" title="MAIN[4][2][54]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][53]" title="MAIN[4][0][53]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][53]" title="MAIN[4][2][53]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 5</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][52]" title="MAIN[4][0][52]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][52]" title="MAIN[4][2][52]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 12</a>
</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][51]" title="MAIN[4][0][51]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][51]" title="MAIN[4][2][51]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 0</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][49]" title="MAIN[4][0][49]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][49]" title="MAIN[4][2][49]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 16</a>
</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][48]" title="MAIN[4][0][48]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][48]" title="MAIN[4][2][48]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 15</a>
</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][47]" title="MAIN[4][0][47]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][47]" title="MAIN[4][2][47]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 14</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][46]" title="MAIN[4][0][46]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][46]" title="MAIN[4][2][46]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 13</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][45]" title="MAIN[4][0][45]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][45]" title="MAIN[4][2][45]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 6</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][44]" title="MAIN[4][0][44]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][44]" title="MAIN[4][2][44]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 7</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][43]" title="MAIN[4][0][43]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][43]" title="MAIN[4][2][43]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 8</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][42]" title="MAIN[4][0][42]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][42]" title="MAIN[4][2][42]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 9</a>
</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][41]" title="MAIN[4][0][41]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][41]" title="MAIN[4][2][41]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 10</a>
</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][40]" title="MAIN[4][0][40]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[10]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[10] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][40]" title="MAIN[4][2][40]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[11]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[11] bit 11</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][39]" title="MAIN[4][0][39]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][39]" title="MAIN[4][2][39]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 4</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][36]" title="MAIN[4][0][36]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][36]" title="MAIN[4][2][36]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][35]" title="MAIN[4][0][35]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][35]" title="MAIN[4][2][35]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 2</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][34]" title="MAIN[4][0][34]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][34]" title="MAIN[4][2][34]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 1</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][33]" title="MAIN[4][0][33]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][33]" title="MAIN[4][2][33]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 5</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][32]" title="MAIN[4][0][32]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][32]" title="MAIN[4][2][32]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 12</a>
</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][31]" title="MAIN[4][0][31]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][31]" title="MAIN[4][2][31]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 0</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][29]" title="MAIN[4][0][29]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][29]" title="MAIN[4][2][29]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 16</a>
</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][28]" title="MAIN[4][0][28]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][28]" title="MAIN[4][2][28]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 15</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][27]" title="MAIN[4][0][27]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][27]" title="MAIN[4][2][27]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 14</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][26]" title="MAIN[4][0][26]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][26]" title="MAIN[4][2][26]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 13</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][25]" title="MAIN[4][0][25]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][25]" title="MAIN[4][2][25]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 6</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][24]" title="MAIN[4][0][24]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][24]" title="MAIN[4][2][24]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 7</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][23]" title="MAIN[4][0][23]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][23]" title="MAIN[4][2][23]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 8</a>
</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][22]" title="MAIN[4][0][22]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][22]" title="MAIN[4][2][22]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 9</a>
</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][21]" title="MAIN[4][0][21]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][21]" title="MAIN[4][2][21]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 10</a>
</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][20]" title="MAIN[4][0][20]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[12]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[12] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][20]" title="MAIN[4][2][20]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[13]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[13] bit 11</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][19]" title="MAIN[4][0][19]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][19]" title="MAIN[4][2][19]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 4</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][16]" title="MAIN[4][0][16]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][16]" title="MAIN[4][2][16]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 3</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][15]" title="MAIN[4][0][15]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][15]" title="MAIN[4][2][15]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][14]" title="MAIN[4][0][14]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][14]" title="MAIN[4][2][14]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][13]" title="MAIN[4][0][13]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][13]" title="MAIN[4][2][13]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 5</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][12]" title="MAIN[4][0][12]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][12]" title="MAIN[4][2][12]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 12</a>
</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][11]" title="MAIN[4][0][11]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][11]" title="MAIN[4][2][11]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][9]" title="MAIN[4][0][9]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][9]" title="MAIN[4][2][9]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 16</a>
</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][8]" title="MAIN[4][0][8]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][8]" title="MAIN[4][2][8]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 15</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][7]" title="MAIN[4][0][7]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][7]" title="MAIN[4][2][7]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 14</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][6]" title="MAIN[4][0][6]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][6]" title="MAIN[4][2][6]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 13</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][5]" title="MAIN[4][0][5]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][5]" title="MAIN[4][2][5]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 6</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][4]" title="MAIN[4][0][4]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][4]" title="MAIN[4][2][4]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 7</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][3]" title="MAIN[4][0][3]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][3]" title="MAIN[4][2][3]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 8</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][2]" title="MAIN[4][0][2]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][2]" title="MAIN[4][2][2]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 9</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][1]" title="MAIN[4][0][1]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][1]" title="MAIN[4][2][1]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 10</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][0][0]" title="MAIN[4][0][0]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[14]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[14] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[4][2][0]" title="MAIN[4][2][0]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[15]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[15] bit 11</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N rect MAIN[5]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][79]" title="MAIN[5][0][79]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][79]" title="MAIN[5][2][79]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 4</a>
</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][76]" title="MAIN[5][0][76]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][76]" title="MAIN[5][2][76]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 3</a>
</td>
</tr>

<tr><td>B75</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][75]" title="MAIN[5][0][75]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][75]" title="MAIN[5][2][75]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 2</a>
</td>
</tr>

<tr><td>B74</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][74]" title="MAIN[5][0][74]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][74]" title="MAIN[5][2][74]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 1</a>
</td>
</tr>

<tr><td>B73</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][73]" title="MAIN[5][0][73]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][73]" title="MAIN[5][2][73]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 5</a>
</td>
</tr>

<tr><td>B72</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][72]" title="MAIN[5][0][72]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][72]" title="MAIN[5][2][72]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 12</a>
</td>
</tr>

<tr><td>B71</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][71]" title="MAIN[5][0][71]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][71]" title="MAIN[5][2][71]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 0</a>
</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][69]" title="MAIN[5][0][69]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][69]" title="MAIN[5][2][69]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 16</a>
</td>
</tr>

<tr><td>B68</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][68]" title="MAIN[5][0][68]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][68]" title="MAIN[5][2][68]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 15</a>
</td>
</tr>

<tr><td>B67</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][67]" title="MAIN[5][0][67]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][67]" title="MAIN[5][2][67]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 14</a>
</td>
</tr>

<tr><td>B66</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][66]" title="MAIN[5][0][66]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][66]" title="MAIN[5][2][66]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 13</a>
</td>
</tr>

<tr><td>B65</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][65]" title="MAIN[5][0][65]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][65]" title="MAIN[5][2][65]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 6</a>
</td>
</tr>

<tr><td>B64</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][64]" title="MAIN[5][0][64]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][64]" title="MAIN[5][2][64]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 7</a>
</td>
</tr>

<tr><td>B63</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][63]" title="MAIN[5][0][63]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][63]" title="MAIN[5][2][63]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 8</a>
</td>
</tr>

<tr><td>B62</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][62]" title="MAIN[5][0][62]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][62]" title="MAIN[5][2][62]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 9</a>
</td>
</tr>

<tr><td>B61</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][61]" title="MAIN[5][0][61]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][61]" title="MAIN[5][2][61]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 10</a>
</td>
</tr>

<tr><td>B60</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][60]" title="MAIN[5][0][60]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[0]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[0] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][60]" title="MAIN[5][2][60]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[1]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[1] bit 11</a>
</td>
</tr>

<tr><td>B59</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][59]" title="MAIN[5][0][59]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][59]" title="MAIN[5][2][59]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 4</a>
</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][56]" title="MAIN[5][0][56]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][56]" title="MAIN[5][2][56]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 3</a>
</td>
</tr>

<tr><td>B55</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][55]" title="MAIN[5][0][55]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][55]" title="MAIN[5][2][55]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 2</a>
</td>
</tr>

<tr><td>B54</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][54]" title="MAIN[5][0][54]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][54]" title="MAIN[5][2][54]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 1</a>
</td>
</tr>

<tr><td>B53</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][53]" title="MAIN[5][0][53]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][53]" title="MAIN[5][2][53]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 5</a>
</td>
</tr>

<tr><td>B52</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][52]" title="MAIN[5][0][52]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][52]" title="MAIN[5][2][52]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 12</a>
</td>
</tr>

<tr><td>B51</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][51]" title="MAIN[5][0][51]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][51]" title="MAIN[5][2][51]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 0</a>
</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][49]" title="MAIN[5][0][49]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][49]" title="MAIN[5][2][49]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 16</a>
</td>
</tr>

<tr><td>B48</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][48]" title="MAIN[5][0][48]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][48]" title="MAIN[5][2][48]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 15</a>
</td>
</tr>

<tr><td>B47</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][47]" title="MAIN[5][0][47]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][47]" title="MAIN[5][2][47]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 14</a>
</td>
</tr>

<tr><td>B46</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][46]" title="MAIN[5][0][46]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][46]" title="MAIN[5][2][46]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 13</a>
</td>
</tr>

<tr><td>B45</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][45]" title="MAIN[5][0][45]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][45]" title="MAIN[5][2][45]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 6</a>
</td>
</tr>

<tr><td>B44</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][44]" title="MAIN[5][0][44]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][44]" title="MAIN[5][2][44]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 7</a>
</td>
</tr>

<tr><td>B43</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][43]" title="MAIN[5][0][43]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][43]" title="MAIN[5][2][43]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 8</a>
</td>
</tr>

<tr><td>B42</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][42]" title="MAIN[5][0][42]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][42]" title="MAIN[5][2][42]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 9</a>
</td>
</tr>

<tr><td>B41</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][41]" title="MAIN[5][0][41]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][41]" title="MAIN[5][2][41]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 10</a>
</td>
</tr>

<tr><td>B40</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][40]" title="MAIN[5][0][40]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[2]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[2] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][40]" title="MAIN[5][2][40]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[3]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[3] bit 11</a>
</td>
</tr>

<tr><td>B39</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][39]" title="MAIN[5][0][39]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][39]" title="MAIN[5][2][39]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 4</a>
</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][36]" title="MAIN[5][0][36]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][36]" title="MAIN[5][2][36]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 3</a>
</td>
</tr>

<tr><td>B35</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][35]" title="MAIN[5][0][35]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][35]" title="MAIN[5][2][35]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 2</a>
</td>
</tr>

<tr><td>B34</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][34]" title="MAIN[5][0][34]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][34]" title="MAIN[5][2][34]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 1</a>
</td>
</tr>

<tr><td>B33</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][33]" title="MAIN[5][0][33]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][33]" title="MAIN[5][2][33]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 5</a>
</td>
</tr>

<tr><td>B32</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][32]" title="MAIN[5][0][32]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][32]" title="MAIN[5][2][32]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 12</a>
</td>
</tr>

<tr><td>B31</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][31]" title="MAIN[5][0][31]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][31]" title="MAIN[5][2][31]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 0</a>
</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][29]" title="MAIN[5][0][29]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][29]" title="MAIN[5][2][29]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 16</a>
</td>
</tr>

<tr><td>B28</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][28]" title="MAIN[5][0][28]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][28]" title="MAIN[5][2][28]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 15</a>
</td>
</tr>

<tr><td>B27</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][27]" title="MAIN[5][0][27]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][27]" title="MAIN[5][2][27]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 14</a>
</td>
</tr>

<tr><td>B26</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][26]" title="MAIN[5][0][26]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][26]" title="MAIN[5][2][26]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 13</a>
</td>
</tr>

<tr><td>B25</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][25]" title="MAIN[5][0][25]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][25]" title="MAIN[5][2][25]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 6</a>
</td>
</tr>

<tr><td>B24</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][24]" title="MAIN[5][0][24]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][24]" title="MAIN[5][2][24]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 7</a>
</td>
</tr>

<tr><td>B23</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][23]" title="MAIN[5][0][23]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][23]" title="MAIN[5][2][23]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 8</a>
</td>
</tr>

<tr><td>B22</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][22]" title="MAIN[5][0][22]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][22]" title="MAIN[5][2][22]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 9</a>
</td>
</tr>

<tr><td>B21</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][21]" title="MAIN[5][0][21]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][21]" title="MAIN[5][2][21]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 10</a>
</td>
</tr>

<tr><td>B20</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][20]" title="MAIN[5][0][20]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[4]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[4] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][20]" title="MAIN[5][2][20]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[5]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[5] bit 11</a>
</td>
</tr>

<tr><td>B19</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][19]" title="MAIN[5][0][19]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 4</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][19]" title="MAIN[5][2][19]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-4">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 4</a>
</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][16]" title="MAIN[5][0][16]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 3</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][16]" title="MAIN[5][2][16]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-3">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 3</a>
</td>
</tr>

<tr><td>B15</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][15]" title="MAIN[5][0][15]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 2</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][15]" title="MAIN[5][2][15]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-2">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 2</a>
</td>
</tr>

<tr><td>B14</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][14]" title="MAIN[5][0][14]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 1</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][14]" title="MAIN[5][2][14]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-1">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 1</a>
</td>
</tr>

<tr><td>B13</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][13]" title="MAIN[5][0][13]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 5</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][13]" title="MAIN[5][2][13]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-5">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 5</a>
</td>
</tr>

<tr><td>B12</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][12]" title="MAIN[5][0][12]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 12</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][12]" title="MAIN[5][2][12]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-12">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 12</a>
</td>
</tr>

<tr><td>B11</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][11]" title="MAIN[5][0][11]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 0</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][11]" title="MAIN[5][2][11]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-0">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 0</a>
</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][9]" title="MAIN[5][0][9]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 16</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][9]" title="MAIN[5][2][9]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-16">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 16</a>
</td>
</tr>

<tr><td>B8</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][8]" title="MAIN[5][0][8]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 15</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][8]" title="MAIN[5][2][8]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-15">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 15</a>
</td>
</tr>

<tr><td>B7</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][7]" title="MAIN[5][0][7]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 14</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][7]" title="MAIN[5][2][7]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-14">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 14</a>
</td>
</tr>

<tr><td>B6</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][6]" title="MAIN[5][0][6]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 13</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][6]" title="MAIN[5][2][6]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-13">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 13</a>
</td>
</tr>

<tr><td>B5</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][5]" title="MAIN[5][0][5]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 6</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][5]" title="MAIN[5][2][5]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-6">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 6</a>
</td>
</tr>

<tr><td>B4</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][4]" title="MAIN[5][0][4]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 7</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][4]" title="MAIN[5][2][4]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-7">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 7</a>
</td>
</tr>

<tr><td>B3</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][3]" title="MAIN[5][0][3]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 8</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][3]" title="MAIN[5][2][3]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-8">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 8</a>
</td>
</tr>

<tr><td>B2</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][2]" title="MAIN[5][0][2]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 9</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][2]" title="MAIN[5][2][2]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-9">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 9</a>
</td>
</tr>

<tr><td>B1</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][1]" title="MAIN[5][0][1]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 10</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][1]" title="MAIN[5][2][1]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-10">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 10</a>
</td>
</tr>

<tr><td>B0</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][0][0]" title="MAIN[5][0][0]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[6]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[6] bit 11</a>
</td>
<td>-</td>
<td id="virtex4-CLK_DCM_N-bit-MAIN[5][2][0]" title="MAIN[5][2][0]">
<a href="#virtex4-CLK_DCM_N-CLK_INT-mux-CELL[0].IMUX_BUFG_O[7]-11">CLK_INT: mux CELL[0].IMUX_BUFG_O[7] bit 11</a>
</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N rect MAIN[6]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<caption>virtex4 CLK_DCM_N rect MAIN[7]</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="3">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
</tr>

</thead>

<tbody>
<tr><td>B79</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B78</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B77</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B76</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B75</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B74</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B73</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B72</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B71</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B70</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B69</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B68</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B67</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B66</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B65</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B64</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B63</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B62</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B61</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B60</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B59</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B58</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B57</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B56</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B55</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B54</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B53</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B52</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B51</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B50</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B49</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B48</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B47</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B46</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B45</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B44</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B43</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B42</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B41</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B40</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B39</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B38</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B37</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B36</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B35</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B34</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B33</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B32</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B31</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B30</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B29</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B28</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B27</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B26</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B25</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B24</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B23</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B22</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B21</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B20</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B19</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B18</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B17</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B16</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex4/clock/hclk-mgt.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex4/io.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex4/clock/hclk-mgt.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex4/io.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
