/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire [21:0] celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [4:0] celloutsig_0_2z;
  reg [2:0] celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [31:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_11z;
  wire [17:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [8:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[60] ? in_data[69] : in_data[44];
  assign celloutsig_1_11z = in_data[120] ? in_data[120] : celloutsig_1_8z[3];
  assign celloutsig_0_19z = celloutsig_0_1z ? celloutsig_0_15z[2] : celloutsig_0_2z[3];
  assign celloutsig_1_13z = celloutsig_1_7z ^ celloutsig_1_8z[4];
  assign celloutsig_1_18z = celloutsig_1_11z ^ celloutsig_1_6z[4];
  assign celloutsig_0_5z = celloutsig_0_4z[8] ^ celloutsig_0_3z[2];
  assign celloutsig_0_8z = celloutsig_0_0z ^ in_data[46];
  assign celloutsig_0_10z = celloutsig_0_3z[2] ^ celloutsig_0_5z;
  assign celloutsig_0_12z = celloutsig_0_7z[0] ^ in_data[85];
  assign celloutsig_0_1z = in_data[73] ^ celloutsig_0_0z;
  assign celloutsig_0_18z = celloutsig_0_12z ^ celloutsig_0_10z;
  assign celloutsig_1_7z = in_data[109] ^ in_data[120];
  assign celloutsig_1_9z = celloutsig_1_8z[3] ^ in_data[104];
  assign celloutsig_1_12z = { celloutsig_1_8z[8:2], celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_8z } % { 1'h1, in_data[159:143] };
  assign celloutsig_1_19z = { in_data[111:105], celloutsig_1_13z } % { 1'h1, celloutsig_1_12z[13:7] };
  assign celloutsig_0_4z = { in_data[31:27], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z } % { 1'h1, in_data[54:50], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_6z = { in_data[42:14], celloutsig_0_3z } % { 1'h1, in_data[27:3], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_7z = { celloutsig_0_6z[19:18], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z } % { 1'h1, in_data[30:23] };
  assign celloutsig_0_15z = { in_data[65:61], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z } % { 1'h1, celloutsig_0_6z[19:1], celloutsig_0_8z, celloutsig_0_10z };
  assign celloutsig_1_6z = in_data[125:119] % { 1'h1, in_data[160:156], in_data[109] };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_3z = 3'h0;
    else if (!clkin_data[0]) celloutsig_0_3z = { in_data[4], celloutsig_0_0z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_2z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_2z = in_data[92:88];
  always_latch
    if (clkin_data[96]) celloutsig_1_8z = 9'h000;
    else if (clkin_data[32]) celloutsig_1_8z = { celloutsig_1_6z, in_data[120], celloutsig_1_7z };
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
