Analysis & Synthesis report for LAB2
Thu Nov 24 17:30:28 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for AFIFO:in_account_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated
 15. Source assignments for AFIFO:in_A_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated
 16. Source assignments for AFIFO:in_T_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |CDC
 18. Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO
 19. Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0
 20. Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0
 21. Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO|fifomem:fifomem_m0
 22. Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0
 23. Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO|wptr_full:wptr_full_m0
 24. Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO
 25. Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0
 26. Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0
 27. Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO|fifomem:fifomem_m0
 28. Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0
 29. Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO|wptr_full:wptr_full_m0
 30. Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO
 31. Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0
 32. Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0
 33. Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO|fifomem:fifomem_m0
 34. Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0
 35. Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO|wptr_full:wptr_full_m0
 36. Parameter Settings for User Entity Instance: shift_register_5_slot:calculate_result_shift_reg
 37. Parameter Settings for User Entity Instance: shift_register_5_slot:in_account_FIFO_shift_reg
 38. Parameter Settings for Inferred Entity Instance: AFIFO:in_account_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0
 39. Parameter Settings for Inferred Entity Instance: AFIFO:in_A_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0
 40. Parameter Settings for Inferred Entity Instance: AFIFO:in_T_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0
 41. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 42. altsyncram Parameter Settings by Entity Instance
 43. lpm_mult Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "shift_register_5_slot:in_account_FIFO_shift_reg"
 45. Port Connectivity Checks: "shift_register_5_slot:calculate_result_shift_reg"
 46. Port Connectivity Checks: "AFIFO:in_account_FIFO"
 47. Port Connectivity Checks: "AFIFO:in_T_FIFO"
 48. Port Connectivity Checks: "AFIFO:in_A_FIFO"
 49. Elapsed Time Per Partition
 50. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 24 17:30:28 2022      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; LAB2                                       ;
; Top-level Entity Name              ; CDC                                        ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 359                                        ;
;     Total combinational functions  ; 196                                        ;
;     Dedicated logic registers      ; 193                                        ;
; Total registers                    ; 193                                        ;
; Total pins                         ; 38                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 384                                        ;
; Embedded Multiplier 9-bit elements ; 1                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; CDC                ; LAB2               ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; wptr_full.v                      ; yes             ; User Verilog HDL File        ; C:/Users/choug/VLSI_Projects/LAB2/wptr_full.v                        ;         ;
; sync_w2r.v                       ; yes             ; User Verilog HDL File        ; C:/Users/choug/VLSI_Projects/LAB2/sync_w2r.v                         ;         ;
; sync_r2w.v                       ; yes             ; User Verilog HDL File        ; C:/Users/choug/VLSI_Projects/LAB2/sync_r2w.v                         ;         ;
; rptr_empty.v                     ; yes             ; User Verilog HDL File        ; C:/Users/choug/VLSI_Projects/LAB2/rptr_empty.v                       ;         ;
; fifomem.v                        ; yes             ; User Verilog HDL File        ; C:/Users/choug/VLSI_Projects/LAB2/fifomem.v                          ;         ;
; CDC.v                            ; yes             ; User Verilog HDL File        ; C:/Users/choug/VLSI_Projects/LAB2/CDC.v                              ;         ;
; AFIFO.v                          ; yes             ; User Verilog HDL File        ; C:/Users/choug/VLSI_Projects/LAB2/AFIFO.v                            ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_jrc1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/choug/VLSI_Projects/LAB2/db/altsyncram_jrc1.tdf             ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_19t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/choug/VLSI_Projects/LAB2/db/mult_19t.tdf                    ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 359        ;
;                                             ;            ;
; Total combinational functions               ; 196        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 41         ;
;     -- 3 input functions                    ; 142        ;
;     -- <=2 input functions                  ; 13         ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 136        ;
;     -- arithmetic mode                      ; 60         ;
;                                             ;            ;
; Total registers                             ; 193        ;
;     -- Dedicated logic registers            ; 193        ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 38         ;
; Total memory bits                           ; 384        ;
; Embedded Multiplier 9-bit elements          ; 1          ;
; Maximum fan-out node                        ; clk2~input ;
; Maximum fan-out                             ; 172        ;
; Total fan-out                               ; 1665       ;
; Average fan-out                             ; 3.39       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                  ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                            ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Library Name ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; |CDC                                                  ; 196 (140)         ; 193 (2)      ; 384         ; 1            ; 1       ; 0         ; 38   ; 0            ; |CDC                                                                                              ; work         ;
;    |AFIFO:in_A_FIFO|                                  ; 37 (0)            ; 49 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_A_FIFO                                                                              ; work         ;
;       |fifomem:fifomem_m0|                            ; 8 (8)             ; 9 (9)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_A_FIFO|fifomem:fifomem_m0                                                           ; work         ;
;          |altsyncram:mem_rtl_0|                       ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_A_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0                                      ; work         ;
;             |altsyncram_jrc1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_A_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated       ; work         ;
;       |rptr_empty:rptr_empty_m0|                      ; 15 (15)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0                                                     ; work         ;
;       |sync_r2w:sync_r2w_m0|                          ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0                                                         ; work         ;
;       |sync_w2r:sync_w2r_m0|                          ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0                                                         ; work         ;
;       |wptr_full:wptr_full_m0|                        ; 14 (14)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_A_FIFO|wptr_full:wptr_full_m0                                                       ; work         ;
;    |AFIFO:in_T_FIFO|                                  ; 8 (0)             ; 9 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_T_FIFO                                                                              ; work         ;
;       |fifomem:fifomem_m0|                            ; 8 (8)             ; 9 (9)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_T_FIFO|fifomem:fifomem_m0                                                           ; work         ;
;          |altsyncram:mem_rtl_0|                       ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_T_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0                                      ; work         ;
;             |altsyncram_jrc1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_T_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated       ; work         ;
;    |AFIFO:in_account_FIFO|                            ; 11 (0)            ; 9 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_account_FIFO                                                                        ; work         ;
;       |fifomem:fifomem_m0|                            ; 11 (11)           ; 9 (9)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_account_FIFO|fifomem:fifomem_m0                                                     ; work         ;
;          |altsyncram:mem_rtl_0|                       ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_account_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0                                ; work         ;
;             |altsyncram_jrc1:auto_generated|          ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|AFIFO:in_account_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated ; work         ;
;    |lpm_mult:Mult0|                                   ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CDC|lpm_mult:Mult0                                                                               ; work         ;
;       |mult_19t:auto_generated|                       ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |CDC|lpm_mult:Mult0|mult_19t:auto_generated                                                       ; work         ;
;    |shift_register_5_slot:calculate_result_shift_reg| ; 0 (0)             ; 81 (81)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|shift_register_5_slot:calculate_result_shift_reg                                             ; work         ;
;    |shift_register_5_slot:in_account_FIFO_shift_reg|  ; 0 (0)             ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CDC|shift_register_5_slot:in_account_FIFO_shift_reg                                              ; work         ;
+-------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; AFIFO:in_A_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; AFIFO:in_T_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
; AFIFO:in_account_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128  ; None ;
+---------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 0           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 1           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                    ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                                      ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+
; shift_register_5_slot:calculate_result_shift_reg|hasData[0] ; Merged with shift_register_5_slot:in_account_FIFO_shift_reg|hasData[0]  ;
; shift_register_5_slot:calculate_result_shift_reg|hasData[1] ; Merged with shift_register_5_slot:in_account_FIFO_shift_reg|hasData[1]  ;
; shift_register_5_slot:in_account_FIFO_shift_reg|hasData[2]  ; Merged with shift_register_5_slot:calculate_result_shift_reg|hasData[2] ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rptr[4]      ; Merged with AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rbin[4]      ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rptr[4]            ; Merged with AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rbin[4]            ;
; AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rptr[4]            ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[4]            ;
; shift_register_5_slot:calculate_result_shift_reg|hasData[3] ; Merged with shift_register_5_slot:in_account_FIFO_shift_reg|hasData[3]  ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wfull                ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wfull                ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wfull          ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wfull                ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rempty             ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rempty             ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rempty       ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rempty             ;
; AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[4]            ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[4]            ;
; AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[4]      ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[4]            ;
; AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[3]            ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[3]            ;
; AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[3]      ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[3]            ;
; AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[2]            ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[2]            ;
; AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[2]      ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[2]            ;
; AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[1]            ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[1]            ;
; AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[1]      ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[1]            ;
; AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[0]            ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[0]            ;
; AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[0]      ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq2_rptr[0]            ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wbin[0]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[0]              ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wbin[0]        ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[0]              ;
; AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wptr[4]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[4]              ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wbin[4]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[4]              ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wptr[4]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[4]              ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wbin[4]        ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[4]              ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wptr[4]        ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[4]              ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wbin[3]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[3]              ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wbin[3]        ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[3]              ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wbin[2]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[2]              ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wbin[2]        ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[2]              ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wbin[1]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[1]              ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wbin[1]        ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wbin[1]              ;
; AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[4]            ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[4]            ;
; AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[4]      ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[4]            ;
; AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[3]            ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[3]            ;
; AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[3]      ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[3]            ;
; AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[2]            ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[2]            ;
; AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[2]      ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[2]            ;
; AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[1]            ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[1]            ;
; AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[1]      ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[1]            ;
; AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[0]            ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[0]            ;
; AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[0]      ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq2_wptr[0]            ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rbin[0]            ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[0]            ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rbin[0]      ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[0]            ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rbin[4]            ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[4]            ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rbin[4]      ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[4]            ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rbin[3]            ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[3]            ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rbin[3]      ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[3]            ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rbin[2]            ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[2]            ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rbin[2]      ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[2]            ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rbin[1]            ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[1]            ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rbin[1]      ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rbin[1]            ;
; AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[4]            ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[4]            ;
; AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[4]      ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[4]            ;
; AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[3]            ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[3]            ;
; AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[3]      ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[3]            ;
; AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[2]            ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[2]            ;
; AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[2]      ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[2]            ;
; AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[1]            ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[1]            ;
; AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[1]      ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[1]            ;
; AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[0]            ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[0]            ;
; AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[0]      ; Merged with AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0|wq1_rptr[0]            ;
; AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[4]            ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[4]            ;
; AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[4]      ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[4]            ;
; AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[3]            ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[3]            ;
; AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[3]      ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[3]            ;
; AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[2]            ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[2]            ;
; AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[2]      ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[2]            ;
; AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[1]            ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[1]            ;
; AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[1]      ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[1]            ;
; AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[0]            ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[0]            ;
; AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[0]      ; Merged with AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0|rq1_wptr[0]            ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rptr[3]            ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rptr[3]            ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rptr[3]      ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rptr[3]            ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rptr[2]            ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rptr[2]            ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rptr[2]      ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rptr[2]            ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rptr[1]            ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rptr[1]            ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rptr[1]      ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rptr[1]            ;
; AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0|rptr[0]            ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rptr[0]            ;
; AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0|rptr[0]      ; Merged with AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rptr[0]            ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wptr[3]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wptr[3]              ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wptr[3]        ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wptr[3]              ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wptr[2]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wptr[2]              ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wptr[2]        ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wptr[2]              ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wptr[1]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wptr[1]              ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wptr[1]        ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wptr[1]              ;
; AFIFO:in_T_FIFO|wptr_full:wptr_full_m0|wptr[0]              ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wptr[0]              ;
; AFIFO:in_account_FIFO|wptr_full:wptr_full_m0|wptr[0]        ; Merged with AFIFO:in_A_FIFO|wptr_full:wptr_full_m0|wptr[0]              ;
; Total Number of Removed Registers = 90                      ;                                                                         ;
+-------------------------------------------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 193   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 169   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0|rempty ; 131     ;
; Total number of inverted registers = 1          ;         ;
+-------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |CDC|out_account           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for AFIFO:in_account_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for AFIFO:in_A_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for AFIFO:in_T_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0|altsyncram_jrc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |CDC ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; DSIZE          ; 8     ; Signed Integer                             ;
; ASIZE          ; 4     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DSIZE          ; 8     ; Signed Integer                      ;
; ASIZE          ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO|fifomem:fifomem_m0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DSIZE          ; 8     ; Signed Integer                                         ;
; ASIZE          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_A_FIFO|wptr_full:wptr_full_m0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; DSIZE          ; 8     ; Signed Integer                      ;
; ASIZE          ; 4     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO|sync_r2w:sync_r2w_m0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO|sync_w2r:sync_w2r_m0 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO|fifomem:fifomem_m0 ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; DSIZE          ; 8     ; Signed Integer                                         ;
; ASIZE          ; 4     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO|rptr_empty:rptr_empty_m0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_T_FIFO|wptr_full:wptr_full_m0 ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DSIZE          ; 8     ; Signed Integer                            ;
; ASIZE          ; 4     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO|sync_r2w:sync_r2w_m0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO|sync_w2r:sync_w2r_m0 ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                                 ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO|fifomem:fifomem_m0 ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; DSIZE          ; 8     ; Signed Integer                                               ;
; ASIZE          ; 4     ; Signed Integer                                               ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO|rptr_empty:rptr_empty_m0 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AFIFO:in_account_FIFO|wptr_full:wptr_full_m0 ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; ASIZE          ; 4     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_register_5_slot:calculate_result_shift_reg ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; DSIZE          ; 16    ; Signed Integer                                                       ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_register_5_slot:in_account_FIFO_shift_reg ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; DSIZE          ; 8     ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AFIFO:in_account_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                               ;
+------------------------------------+----------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                            ;
; WIDTH_A                            ; 8                    ; Untyped                                            ;
; WIDTHAD_A                          ; 4                    ; Untyped                                            ;
; NUMWORDS_A                         ; 16                   ; Untyped                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                            ;
; WIDTH_B                            ; 8                    ; Untyped                                            ;
; WIDTHAD_B                          ; 4                    ; Untyped                                            ;
; NUMWORDS_B                         ; 16                   ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_jrc1      ; Untyped                                            ;
+------------------------------------+----------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AFIFO:in_A_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_jrc1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: AFIFO:in_T_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_jrc1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                    ;
+------------------------------------------------+-------------+---------------------+
; Parameter Name                                 ; Value       ; Type                ;
+------------------------------------------------+-------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8           ; Untyped             ;
; LPM_WIDTHB                                     ; 8           ; Untyped             ;
; LPM_WIDTHP                                     ; 16          ; Untyped             ;
; LPM_WIDTHR                                     ; 16          ; Untyped             ;
; LPM_WIDTHS                                     ; 1           ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped             ;
; LPM_PIPELINE                                   ; 0           ; Untyped             ;
; LATENCY                                        ; 0           ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped             ;
; USE_EAB                                        ; OFF         ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_19t    ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped             ;
+------------------------------------------------+-------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                          ;
+-------------------------------------------+---------------------------------------------------------------+
; Name                                      ; Value                                                         ;
+-------------------------------------------+---------------------------------------------------------------+
; Number of entity instances                ; 3                                                             ;
; Entity Instance                           ; AFIFO:in_account_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 16                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 16                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; AFIFO:in_A_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 16                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 16                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
; Entity Instance                           ; AFIFO:in_T_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                     ;
;     -- WIDTH_A                            ; 8                                                             ;
;     -- NUMWORDS_A                         ; 16                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                  ;
;     -- WIDTH_B                            ; 8                                                             ;
;     -- NUMWORDS_B                         ; 16                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                     ;
+-------------------------------------------+---------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 1              ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8              ;
;     -- LPM_WIDTHB                     ; 8              ;
;     -- LPM_WIDTHP                     ; 16             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_register_5_slot:in_account_FIFO_shift_reg"                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; hasData[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hasData[4]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_register_5_slot:calculate_result_shift_reg"                                            ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; hasData[2..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hasData[4]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "AFIFO:in_account_FIFO" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; rinc ; Input ; Info     ; Stuck at VCC            ;
+------+-------+----------+-------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "AFIFO:in_T_FIFO" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; rinc ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+---------------------------------------------+
; Port Connectivity Checks: "AFIFO:in_A_FIFO" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; rinc ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Thu Nov 24 17:30:26 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2 -c LAB2
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file wptr_full.v
    Info (12023): Found entity 1: wptr_full
Info (12021): Found 1 design units, including 1 entities, in source file sync_w2r.v
    Info (12023): Found entity 1: sync_w2r
Info (12021): Found 1 design units, including 1 entities, in source file sync_r2w.v
    Info (12023): Found entity 1: sync_r2w
Info (12021): Found 1 design units, including 1 entities, in source file rptr_empty.v
    Info (12023): Found entity 1: rptr_empty
Info (12021): Found 1 design units, including 1 entities, in source file fifomem.v
    Info (12023): Found entity 1: fifomem
Info (12021): Found 2 design units, including 2 entities, in source file cdc.v
    Info (12023): Found entity 1: CDC
    Info (12023): Found entity 2: shift_register_5_slot
Info (12021): Found 1 design units, including 1 entities, in source file afifo.v
    Info (12023): Found entity 1: AFIFO
Info (12021): Found 1 design units, including 1 entities, in source file shift_reg_test.v
    Info (12023): Found entity 1: shift_reg_test
Warning (10222): Verilog HDL Parameter Declaration warning at CDC.v(160): Parameter Declaration in module "shift_register_5_slot" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "CDC" for the top level hierarchy
Info (12128): Elaborating entity "AFIFO" for hierarchy "AFIFO:in_A_FIFO"
Info (12128): Elaborating entity "sync_r2w" for hierarchy "AFIFO:in_A_FIFO|sync_r2w:sync_r2w_m0"
Info (12128): Elaborating entity "sync_w2r" for hierarchy "AFIFO:in_A_FIFO|sync_w2r:sync_w2r_m0"
Info (12128): Elaborating entity "fifomem" for hierarchy "AFIFO:in_A_FIFO|fifomem:fifomem_m0"
Info (12128): Elaborating entity "rptr_empty" for hierarchy "AFIFO:in_A_FIFO|rptr_empty:rptr_empty_m0"
Info (12128): Elaborating entity "wptr_full" for hierarchy "AFIFO:in_A_FIFO|wptr_full:wptr_full_m0"
Info (12128): Elaborating entity "shift_register_5_slot" for hierarchy "shift_register_5_slot:calculate_result_shift_reg"
Info (12128): Elaborating entity "shift_register_5_slot" for hierarchy "shift_register_5_slot:in_account_FIFO_shift_reg"
Warning (276027): Inferred dual-clock RAM node "AFIFO:in_account_FIFO|fifomem:fifomem_m0|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "AFIFO:in_A_FIFO|fifomem:fifomem_m0|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "AFIFO:in_T_FIFO|fifomem:fifomem_m0|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AFIFO:in_account_FIFO|fifomem:fifomem_m0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AFIFO:in_A_FIFO|fifomem:fifomem_m0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "AFIFO:in_T_FIFO|fifomem:fifomem_m0|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0"
Info (12130): Elaborated megafunction instantiation "AFIFO:in_account_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "AFIFO:in_account_FIFO|fifomem:fifomem_m0|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jrc1.tdf
    Info (12023): Found entity 1: altsyncram_jrc1
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0"
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_19t.tdf
    Info (12023): Found entity 1: mult_19t
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 435 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 372 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21062): Implemented 1 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4662 megabytes
    Info: Processing ended: Thu Nov 24 17:30:28 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


