Info: Generated by version: 20.3 build 158
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/system_manager/system_manager_if.ip --block-symbol-file --output-directory=/home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/system_manager/system_manager_if --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/system_manager/system_manager_if.ip --synthesis=VERILOG --output-directory=/home/stratix10/Documents/deep_south_interface/Base_Image/qsys/ip/system_manager/system_manager_if --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: system_manager_if: "Transforming system: system_manager_if"
Info: system_manager_if: "Naming system components in system: system_manager_if"
Info: system_manager_if: "Processing generation queue"
Info: system_manager_if: "Generating: system_manager_if"
Info: system_manager_if: "Generating: sys_man_if"
Info: system_manager_if: Done "system_manager_if" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in system_manager_if. No files generated.
Info: Finished: Generate IP Core Documentation
