<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
should_fail: 0
tags: hdlconv
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv</a>
time_elapsed: 0.096s
</pre>
<pre class="log">
user_time: 0.092987
system_time: 0.0030629999999999998
ram_usage: 11624

%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: Unsupported: Ranges ignored in port-lists
module m(logic a, b, c, d, rst1, clk1, clk2);
               ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: Unsupported: Ranges ignored in port-lists
module m(logic a, b, c, d, rst1, clk1, clk2);
                  ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: Unsupported: Ranges ignored in port-lists
module m(logic a, b, c, d, rst1, clk1, clk2);
                     ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: Unsupported: Ranges ignored in port-lists
module m(logic a, b, c, d, rst1, clk1, clk2);
                        ^
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: Unsupported: Ranges ignored in port-lists
module m(logic a, b, c, d, rst1, clk1, clk2);
                           ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: Unsupported: Ranges ignored in port-lists
module m(logic a, b, c, d, rst1, clk1, clk2);
                                 ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:1</a>: Unsupported: Ranges ignored in port-lists
module m(logic a, b, c, d, rst1, clk1, clk2);
                                       ^~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-4" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:4</a>: syntax error, unexpected disable, expecting clocking
  default disable iff rst1;
          ^~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-6" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:6</a>: Unsupported or unknown PLI call: $inferred_clock
  property p_triggers(start_event, end_event, form, clk = $inferred_clock,
                                                          ^~~~~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:7</a>: Unsupported or unknown PLI call: $inferred_disable
                      rst = $inferred_disable);
                            ^~~~~~~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-11" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:11</a>: Unsupported or unknown PLI call: $inferred_clock
  property p_multiclock(clkw, clkx = $inferred_clock, clky, w, x, y, z);
                                     ^~~~~~~~~~~~~~~
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-17" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:17</a>: syntax error, unexpected posedge, expecting &#39;)&#39;
  a2: assert property (p_triggers(a, b, c, posedge clk1, 1&#39;b0) );
                                           ^~~~~~~
%Warning-STMTDLY: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-21" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:21</a>: Unsupported: Ignoring delay on this delayed statement.
      #5;
      ^
                  ... Use &#34;/* verilator lint_off STMTDLY */&#34; and lint_on around source to disable this message.
%Error: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv.html#l-27" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p469.sv:27</a>: syntax error, unexpected negedge, expecting &#39;)&#39;
  a4: assert property(p_multiclock(negedge clk2, , posedge clk1,a, b, c, d) );
                                   ^~~~~~~
%Error: Exiting due to 13 error(s)
        ... See the manual and http://www.veripool.org/verilator for more assistance.

</pre>
</body>