<stg><name>decision_function.4</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
arrayctor.loop:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:1 %p_read44 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4

]]></Node>
<StgValue><ssdm name="p_read44"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:2 %p_read33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3

]]></Node>
<StgValue><ssdm name="p_read33"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:3 %p_read22 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2

]]></Node>
<StgValue><ssdm name="p_read22"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:4 %p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1

]]></Node>
<StgValue><ssdm name="p_read11"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:5 %comparison = icmp_slt  i32 %p_read22, i32 4294912147

]]></Node>
<StgValue><ssdm name="comparison"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:6 %comparison_56 = icmp_slt  i32 %p_read11, i32 4294936613

]]></Node>
<StgValue><ssdm name="comparison_56"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:7 %comparison_57 = icmp_slt  i32 %p_read44, i32 4294872208

]]></Node>
<StgValue><ssdm name="comparison_57"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:8 %comparison_58 = icmp_slt  i32 %p_read11, i32 44332

]]></Node>
<StgValue><ssdm name="comparison_58"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:9 %comparison_59 = icmp_slt  i32 %p_read44, i32 73919

]]></Node>
<StgValue><ssdm name="comparison_59"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:10 %comparison_60 = icmp_slt  i32 %p_read11, i32 4294919638

]]></Node>
<StgValue><ssdm name="comparison_60"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:11 %comparison_61 = icmp_slt  i32 %p_read11, i32 69931

]]></Node>
<StgValue><ssdm name="comparison_61"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:12 %comparison_62 = icmp_slt  i32 %p_read44, i32 4294912926

]]></Node>
<StgValue><ssdm name="comparison_62"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:13 %comparison_63 = icmp_slt  i32 %p_read33, i32 4294898567

]]></Node>
<StgValue><ssdm name="comparison_63"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayctor.loop:14 %comparison_64 = icmp_slt  i32 %p_read33, i32 58745

]]></Node>
<StgValue><ssdm name="comparison_64"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:15 %activation_148 = xor i1 %comparison, i1 1

]]></Node>
<StgValue><ssdm name="activation_148"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:16 %activation_166 = and i1 %comparison_56, i1 %comparison

]]></Node>
<StgValue><ssdm name="activation_166"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:17 %xor_ln135 = xor i1 %comparison_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:18 %activation_167 = and i1 %comparison_57, i1 %activation_148

]]></Node>
<StgValue><ssdm name="activation_167"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:19 %xor_ln135_10 = xor i1 %comparison_57, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_10"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:20 %activation = and i1 %xor_ln135_10, i1 %activation_148

]]></Node>
<StgValue><ssdm name="activation"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:21 %and_ln133 = and i1 %comparison_58, i1 %xor_ln135

]]></Node>
<StgValue><ssdm name="and_ln133"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:22 %activation_168 = and i1 %and_ln133, i1 %comparison

]]></Node>
<StgValue><ssdm name="activation_168"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:23 %activation_155 = and i1 %comparison_59, i1 %activation

]]></Node>
<StgValue><ssdm name="activation_155"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:24 %xor_ln135_11 = xor i1 %comparison_59, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_11"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:25 %activation_169 = and i1 %activation, i1 %xor_ln135_11

]]></Node>
<StgValue><ssdm name="activation_169"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:26 %activation_170 = and i1 %comparison_60, i1 %activation_155

]]></Node>
<StgValue><ssdm name="activation_170"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:27 %xor_ln135_12 = xor i1 %comparison_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_12"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:28 %activation_159 = and i1 %activation_155, i1 %xor_ln135_12

]]></Node>
<StgValue><ssdm name="activation_159"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:29 %activation_160 = and i1 %comparison_61, i1 %activation_159

]]></Node>
<StgValue><ssdm name="activation_160"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:30 %xor_ln135_13 = xor i1 %comparison_61, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_13"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:31 %activation_171 = and i1 %activation_159, i1 %xor_ln135_13

]]></Node>
<StgValue><ssdm name="activation_171"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:32 %activation_172 = and i1 %comparison_62, i1 %activation_160

]]></Node>
<StgValue><ssdm name="activation_172"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:33 %xor_ln135_14 = xor i1 %comparison_62, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_14"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:34 %activation_163 = and i1 %activation_160, i1 %xor_ln135_14

]]></Node>
<StgValue><ssdm name="activation_163"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:35 %activation_173 = and i1 %comparison_63, i1 %activation_163

]]></Node>
<StgValue><ssdm name="activation_173"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:36 %xor_ln135_15 = xor i1 %comparison_63, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln135_15"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:37 %and_ln133_10 = and i1 %comparison_64, i1 %xor_ln135_15

]]></Node>
<StgValue><ssdm name="and_ln133_10"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:38 %activation_174 = and i1 %and_ln133_10, i1 %activation_163

]]></Node>
<StgValue><ssdm name="activation_174"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:39 %or_ln148 = or i1 %activation_166, i1 %activation_167

]]></Node>
<StgValue><ssdm name="or_ln148"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148" val="1"/>
<literal name="or_ln148_13" val="1"/>
<literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:40 %xor_ln148 = xor i1 %activation_166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln148"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148" val="1"/>
<literal name="or_ln148_13" val="1"/>
<literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="1">
<![CDATA[
arrayctor.loop:41 %zext_ln148 = zext i1 %xor_ln148

]]></Node>
<StgValue><ssdm name="zext_ln148"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:42 %or_ln148_13 = or i1 %or_ln148, i1 %activation_168

]]></Node>
<StgValue><ssdm name="or_ln148_13"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_13" val="1"/>
<literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop:43 %select_ln148 = select i1 %or_ln148, i2 %zext_ln148, i2 2

]]></Node>
<StgValue><ssdm name="select_ln148"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:44 %or_ln148_14 = or i1 %comparison, i1 %activation_167

]]></Node>
<StgValue><ssdm name="or_ln148_14"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
arrayctor.loop:45 %select_ln148_14 = select i1 %or_ln148_13, i2 %select_ln148, i2 3

]]></Node>
<StgValue><ssdm name="select_ln148_14"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_14" val="1"/>
<literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="2">
<![CDATA[
arrayctor.loop:46 %zext_ln148_5 = zext i2 %select_ln148_14

]]></Node>
<StgValue><ssdm name="zext_ln148_5"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:47 %or_ln148_15 = or i1 %or_ln148_14, i1 %activation_169

]]></Node>
<StgValue><ssdm name="or_ln148_15"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_15" val="1"/>
<literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:48 %select_ln148_15 = select i1 %or_ln148_14, i3 %zext_ln148_5, i3 4

]]></Node>
<StgValue><ssdm name="select_ln148_15"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:49 %or_ln148_16 = or i1 %or_ln148_15, i1 %activation_170

]]></Node>
<StgValue><ssdm name="or_ln148_16"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_16" val="1"/>
<literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:50 %select_ln148_16 = select i1 %or_ln148_15, i3 %select_ln148_15, i3 5

]]></Node>
<StgValue><ssdm name="select_ln148_16"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:51 %or_ln148_17 = or i1 %or_ln148_16, i1 %activation_171

]]></Node>
<StgValue><ssdm name="or_ln148_17"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_17" val="1"/>
<literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:52 %select_ln148_17 = select i1 %or_ln148_16, i3 %select_ln148_16, i3 6

]]></Node>
<StgValue><ssdm name="select_ln148_17"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:53 %or_ln148_18 = or i1 %or_ln148_17, i1 %activation_172

]]></Node>
<StgValue><ssdm name="or_ln148_18"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
arrayctor.loop:54 %select_ln148_18 = select i1 %or_ln148_17, i3 %select_ln148_17, i3 7

]]></Node>
<StgValue><ssdm name="select_ln148_18"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_18" val="1"/>
<literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="3">
<![CDATA[
arrayctor.loop:55 %zext_ln148_6 = zext i3 %select_ln148_18

]]></Node>
<StgValue><ssdm name="zext_ln148_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:56 %or_ln148_19 = or i1 %or_ln148_18, i1 %activation_173

]]></Node>
<StgValue><ssdm name="or_ln148_19"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_19" val="1"/>
<literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop:57 %select_ln148_19 = select i1 %or_ln148_18, i4 %zext_ln148_6, i4 8

]]></Node>
<StgValue><ssdm name="select_ln148_19"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayctor.loop:58 %or_ln148_20 = or i1 %or_ln148_19, i1 %activation_174

]]></Node>
<StgValue><ssdm name="or_ln148_20"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln148_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop:59 %select_ln148_20 = select i1 %or_ln148_19, i4 %select_ln148_19, i4 9

]]></Node>
<StgValue><ssdm name="select_ln148_20"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayctor.loop:60 %select_ln148_21 = select i1 %or_ln148_20, i4 %select_ln148_20, i4 10

]]></Node>
<StgValue><ssdm name="select_ln148_21"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="4">
<![CDATA[
arrayctor.loop:61 %agg_result = mux i32 @_ssdm_op_Mux.ap_auto.11i32.i4, i32 72833, i32 55125, i32 4294958829, i32 61446, i32 31357, i32 14808, i32 13709, i32 12832, i32 0, i32 4294892076, i32 4294952453, i4 %select_ln148_21

]]></Node>
<StgValue><ssdm name="agg_result"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="32">
<![CDATA[
arrayctor.loop:62 %ret_ln153 = ret i32 %agg_result

]]></Node>
<StgValue><ssdm name="ret_ln153"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
