Release      : 2012.2.1 - (lin64)                          
Command Line : report_power -file fpgaTop_power_routed.rpt 
Date         : Tue Sep 18 14:34:46 2012                    

Table of Contents
-----------------
1.  Settings                 
1.1.  Project                
1.2.  Device                 
1.3.  Environment            
1.4.  Default Activity Rates 
2.  Summary                  
2.1.  On-Chip Components     
2.2.  Power Supply           
2.3.  Thermal Summary        
2.4.  Confidence Level       
3.  Detailed Reports         
3.1.  By Hierarchy           
4.  Warnings                 

1.1.  Project
-------------
Design Name              :        
Design State             : ROUTED 
Settings File            : ---    
Simulation Activity File : ---    
Design Nets Matched      : NA     

1.2.  Device
------------
Family           : kintex7          
Part             : xc7k325tffg900-1 
Package          : ffg900           
Grade            : Commercial       
Process          : Typical          
Speed Grade      : -1               
Characterization : Advance          

1.3.  Environment
-----------------
Ambient Temp (C)      : 25.0             
ThetaJA (C/W)         : 1.8              
Airflow (LFM)         : 250              
Heat Sink             : Medium Profile   
ThetaSA (C/W)         : 3.3              
Board Selection       : Medium (10"x10") 
# of Board Layers     : 12 to 15         
Board Temperature (C) : 25.3             

1.4.  Default Activity Rates
----------------------------
Register Toggle Rate (%)   :  12.5 
IO Toggle Rate (%)         :  12.5 
Output Load (pF)           :   5.0 
IO Enable Probability      :   1.0 
BRAM Write Probability     :   0.5 
BRAM Enable Probability    :   0.5 
DSP Toggle Rate (%)        :  12.5 
Set Signal Probability     :  0.01 
Reset Signal Probability   :  0.01 
Enable Signal Probability  :  0.99 
Clock Frequency (MHz)      :   0.0 

2.  Summary
-----------
Total On-Chip Power (mW) : 143.22 
Core Dynamic (mW)        : 10.45  
Device Static (mW)       : 124.45 
I/O (mW)                 : 8.33   

2.1.  On-Chip Components
------------------------
-------------------------------------------------------------------
| On-Chip   | Power (mW) | Used     | Available | Utilization (%) |
-------------------------------------------------------------------
| Clocks    |       6.73 |        2 |       --- |             --- |
| Logic     |       1.44 |      --- |       --- |             --- |
|   LUT     |       1.21 |      428 |    203800 |             0.2 |
|   RAM     |       0.12 |       32 |     64000 |             0.1 |
|   FF      |       0.11 |      428 |    407600 |             0.1 |
|   CY4     |       0.00 |        3 |     50950 |             0.0 |
|   SMUX    |       0.00 |        1 |    203800 |             0.0 |
|   Others  |       0.00 |       40 |       --- |             --- |
| Signals   |       2.28 |      681 |       --- |             --- |
| I/O       |       8.33 |       31 |       480 |             6.5 |
| Quiescent |     124.45 |          |           |                 |
| Total     |     143.22 |          |           |                 |
-------------------------------------------------------------------

2.2.  Power Supply Summary
--------------------------
-------------------------------------------------------------------
| Source  | Voltage (V) | Total (mA) | Dynamic (mA) | Static (mA) |
-------------------------------------------------------------------
| Vcco25  |       2.500 |       1.67 |         0.67 |        1.00 |
| Vcco15  |       1.500 |       1.00 |         0.00 |        1.00 |
| Vccbram |       1.000 |       1.27 |         0.00 |        1.27 |
| Vccint  |       1.000 |      79.77 |        11.29 |       68.47 |
| Vccaux  |       1.800 |      31.40 |         0.13 |       31.27 |
-------------------------------------------------------------------

2.3.  Thermal Summary
---------------------
Effective TJA (C/W)      : 1.8  
Max Ambient (C)          : 84.7 
Junction Temperature (C) : 25.3 

2.4.  Confidence Level
----------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Design implementation state | High       | Design is completely routed                            |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | Medium     | Device models are not Production                       | Device models may change and in turn slightly affect accuracy                                                      |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

3.  Detailed Reports
--------------------
3.1.  By Hierarchy
------------------
---------------------------------------------
| Name                         | Power (mW) |
---------------------------------------------
| fpgaTop                      |      19.97 |
|   ftop                       |      16.98 |
|     gmac                     |       9.17 |
|       rxRS_crc               |       0.26 |
|       rxRS_rxF               |       1.31 |
|         fifoMem_reg_0_7_0_5  |       0.06 |
|         fifoMem_reg_0_7_6_9  |       0.10 |
|       rxRS_rxOperateS        |       0.02 |
|       rxRS_rxRst             |       0.02 |
|       txRS_crc               |       0.67 |
|       txRS_txF               |       1.53 |
|         fifoMem_reg_0_15_0_5 |       0.11 |
|         fifoMem_reg_0_15_6_9 |       0.10 |
|       txRS_txOperateS        |       0.03 |
|       txRS_txRst             |       0.02 |
|     idc_idcRst               |       0.32 |
|       rstSync                |       0.20 |
|     swap                     |       2.51 |
|       firstF                 |       0.52 |
|         arr_reg_0_7_0_5      |       0.11 |
|         arr_reg_0_7_6_9      |       0.10 |
|       inF                    |       0.45 |
|       outF                   |       0.45 |
|       secondF                |       0.52 |
|         arr_reg_0_7_0_5      |       0.11 |
|         arr_reg_0_7_6_9      |       0.10 |
|       thirdF                 |       0.34 |
|     sys0_rst                 |       1.56 |
|     sys1_rst                 |       0.01 |
---------------------------------------------

4. Warnings
-----------

