Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 22 14:37:52 2023
| Host         : DaanAsus running 64-bit major release  (build 9200)
| Command      : report_methodology -file PWM_Over_wrapper_methodology_drc_routed.rpt -pb PWM_Over_wrapper_methodology_drc_routed.pb -rpx PWM_Over_wrapper_methodology_drc_routed.rpx
| Design       : PWM_Over_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 33
+-----------+------------------+------------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                      | Violations |
+-----------+------------------+------------------------------------------------------------------+------------+
| TIMING-17 | Critical Warning | Non-clocked sequential cell                                      | 20         |
| CKLD-2    | Warning          | Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads | 1          |
| LUTAR-1   | Warning          | LUT drives async reset alert                                     | 2          |
| TIMING-20 | Warning          | Non-clocked latch                                                | 9          |
| LATCH-1   | Advisory         | Existing latches in the design                                   | 1          |
+-----------+------------------+------------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Reg_0/U0/regout_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Reg_0/U0/regout_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Reg_0/U0/regout_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Reg_0/U0/regout_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Reg_0/U0/regout_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Reg_0/U0/regout_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Reg_0/U0/regout_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Reg_0/U0/regout_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Critical Warning
Non-clocked sequential cell  
The clock pin PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/C is not reached by a timing clock
Related violations: <none>

CKLD-2#1 Warning
Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  
Clock net clk_IBUF is directly driven by an IO rather than a Clock Buffer or may be an IO driving a mix of Clock Buffer and non-Clock loads. This connectivity should be reviewed and corrected as appropriate. Driver(s): PWM_Over_i/clk, clk_IBUF_inst/O
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell PWM_Over_i/Controller_0/U0/ready_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE,
PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE,
PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/PRE,
PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE,
PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE,
PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE,
PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/PRE
PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0] cannot be properly analyzed as its control pin PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1] cannot be properly analyzed as its control pin PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2] cannot be properly analyzed as its control pin PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3] cannot be properly analyzed as its control pin PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4] cannot be properly analyzed as its control pin PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5] cannot be properly analyzed as its control pin PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6] cannot be properly analyzed as its control pin PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7] cannot be properly analyzed as its control pin PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch PWM_Over_i/DataChecker_0/U0/senddata_reg cannot be properly analyzed as its control pin PWM_Over_i/DataChecker_0/U0/senddata_reg/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 9 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


