<!DOCTYPE html>
<html>
  <head>
    <meta http-equiv="content-type" content="text/html; charset=UTF-8">
    <title>STM32L15x</title>
    <script>
      var found=[];
      function search(){
        resetContent();
        var elements=document.getElementsByClassName("content");
        var searchText=document.getElementById("search-field").value;
        for(var i=0; i<elements.length; i++){
          if(elements[i].textContent.indexOf(searchText)!==-1){
            expandDetails(elements[i]);
            if(elements[i].innerText.indexOf(searchText)!==-1){
              elements[i].style.background='yellow';
            }
            found.push(elements[i]);
          }
        }
      }
      function resetContent(){
        for(var i=0;i<found.length;i++){
          found[i].style.background='transparent';
        }
        var details=document.getElementsByTagName("DETAILS");
        for(var i=0;i<details.length;i++){
          details[i].removeAttribute("open");
        }
        found=[];
      }
      function expandDetails(element){
        var tagName=element.tagName;
        if(tagName==='BODY'){
          return;
        }
        if(tagName==='DETAILS'){
          element.setAttribute("open","");
        }
        expandDetails(element.parentElement);
      }
    </script>
  </head>
  <body>
    <H1>STM32L15x</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content"><details><summary>0xE000E004<b style="margin: 20px;">NVIC</b>// Nested vectored interrupt controller</summary>
<ul>
<li class="content"><details><summary>0xE000E004<b style="margin: 20px;">NVIC</b>//   NVIC</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">INTLINESNUM</b> (def=0x1)    //    INTLINESNUM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E010<b style="margin: 20px;">SYSTICKCSR</b>//   SYSTICKCSR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ENABLE</b> (def=0x0)    //    ENABLE
</li>
<li class="content">
[1]<b style="margin: 20px;">TICKINT</b> (def=0x0)    //    TICKINT
</li>
<li class="content">
[2]<b style="margin: 20px;">CLKSOURCE</b> (def=0x0)    //    CLKSOURCE
</li>
<li class="content">
[16]<b style="margin: 20px;">COUNTFLAG</b> (def=0x0)    //    COUNTFLAG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E014<b style="margin: 20px;">SYSTICKRVR</b>//   SYSTICKRVR</summary>
<ul>
<li class="content">
[0:23]<b style="margin: 20px;">RELOAD</b> (def=0x0)    //    RELOAD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E018<b style="margin: 20px;">SYSTICKCVR</b>//   SYSTICKCVR</summary>
<ul>
<li class="content">
[0:23]<b style="margin: 20px;">CURRENT</b> (def=0x0)    //    CURRENT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E01C<b style="margin: 20px;">SYSTICKCALVR</b>//   SYSTICKCALVR</summary>
<ul>
<li class="content">
[0:23]<b style="margin: 20px;">TENMS</b> (def=0xFA0)    //    TENMS
</li>
<li class="content">
[30]<b style="margin: 20px;">SKEW</b> (def=0x0)    //    SKEW
</li>
<li class="content">
[31]<b style="margin: 20px;">NOREF</b> (def=0x0)    //    NOREF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E100<b style="margin: 20px;">SETENA0</b>//   SETENA0</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SETENA0</b> (def=0x0)    //    SETENA0
</li>
<li class="content">
[1]<b style="margin: 20px;">SETENA1</b> (def=0x0)    //    SETENA1
</li>
<li class="content">
[2]<b style="margin: 20px;">SETENA2</b> (def=0x0)    //    SETENA2
</li>
<li class="content">
[3]<b style="margin: 20px;">SETENA3</b> (def=0x0)    //    SETENA3
</li>
<li class="content">
[4]<b style="margin: 20px;">SETENA4</b> (def=0x0)    //    SETENA4
</li>
<li class="content">
[5]<b style="margin: 20px;">SETENA5</b> (def=0x0)    //    SETENA5
</li>
<li class="content">
[6]<b style="margin: 20px;">SETENA6</b> (def=0x0)    //    SETENA6
</li>
<li class="content">
[7]<b style="margin: 20px;">SETENA7</b> (def=0x0)    //    SETENA7
</li>
<li class="content">
[8]<b style="margin: 20px;">SETENA8</b> (def=0x0)    //    SETENA8
</li>
<li class="content">
[9]<b style="margin: 20px;">SETENA9</b> (def=0x0)    //    SETENA9
</li>
<li class="content">
[10]<b style="margin: 20px;">SETENA10</b> (def=0x0)    //    SETENA10
</li>
<li class="content">
[11]<b style="margin: 20px;">SETENA11</b> (def=0x0)    //    SETENA11
</li>
<li class="content">
[12]<b style="margin: 20px;">SETENA12</b> (def=0x0)    //    SETENA12
</li>
<li class="content">
[13]<b style="margin: 20px;">SETENA13</b> (def=0x0)    //    SETENA13
</li>
<li class="content">
[14]<b style="margin: 20px;">SETENA14</b> (def=0x0)    //    SETENA14
</li>
<li class="content">
[15]<b style="margin: 20px;">SETENA15</b> (def=0x0)    //    SETENA15
</li>
<li class="content">
[16]<b style="margin: 20px;">SETENA16</b> (def=0x0)    //    SETENA16
</li>
<li class="content">
[17]<b style="margin: 20px;">SETENA17</b> (def=0x0)    //    SETENA17
</li>
<li class="content">
[18]<b style="margin: 20px;">SETENA18</b> (def=0x0)    //    SETENA18
</li>
<li class="content">
[19]<b style="margin: 20px;">SETENA19</b> (def=0x0)    //    SETENA19
</li>
<li class="content">
[20]<b style="margin: 20px;">SETENA20</b> (def=0x0)    //    SETENA20
</li>
<li class="content">
[21]<b style="margin: 20px;">SETENA21</b> (def=0x0)    //    SETENA21
</li>
<li class="content">
[22]<b style="margin: 20px;">SETENA22</b> (def=0x0)    //    SETENA22
</li>
<li class="content">
[23]<b style="margin: 20px;">SETENA23</b> (def=0x0)    //    SETENA23
</li>
<li class="content">
[24]<b style="margin: 20px;">SETENA24</b> (def=0x0)    //    SETENA24
</li>
<li class="content">
[25]<b style="margin: 20px;">SETENA25</b> (def=0x0)    //    SETENA25
</li>
<li class="content">
[26]<b style="margin: 20px;">SETENA26</b> (def=0x0)    //    SETENA26
</li>
<li class="content">
[27]<b style="margin: 20px;">SETENA27</b> (def=0x0)    //    SETENA27
</li>
<li class="content">
[28]<b style="margin: 20px;">SETENA28</b> (def=0x0)    //    SETENA28
</li>
<li class="content">
[29]<b style="margin: 20px;">SETENA29</b> (def=0x0)    //    SETENA29
</li>
<li class="content">
[30]<b style="margin: 20px;">SETENA30</b> (def=0x0)    //    SETENA30
</li>
<li class="content">
[31]<b style="margin: 20px;">SETENA31</b> (def=0x0)    //    SETENA31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E104<b style="margin: 20px;">SETENA1</b>//   SETENA1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SETENA32</b> (def=0x0)    //    SETENA32
</li>
<li class="content">
[1]<b style="margin: 20px;">SETENA33</b> (def=0x0)    //    SETENA33
</li>
<li class="content">
[2]<b style="margin: 20px;">SETENA34</b> (def=0x0)    //    SETENA34
</li>
<li class="content">
[3]<b style="margin: 20px;">SETENA35</b> (def=0x0)    //    SETENA35
</li>
<li class="content">
[4]<b style="margin: 20px;">SETENA36</b> (def=0x0)    //    SETENA36
</li>
<li class="content">
[5]<b style="margin: 20px;">SETENA37</b> (def=0x0)    //    SETENA37
</li>
<li class="content">
[6]<b style="margin: 20px;">SETENA38</b> (def=0x0)    //    SETENA38
</li>
<li class="content">
[7]<b style="margin: 20px;">SETENA39</b> (def=0x0)    //    SETENA39
</li>
<li class="content">
[8]<b style="margin: 20px;">SETENA40</b> (def=0x0)    //    SETENA40
</li>
<li class="content">
[9]<b style="margin: 20px;">SETENA41</b> (def=0x0)    //    SETENA41
</li>
<li class="content">
[10]<b style="margin: 20px;">SETENA42</b> (def=0x0)    //    SETENA42
</li>
<li class="content">
[11]<b style="margin: 20px;">SETENA43</b> (def=0x0)    //    SETENA43
</li>
<li class="content">
[12]<b style="margin: 20px;">SETENA44</b> (def=0x0)    //    SETENA44
</li>
<li class="content">
[13]<b style="margin: 20px;">SETENA45</b> (def=0x0)    //    SETENA45
</li>
<li class="content">
[14]<b style="margin: 20px;">SETENA46</b> (def=0x0)    //    SETENA46
</li>
<li class="content">
[15]<b style="margin: 20px;">SETENA47</b> (def=0x0)    //    SETENA47
</li>
<li class="content">
[16]<b style="margin: 20px;">SETENA48</b> (def=0x0)    //    SETENA48
</li>
<li class="content">
[17]<b style="margin: 20px;">SETENA49</b> (def=0x0)    //    SETENA49
</li>
<li class="content">
[18]<b style="margin: 20px;">SETENA50</b> (def=0x0)    //    SETENA50
</li>
<li class="content">
[19]<b style="margin: 20px;">SETENA51</b> (def=0x0)    //    SETENA51
</li>
<li class="content">
[20]<b style="margin: 20px;">SETENA52</b> (def=0x0)    //    SETENA52
</li>
<li class="content">
[21]<b style="margin: 20px;">SETENA53</b> (def=0x0)    //    SETENA53
</li>
<li class="content">
[22]<b style="margin: 20px;">SETENA54</b> (def=0x0)    //    SETENA54
</li>
<li class="content">
[23]<b style="margin: 20px;">SETENA55</b> (def=0x0)    //    SETENA55
</li>
<li class="content">
[24]<b style="margin: 20px;">SETENA56</b> (def=0x0)    //    SETENA56
</li>
<li class="content">
[25]<b style="margin: 20px;">SETENA57</b> (def=0x0)    //    SETENA57
</li>
<li class="content">
[26]<b style="margin: 20px;">SETENA58</b> (def=0x0)    //    SETENA58
</li>
<li class="content">
[27]<b style="margin: 20px;">SETENA59</b> (def=0x0)    //    SETENA59
</li>
<li class="content">
[28]<b style="margin: 20px;">SETENA60</b> (def=0x0)    //    SETENA60
</li>
<li class="content">
[29]<b style="margin: 20px;">SETENA61</b> (def=0x0)    //    SETENA61
</li>
<li class="content">
[30]<b style="margin: 20px;">SETENA62</b> (def=0x0)    //    SETENA62
</li>
<li class="content">
[31]<b style="margin: 20px;">SETENA63</b> (def=0x0)    //    SETENA63
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E180<b style="margin: 20px;">CLRENA0</b>//   CLRENA0</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CLRENA0</b> (def=0x0)    //    CLRENA0
</li>
<li class="content">
[1]<b style="margin: 20px;">CLRENA1</b> (def=0x0)    //    CLRENA1
</li>
<li class="content">
[2]<b style="margin: 20px;">CLRENA2</b> (def=0x0)    //    CLRENA2
</li>
<li class="content">
[3]<b style="margin: 20px;">CLRENA3</b> (def=0x0)    //    CLRENA3
</li>
<li class="content">
[4]<b style="margin: 20px;">CLRENA4</b> (def=0x0)    //    CLRENA4
</li>
<li class="content">
[5]<b style="margin: 20px;">CLRENA5</b> (def=0x0)    //    CLRENA5
</li>
<li class="content">
[6]<b style="margin: 20px;">CLRENA6</b> (def=0x0)    //    CLRENA6
</li>
<li class="content">
[7]<b style="margin: 20px;">CLRENA7</b> (def=0x0)    //    CLRENA7
</li>
<li class="content">
[8]<b style="margin: 20px;">CLRENA8</b> (def=0x0)    //    CLRENA8
</li>
<li class="content">
[9]<b style="margin: 20px;">CLRENA9</b> (def=0x0)    //    CLRENA9
</li>
<li class="content">
[10]<b style="margin: 20px;">CLRENA10</b> (def=0x0)    //    CLRENA10
</li>
<li class="content">
[11]<b style="margin: 20px;">CLRENA11</b> (def=0x0)    //    CLRENA11
</li>
<li class="content">
[12]<b style="margin: 20px;">CLRENA12</b> (def=0x0)    //    CLRENA12
</li>
<li class="content">
[13]<b style="margin: 20px;">CLRENA13</b> (def=0x0)    //    CLRENA13
</li>
<li class="content">
[14]<b style="margin: 20px;">CLRENA14</b> (def=0x0)    //    CLRENA14
</li>
<li class="content">
[15]<b style="margin: 20px;">CLRENA15</b> (def=0x0)    //    CLRENA15
</li>
<li class="content">
[16]<b style="margin: 20px;">CLRENA16</b> (def=0x0)    //    CLRENA16
</li>
<li class="content">
[17]<b style="margin: 20px;">CLRENA17</b> (def=0x0)    //    CLRENA17
</li>
<li class="content">
[18]<b style="margin: 20px;">CLRENA18</b> (def=0x0)    //    CLRENA18
</li>
<li class="content">
[19]<b style="margin: 20px;">CLRENA19</b> (def=0x0)    //    CLRENA19
</li>
<li class="content">
[20]<b style="margin: 20px;">CLRENA20</b> (def=0x0)    //    CLRENA20
</li>
<li class="content">
[21]<b style="margin: 20px;">CLRENA21</b> (def=0x0)    //    CLRENA21
</li>
<li class="content">
[22]<b style="margin: 20px;">CLRENA22</b> (def=0x0)    //    CLRENA22
</li>
<li class="content">
[23]<b style="margin: 20px;">CLRENA23</b> (def=0x0)    //    CLRENA23
</li>
<li class="content">
[24]<b style="margin: 20px;">CLRENA24</b> (def=0x0)    //    CLRENA24
</li>
<li class="content">
[25]<b style="margin: 20px;">CLRENA25</b> (def=0x0)    //    CLRENA25
</li>
<li class="content">
[26]<b style="margin: 20px;">CLRENA26</b> (def=0x0)    //    CLRENA26
</li>
<li class="content">
[27]<b style="margin: 20px;">CLRENA27</b> (def=0x0)    //    CLRENA27
</li>
<li class="content">
[28]<b style="margin: 20px;">CLRENA28</b> (def=0x0)    //    CLRENA28
</li>
<li class="content">
[29]<b style="margin: 20px;">CLRENA29</b> (def=0x0)    //    CLRENA29
</li>
<li class="content">
[30]<b style="margin: 20px;">CLRENA30</b> (def=0x0)    //    CLRENA30
</li>
<li class="content">
[31]<b style="margin: 20px;">CLRENA31</b> (def=0x0)    //    CLRENA31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E184<b style="margin: 20px;">CLRENA1</b>//   CLRENA1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CLRENA32</b> (def=0x0)    //    CLRENA32
</li>
<li class="content">
[1]<b style="margin: 20px;">CLRENA33</b> (def=0x0)    //    CLRENA33
</li>
<li class="content">
[2]<b style="margin: 20px;">CLRENA34</b> (def=0x0)    //    CLRENA34
</li>
<li class="content">
[3]<b style="margin: 20px;">CLRENA35</b> (def=0x0)    //    CLRENA35
</li>
<li class="content">
[4]<b style="margin: 20px;">CLRENA36</b> (def=0x0)    //    CLRENA36
</li>
<li class="content">
[5]<b style="margin: 20px;">CLRENA37</b> (def=0x0)    //    CLRENA37
</li>
<li class="content">
[6]<b style="margin: 20px;">CLRENA38</b> (def=0x0)    //    CLRENA38
</li>
<li class="content">
[7]<b style="margin: 20px;">CLRENA39</b> (def=0x0)    //    CLRENA39
</li>
<li class="content">
[8]<b style="margin: 20px;">CLRENA40</b> (def=0x0)    //    CLRENA40
</li>
<li class="content">
[9]<b style="margin: 20px;">CLRENA41</b> (def=0x0)    //    CLRENA41
</li>
<li class="content">
[10]<b style="margin: 20px;">CLRENA42</b> (def=0x0)    //    CLRENA42
</li>
<li class="content">
[11]<b style="margin: 20px;">CLRENA43</b> (def=0x0)    //    CLRENA43
</li>
<li class="content">
[12]<b style="margin: 20px;">CLRENA44</b> (def=0x0)    //    CLRENA44
</li>
<li class="content">
[13]<b style="margin: 20px;">CLRENA45</b> (def=0x0)    //    CLRENA45
</li>
<li class="content">
[14]<b style="margin: 20px;">CLRENA46</b> (def=0x0)    //    CLRENA46
</li>
<li class="content">
[15]<b style="margin: 20px;">CLRENA47</b> (def=0x0)    //    CLRENA47
</li>
<li class="content">
[16]<b style="margin: 20px;">CLRENA48</b> (def=0x0)    //    CLRENA48
</li>
<li class="content">
[17]<b style="margin: 20px;">CLRENA49</b> (def=0x0)    //    CLRENA49
</li>
<li class="content">
[18]<b style="margin: 20px;">CLRENA50</b> (def=0x0)    //    CLRENA50
</li>
<li class="content">
[19]<b style="margin: 20px;">CLRENA51</b> (def=0x0)    //    CLRENA51
</li>
<li class="content">
[20]<b style="margin: 20px;">CLRENA52</b> (def=0x0)    //    CLRENA52
</li>
<li class="content">
[21]<b style="margin: 20px;">CLRENA53</b> (def=0x0)    //    CLRENA53
</li>
<li class="content">
[22]<b style="margin: 20px;">CLRENA54</b> (def=0x0)    //    CLRENA54
</li>
<li class="content">
[23]<b style="margin: 20px;">CLRENA55</b> (def=0x0)    //    CLRENA55
</li>
<li class="content">
[24]<b style="margin: 20px;">CLRENA56</b> (def=0x0)    //    CLRENA56
</li>
<li class="content">
[25]<b style="margin: 20px;">CLRENA57</b> (def=0x0)    //    CLRENA57
</li>
<li class="content">
[26]<b style="margin: 20px;">CLRENA58</b> (def=0x0)    //    CLRENA58
</li>
<li class="content">
[27]<b style="margin: 20px;">CLRENA59</b> (def=0x0)    //    CLRENA59
</li>
<li class="content">
[28]<b style="margin: 20px;">CLRENA60</b> (def=0x0)    //    CLRENA60
</li>
<li class="content">
[29]<b style="margin: 20px;">CLRENA61</b> (def=0x0)    //    CLRENA61
</li>
<li class="content">
[30]<b style="margin: 20px;">CLRENA62</b> (def=0x0)    //    CLRENA62
</li>
<li class="content">
[31]<b style="margin: 20px;">CLRENA63</b> (def=0x0)    //    CLRENA63
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E200<b style="margin: 20px;">SETPEND0</b>//   SETPEND0</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SETPEND0</b> (def=0x0)    //    SETPEND0
</li>
<li class="content">
[1]<b style="margin: 20px;">SETPEND1</b> (def=0x0)    //    SETPEND1
</li>
<li class="content">
[2]<b style="margin: 20px;">SETPEND2</b> (def=0x0)    //    SETPEND2
</li>
<li class="content">
[3]<b style="margin: 20px;">SETPEND3</b> (def=0x0)    //    SETPEND3
</li>
<li class="content">
[4]<b style="margin: 20px;">SETPEND4</b> (def=0x0)    //    SETPEND4
</li>
<li class="content">
[5]<b style="margin: 20px;">SETPEND5</b> (def=0x0)    //    SETPEND5
</li>
<li class="content">
[6]<b style="margin: 20px;">SETPEND6</b> (def=0x0)    //    SETPEND6
</li>
<li class="content">
[7]<b style="margin: 20px;">SETPEND7</b> (def=0x0)    //    SETPEND7
</li>
<li class="content">
[8]<b style="margin: 20px;">SETPEND8</b> (def=0x0)    //    SETPEND8
</li>
<li class="content">
[9]<b style="margin: 20px;">SETPEND9</b> (def=0x0)    //    SETPEND9
</li>
<li class="content">
[10]<b style="margin: 20px;">SETPEND10</b> (def=0x0)    //    SETPEND10
</li>
<li class="content">
[11]<b style="margin: 20px;">SETPEND11</b> (def=0x0)    //    SETPEND11
</li>
<li class="content">
[12]<b style="margin: 20px;">SETPEND12</b> (def=0x0)    //    SETPEND12
</li>
<li class="content">
[13]<b style="margin: 20px;">SETPEND13</b> (def=0x0)    //    SETPEND13
</li>
<li class="content">
[14]<b style="margin: 20px;">SETPEND14</b> (def=0x0)    //    SETPEND14
</li>
<li class="content">
[15]<b style="margin: 20px;">SETPEND15</b> (def=0x0)    //    SETPEND15
</li>
<li class="content">
[16]<b style="margin: 20px;">SETPEND16</b> (def=0x0)    //    SETPEND16
</li>
<li class="content">
[17]<b style="margin: 20px;">SETPEND17</b> (def=0x0)    //    SETPEND17
</li>
<li class="content">
[18]<b style="margin: 20px;">SETPEND18</b> (def=0x0)    //    SETPEND18
</li>
<li class="content">
[19]<b style="margin: 20px;">SETPEND19</b> (def=0x0)    //    SETPEND19
</li>
<li class="content">
[20]<b style="margin: 20px;">SETPEND20</b> (def=0x0)    //    SETPEND20
</li>
<li class="content">
[21]<b style="margin: 20px;">SETPEND21</b> (def=0x0)    //    SETPEND21
</li>
<li class="content">
[22]<b style="margin: 20px;">SETPEND22</b> (def=0x0)    //    SETPEND22
</li>
<li class="content">
[23]<b style="margin: 20px;">SETPEND23</b> (def=0x0)    //    SETPEND23
</li>
<li class="content">
[24]<b style="margin: 20px;">SETPEND24</b> (def=0x0)    //    SETPEND24
</li>
<li class="content">
[25]<b style="margin: 20px;">SETPEND25</b> (def=0x0)    //    SETPEND25
</li>
<li class="content">
[26]<b style="margin: 20px;">SETPEND26</b> (def=0x0)    //    SETPEND26
</li>
<li class="content">
[27]<b style="margin: 20px;">SETPEND27</b> (def=0x0)    //    SETPEND27
</li>
<li class="content">
[28]<b style="margin: 20px;">SETPEND28</b> (def=0x0)    //    SETPEND28
</li>
<li class="content">
[29]<b style="margin: 20px;">SETPEND29</b> (def=0x0)    //    SETPEND29
</li>
<li class="content">
[30]<b style="margin: 20px;">SETPEND30</b> (def=0x0)    //    SETPEND30
</li>
<li class="content">
[31]<b style="margin: 20px;">SETPEND31</b> (def=0x0)    //    SETPEND31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E204<b style="margin: 20px;">SETPEND1</b>//   SETPEND1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SETPEND32</b> (def=0x0)    //    SETPEND32
</li>
<li class="content">
[1]<b style="margin: 20px;">SETPEND33</b> (def=0x0)    //    SETPEND33
</li>
<li class="content">
[2]<b style="margin: 20px;">SETPEND34</b> (def=0x0)    //    SETPEND34
</li>
<li class="content">
[3]<b style="margin: 20px;">SETPEND35</b> (def=0x0)    //    SETPEND35
</li>
<li class="content">
[4]<b style="margin: 20px;">SETPEND36</b> (def=0x0)    //    SETPEND36
</li>
<li class="content">
[5]<b style="margin: 20px;">SETPEND37</b> (def=0x0)    //    SETPEND37
</li>
<li class="content">
[6]<b style="margin: 20px;">SETPEND38</b> (def=0x0)    //    SETPEND38
</li>
<li class="content">
[7]<b style="margin: 20px;">SETPEND39</b> (def=0x0)    //    SETPEND39
</li>
<li class="content">
[8]<b style="margin: 20px;">SETPEND40</b> (def=0x0)    //    SETPEND40
</li>
<li class="content">
[9]<b style="margin: 20px;">SETPEND41</b> (def=0x0)    //    SETPEND41
</li>
<li class="content">
[10]<b style="margin: 20px;">SETPEND42</b> (def=0x0)    //    SETPEND42
</li>
<li class="content">
[11]<b style="margin: 20px;">SETPEND43</b> (def=0x0)    //    SETPEND43
</li>
<li class="content">
[12]<b style="margin: 20px;">SETPEND44</b> (def=0x0)    //    SETPEND44
</li>
<li class="content">
[13]<b style="margin: 20px;">SETPEND45</b> (def=0x0)    //    SETPEND45
</li>
<li class="content">
[14]<b style="margin: 20px;">SETPEND46</b> (def=0x0)    //    SETPEND46
</li>
<li class="content">
[15]<b style="margin: 20px;">SETPEND47</b> (def=0x0)    //    SETPEND47
</li>
<li class="content">
[16]<b style="margin: 20px;">SETPEND48</b> (def=0x0)    //    SETPEND48
</li>
<li class="content">
[17]<b style="margin: 20px;">SETPEND49</b> (def=0x0)    //    SETPEND49
</li>
<li class="content">
[18]<b style="margin: 20px;">SETPEND50</b> (def=0x0)    //    SETPEND50
</li>
<li class="content">
[19]<b style="margin: 20px;">SETPEND51</b> (def=0x0)    //    SETPEND51
</li>
<li class="content">
[20]<b style="margin: 20px;">SETPEND52</b> (def=0x0)    //    SETPEND52
</li>
<li class="content">
[21]<b style="margin: 20px;">SETPEND53</b> (def=0x0)    //    SETPEND53
</li>
<li class="content">
[22]<b style="margin: 20px;">SETPEND54</b> (def=0x0)    //    SETPEND54
</li>
<li class="content">
[23]<b style="margin: 20px;">SETPEND55</b> (def=0x0)    //    SETPEND55
</li>
<li class="content">
[24]<b style="margin: 20px;">SETPEND56</b> (def=0x0)    //    SETPEND56
</li>
<li class="content">
[25]<b style="margin: 20px;">SETPEND57</b> (def=0x0)    //    SETPEND57
</li>
<li class="content">
[26]<b style="margin: 20px;">SETPEND58</b> (def=0x0)    //    SETPEND58
</li>
<li class="content">
[27]<b style="margin: 20px;">SETPEND59</b> (def=0x0)    //    SETPEND59
</li>
<li class="content">
[28]<b style="margin: 20px;">SETPEND60</b> (def=0x0)    //    SETPEND60
</li>
<li class="content">
[29]<b style="margin: 20px;">SETPEND61</b> (def=0x0)    //    SETPEND61
</li>
<li class="content">
[30]<b style="margin: 20px;">SETPEND62</b> (def=0x0)    //    SETPEND62
</li>
<li class="content">
[31]<b style="margin: 20px;">SETPEND63</b> (def=0x0)    //    SETPEND63
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E280<b style="margin: 20px;">CLRPEND0</b>//   CLRPEND0</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CLRPEND0</b> (def=0x0)    //    CLRPEND0
</li>
<li class="content">
[1]<b style="margin: 20px;">CLRPEND1</b> (def=0x0)    //    CLRPEND1
</li>
<li class="content">
[2]<b style="margin: 20px;">CLRPEND2</b> (def=0x0)    //    CLRPEND2
</li>
<li class="content">
[3]<b style="margin: 20px;">CLRPEND3</b> (def=0x0)    //    CLRPEND3
</li>
<li class="content">
[4]<b style="margin: 20px;">CLRPEND4</b> (def=0x0)    //    CLRPEND4
</li>
<li class="content">
[5]<b style="margin: 20px;">CLRPEND5</b> (def=0x0)    //    CLRPEND5
</li>
<li class="content">
[6]<b style="margin: 20px;">CLRPEND6</b> (def=0x0)    //    CLRPEND6
</li>
<li class="content">
[7]<b style="margin: 20px;">CLRPEND7</b> (def=0x0)    //    CLRPEND7
</li>
<li class="content">
[8]<b style="margin: 20px;">CLRPEND8</b> (def=0x0)    //    CLRPEND8
</li>
<li class="content">
[9]<b style="margin: 20px;">CLRPEND9</b> (def=0x0)    //    CLRPEND9
</li>
<li class="content">
[10]<b style="margin: 20px;">CLRPEND10</b> (def=0x0)    //    CLRPEND10
</li>
<li class="content">
[11]<b style="margin: 20px;">CLRPEND11</b> (def=0x0)    //    CLRPEND11
</li>
<li class="content">
[12]<b style="margin: 20px;">CLRPEND12</b> (def=0x0)    //    CLRPEND12
</li>
<li class="content">
[13]<b style="margin: 20px;">CLRPEND13</b> (def=0x0)    //    CLRPEND13
</li>
<li class="content">
[14]<b style="margin: 20px;">CLRPEND14</b> (def=0x0)    //    CLRPEND14
</li>
<li class="content">
[15]<b style="margin: 20px;">CLRPEND15</b> (def=0x0)    //    CLRPEND15
</li>
<li class="content">
[16]<b style="margin: 20px;">CLRPEND16</b> (def=0x0)    //    CLRPEND16
</li>
<li class="content">
[17]<b style="margin: 20px;">CLRPEND17</b> (def=0x0)    //    CLRPEND17
</li>
<li class="content">
[18]<b style="margin: 20px;">CLRPEND18</b> (def=0x0)    //    CLRPEND18
</li>
<li class="content">
[19]<b style="margin: 20px;">CLRPEND19</b> (def=0x0)    //    CLRPEND19
</li>
<li class="content">
[20]<b style="margin: 20px;">CLRPEND20</b> (def=0x0)    //    CLRPEND20
</li>
<li class="content">
[21]<b style="margin: 20px;">CLRPEND21</b> (def=0x0)    //    CLRPEND21
</li>
<li class="content">
[22]<b style="margin: 20px;">CLRPEND22</b> (def=0x0)    //    CLRPEND22
</li>
<li class="content">
[23]<b style="margin: 20px;">CLRPEND23</b> (def=0x0)    //    CLRPEND23
</li>
<li class="content">
[24]<b style="margin: 20px;">CLRPEND24</b> (def=0x0)    //    CLRPEND24
</li>
<li class="content">
[25]<b style="margin: 20px;">CLRPEND25</b> (def=0x0)    //    CLRPEND25
</li>
<li class="content">
[26]<b style="margin: 20px;">CLRPEND26</b> (def=0x0)    //    CLRPEND26
</li>
<li class="content">
[27]<b style="margin: 20px;">CLRPEND27</b> (def=0x0)    //    CLRPEND27
</li>
<li class="content">
[28]<b style="margin: 20px;">CLRPEND28</b> (def=0x0)    //    CLRPEND28
</li>
<li class="content">
[29]<b style="margin: 20px;">CLRPEND29</b> (def=0x0)    //    CLRPEND29
</li>
<li class="content">
[30]<b style="margin: 20px;">CLRPEND30</b> (def=0x0)    //    CLRPEND30
</li>
<li class="content">
[31]<b style="margin: 20px;">CLRPEND31</b> (def=0x0)    //    CLRPEND31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E284<b style="margin: 20px;">CLRPEND1</b>//   CLRPEND1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CLRPEND32</b> (def=0x0)    //    CLRPEND32
</li>
<li class="content">
[1]<b style="margin: 20px;">CLRPEND33</b> (def=0x0)    //    CLRPEND33
</li>
<li class="content">
[2]<b style="margin: 20px;">CLRPEND34</b> (def=0x0)    //    CLRPEND34
</li>
<li class="content">
[3]<b style="margin: 20px;">CLRPEND35</b> (def=0x0)    //    CLRPEND35
</li>
<li class="content">
[4]<b style="margin: 20px;">CLRPEND36</b> (def=0x0)    //    CLRPEND36
</li>
<li class="content">
[5]<b style="margin: 20px;">CLRPEND37</b> (def=0x0)    //    CLRPEND37
</li>
<li class="content">
[6]<b style="margin: 20px;">CLRPEND38</b> (def=0x0)    //    CLRPEND38
</li>
<li class="content">
[7]<b style="margin: 20px;">CLRPEND39</b> (def=0x0)    //    CLRPEND39
</li>
<li class="content">
[8]<b style="margin: 20px;">CLRPEND40</b> (def=0x0)    //    CLRPEND40
</li>
<li class="content">
[9]<b style="margin: 20px;">CLRPEND41</b> (def=0x0)    //    CLRPEND41
</li>
<li class="content">
[10]<b style="margin: 20px;">CLRPEND42</b> (def=0x0)    //    CLRPEND42
</li>
<li class="content">
[11]<b style="margin: 20px;">CLRPEND43</b> (def=0x0)    //    CLRPEND43
</li>
<li class="content">
[12]<b style="margin: 20px;">CLRPEND44</b> (def=0x0)    //    CLRPEND44
</li>
<li class="content">
[13]<b style="margin: 20px;">CLRPEND45</b> (def=0x0)    //    CLRPEND45
</li>
<li class="content">
[14]<b style="margin: 20px;">CLRPEND46</b> (def=0x0)    //    CLRPEND46
</li>
<li class="content">
[15]<b style="margin: 20px;">CLRPEND47</b> (def=0x0)    //    CLRPEND47
</li>
<li class="content">
[16]<b style="margin: 20px;">CLRPEND48</b> (def=0x0)    //    CLRPEND48
</li>
<li class="content">
[17]<b style="margin: 20px;">CLRPEND49</b> (def=0x0)    //    CLRPEND49
</li>
<li class="content">
[18]<b style="margin: 20px;">CLRPEND50</b> (def=0x0)    //    CLRPEND50
</li>
<li class="content">
[19]<b style="margin: 20px;">CLRPEND51</b> (def=0x0)    //    CLRPEND51
</li>
<li class="content">
[20]<b style="margin: 20px;">CLRPEND52</b> (def=0x0)    //    CLRPEND52
</li>
<li class="content">
[21]<b style="margin: 20px;">CLRPEND53</b> (def=0x0)    //    CLRPEND53
</li>
<li class="content">
[22]<b style="margin: 20px;">CLRPEND54</b> (def=0x0)    //    CLRPEND54
</li>
<li class="content">
[23]<b style="margin: 20px;">CLRPEND55</b> (def=0x0)    //    CLRPEND55
</li>
<li class="content">
[24]<b style="margin: 20px;">CLRPEND56</b> (def=0x0)    //    CLRPEND56
</li>
<li class="content">
[25]<b style="margin: 20px;">CLRPEND57</b> (def=0x0)    //    CLRPEND57
</li>
<li class="content">
[26]<b style="margin: 20px;">CLRPEND58</b> (def=0x0)    //    CLRPEND58
</li>
<li class="content">
[27]<b style="margin: 20px;">CLRPEND59</b> (def=0x0)    //    CLRPEND59
</li>
<li class="content">
[28]<b style="margin: 20px;">CLRPEND60</b> (def=0x0)    //    CLRPEND60
</li>
<li class="content">
[29]<b style="margin: 20px;">CLRPEND61</b> (def=0x0)    //    CLRPEND61
</li>
<li class="content">
[30]<b style="margin: 20px;">CLRPEND62</b> (def=0x0)    //    CLRPEND62
</li>
<li class="content">
[31]<b style="margin: 20px;">CLRPEND63</b> (def=0x0)    //    CLRPEND63
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E300<b style="margin: 20px;">ACTIVE0</b>//   ACTIVE0</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ACTIVE0</b> (def=0x0)    //    ACTIVE0
</li>
<li class="content">
[1]<b style="margin: 20px;">ACTIVE1</b> (def=0x0)    //    ACTIVE1
</li>
<li class="content">
[2]<b style="margin: 20px;">ACTIVE2</b> (def=0x0)    //    ACTIVE2
</li>
<li class="content">
[3]<b style="margin: 20px;">ACTIVE3</b> (def=0x0)    //    ACTIVE3
</li>
<li class="content">
[4]<b style="margin: 20px;">ACTIVE4</b> (def=0x0)    //    ACTIVE4
</li>
<li class="content">
[5]<b style="margin: 20px;">ACTIVE5</b> (def=0x0)    //    ACTIVE5
</li>
<li class="content">
[6]<b style="margin: 20px;">ACTIVE6</b> (def=0x0)    //    ACTIVE6
</li>
<li class="content">
[7]<b style="margin: 20px;">ACTIVE7</b> (def=0x0)    //    ACTIVE7
</li>
<li class="content">
[8]<b style="margin: 20px;">ACTIVE8</b> (def=0x0)    //    ACTIVE8
</li>
<li class="content">
[9]<b style="margin: 20px;">ACTIVE9</b> (def=0x0)    //    ACTIVE9
</li>
<li class="content">
[10]<b style="margin: 20px;">ACTIVE10</b> (def=0x0)    //    ACTIVE10
</li>
<li class="content">
[11]<b style="margin: 20px;">ACTIVE11</b> (def=0x0)    //    ACTIVE11
</li>
<li class="content">
[12]<b style="margin: 20px;">ACTIVE12</b> (def=0x0)    //    ACTIVE12
</li>
<li class="content">
[13]<b style="margin: 20px;">ACTIVE13</b> (def=0x0)    //    ACTIVE13
</li>
<li class="content">
[14]<b style="margin: 20px;">ACTIVE14</b> (def=0x0)    //    ACTIVE14
</li>
<li class="content">
[15]<b style="margin: 20px;">ACTIVE15</b> (def=0x0)    //    ACTIVE15
</li>
<li class="content">
[16]<b style="margin: 20px;">ACTIVE16</b> (def=0x0)    //    ACTIVE16
</li>
<li class="content">
[17]<b style="margin: 20px;">ACTIVE17</b> (def=0x0)    //    ACTIVE17
</li>
<li class="content">
[18]<b style="margin: 20px;">ACTIVE18</b> (def=0x0)    //    ACTIVE18
</li>
<li class="content">
[19]<b style="margin: 20px;">ACTIVE19</b> (def=0x0)    //    ACTIVE19
</li>
<li class="content">
[20]<b style="margin: 20px;">ACTIVE20</b> (def=0x0)    //    ACTIVE20
</li>
<li class="content">
[21]<b style="margin: 20px;">ACTIVE21</b> (def=0x0)    //    ACTIVE21
</li>
<li class="content">
[22]<b style="margin: 20px;">ACTIVE22</b> (def=0x0)    //    ACTIVE22
</li>
<li class="content">
[23]<b style="margin: 20px;">ACTIVE23</b> (def=0x0)    //    ACTIVE23
</li>
<li class="content">
[24]<b style="margin: 20px;">ACTIVE24</b> (def=0x0)    //    ACTIVE24
</li>
<li class="content">
[25]<b style="margin: 20px;">ACTIVE25</b> (def=0x0)    //    ACTIVE25
</li>
<li class="content">
[26]<b style="margin: 20px;">ACTIVE26</b> (def=0x0)    //    ACTIVE26
</li>
<li class="content">
[27]<b style="margin: 20px;">ACTIVE27</b> (def=0x0)    //    ACTIVE27
</li>
<li class="content">
[28]<b style="margin: 20px;">ACTIVE28</b> (def=0x0)    //    ACTIVE28
</li>
<li class="content">
[29]<b style="margin: 20px;">ACTIVE29</b> (def=0x0)    //    ACTIVE29
</li>
<li class="content">
[30]<b style="margin: 20px;">ACTIVE30</b> (def=0x0)    //    ACTIVE30
</li>
<li class="content">
[31]<b style="margin: 20px;">ACTIVE31</b> (def=0x0)    //    ACTIVE31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E304<b style="margin: 20px;">ACTIVE1</b>//   ACTIVE1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ACTIVE32</b> (def=0x0)    //    ACTIVE32
</li>
<li class="content">
[1]<b style="margin: 20px;">ACTIVE33</b> (def=0x0)    //    ACTIVE33
</li>
<li class="content">
[2]<b style="margin: 20px;">ACTIVE34</b> (def=0x0)    //    ACTIVE34
</li>
<li class="content">
[3]<b style="margin: 20px;">ACTIVE35</b> (def=0x0)    //    ACTIVE35
</li>
<li class="content">
[4]<b style="margin: 20px;">ACTIVE36</b> (def=0x0)    //    ACTIVE36
</li>
<li class="content">
[5]<b style="margin: 20px;">ACTIVE37</b> (def=0x0)    //    ACTIVE37
</li>
<li class="content">
[6]<b style="margin: 20px;">ACTIVE38</b> (def=0x0)    //    ACTIVE38
</li>
<li class="content">
[7]<b style="margin: 20px;">ACTIVE39</b> (def=0x0)    //    ACTIVE39
</li>
<li class="content">
[8]<b style="margin: 20px;">ACTIVE40</b> (def=0x0)    //    ACTIVE40
</li>
<li class="content">
[9]<b style="margin: 20px;">ACTIVE41</b> (def=0x0)    //    ACTIVE41
</li>
<li class="content">
[10]<b style="margin: 20px;">ACTIVE42</b> (def=0x0)    //    ACTIVE42
</li>
<li class="content">
[11]<b style="margin: 20px;">ACTIVE43</b> (def=0x0)    //    ACTIVE43
</li>
<li class="content">
[12]<b style="margin: 20px;">ACTIVE44</b> (def=0x0)    //    ACTIVE44
</li>
<li class="content">
[13]<b style="margin: 20px;">ACTIVE45</b> (def=0x0)    //    ACTIVE45
</li>
<li class="content">
[14]<b style="margin: 20px;">ACTIVE46</b> (def=0x0)    //    ACTIVE46
</li>
<li class="content">
[15]<b style="margin: 20px;">ACTIVE47</b> (def=0x0)    //    ACTIVE47
</li>
<li class="content">
[16]<b style="margin: 20px;">ACTIVE48</b> (def=0x0)    //    ACTIVE48
</li>
<li class="content">
[17]<b style="margin: 20px;">ACTIVE49</b> (def=0x0)    //    ACTIVE49
</li>
<li class="content">
[18]<b style="margin: 20px;">ACTIVE50</b> (def=0x0)    //    ACTIVE50
</li>
<li class="content">
[19]<b style="margin: 20px;">ACTIVE51</b> (def=0x0)    //    ACTIVE51
</li>
<li class="content">
[20]<b style="margin: 20px;">ACTIVE52</b> (def=0x0)    //    ACTIVE52
</li>
<li class="content">
[21]<b style="margin: 20px;">ACTIVE53</b> (def=0x0)    //    ACTIVE53
</li>
<li class="content">
[22]<b style="margin: 20px;">ACTIVE54</b> (def=0x0)    //    ACTIVE54
</li>
<li class="content">
[23]<b style="margin: 20px;">ACTIVE55</b> (def=0x0)    //    ACTIVE55
</li>
<li class="content">
[24]<b style="margin: 20px;">ACTIVE56</b> (def=0x0)    //    ACTIVE56
</li>
<li class="content">
[25]<b style="margin: 20px;">ACTIVE57</b> (def=0x0)    //    ACTIVE57
</li>
<li class="content">
[26]<b style="margin: 20px;">ACTIVE58</b> (def=0x0)    //    ACTIVE58
</li>
<li class="content">
[27]<b style="margin: 20px;">ACTIVE59</b> (def=0x0)    //    ACTIVE59
</li>
<li class="content">
[28]<b style="margin: 20px;">ACTIVE60</b> (def=0x0)    //    ACTIVE60
</li>
<li class="content">
[29]<b style="margin: 20px;">ACTIVE61</b> (def=0x0)    //    ACTIVE61
</li>
<li class="content">
[30]<b style="margin: 20px;">ACTIVE62</b> (def=0x0)    //    ACTIVE62
</li>
<li class="content">
[31]<b style="margin: 20px;">ACTIVE63</b> (def=0x0)    //    ACTIVE63
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E400<b style="margin: 20px;">IP0</b>//   IP0</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_0</b> (def=0x0)    //    PRI_0
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_1</b> (def=0x0)    //    PRI_1
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_2</b> (def=0x0)    //    PRI_2
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_3</b> (def=0x0)    //    PRI_3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E404<b style="margin: 20px;">IP1</b>//   IP1</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_4</b> (def=0x0)    //    PRI_4
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_5</b> (def=0x0)    //    PRI_5
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_6</b> (def=0x0)    //    PRI_6
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_7</b> (def=0x0)    //    PRI_7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E408<b style="margin: 20px;">IP2</b>//   IP2</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_8</b> (def=0x0)    //    PRI_8
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_9</b> (def=0x0)    //    PRI_9
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_10</b> (def=0x0)    //    PRI_10
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_11</b> (def=0x0)    //    PRI_11
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E40C<b style="margin: 20px;">IP3</b>//   IP3</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_12</b> (def=0x0)    //    PRI_12
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_13</b> (def=0x0)    //    PRI_13
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_14</b> (def=0x0)    //    PRI_14
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_15</b> (def=0x0)    //    PRI_15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E410<b style="margin: 20px;">IP4</b>//   IP4</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_16</b> (def=0x0)    //    PRI_16
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_17</b> (def=0x0)    //    PRI_17
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_18</b> (def=0x0)    //    PRI_18
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_19</b> (def=0x0)    //    PRI_19
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E414<b style="margin: 20px;">IP5</b>//   IP5</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_20</b> (def=0x0)    //    PRI_20
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_21</b> (def=0x0)    //    PRI_21
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_22</b> (def=0x0)    //    PRI_22
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_23</b> (def=0x0)    //    PRI_23
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E418<b style="margin: 20px;">IP6</b>//   IP6</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_24</b> (def=0x0)    //    PRI_24
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_25</b> (def=0x0)    //    PRI_25
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_26</b> (def=0x0)    //    PRI_26
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_27</b> (def=0x0)    //    PRI_27
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E41C<b style="margin: 20px;">IP7</b>//   IP7</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_28</b> (def=0x0)    //    PRI_28
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_29</b> (def=0x0)    //    PRI_29
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_30</b> (def=0x0)    //    PRI_30
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_31</b> (def=0x0)    //    PRI_31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E420<b style="margin: 20px;">IP8</b>//   IP8</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_32</b> (def=0x0)    //    PRI_32
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_33</b> (def=0x0)    //    PRI_33
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_34</b> (def=0x0)    //    PRI_34
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_35</b> (def=0x0)    //    PRI_35
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E424<b style="margin: 20px;">IP9</b>//   IP9</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_36</b> (def=0x0)    //    PRI_36
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_37</b> (def=0x0)    //    PRI_37
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_38</b> (def=0x0)    //    PRI_38
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_39</b> (def=0x0)    //    PRI_39
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E428<b style="margin: 20px;">IP10</b>//   IP10</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_40</b> (def=0x0)    //    PRI_40
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_41</b> (def=0x0)    //    PRI_41
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_42</b> (def=0x0)    //    PRI_42
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_43</b> (def=0x0)    //    PRI_43
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E42C<b style="margin: 20px;">IP11</b>//   IP11</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_44</b> (def=0x0)    //    PRI_44
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_45</b> (def=0x0)    //    PRI_45
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_46</b> (def=0x0)    //    PRI_46
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_47</b> (def=0x0)    //    PRI_47
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E430<b style="margin: 20px;">IP12</b>//   IP12</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_48</b> (def=0x0)    //    PRI_48
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_49</b> (def=0x0)    //    PRI_49
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_50</b> (def=0x0)    //    PRI_50
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_51</b> (def=0x0)    //    PRI_51
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E434<b style="margin: 20px;">IP13</b>//   IP13</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_52</b> (def=0x0)    //    PRI_52
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_53</b> (def=0x0)    //    PRI_53
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_54</b> (def=0x0)    //    PRI_54
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_55</b> (def=0x0)    //    PRI_55
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E438<b style="margin: 20px;">IP14</b>//   IP14</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_56</b> (def=0x0)    //    PRI_56
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_57</b> (def=0x0)    //    PRI_57
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_58</b> (def=0x0)    //    PRI_58
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_59</b> (def=0x0)    //    PRI_59
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000E43C<b style="margin: 20px;">IP15</b>//   IP15</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_60</b> (def=0x0)    //    PRI_60
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_61</b> (def=0x0)    //    PRI_61
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_62</b> (def=0x0)    //    PRI_62
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_63</b> (def=0x0)    //    PRI_63
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED00<b style="margin: 20px;">CPUIDBR</b>//   CPUIDBR</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">REVISION</b> (def=0x0)    //    REVISION
</li>
<li class="content">
[4:15]<b style="margin: 20px;">PARTNO</b> (def=0xC23)    //    PARTNO
</li>
<li class="content">
[20:23]<b style="margin: 20px;">VARIANT</b> (def=0x2)    //    VARIANT
</li>
<li class="content">
[24:31]<b style="margin: 20px;">IMPLEMENTER</b> (def=0x41)    //    IMPLEMENTER
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED04<b style="margin: 20px;">ICSR</b>//   ICSR</summary>
<ul>
<li class="content">
[0:9]<b style="margin: 20px;">VECTACTIVE</b> (def=0x3)    //    VECTACTIVE
</li>
<li class="content">
[11]<b style="margin: 20px;">RETTOBASE</b> (def=0x1)    //    RETTOBASE
</li>
<li class="content">
[12:21]<b style="margin: 20px;">VECTPENDING</b> (def=0x0)    //    VECTPENDING
</li>
<li class="content">
[22]<b style="margin: 20px;">ISRPENDING</b> (def=0x0)    //    ISRPENDING
</li>
<li class="content">
[23]<b style="margin: 20px;">ISRPREEMPT</b> (def=0x0)    //    ISRPREEMPT
</li>
<li class="content">
[25]<b style="margin: 20px;">PENDSTCLR</b> (def=0x0)    //    PENDSTCLR
</li>
<li class="content">
[26]<b style="margin: 20px;">PENDSTSET</b> (def=0x0)    //    PENDSTSET
</li>
<li class="content">
[27]<b style="margin: 20px;">PENDSVCLR</b> (def=0x0)    //    PENDSVCLR
</li>
<li class="content">
[28]<b style="margin: 20px;">PENDSVSET</b> (def=0x0)    //    PENDSVSET
</li>
<li class="content">
[31]<b style="margin: 20px;">NMIPENDSET</b> (def=0x0)    //    NMIPENDSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED08<b style="margin: 20px;">VTOR</b>//   VTOR</summary>
<ul>
<li class="content">
[7:28]<b style="margin: 20px;">TBLOFF</b> (def=0x0)    //    TBLOFF
</li>
<li class="content">
[29]<b style="margin: 20px;">TBLBASE</b> (def=0x0)    //    TBLBASE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED0C<b style="margin: 20px;">AIRCR</b>//   AIRCR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">VECTRESET</b> (def=0x0)    //    VECTRESET
</li>
<li class="content">
[1]<b style="margin: 20px;">VECTCLRACTIVE</b> (def=0x0)    //    VECTCLRACTIVE
</li>
<li class="content">
[2]<b style="margin: 20px;">SYSRESETREQ</b> (def=0x0)    //    SYSRESETREQ
</li>
<li class="content">
[8:10]<b style="margin: 20px;">PRIGROUP</b> (def=0x0)    //    PRIGROUP
</li>
<li class="content">
[15]<b style="margin: 20px;">ENDIANESS</b> (def=0x0)    //    ENDIANESS
</li>
<li class="content">
[16:31]<b style="margin: 20px;">VECTKEY</b> (def=0xFA05)    //    VECTKEY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED10<b style="margin: 20px;">SCR</b>//   SCR</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">SLEEPONEXIT</b> (def=0x0)    //    SLEEPONEXIT
</li>
<li class="content">
[2]<b style="margin: 20px;">SLEEPDEEP</b> (def=0x0)    //    SLEEPDEEP
</li>
<li class="content">
[4]<b style="margin: 20px;">SEVONPEND</b> (def=0x0)    //    SEVONPEND
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED14<b style="margin: 20px;">CCR</b>//   CCR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">NONEBASETHRDENA</b> (def=0x0)    //    NONEBASETHRDENA
</li>
<li class="content">
[1]<b style="margin: 20px;">USERSETMPEND</b> (def=0x0)    //    USERSETMPEND
</li>
<li class="content">
[3]<b style="margin: 20px;">UNALIGN_TRP</b> (def=0x0)    //    UNALIGN_TRP
</li>
<li class="content">
[4]<b style="margin: 20px;">DIV_0_TRP</b> (def=0x0)    //    DIV_0_TRP
</li>
<li class="content">
[8]<b style="margin: 20px;">BFHFNMIGN</b> (def=0x0)    //    BFHFNMIGN
</li>
<li class="content">
[9]<b style="margin: 20px;">STKALIGN</b> (def=0x1)    //    STKALIGN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED18<b style="margin: 20px;">SHPR0</b>//   SHPR0</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_4</b> (def=0x0)    //    PRI_4
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_5</b> (def=0x0)    //    PRI_5
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_6</b> (def=0x0)    //    PRI_6
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_7</b> (def=0x0)    //    PRI_7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED1C<b style="margin: 20px;">SHPR1</b>//   SHPR1</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_8</b> (def=0x0)    //    PRI_8
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_9</b> (def=0x0)    //    PRI_9
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_10</b> (def=0x0)    //    PRI_10
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_11</b> (def=0x0)    //    PRI_11
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED20<b style="margin: 20px;">SHPR2</b>//   SHPR2</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PRI_12</b> (def=0x0)    //    PRI_12
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PRI_13</b> (def=0x0)    //    PRI_13
</li>
<li class="content">
[16:23]<b style="margin: 20px;">PRI_14</b> (def=0x0)    //    PRI_14
</li>
<li class="content">
[24:31]<b style="margin: 20px;">PRI_15</b> (def=0x0)    //    PRI_15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED24<b style="margin: 20px;">SHCSR</b>//   SHCSR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MEMFAULTACT</b> (def=0x0)    //    MEMFAULTACT
</li>
<li class="content">
[1]<b style="margin: 20px;">BUSFAULTACT</b> (def=0x0)    //    BUSFAULTACT
</li>
<li class="content">
[3]<b style="margin: 20px;">USGFAULTACT</b> (def=0x0)    //    USGFAULTACT
</li>
<li class="content">
[7]<b style="margin: 20px;">SVCALLACT</b> (def=0x0)    //    SVCALLACT
</li>
<li class="content">
[8]<b style="margin: 20px;">MONITORACT</b> (def=0x0)    //    MONITORACT
</li>
<li class="content">
[10]<b style="margin: 20px;">PENDSVACT</b> (def=0x0)    //    PENDSVACT
</li>
<li class="content">
[11]<b style="margin: 20px;">SYSTICKACT</b> (def=0x0)    //    SYSTICKACT
</li>
<li class="content">
[13]<b style="margin: 20px;">MEMFAULTPENDED</b> (def=0x0)    //    MEMFAULTPENDED
</li>
<li class="content">
[14]<b style="margin: 20px;">BUSFAULTPENDED</b> (def=0x0)    //    BUSFAULTPENDED
</li>
<li class="content">
[15]<b style="margin: 20px;">SVCALLPENDED</b> (def=0x0)    //    SVCALLPENDED
</li>
<li class="content">
[16]<b style="margin: 20px;">MEMFAULTENA</b> (def=0x0)    //    MEMFAULTENA
</li>
<li class="content">
[17]<b style="margin: 20px;">BUSFAULTENA</b> (def=0x0)    //    BUSFAULTENA
</li>
<li class="content">
[18]<b style="margin: 20px;">USGFAULTENA</b> (def=0x0)    //    USGFAULTENA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED28<b style="margin: 20px;">CFSR</b>//   CFSR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IACCVIOL</b> (def=0x0)    //    IACCVIOL
</li>
<li class="content">
[1]<b style="margin: 20px;">DACCVIOL</b> (def=0x0)    //    DACCVIOL
</li>
<li class="content">
[3]<b style="margin: 20px;">MUNSTKERR</b> (def=0x0)    //    MUNSTKERR
</li>
<li class="content">
[4]<b style="margin: 20px;">MSTKERR</b> (def=0x0)    //    MSTKERR
</li>
<li class="content">
[7]<b style="margin: 20px;">MMARVALID</b> (def=0x0)    //    MMARVALID
</li>
<li class="content">
[8]<b style="margin: 20px;">IBUSERR</b> (def=0x0)    //    IBUSERR
</li>
<li class="content">
[9]<b style="margin: 20px;">PRECISERR</b> (def=0x0)    //    PRECISERR
</li>
<li class="content">
[10]<b style="margin: 20px;">IMPRECISERR</b> (def=0x0)    //    IMPRECISERR
</li>
<li class="content">
[11]<b style="margin: 20px;">UNSTKERR</b> (def=0x0)    //    UNSTKERR
</li>
<li class="content">
[12]<b style="margin: 20px;">STKERR</b> (def=0x1)    //    STKERR
</li>
<li class="content">
[15]<b style="margin: 20px;">BFARVALID</b> (def=0x0)    //    BFARVALID
</li>
<li class="content">
[16]<b style="margin: 20px;">UNDEFINSTR</b> (def=0x0)    //    UNDEFINSTR
</li>
<li class="content">
[17]<b style="margin: 20px;">INVSTATE</b> (def=0x1)    //    INVSTATE
</li>
<li class="content">
[18]<b style="margin: 20px;">INVPC</b> (def=0x0)    //    INVPC
</li>
<li class="content">
[19]<b style="margin: 20px;">NOCP</b> (def=0x0)    //    NOCP
</li>
<li class="content">
[24]<b style="margin: 20px;">UNALIGNED</b> (def=0x0)    //    UNALIGNED
</li>
<li class="content">
[25]<b style="margin: 20px;">DIVBYZERO</b> (def=0x0)    //    DIVBYZERO
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED2C<b style="margin: 20px;">HFSR</b>//   HFSR</summary>
<ul>
<li class="content">
[1]<b style="margin: 20px;">VECTTBL</b> (def=0x0)    //    VECTTBL
</li>
<li class="content">
[30]<b style="margin: 20px;">FORCED</b> (def=0x1)    //    FORCED
</li>
<li class="content">
[31]<b style="margin: 20px;">DEBUGEVT</b> (def=0x0)    //    DEBUGEVT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED30<b style="margin: 20px;">DFSR</b>//   DFSR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HALTED</b> (def=0x0)    //    HALTED
</li>
<li class="content">
[1]<b style="margin: 20px;">BKPT</b> (def=0x0)    //    BKPT
</li>
<li class="content">
[2]<b style="margin: 20px;">DWTTRAP</b> (def=0x0)    //    DWTTRAP
</li>
<li class="content">
[3]<b style="margin: 20px;">VCATCH</b> (def=0x0)    //    VCATCH
</li>
<li class="content">
[4]<b style="margin: 20px;">EXTERNAL</b> (def=0x0)    //    EXTERNAL
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED34<b style="margin: 20px;">MMFAR</b>//   MMFAR</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000ED38<b style="margin: 20px;">BFAR</b>//   BFAR</summary>
<ul>
</ul>
</details></li>
<li class="content"><details><summary>0xE000EF00<b style="margin: 20px;">STIR</b>//   STIR</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">INTID</b> (def=0x0)    //    INTID
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026000<b style="margin: 20px;">DMA</b>// DMA controller</summary>
<ul>
<li class="content"><details><summary>0x40026000<b style="margin: 20px;">ISR</b>//   DMA interrupt status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GIF1</b> (def=0x0)    //    GIF1
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIF1</b> (def=0x0)    //    TCIF1
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIF1</b> (def=0x0)    //    HTIF1
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIF1</b> (def=0x0)    //    TEIF1
</li>
<li class="content">
[4]<b style="margin: 20px;">GIF2</b> (def=0x0)    //    GIF2
</li>
<li class="content">
[5]<b style="margin: 20px;">TCIF2</b> (def=0x0)    //    TCIF2
</li>
<li class="content">
[6]<b style="margin: 20px;">HTIF2</b> (def=0x0)    //    HTIF2
</li>
<li class="content">
[7]<b style="margin: 20px;">TEIF2</b> (def=0x0)    //    TEIF2
</li>
<li class="content">
[8]<b style="margin: 20px;">GIF3</b> (def=0x0)    //    GIF3
</li>
<li class="content">
[9]<b style="margin: 20px;">TCIF3</b> (def=0x0)    //    TCIF3
</li>
<li class="content">
[10]<b style="margin: 20px;">HTIF3</b> (def=0x0)    //    HTIF3
</li>
<li class="content">
[11]<b style="margin: 20px;">TEIF3</b> (def=0x0)    //    TEIF3
</li>
<li class="content">
[12]<b style="margin: 20px;">GIF4</b> (def=0x0)    //    GIF4
</li>
<li class="content">
[13]<b style="margin: 20px;">TCIF4</b> (def=0x0)    //    TCIF4
</li>
<li class="content">
[14]<b style="margin: 20px;">HTIF4</b> (def=0x0)    //    HTIF4
</li>
<li class="content">
[15]<b style="margin: 20px;">TEIF4</b> (def=0x0)    //    TEIF4
</li>
<li class="content">
[16]<b style="margin: 20px;">GIF5</b> (def=0x0)    //    GIF5
</li>
<li class="content">
[17]<b style="margin: 20px;">TCIF5</b> (def=0x0)    //    TCIF5
</li>
<li class="content">
[18]<b style="margin: 20px;">HTIF5</b> (def=0x0)    //    HTIF5
</li>
<li class="content">
[19]<b style="margin: 20px;">TEIF5</b> (def=0x0)    //    TEIF5
</li>
<li class="content">
[20]<b style="margin: 20px;">GIF6</b> (def=0x0)    //    GIF6
</li>
<li class="content">
[21]<b style="margin: 20px;">TCIF6</b> (def=0x0)    //    TCIF6
</li>
<li class="content">
[22]<b style="margin: 20px;">HTIF6</b> (def=0x0)    //    HTIF6
</li>
<li class="content">
[23]<b style="margin: 20px;">TEIF6</b> (def=0x0)    //    TEIF6
</li>
<li class="content">
[24]<b style="margin: 20px;">GIF7</b> (def=0x0)    //    GIF7
</li>
<li class="content">
[25]<b style="margin: 20px;">TCIF7</b> (def=0x0)    //    TCIF7
</li>
<li class="content">
[26]<b style="margin: 20px;">HTIF7</b> (def=0x0)    //    HTIF7
</li>
<li class="content">
[27]<b style="margin: 20px;">TEIF7</b> (def=0x0)    //    TEIF7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026004<b style="margin: 20px;">IFCR</b>//   DMA interrupt flag clear register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CGIF1</b> (def=0x0)    //    CGIF1
</li>
<li class="content">
[1]<b style="margin: 20px;">CTCIF1</b> (def=0x0)    //    CTCIF1
</li>
<li class="content">
[2]<b style="margin: 20px;">CHTIF1</b> (def=0x0)    //    CHTIF1
</li>
<li class="content">
[3]<b style="margin: 20px;">CTEIF1</b> (def=0x0)    //    CTEIF1
</li>
<li class="content">
[4]<b style="margin: 20px;">CGIF2</b> (def=0x0)    //    CGIF2
</li>
<li class="content">
[5]<b style="margin: 20px;">CTCIF2</b> (def=0x0)    //    CTCIF2
</li>
<li class="content">
[6]<b style="margin: 20px;">CHTIF2</b> (def=0x0)    //    CHTIF2
</li>
<li class="content">
[7]<b style="margin: 20px;">CTEIF2</b> (def=0x0)    //    CTEIF2
</li>
<li class="content">
[8]<b style="margin: 20px;">CGIF3</b> (def=0x0)    //    CGIF3
</li>
<li class="content">
[9]<b style="margin: 20px;">CTCIF3</b> (def=0x0)    //    CTCIF3
</li>
<li class="content">
[10]<b style="margin: 20px;">CHTIF3</b> (def=0x0)    //    CHTIF3
</li>
<li class="content">
[11]<b style="margin: 20px;">CTEIF3</b> (def=0x0)    //    CTEIF3
</li>
<li class="content">
[12]<b style="margin: 20px;">CGIF4</b> (def=0x0)    //    CGIF4
</li>
<li class="content">
[13]<b style="margin: 20px;">CTCIF4</b> (def=0x0)    //    CTCIF4
</li>
<li class="content">
[14]<b style="margin: 20px;">CHTIF4</b> (def=0x0)    //    CHTIF4
</li>
<li class="content">
[15]<b style="margin: 20px;">CTEIF4</b> (def=0x0)    //    CTEIF4
</li>
<li class="content">
[16]<b style="margin: 20px;">CGIF5</b> (def=0x0)    //    CGIF5
</li>
<li class="content">
[17]<b style="margin: 20px;">CTCIF5</b> (def=0x0)    //    CTCIF5
</li>
<li class="content">
[18]<b style="margin: 20px;">CHTIF5</b> (def=0x0)    //    CHTIF5
</li>
<li class="content">
[19]<b style="margin: 20px;">CTEIF5</b> (def=0x0)    //    CTEIF5
</li>
<li class="content">
[20]<b style="margin: 20px;">CGIF6</b> (def=0x0)    //    CGIF6
</li>
<li class="content">
[21]<b style="margin: 20px;">CTCIF6</b> (def=0x0)    //    CTCIF6
</li>
<li class="content">
[22]<b style="margin: 20px;">CHTIF6</b> (def=0x0)    //    CHTIF6
</li>
<li class="content">
[23]<b style="margin: 20px;">CTEIF6</b> (def=0x0)    //    CTEIF6
</li>
<li class="content">
[24]<b style="margin: 20px;">CGIF7</b> (def=0x0)    //    CGIF7
</li>
<li class="content">
[25]<b style="margin: 20px;">CTCIF7</b> (def=0x0)    //    CTCIF7
</li>
<li class="content">
[26]<b style="margin: 20px;">CHTIF7</b> (def=0x0)    //    CHTIF7
</li>
<li class="content">
[27]<b style="margin: 20px;">CTEIF7</b> (def=0x0)    //    CTEIF7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026008<b style="margin: 20px;">CCR1</b>//   DMA channel x configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    EN
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    HTIE
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    TEIE
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    DIR
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    CIRC
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    PINC
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    MINC
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    PSIZE
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    MSIZE
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    PL
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    MEM2MEM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002600C<b style="margin: 20px;">CNDTR1</b>//   DMA channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    NDT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026010<b style="margin: 20px;">CPAR1</b>//   DMA channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    PA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026014<b style="margin: 20px;">CMAR1</b>//   DMA channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    MA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002601C<b style="margin: 20px;">CCR2</b>//   DMA channel x configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    EN
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    HTIE
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    TEIE
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    DIR
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    CIRC
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    PINC
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    MINC
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    PSIZE
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    MSIZE
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    PL
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    MEM2MEM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026020<b style="margin: 20px;">CNDTR2</b>//   DMA channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    NDT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026024<b style="margin: 20px;">CPAR2</b>//   DMA channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    PA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026028<b style="margin: 20px;">CMAR2</b>//   DMA channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    MA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026030<b style="margin: 20px;">CCR3</b>//   DMA channel x configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    EN
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    HTIE
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    TEIE
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    DIR
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    CIRC
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    PINC
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    MINC
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    PSIZE
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    MSIZE
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    PL
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    MEM2MEM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026034<b style="margin: 20px;">CNDTR3</b>//   DMA channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    NDT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026038<b style="margin: 20px;">CPAR3</b>//   DMA channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    PA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002603C<b style="margin: 20px;">CMAR3</b>//   DMA channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    MA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026044<b style="margin: 20px;">CCR4</b>//   DMA channel x configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    EN
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    HTIE
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    TEIE
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    DIR
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    CIRC
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    PINC
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    MINC
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    PSIZE
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    MSIZE
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    PL
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    MEM2MEM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026048<b style="margin: 20px;">CNDTR4</b>//   DMA channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    NDT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002604C<b style="margin: 20px;">CPAR4</b>//   DMA channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    PA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026050<b style="margin: 20px;">CMAR4</b>//   DMA channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    MA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026058<b style="margin: 20px;">CCR5</b>//   DMA channel x configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    EN
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    HTIE
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    TEIE
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    DIR
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    CIRC
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    PINC
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    MINC
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    PSIZE
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    MSIZE
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    PL
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    MEM2MEM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002605C<b style="margin: 20px;">CNDTR5</b>//   DMA channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    NDT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026060<b style="margin: 20px;">CPAR5</b>//   DMA channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    PA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026064<b style="margin: 20px;">CMAR5</b>//   DMA channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    MA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002606C<b style="margin: 20px;">CCR6</b>//   DMA channel x configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    EN
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    HTIE
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    TEIE
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    DIR
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    CIRC
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    PINC
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    MINC
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    PSIZE
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    MSIZE
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    PL
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    MEM2MEM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026070<b style="margin: 20px;">CNDTR6</b>//   DMA channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    NDT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026074<b style="margin: 20px;">CPAR6</b>//   DMA channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    PA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026078<b style="margin: 20px;">CMAR6</b>//   DMA channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    MA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026080<b style="margin: 20px;">CCR7</b>//   DMA channel x configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN</b> (def=0x0)    //    EN
</li>
<li class="content">
[1]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[2]<b style="margin: 20px;">HTIE</b> (def=0x0)    //    HTIE
</li>
<li class="content">
[3]<b style="margin: 20px;">TEIE</b> (def=0x0)    //    TEIE
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    DIR
</li>
<li class="content">
[5]<b style="margin: 20px;">CIRC</b> (def=0x0)    //    CIRC
</li>
<li class="content">
[6]<b style="margin: 20px;">PINC</b> (def=0x0)    //    PINC
</li>
<li class="content">
[7]<b style="margin: 20px;">MINC</b> (def=0x0)    //    MINC
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PSIZE</b> (def=0x0)    //    PSIZE
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MSIZE</b> (def=0x0)    //    MSIZE
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PL</b> (def=0x0)    //    PL
</li>
<li class="content">
[14]<b style="margin: 20px;">MEM2MEM</b> (def=0x0)    //    MEM2MEM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026084<b style="margin: 20px;">CNDTR7</b>//   DMA channel x number of data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">NDT</b> (def=0x0)    //    NDT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40026088<b style="margin: 20px;">CPAR7</b>//   DMA channel x peripheral address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">PA</b> (def=0x0)    //    PA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002608C<b style="margin: 20px;">CMAR7</b>//   DMA channel x memory address register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">MA</b> (def=0x0)    //    MA
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023C00<b style="margin: 20px;">Flash</b>// Flash</summary>
<ul>
<li class="content"><details><summary>0x40023C00<b style="margin: 20px;">ACR</b>//   FLASH_ACR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LATENCY</b> (def=0x0)    //    LATENCY
</li>
<li class="content">
[1]<b style="margin: 20px;">PRFTEN</b> (def=0x0)    //    PRFTEN
</li>
<li class="content">
[2]<b style="margin: 20px;">ACC64</b> (def=0x0)    //    ACC64
</li>
<li class="content">
[3]<b style="margin: 20px;">SLEEP_PD</b> (def=0x0)    //    SLEEP_PD
</li>
<li class="content">
[4]<b style="margin: 20px;">RUN_PD</b> (def=0x0)    //    RUN_PD
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023800<b style="margin: 20px;">RCC</b>// Reset and clock control</summary>
<ul>
<li class="content"><details><summary>0x40023800<b style="margin: 20px;">CR</b>//   Clock control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HSION</b> (def=0x0)    //    HSION
</li>
<li class="content">
[1]<b style="margin: 20px;">HSIRDY</b> (def=0x0)    //    HSIRDY
</li>
<li class="content">
[8]<b style="margin: 20px;">MSION</b> (def=0x1)    //    MSION
</li>
<li class="content">
[9]<b style="margin: 20px;">MSIRDY</b> (def=0x1)    //    MSIRDY
</li>
<li class="content">
[16]<b style="margin: 20px;">HSEON</b> (def=0x0)    //    HSEON
</li>
<li class="content">
[17]<b style="margin: 20px;">HSERDY</b> (def=0x0)    //    HSERDY
</li>
<li class="content">
[18]<b style="margin: 20px;">HSEBYP</b> (def=0x0)    //    HSEBYP
</li>
<li class="content">
[24]<b style="margin: 20px;">PLLON</b> (def=0x0)    //    PLLON
</li>
<li class="content">
[25]<b style="margin: 20px;">PLLRDY</b> (def=0x0)    //    PLLRDY
</li>
<li class="content">
[28]<b style="margin: 20px;">CSSON</b> (def=0x0)    //    CSSON
</li>
<li class="content">
[29:30]<b style="margin: 20px;">RTCPRE</b> (def=0x0)    //    RTCPRE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023804<b style="margin: 20px;">ICSCR</b>//   Internal clock sources calibration register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">HSICAL</b> (def=0x61)    //    HSICAL
</li>
<li class="content">
[8:12]<b style="margin: 20px;">HSITRIM</b> (def=0x10)    //    HSITRIM
</li>
<li class="content">
[13:15]<b style="margin: 20px;">MSIRANGE</b> (def=0x5)    //    MSIRANGE
</li>
<li class="content">
[16:23]<b style="margin: 20px;">MSICAL</b> (def=0x80)    //    MSICAL
</li>
<li class="content">
[24:31]<b style="margin: 20px;">MSITRIM</b> (def=0x0)    //    MSITRIM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023808<b style="margin: 20px;">CFGR</b>//   Clock configuration register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">SW</b> (def=0x0)    //    SW
</li>
<li class="content">
[2:3]<b style="margin: 20px;">SWS</b> (def=0x0)    //    SWS
</li>
<li class="content">
[4:7]<b style="margin: 20px;">HPRE</b> (def=0x0)    //    HPRE
</li>
<li class="content">
[8:10]<b style="margin: 20px;">PPRE1</b> (def=0x0)    //    PPRE1
</li>
<li class="content">
[11:13]<b style="margin: 20px;">PPRE2</b> (def=0x0)    //    PPRE2
</li>
<li class="content">
[16]<b style="margin: 20px;">PLLSRC</b> (def=0x0)    //    PLLSRC
</li>
<li class="content">
[18:21]<b style="margin: 20px;">PLLMUL</b> (def=0x0)    //    PLLMUL
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PLLDIV</b> (def=0x0)    //    PLLDIV
</li>
<li class="content">
[24:26]<b style="margin: 20px;">MCOSEL</b> (def=0x0)    //    MCOSEL
</li>
<li class="content">
[28:30]<b style="margin: 20px;">MCOPRE</b> (def=0x0)    //    MCOPRE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002380C<b style="margin: 20px;">CIR</b>//   Clock interrupt register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LSIRDYF</b> (def=0x0)    //    LSIRDYF
</li>
<li class="content">
[1]<b style="margin: 20px;">LSERDYF</b> (def=0x0)    //    LSERDYF
</li>
<li class="content">
[2]<b style="margin: 20px;">HSIRDYF</b> (def=0x0)    //    HSIRDYF
</li>
<li class="content">
[3]<b style="margin: 20px;">HSERDYF</b> (def=0x0)    //    HSERDYF
</li>
<li class="content">
[4]<b style="margin: 20px;">PLLRDYF</b> (def=0x0)    //    PLLRDYF
</li>
<li class="content">
[5]<b style="margin: 20px;">MSIRDYF</b> (def=0x0)    //    MSIRDYF
</li>
<li class="content">
[7]<b style="margin: 20px;">CSSF</b> (def=0x0)    //    CSSF
</li>
<li class="content">
[8]<b style="margin: 20px;">LSIRDYIE</b> (def=0x0)    //    LSIRDYIE
</li>
<li class="content">
[9]<b style="margin: 20px;">LSERDYIE</b> (def=0x0)    //    LSERDYIE
</li>
<li class="content">
[10]<b style="margin: 20px;">HSIRDYIE</b> (def=0x0)    //    HSIRDYIE
</li>
<li class="content">
[11]<b style="margin: 20px;">HSERDYIE</b> (def=0x0)    //    HSERDYIE
</li>
<li class="content">
[12]<b style="margin: 20px;">PLLRDYIE</b> (def=0x0)    //    PLLRDYIE
</li>
<li class="content">
[13]<b style="margin: 20px;">MSIRDYIE</b> (def=0x0)    //    MSIRDYIE
</li>
<li class="content">
[16]<b style="margin: 20px;">LSIRDYC</b> (def=0x0)    //    LSIRDYC
</li>
<li class="content">
[17]<b style="margin: 20px;">LSERDYC</b> (def=0x0)    //    LSERDYC
</li>
<li class="content">
[18]<b style="margin: 20px;">HSIRDYC</b> (def=0x0)    //    HSIRDYC
</li>
<li class="content">
[19]<b style="margin: 20px;">HSERDYC</b> (def=0x0)    //    HSERDYC
</li>
<li class="content">
[20]<b style="margin: 20px;">PLLRDYC</b> (def=0x0)    //    PLLRDYC
</li>
<li class="content">
[21]<b style="margin: 20px;">MSIRDYC</b> (def=0x0)    //    MSIRDYC
</li>
<li class="content">
[23]<b style="margin: 20px;">CSSC</b> (def=0x0)    //    CSSC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023810<b style="margin: 20px;">APBRSTR</b>//   AHB peripheral reset register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GPIOARST</b> (def=0x0)    //    GPIOARST
</li>
<li class="content">
[1]<b style="margin: 20px;">GPIOBRST</b> (def=0x0)    //    GPIOBRST
</li>
<li class="content">
[2]<b style="margin: 20px;">GPIOCRST</b> (def=0x0)    //    GPIOCRST
</li>
<li class="content">
[3]<b style="margin: 20px;">GPIODRST</b> (def=0x0)    //    GPIODRST
</li>
<li class="content">
[4]<b style="margin: 20px;">GPIOERST</b> (def=0x0)    //    GPIOERST
</li>
<li class="content">
[5]<b style="margin: 20px;">GPIOFRST</b> (def=0x0)    //    GPIOFRST
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCRST</b> (def=0x0)    //    CRCRST
</li>
<li class="content">
[15]<b style="margin: 20px;">FLITFRST</b> (def=0x0)    //    FLITFRST
</li>
<li class="content">
[24]<b style="margin: 20px;">DMA1RST</b> (def=0x0)    //    DMA1RST
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023814<b style="margin: 20px;">APB2RSTR</b>//   APB2 peripheral reset register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SYSCFGRST</b> (def=0x0)    //    SYSCFGRST
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM9RST</b> (def=0x0)    //    TIM9RST
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM10RST</b> (def=0x0)    //    TIM10RST
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM11RST</b> (def=0x0)    //    TIM11RST
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1RST</b> (def=0x0)    //    ADC1RST
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1RST</b> (def=0x0)    //    SPI1RST
</li>
<li class="content">
[14]<b style="margin: 20px;">USART1RST</b> (def=0x0)    //    USART1RST
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023818<b style="margin: 20px;">APB1RSTR</b>//   APB1 peripheral reset register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIM2RST</b> (def=0x0)    //    TIM2RST
</li>
<li class="content">
[1]<b style="margin: 20px;">TIM3RST</b> (def=0x0)    //    TIM3RST
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM4RST</b> (def=0x0)    //    TIM4RST
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM6RST</b> (def=0x0)    //    TIM6RST
</li>
<li class="content">
[5]<b style="margin: 20px;">TIM7RST</b> (def=0x0)    //    TIM7RST
</li>
<li class="content">
[9]<b style="margin: 20px;">LCDRST</b> (def=0x0)    //    LCDRST
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGRST</b> (def=0x0)    //    WWDGRST
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI2RST</b> (def=0x0)    //    SPI2RST
</li>
<li class="content">
[17]<b style="margin: 20px;">USART2RST</b> (def=0x0)    //    USART2RST
</li>
<li class="content">
[18]<b style="margin: 20px;">USART3RST</b> (def=0x0)    //    USART3RST
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1RST</b> (def=0x0)    //    I2C1RST
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C2RST</b> (def=0x0)    //    I2C2RST
</li>
<li class="content">
[23]<b style="margin: 20px;">USBRST</b> (def=0x0)    //    USBRST
</li>
<li class="content">
[28]<b style="margin: 20px;">PWRRST</b> (def=0x0)    //    PWRRST
</li>
<li class="content">
[29]<b style="margin: 20px;">DACRST</b> (def=0x0)    //    DACRST
</li>
<li class="content">
[31]<b style="margin: 20px;">COMPRST</b> (def=0x0)    //    COMPRST
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002381C<b style="margin: 20px;">AHBENR</b>//   AHB peripheral clock enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GPIOAEN</b> (def=0x0)    //    GPIOAEN
</li>
<li class="content">
[1]<b style="margin: 20px;">GPIOBEN</b> (def=0x0)    //    GPIOBEN
</li>
<li class="content">
[2]<b style="margin: 20px;">GPIOCEN</b> (def=0x0)    //    GPIOCEN
</li>
<li class="content">
[3]<b style="margin: 20px;">GPIODEN</b> (def=0x0)    //    GPIODEN
</li>
<li class="content">
[4]<b style="margin: 20px;">GPIOEEN</b> (def=0x0)    //    GPIOEEN
</li>
<li class="content">
[5]<b style="margin: 20px;">GPIOFEN</b> (def=0x0)    //    GPIOFEN
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRCEN
</li>
<li class="content">
[15]<b style="margin: 20px;">FLITFEN</b> (def=0x1)    //    FLITFEN
</li>
<li class="content">
[24]<b style="margin: 20px;">DMA1EN</b> (def=0x0)    //    DMA1EN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023820<b style="margin: 20px;">APB2ENR</b>//   APB2 peripheral clock enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SYSCFGEN</b> (def=0x0)    //    SYSCFGEN
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM9EN</b> (def=0x0)    //    TIM9EN
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM10EN</b> (def=0x0)    //    TIM10EN
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM11EN</b> (def=0x0)    //    TIM11EN
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1EN</b> (def=0x0)    //    ADC1EN
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1EN</b> (def=0x0)    //    SPI1EN
</li>
<li class="content">
[14]<b style="margin: 20px;">USART1EN</b> (def=0x0)    //    USART1EN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023824<b style="margin: 20px;">APB1ENR</b>//   APB1 peripheral clock enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIM2EN</b> (def=0x0)    //    TIM2EN
</li>
<li class="content">
[1]<b style="margin: 20px;">TIM3EN</b> (def=0x0)    //    TIM3EN
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM4EN</b> (def=0x0)    //    TIM4EN
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM6EN</b> (def=0x0)    //    TIM6EN
</li>
<li class="content">
[5]<b style="margin: 20px;">TIM7EN</b> (def=0x0)    //    TIM7EN
</li>
<li class="content">
[9]<b style="margin: 20px;">LCDEN</b> (def=0x0)    //    LCDEN
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDGEN</b> (def=0x0)    //    WWDGEN
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI2EN</b> (def=0x0)    //    SPI2EN
</li>
<li class="content">
[17]<b style="margin: 20px;">USART2EN</b> (def=0x0)    //    USART2EN
</li>
<li class="content">
[18]<b style="margin: 20px;">USART3EN</b> (def=0x0)    //    USART3EN
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1EN</b> (def=0x0)    //    I2C1EN
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C2EN</b> (def=0x0)    //    I2C2EN
</li>
<li class="content">
[23]<b style="margin: 20px;">USBEN</b> (def=0x0)    //    USBEN
</li>
<li class="content">
[28]<b style="margin: 20px;">PWREN</b> (def=0x0)    //    PWREN
</li>
<li class="content">
[29]<b style="margin: 20px;">DACEN</b> (def=0x0)    //    DACEN
</li>
<li class="content">
[31]<b style="margin: 20px;">COMPEN</b> (def=0x0)    //    COMPEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023828<b style="margin: 20px;">AHBLPENR</b>//   AHB peripheral clock enable in low power mode register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GPIOALPEN</b> (def=0x1)    //    GPIOALPEN
</li>
<li class="content">
[1]<b style="margin: 20px;">GPIOBLPEN</b> (def=0x1)    //    GPIOBLPEN
</li>
<li class="content">
[2]<b style="margin: 20px;">GPIOCLPEN</b> (def=0x1)    //    GPIOCLPEN
</li>
<li class="content">
[3]<b style="margin: 20px;">GPIODLPEN</b> (def=0x1)    //    GPIODLPEN
</li>
<li class="content">
[4]<b style="margin: 20px;">GPIOELPEN</b> (def=0x1)    //    GPIOELPEN
</li>
<li class="content">
[5]<b style="margin: 20px;">GPIOFLPEN</b> (def=0x1)    //    GPIOFLPEN
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCLPEN</b> (def=0x1)    //    CRCLPEN
</li>
<li class="content">
[15]<b style="margin: 20px;">FLITFLPEN</b> (def=0x1)    //    FLITFLPEN
</li>
<li class="content">
[16]<b style="margin: 20px;">SRAMLPEN</b> (def=0x1)    //    SRAMLPEN
</li>
<li class="content">
[24]<b style="margin: 20px;">DMA1LPEN</b> (def=0x1)    //    DMA1LPEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002382C<b style="margin: 20px;">AHB2LPENR</b>//   APB2 peripheral clock enable in low power mode register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SYSCFGEN</b> (def=0x1)    //    SYSCFGEN
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM9EN</b> (def=0x1)    //    TIM9EN
</li>
<li class="content">
[3]<b style="margin: 20px;">TIM10EN</b> (def=0x1)    //    TIM10EN
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM11EN</b> (def=0x1)    //    TIM11EN
</li>
<li class="content">
[9]<b style="margin: 20px;">ADC1EN</b> (def=0x1)    //    ADC1EN
</li>
<li class="content">
[12]<b style="margin: 20px;">SPI1EN</b> (def=0x1)    //    SPI1EN
</li>
<li class="content">
[14]<b style="margin: 20px;">USART1EN</b> (def=0x1)    //    USART1EN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023830<b style="margin: 20px;">AHB1LPENR</b>//   APB1 peripheral clock enable in low power mode register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TIM2LPEN</b> (def=0x1)    //    TIM2LPEN
</li>
<li class="content">
[1]<b style="margin: 20px;">TIM3LPEN</b> (def=0x1)    //    TIM3LPEN
</li>
<li class="content">
[2]<b style="margin: 20px;">TIM4LPEN</b> (def=0x1)    //    TIM4LPEN
</li>
<li class="content">
[4]<b style="margin: 20px;">TIM6LPEN</b> (def=0x1)    //    TIM6LPEN
</li>
<li class="content">
[5]<b style="margin: 20px;">TIM7LPEN</b> (def=0x1)    //    TIM7LPEN
</li>
<li class="content">
[9]<b style="margin: 20px;">LCDLPEN</b> (def=0x1)    //    LCDLPEN
</li>
<li class="content">
[11]<b style="margin: 20px;">WWDLPEN</b> (def=0x1)    //    WWDLPEN
</li>
<li class="content">
[14]<b style="margin: 20px;">SPI2LPEN</b> (def=0x1)    //    SPI2LPEN
</li>
<li class="content">
[17]<b style="margin: 20px;">USART2LPEN</b> (def=0x1)    //    USART2LPEN
</li>
<li class="content">
[18]<b style="margin: 20px;">USART3LPEN</b> (def=0x1)    //    USART3LPEN
</li>
<li class="content">
[21]<b style="margin: 20px;">I2C1LPEN</b> (def=0x1)    //    I2C1LPEN
</li>
<li class="content">
[22]<b style="margin: 20px;">I2C2LPEN</b> (def=0x1)    //    I2C2LPEN
</li>
<li class="content">
[23]<b style="margin: 20px;">USBLPEN</b> (def=0x1)    //    USBLPEN
</li>
<li class="content">
[28]<b style="margin: 20px;">PWRLPEN</b> (def=0x1)    //    PWRLPEN
</li>
<li class="content">
[29]<b style="margin: 20px;">DACLPEN</b> (def=0x1)    //    DACLPEN
</li>
<li class="content">
[31]<b style="margin: 20px;">COMPLPEN</b> (def=0x1)    //    COMPLPEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023834<b style="margin: 20px;">CSR</b>//   Control/status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LSION</b> (def=0x0)    //    LSION
</li>
<li class="content">
[1]<b style="margin: 20px;">LSIRDY</b> (def=0x0)    //    LSIRDY
</li>
<li class="content">
[8]<b style="margin: 20px;">LSEON</b> (def=0x0)    //    LSEON
</li>
<li class="content">
[9]<b style="margin: 20px;">LSERDY</b> (def=0x0)    //    LSERDY
</li>
<li class="content">
[10]<b style="margin: 20px;">LSEBYP</b> (def=0x0)    //    LSEBYP
</li>
<li class="content">
[16:17]<b style="margin: 20px;">RTCSEL</b> (def=0x0)    //    RTCSEL
</li>
<li class="content">
[22]<b style="margin: 20px;">RTCEN</b> (def=0x0)    //    RTCEN
</li>
<li class="content">
[23]<b style="margin: 20px;">RTCRST</b> (def=0x0)    //    RTCRST
</li>
<li class="content">
[24]<b style="margin: 20px;">RMVF</b> (def=0x0)    //    RMVF
</li>
<li class="content">
[25]<b style="margin: 20px;">OBLRSTF</b> (def=0x0)    //    OBLRSTF
</li>
<li class="content">
[26]<b style="margin: 20px;">PINRSTF</b> (def=0x1)    //    PINRSTF
</li>
<li class="content">
[27]<b style="margin: 20px;">PORRSTF</b> (def=0x1)    //    PORRSTF
</li>
<li class="content">
[28]<b style="margin: 20px;">SFTRSTF</b> (def=0x0)    //    SFTRSTF
</li>
<li class="content">
[29]<b style="margin: 20px;">IWDGRSTF</b> (def=0x0)    //    IWDGRSTF
</li>
<li class="content">
[30]<b style="margin: 20px;">WWDGRSTF</b> (def=0x0)    //    WWDGRSTF
</li>
<li class="content">
[31]<b style="margin: 20px;">LPWRRSTF</b> (def=0x0)    //    LPWRRSTF
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023000<b style="margin: 20px;">CRC</b>// CRC calculation unit</summary>
<ul>
<li class="content"><details><summary>0x40023000<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">DR</b> (def=0xFFFFFFFF)    //    CRC_DR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023004<b style="margin: 20px;">IDR</b>//   Independent data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">IDR</b> (def=0x0)    //    IDR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40023008<b style="margin: 20px;">CR</b>//   Control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RESET</b> (def=0x0)    //    RESET
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">GPIOA</b>// General-purpose I/Os</summary>
<ul>
<li class="content"><details><summary>0x40020000<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    MODER0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    MODER1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    MODER2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    MODER3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    MODER4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    MODER5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    MODER6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    MODER7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    MODER8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    MODER9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    MODER10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    MODER11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    MODER12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    MODER13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    MODER14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    MODER15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020004<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    OT0
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    OT1
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    OT2
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    OT3
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    OT4
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    OT5
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    OT6
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    OT7
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    OT8
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    OT9
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    OT10
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    OT11
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    OT12
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    OT13
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    OT14
</li>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    OT15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020008<b style="margin: 20px;">OSPEEDR</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002000C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    PUPDR0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    PUPDR1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    PUPDR2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    PUPDR3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    PUPDR4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    PUPDR5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    PUPDR6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    PUPDR7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    PUPDR8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    PUPDR9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    PUPDR10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    PUPDR11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    PUPDR12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    PUPDR13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    PUPDR14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    PUPDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020010<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    IDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    IDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    IDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    IDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    IDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    IDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    IDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    IDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    IDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    IDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    IDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    IDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    IDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    IDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    IDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    IDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020014<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    ODR0
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    ODR1
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    ODR2
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    ODR3
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    ODR4
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    ODR5
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    ODR6
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    ODR7
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    ODR8
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    ODR9
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    ODR10
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    ODR11
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    ODR12
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    ODR13
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    ODR14
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    ODR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020018<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    BS0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    BS1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    BS2
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    BS3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    BS4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    BS5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    BS6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    BS7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    BS8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    BS9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    BS10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    BS11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    BS12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    BS13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    BS14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    BS15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    BR0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    BR1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    BR2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    BR3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    BR4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    BR5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    BR6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    BR7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    BR8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    BR9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    BR10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    BR11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    BR12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    BR13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    BR14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    BR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002001C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    LCK0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    LCK1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    LCK2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    LCK3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    LCK4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    LCK5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    LCK6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    LCK7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    LCK8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    LCK9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    LCK10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    LCK11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    LCK12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    LCK13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    LCK14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    LCK15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    LCKK
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020020<b style="margin: 20px;">AFRL</b>//   GPIO alternate function low register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    AFRL0
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    AFRL1
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    AFRL2
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    AFRL3
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    AFRL4
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    AFRL5
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    AFRL6
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    AFRL7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020024<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL8</b> (def=0x0)    //    AFRL8
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL9</b> (def=0x0)    //    AFRL9
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL10</b> (def=0x0)    //    AFRL10
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL11</b> (def=0x0)    //    AFRL11
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL12</b> (def=0x0)    //    AFRL12
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL13</b> (def=0x0)    //    AFRL13
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL14</b> (def=0x0)    //    AFRL14
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL15</b> (def=0x0)    //    AFRL15
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">GPIOE</b>// </summary>
<ul>
<li class="content"><details><summary>0x40021000<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    MODER0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    MODER1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    MODER2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    MODER3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    MODER4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    MODER5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    MODER6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    MODER7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    MODER8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    MODER9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    MODER10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    MODER11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    MODER12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    MODER13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    MODER14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    MODER15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021004<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    OT0
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    OT1
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    OT2
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    OT3
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    OT4
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    OT5
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    OT6
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    OT7
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    OT8
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    OT9
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    OT10
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    OT11
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    OT12
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    OT13
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    OT14
</li>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    OT15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021008<b style="margin: 20px;">OSPEEDR</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002100C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    PUPDR0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    PUPDR1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    PUPDR2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    PUPDR3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    PUPDR4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    PUPDR5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    PUPDR6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    PUPDR7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    PUPDR8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    PUPDR9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    PUPDR10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    PUPDR11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    PUPDR12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    PUPDR13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    PUPDR14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    PUPDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021010<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    IDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    IDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    IDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    IDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    IDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    IDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    IDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    IDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    IDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    IDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    IDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    IDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    IDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    IDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    IDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    IDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021014<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    ODR0
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    ODR1
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    ODR2
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    ODR3
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    ODR4
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    ODR5
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    ODR6
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    ODR7
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    ODR8
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    ODR9
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    ODR10
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    ODR11
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    ODR12
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    ODR13
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    ODR14
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    ODR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021018<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    BS0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    BS1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    BS2
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    BS3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    BS4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    BS5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    BS6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    BS7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    BS8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    BS9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    BS10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    BS11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    BS12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    BS13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    BS14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    BS15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    BR0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    BR1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    BR2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    BR3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    BR4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    BR5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    BR6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    BR7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    BR8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    BR9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    BR10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    BR11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    BR12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    BR13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    BR14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    BR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002101C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    LCK0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    LCK1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    LCK2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    LCK3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    LCK4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    LCK5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    LCK6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    LCK7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    LCK8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    LCK9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    LCK10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    LCK11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    LCK12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    LCK13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    LCK14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    LCK15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    LCKK
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021020<b style="margin: 20px;">AFRL</b>//   GPIO alternate function low register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    AFRL0
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    AFRL1
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    AFRL2
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    AFRL3
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    AFRL4
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    AFRL5
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    AFRL6
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    AFRL7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021024<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL8</b> (def=0x0)    //    AFRL8
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL9</b> (def=0x0)    //    AFRL9
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL10</b> (def=0x0)    //    AFRL10
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL11</b> (def=0x0)    //    AFRL11
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL12</b> (def=0x0)    //    AFRL12
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL13</b> (def=0x0)    //    AFRL13
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL14</b> (def=0x0)    //    AFRL14
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL15</b> (def=0x0)    //    AFRL15
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C00<b style="margin: 20px;">GPIOD</b>// </summary>
<ul>
<li class="content"><details><summary>0x40020C00<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    MODER0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    MODER1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    MODER2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    MODER3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    MODER4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    MODER5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    MODER6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    MODER7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    MODER8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    MODER9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    MODER10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    MODER11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    MODER12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    MODER13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    MODER14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    MODER15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C04<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    OT0
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    OT1
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    OT2
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    OT3
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    OT4
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    OT5
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    OT6
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    OT7
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    OT8
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    OT9
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    OT10
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    OT11
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    OT12
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    OT13
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    OT14
</li>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    OT15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C08<b style="margin: 20px;">OSPEEDR</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C0C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    PUPDR0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    PUPDR1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    PUPDR2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    PUPDR3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    PUPDR4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    PUPDR5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    PUPDR6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    PUPDR7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    PUPDR8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    PUPDR9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    PUPDR10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    PUPDR11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    PUPDR12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    PUPDR13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    PUPDR14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    PUPDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C10<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    IDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    IDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    IDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    IDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    IDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    IDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    IDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    IDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    IDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    IDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    IDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    IDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    IDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    IDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    IDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    IDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C14<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    ODR0
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    ODR1
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    ODR2
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    ODR3
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    ODR4
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    ODR5
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    ODR6
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    ODR7
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    ODR8
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    ODR9
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    ODR10
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    ODR11
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    ODR12
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    ODR13
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    ODR14
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    ODR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C18<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    BS0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    BS1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    BS2
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    BS3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    BS4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    BS5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    BS6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    BS7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    BS8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    BS9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    BS10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    BS11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    BS12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    BS13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    BS14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    BS15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    BR0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    BR1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    BR2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    BR3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    BR4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    BR5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    BR6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    BR7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    BR8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    BR9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    BR10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    BR11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    BR12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    BR13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    BR14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    BR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C1C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    LCK0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    LCK1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    LCK2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    LCK3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    LCK4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    LCK5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    LCK6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    LCK7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    LCK8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    LCK9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    LCK10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    LCK11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    LCK12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    LCK13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    LCK14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    LCK15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    LCKK
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C20<b style="margin: 20px;">AFRL</b>//   GPIO alternate function low register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    AFRL0
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    AFRL1
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    AFRL2
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    AFRL3
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    AFRL4
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    AFRL5
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    AFRL6
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    AFRL7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020C24<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL8</b> (def=0x0)    //    AFRL8
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL9</b> (def=0x0)    //    AFRL9
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL10</b> (def=0x0)    //    AFRL10
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL11</b> (def=0x0)    //    AFRL11
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL12</b> (def=0x0)    //    AFRL12
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL13</b> (def=0x0)    //    AFRL13
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL14</b> (def=0x0)    //    AFRL14
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL15</b> (def=0x0)    //    AFRL15
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020800<b style="margin: 20px;">GPIOC</b>// </summary>
<ul>
<li class="content"><details><summary>0x40020800<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    MODER0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    MODER1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    MODER2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    MODER3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    MODER4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    MODER5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    MODER6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    MODER7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    MODER8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    MODER9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    MODER10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    MODER11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    MODER12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    MODER13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    MODER14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    MODER15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020804<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    OT0
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    OT1
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    OT2
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    OT3
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    OT4
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    OT5
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    OT6
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    OT7
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    OT8
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    OT9
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    OT10
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    OT11
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    OT12
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    OT13
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    OT14
</li>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    OT15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020808<b style="margin: 20px;">OSPEEDR</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002080C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    PUPDR0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    PUPDR1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    PUPDR2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    PUPDR3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    PUPDR4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    PUPDR5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    PUPDR6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    PUPDR7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    PUPDR8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    PUPDR9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    PUPDR10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    PUPDR11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    PUPDR12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    PUPDR13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    PUPDR14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    PUPDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020810<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    IDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    IDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    IDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    IDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    IDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    IDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    IDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    IDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    IDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    IDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    IDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    IDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    IDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    IDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    IDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    IDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020814<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    ODR0
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    ODR1
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    ODR2
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    ODR3
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    ODR4
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    ODR5
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    ODR6
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    ODR7
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    ODR8
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    ODR9
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    ODR10
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    ODR11
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    ODR12
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    ODR13
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    ODR14
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    ODR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020818<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    BS0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    BS1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    BS2
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    BS3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    BS4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    BS5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    BS6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    BS7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    BS8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    BS9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    BS10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    BS11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    BS12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    BS13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    BS14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    BS15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    BR0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    BR1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    BR2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    BR3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    BR4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    BR5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    BR6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    BR7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    BR8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    BR9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    BR10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    BR11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    BR12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    BR13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    BR14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    BR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002081C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    LCK0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    LCK1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    LCK2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    LCK3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    LCK4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    LCK5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    LCK6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    LCK7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    LCK8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    LCK9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    LCK10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    LCK11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    LCK12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    LCK13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    LCK14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    LCK15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    LCKK
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020820<b style="margin: 20px;">AFRL</b>//   GPIO alternate function low register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    AFRL0
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    AFRL1
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    AFRL2
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    AFRL3
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    AFRL4
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    AFRL5
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    AFRL6
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    AFRL7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020824<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL8</b> (def=0x0)    //    AFRL8
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL9</b> (def=0x0)    //    AFRL9
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL10</b> (def=0x0)    //    AFRL10
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL11</b> (def=0x0)    //    AFRL11
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL12</b> (def=0x0)    //    AFRL12
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL13</b> (def=0x0)    //    AFRL13
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL14</b> (def=0x0)    //    AFRL14
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL15</b> (def=0x0)    //    AFRL15
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020400<b style="margin: 20px;">GPIOB</b>// </summary>
<ul>
<li class="content"><details><summary>0x40020400<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    MODER0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    MODER1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    MODER2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    MODER3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    MODER4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    MODER5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    MODER6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    MODER7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    MODER8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    MODER9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    MODER10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    MODER11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    MODER12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    MODER13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    MODER14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    MODER15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020404<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    OT0
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    OT1
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    OT2
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    OT3
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    OT4
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    OT5
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    OT6
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    OT7
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    OT8
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    OT9
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    OT10
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    OT11
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    OT12
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    OT13
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    OT14
</li>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    OT15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020408<b style="margin: 20px;">OSPEEDR</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002040C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    PUPDR0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    PUPDR1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    PUPDR2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    PUPDR3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    PUPDR4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    PUPDR5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    PUPDR6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    PUPDR7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    PUPDR8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    PUPDR9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    PUPDR10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    PUPDR11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    PUPDR12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    PUPDR13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    PUPDR14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    PUPDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020410<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    IDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    IDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    IDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    IDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    IDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    IDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    IDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    IDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    IDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    IDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    IDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    IDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    IDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    IDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    IDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    IDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020414<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    ODR0
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    ODR1
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    ODR2
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    ODR3
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    ODR4
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    ODR5
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    ODR6
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    ODR7
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    ODR8
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    ODR9
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    ODR10
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    ODR11
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    ODR12
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    ODR13
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    ODR14
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    ODR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020418<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    BS0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    BS1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    BS2
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    BS3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    BS4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    BS5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    BS6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    BS7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    BS8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    BS9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    BS10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    BS11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    BS12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    BS13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    BS14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    BS15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    BR0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    BR1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    BR2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    BR3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    BR4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    BR5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    BR6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    BR7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    BR8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    BR9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    BR10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    BR11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    BR12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    BR13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    BR14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    BR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002041C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    LCK0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    LCK1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    LCK2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    LCK3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    LCK4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    LCK5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    LCK6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    LCK7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    LCK8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    LCK9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    LCK10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    LCK11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    LCK12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    LCK13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    LCK14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    LCK15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    LCKK
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020420<b style="margin: 20px;">AFRL</b>//   GPIO alternate function low register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    AFRL0
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    AFRL1
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    AFRL2
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    AFRL3
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    AFRL4
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    AFRL5
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    AFRL6
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    AFRL7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40020424<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL8</b> (def=0x0)    //    AFRL8
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL9</b> (def=0x0)    //    AFRL9
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL10</b> (def=0x0)    //    AFRL10
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL11</b> (def=0x0)    //    AFRL11
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL12</b> (def=0x0)    //    AFRL12
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL13</b> (def=0x0)    //    AFRL13
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL14</b> (def=0x0)    //    AFRL14
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL15</b> (def=0x0)    //    AFRL15
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021400<b style="margin: 20px;">GPIOF</b>// </summary>
<ul>
<li class="content"><details><summary>0x40021400<b style="margin: 20px;">MODER</b>//   GPIO port mode register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MODER0</b> (def=0x0)    //    MODER0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">MODER1</b> (def=0x0)    //    MODER1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">MODER2</b> (def=0x0)    //    MODER2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">MODER3</b> (def=0x0)    //    MODER3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">MODER4</b> (def=0x0)    //    MODER4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">MODER5</b> (def=0x0)    //    MODER5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">MODER6</b> (def=0x0)    //    MODER6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">MODER7</b> (def=0x0)    //    MODER7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">MODER8</b> (def=0x0)    //    MODER8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">MODER9</b> (def=0x0)    //    MODER9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">MODER10</b> (def=0x0)    //    MODER10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">MODER11</b> (def=0x0)    //    MODER11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">MODER12</b> (def=0x0)    //    MODER12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">MODER13</b> (def=0x0)    //    MODER13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">MODER14</b> (def=0x0)    //    MODER14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">MODER15</b> (def=0x0)    //    MODER15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021404<b style="margin: 20px;">OTYPER</b>//   GPIO port output type register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OT0</b> (def=0x0)    //    OT0
</li>
<li class="content">
[1]<b style="margin: 20px;">OT1</b> (def=0x0)    //    OT1
</li>
<li class="content">
[2]<b style="margin: 20px;">OT2</b> (def=0x0)    //    OT2
</li>
<li class="content">
[3]<b style="margin: 20px;">OT3</b> (def=0x0)    //    OT3
</li>
<li class="content">
[4]<b style="margin: 20px;">OT4</b> (def=0x0)    //    OT4
</li>
<li class="content">
[5]<b style="margin: 20px;">OT5</b> (def=0x0)    //    OT5
</li>
<li class="content">
[6]<b style="margin: 20px;">OT6</b> (def=0x0)    //    OT6
</li>
<li class="content">
[7]<b style="margin: 20px;">OT7</b> (def=0x0)    //    OT7
</li>
<li class="content">
[8]<b style="margin: 20px;">OT8</b> (def=0x0)    //    OT8
</li>
<li class="content">
[9]<b style="margin: 20px;">OT9</b> (def=0x0)    //    OT9
</li>
<li class="content">
[10]<b style="margin: 20px;">OT10</b> (def=0x0)    //    OT10
</li>
<li class="content">
[11]<b style="margin: 20px;">OT11</b> (def=0x0)    //    OT11
</li>
<li class="content">
[12]<b style="margin: 20px;">OT12</b> (def=0x0)    //    OT12
</li>
<li class="content">
[13]<b style="margin: 20px;">OT13</b> (def=0x0)    //    OT13
</li>
<li class="content">
[14]<b style="margin: 20px;">OT14</b> (def=0x0)    //    OT14
</li>
<li class="content">
[15]<b style="margin: 20px;">OT15</b> (def=0x0)    //    OT15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021408<b style="margin: 20px;">OSPEEDR</b>//   GPIO port output speed register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">OSPEEDR0</b> (def=0x0)    //    OSPEEDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">OSPEEDR1</b> (def=0x0)    //    OSPEEDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">OSPEEDR2</b> (def=0x0)    //    OSPEEDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">OSPEEDR3</b> (def=0x0)    //    OSPEEDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">OSPEEDR4</b> (def=0x0)    //    OSPEEDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">OSPEEDR5</b> (def=0x0)    //    OSPEEDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">OSPEEDR6</b> (def=0x0)    //    OSPEEDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">OSPEEDR7</b> (def=0x0)    //    OSPEEDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">OSPEEDR8</b> (def=0x0)    //    OSPEEDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">OSPEEDR9</b> (def=0x0)    //    OSPEEDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">OSPEEDR10</b> (def=0x0)    //    OSPEEDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">OSPEEDR11</b> (def=0x0)    //    OSPEEDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">OSPEEDR12</b> (def=0x0)    //    OSPEEDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">OSPEEDR13</b> (def=0x0)    //    OSPEEDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">OSPEEDR14</b> (def=0x0)    //    OSPEEDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">OSPEEDR15</b> (def=0x0)    //    OSPEEDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002140C<b style="margin: 20px;">PUPDR</b>//   GPIO port pull-up/pull-down register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">PUPDR0</b> (def=0x0)    //    PUPDR0
</li>
<li class="content">
[2:3]<b style="margin: 20px;">PUPDR1</b> (def=0x0)    //    PUPDR1
</li>
<li class="content">
[4:5]<b style="margin: 20px;">PUPDR2</b> (def=0x0)    //    PUPDR2
</li>
<li class="content">
[6:7]<b style="margin: 20px;">PUPDR3</b> (def=0x0)    //    PUPDR3
</li>
<li class="content">
[8:9]<b style="margin: 20px;">PUPDR4</b> (def=0x0)    //    PUPDR4
</li>
<li class="content">
[10:11]<b style="margin: 20px;">PUPDR5</b> (def=0x0)    //    PUPDR5
</li>
<li class="content">
[12:13]<b style="margin: 20px;">PUPDR6</b> (def=0x0)    //    PUPDR6
</li>
<li class="content">
[14:15]<b style="margin: 20px;">PUPDR7</b> (def=0x0)    //    PUPDR7
</li>
<li class="content">
[16:17]<b style="margin: 20px;">PUPDR8</b> (def=0x0)    //    PUPDR8
</li>
<li class="content">
[18:19]<b style="margin: 20px;">PUPDR9</b> (def=0x0)    //    PUPDR9
</li>
<li class="content">
[20:21]<b style="margin: 20px;">PUPDR10</b> (def=0x0)    //    PUPDR10
</li>
<li class="content">
[22:23]<b style="margin: 20px;">PUPDR11</b> (def=0x0)    //    PUPDR11
</li>
<li class="content">
[24:25]<b style="margin: 20px;">PUPDR12</b> (def=0x0)    //    PUPDR12
</li>
<li class="content">
[26:27]<b style="margin: 20px;">PUPDR13</b> (def=0x0)    //    PUPDR13
</li>
<li class="content">
[28:29]<b style="margin: 20px;">PUPDR14</b> (def=0x0)    //    PUPDR14
</li>
<li class="content">
[30:31]<b style="margin: 20px;">PUPDR15</b> (def=0x0)    //    PUPDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021410<b style="margin: 20px;">IDR</b>//   GPIO port input data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">IDR0</b> (def=0x0)    //    IDR0
</li>
<li class="content">
[1]<b style="margin: 20px;">IDR1</b> (def=0x0)    //    IDR1
</li>
<li class="content">
[2]<b style="margin: 20px;">IDR2</b> (def=0x0)    //    IDR2
</li>
<li class="content">
[3]<b style="margin: 20px;">IDR3</b> (def=0x0)    //    IDR3
</li>
<li class="content">
[4]<b style="margin: 20px;">IDR4</b> (def=0x0)    //    IDR4
</li>
<li class="content">
[5]<b style="margin: 20px;">IDR5</b> (def=0x0)    //    IDR5
</li>
<li class="content">
[6]<b style="margin: 20px;">IDR6</b> (def=0x0)    //    IDR6
</li>
<li class="content">
[7]<b style="margin: 20px;">IDR7</b> (def=0x0)    //    IDR7
</li>
<li class="content">
[8]<b style="margin: 20px;">IDR8</b> (def=0x0)    //    IDR8
</li>
<li class="content">
[9]<b style="margin: 20px;">IDR9</b> (def=0x0)    //    IDR9
</li>
<li class="content">
[10]<b style="margin: 20px;">IDR10</b> (def=0x0)    //    IDR10
</li>
<li class="content">
[11]<b style="margin: 20px;">IDR11</b> (def=0x0)    //    IDR11
</li>
<li class="content">
[12]<b style="margin: 20px;">IDR12</b> (def=0x0)    //    IDR12
</li>
<li class="content">
[13]<b style="margin: 20px;">IDR13</b> (def=0x0)    //    IDR13
</li>
<li class="content">
[14]<b style="margin: 20px;">IDR14</b> (def=0x0)    //    IDR14
</li>
<li class="content">
[15]<b style="margin: 20px;">IDR15</b> (def=0x0)    //    IDR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021414<b style="margin: 20px;">ODR</b>//   GPIO port output data register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ODR0</b> (def=0x0)    //    ODR0
</li>
<li class="content">
[1]<b style="margin: 20px;">ODR1</b> (def=0x0)    //    ODR1
</li>
<li class="content">
[2]<b style="margin: 20px;">ODR2</b> (def=0x0)    //    ODR2
</li>
<li class="content">
[3]<b style="margin: 20px;">ODR3</b> (def=0x0)    //    ODR3
</li>
<li class="content">
[4]<b style="margin: 20px;">ODR4</b> (def=0x0)    //    ODR4
</li>
<li class="content">
[5]<b style="margin: 20px;">ODR5</b> (def=0x0)    //    ODR5
</li>
<li class="content">
[6]<b style="margin: 20px;">ODR6</b> (def=0x0)    //    ODR6
</li>
<li class="content">
[7]<b style="margin: 20px;">ODR7</b> (def=0x0)    //    ODR7
</li>
<li class="content">
[8]<b style="margin: 20px;">ODR8</b> (def=0x0)    //    ODR8
</li>
<li class="content">
[9]<b style="margin: 20px;">ODR9</b> (def=0x0)    //    ODR9
</li>
<li class="content">
[10]<b style="margin: 20px;">ODR10</b> (def=0x0)    //    ODR10
</li>
<li class="content">
[11]<b style="margin: 20px;">ODR11</b> (def=0x0)    //    ODR11
</li>
<li class="content">
[12]<b style="margin: 20px;">ODR12</b> (def=0x0)    //    ODR12
</li>
<li class="content">
[13]<b style="margin: 20px;">ODR13</b> (def=0x0)    //    ODR13
</li>
<li class="content">
[14]<b style="margin: 20px;">ODR14</b> (def=0x0)    //    ODR14
</li>
<li class="content">
[15]<b style="margin: 20px;">ODR15</b> (def=0x0)    //    ODR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021418<b style="margin: 20px;">BSRR</b>//   GPIO port bit set/reset register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">BS0</b> (def=0x0)    //    BS0
</li>
<li class="content">
[1]<b style="margin: 20px;">BS1</b> (def=0x0)    //    BS1
</li>
<li class="content">
[2]<b style="margin: 20px;">BS2</b> (def=0x0)    //    BS2
</li>
<li class="content">
[3]<b style="margin: 20px;">BS3</b> (def=0x0)    //    BS3
</li>
<li class="content">
[4]<b style="margin: 20px;">BS4</b> (def=0x0)    //    BS4
</li>
<li class="content">
[5]<b style="margin: 20px;">BS5</b> (def=0x0)    //    BS5
</li>
<li class="content">
[6]<b style="margin: 20px;">BS6</b> (def=0x0)    //    BS6
</li>
<li class="content">
[7]<b style="margin: 20px;">BS7</b> (def=0x0)    //    BS7
</li>
<li class="content">
[8]<b style="margin: 20px;">BS8</b> (def=0x0)    //    BS8
</li>
<li class="content">
[9]<b style="margin: 20px;">BS9</b> (def=0x0)    //    BS9
</li>
<li class="content">
[10]<b style="margin: 20px;">BS10</b> (def=0x0)    //    BS10
</li>
<li class="content">
[11]<b style="margin: 20px;">BS11</b> (def=0x0)    //    BS11
</li>
<li class="content">
[12]<b style="margin: 20px;">BS12</b> (def=0x0)    //    BS12
</li>
<li class="content">
[13]<b style="margin: 20px;">BS13</b> (def=0x0)    //    BS13
</li>
<li class="content">
[14]<b style="margin: 20px;">BS14</b> (def=0x0)    //    BS14
</li>
<li class="content">
[15]<b style="margin: 20px;">BS15</b> (def=0x0)    //    BS15
</li>
<li class="content">
[16]<b style="margin: 20px;">BR0</b> (def=0x0)    //    BR0
</li>
<li class="content">
[17]<b style="margin: 20px;">BR1</b> (def=0x0)    //    BR1
</li>
<li class="content">
[18]<b style="margin: 20px;">BR2</b> (def=0x0)    //    BR2
</li>
<li class="content">
[19]<b style="margin: 20px;">BR3</b> (def=0x0)    //    BR3
</li>
<li class="content">
[20]<b style="margin: 20px;">BR4</b> (def=0x0)    //    BR4
</li>
<li class="content">
[21]<b style="margin: 20px;">BR5</b> (def=0x0)    //    BR5
</li>
<li class="content">
[22]<b style="margin: 20px;">BR6</b> (def=0x0)    //    BR6
</li>
<li class="content">
[23]<b style="margin: 20px;">BR7</b> (def=0x0)    //    BR7
</li>
<li class="content">
[24]<b style="margin: 20px;">BR8</b> (def=0x0)    //    BR8
</li>
<li class="content">
[25]<b style="margin: 20px;">BR9</b> (def=0x0)    //    BR9
</li>
<li class="content">
[26]<b style="margin: 20px;">BR10</b> (def=0x0)    //    BR10
</li>
<li class="content">
[27]<b style="margin: 20px;">BR11</b> (def=0x0)    //    BR11
</li>
<li class="content">
[28]<b style="margin: 20px;">BR12</b> (def=0x0)    //    BR12
</li>
<li class="content">
[29]<b style="margin: 20px;">BR13</b> (def=0x0)    //    BR13
</li>
<li class="content">
[30]<b style="margin: 20px;">BR14</b> (def=0x0)    //    BR14
</li>
<li class="content">
[31]<b style="margin: 20px;">BR15</b> (def=0x0)    //    BR15
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4002141C<b style="margin: 20px;">LCKR</b>//   GPIO port configuration lock register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCK0</b> (def=0x0)    //    LCK0
</li>
<li class="content">
[1]<b style="margin: 20px;">LCK1</b> (def=0x0)    //    LCK1
</li>
<li class="content">
[2]<b style="margin: 20px;">LCK2</b> (def=0x0)    //    LCK2
</li>
<li class="content">
[3]<b style="margin: 20px;">LCK3</b> (def=0x0)    //    LCK3
</li>
<li class="content">
[4]<b style="margin: 20px;">LCK4</b> (def=0x0)    //    LCK4
</li>
<li class="content">
[5]<b style="margin: 20px;">LCK5</b> (def=0x0)    //    LCK5
</li>
<li class="content">
[6]<b style="margin: 20px;">LCK6</b> (def=0x0)    //    LCK6
</li>
<li class="content">
[7]<b style="margin: 20px;">LCK7</b> (def=0x0)    //    LCK7
</li>
<li class="content">
[8]<b style="margin: 20px;">LCK8</b> (def=0x0)    //    LCK8
</li>
<li class="content">
[9]<b style="margin: 20px;">LCK9</b> (def=0x0)    //    LCK9
</li>
<li class="content">
[10]<b style="margin: 20px;">LCK10</b> (def=0x0)    //    LCK10
</li>
<li class="content">
[11]<b style="margin: 20px;">LCK11</b> (def=0x0)    //    LCK11
</li>
<li class="content">
[12]<b style="margin: 20px;">LCK12</b> (def=0x0)    //    LCK12
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK13</b> (def=0x0)    //    LCK13
</li>
<li class="content">
[14]<b style="margin: 20px;">LCK14</b> (def=0x0)    //    LCK14
</li>
<li class="content">
[15]<b style="margin: 20px;">LCK15</b> (def=0x0)    //    LCK15
</li>
<li class="content">
[16]<b style="margin: 20px;">LCKK</b> (def=0x0)    //    LCKK
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021420<b style="margin: 20px;">AFRL</b>//   GPIO alternate function low register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL0</b> (def=0x0)    //    AFRL0
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL1</b> (def=0x0)    //    AFRL1
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL2</b> (def=0x0)    //    AFRL2
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL3</b> (def=0x0)    //    AFRL3
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL4</b> (def=0x0)    //    AFRL4
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL5</b> (def=0x0)    //    AFRL5
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL6</b> (def=0x0)    //    AFRL6
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL7</b> (def=0x0)    //    AFRL7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40021424<b style="margin: 20px;">AFRH</b>//   GPIO alternate function high register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">AFRL8</b> (def=0x0)    //    AFRL8
</li>
<li class="content">
[4:7]<b style="margin: 20px;">AFRL9</b> (def=0x0)    //    AFRL9
</li>
<li class="content">
[8:11]<b style="margin: 20px;">AFRL10</b> (def=0x0)    //    AFRL10
</li>
<li class="content">
[12:15]<b style="margin: 20px;">AFRL11</b> (def=0x0)    //    AFRL11
</li>
<li class="content">
[16:19]<b style="margin: 20px;">AFRL12</b> (def=0x0)    //    AFRL12
</li>
<li class="content">
[20:23]<b style="margin: 20px;">AFRL13</b> (def=0x0)    //    AFRL13
</li>
<li class="content">
[24:27]<b style="margin: 20px;">AFRL14</b> (def=0x0)    //    AFRL14
</li>
<li class="content">
[28:31]<b style="margin: 20px;">AFRL15</b> (def=0x0)    //    AFRL15
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">USART1</b>// Universal synchronous asynchronous receiver</summary>
<ul>
<li class="content"><details><summary>0x40013800<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    PE
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    FE
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    NE
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    ORE
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    RXNE
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    TC
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    TXE
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LBD
</li>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013804<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    DR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    DIV_Fraction
</li>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    DIV_Mantissa
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001380C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    SBK
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    RWU
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    RE
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    TE
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLEIE
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNEIE
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXEIE
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PEIE
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    PS
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    PCE
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    WAKE
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    M
</li>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    UE
</li>
<li class="content">
[15]<b style="margin: 20px;">OVER8</b> (def=0x0)    //    OVER8
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013810<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    ADD
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    LBDL
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LBDIE
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    LBCL
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    CPHA
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    CPOL
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    CLKEN
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP
</li>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LINEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013814<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    EIE
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IREN
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IRLP
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    HDSEL
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    NACK
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    SCEN
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMAR
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMAT
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTSE
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTSE
</li>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTSIE
</li>
<li class="content">
[11]<b style="margin: 20px;">ONEBITE</b> (def=0x0)    //    ONEBITE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013818<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    PSC
</li>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    GT
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004800<b style="margin: 20px;">USART3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004800<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    PE
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    FE
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    NE
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    ORE
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    RXNE
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    TC
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    TXE
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LBD
</li>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004804<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    DR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004808<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    DIV_Fraction
</li>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    DIV_Mantissa
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000480C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    SBK
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    RWU
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    RE
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    TE
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLEIE
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNEIE
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXEIE
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PEIE
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    PS
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    PCE
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    WAKE
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    M
</li>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    UE
</li>
<li class="content">
[15]<b style="margin: 20px;">OVER8</b> (def=0x0)    //    OVER8
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004810<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    ADD
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    LBDL
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LBDIE
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    LBCL
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    CPHA
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    CPOL
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    CLKEN
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP
</li>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LINEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004814<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    EIE
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IREN
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IRLP
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    HDSEL
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    NACK
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    SCEN
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMAR
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMAT
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTSE
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTSE
</li>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTSIE
</li>
<li class="content">
[11]<b style="margin: 20px;">ONEBITE</b> (def=0x0)    //    ONEBITE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004818<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    PSC
</li>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    GT
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004400<b style="margin: 20px;">USART2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40004400<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    PE
</li>
<li class="content">
[1]<b style="margin: 20px;">FE</b> (def=0x0)    //    FE
</li>
<li class="content">
[2]<b style="margin: 20px;">NE</b> (def=0x0)    //    NE
</li>
<li class="content">
[3]<b style="margin: 20px;">ORE</b> (def=0x0)    //    ORE
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLE</b> (def=0x0)    //    IDLE
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    RXNE
</li>
<li class="content">
[6]<b style="margin: 20px;">TC</b> (def=0x1)    //    TC
</li>
<li class="content">
[7]<b style="margin: 20px;">TXE</b> (def=0x1)    //    TXE
</li>
<li class="content">
[8]<b style="margin: 20px;">LBD</b> (def=0x0)    //    LBD
</li>
<li class="content">
[9]<b style="margin: 20px;">CTS</b> (def=0x0)    //    CTS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004404<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:8]<b style="margin: 20px;">DR</b> (def=0x0)    //    DR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004408<b style="margin: 20px;">BRR</b>//   Baud rate register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DIV_Fraction</b> (def=0x0)    //    DIV_Fraction
</li>
<li class="content">
[4:15]<b style="margin: 20px;">DIV_Mantissa</b> (def=0x0)    //    DIV_Mantissa
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000440C<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SBK</b> (def=0x0)    //    SBK
</li>
<li class="content">
[1]<b style="margin: 20px;">RWU</b> (def=0x0)    //    RWU
</li>
<li class="content">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    RE
</li>
<li class="content">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    TE
</li>
<li class="content">
[4]<b style="margin: 20px;">IDLEIE</b> (def=0x0)    //    IDLEIE
</li>
<li class="content">
[5]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNEIE
</li>
<li class="content">
[6]<b style="margin: 20px;">TCIE</b> (def=0x0)    //    TCIE
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXEIE
</li>
<li class="content">
[8]<b style="margin: 20px;">PEIE</b> (def=0x0)    //    PEIE
</li>
<li class="content">
[9]<b style="margin: 20px;">PS</b> (def=0x0)    //    PS
</li>
<li class="content">
[10]<b style="margin: 20px;">PCE</b> (def=0x0)    //    PCE
</li>
<li class="content">
[11]<b style="margin: 20px;">WAKE</b> (def=0x0)    //    WAKE
</li>
<li class="content">
[12]<b style="margin: 20px;">M</b> (def=0x0)    //    M
</li>
<li class="content">
[13]<b style="margin: 20px;">UE</b> (def=0x0)    //    UE
</li>
<li class="content">
[15]<b style="margin: 20px;">OVER8</b> (def=0x0)    //    OVER8
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004410<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">ADD</b> (def=0x0)    //    ADD
</li>
<li class="content">
[5]<b style="margin: 20px;">LBDL</b> (def=0x0)    //    LBDL
</li>
<li class="content">
[6]<b style="margin: 20px;">LBDIE</b> (def=0x0)    //    LBDIE
</li>
<li class="content">
[8]<b style="margin: 20px;">LBCL</b> (def=0x0)    //    LBCL
</li>
<li class="content">
[9]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    CPHA
</li>
<li class="content">
[10]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    CPOL
</li>
<li class="content">
[11]<b style="margin: 20px;">CLKEN</b> (def=0x0)    //    CLKEN
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP
</li>
<li class="content">
[14]<b style="margin: 20px;">LINEN</b> (def=0x0)    //    LINEN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004414<b style="margin: 20px;">CR3</b>//   Control register 3</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EIE</b> (def=0x0)    //    EIE
</li>
<li class="content">
[1]<b style="margin: 20px;">IREN</b> (def=0x0)    //    IREN
</li>
<li class="content">
[2]<b style="margin: 20px;">IRLP</b> (def=0x0)    //    IRLP
</li>
<li class="content">
[3]<b style="margin: 20px;">HDSEL</b> (def=0x0)    //    HDSEL
</li>
<li class="content">
[4]<b style="margin: 20px;">NACK</b> (def=0x0)    //    NACK
</li>
<li class="content">
[5]<b style="margin: 20px;">SCEN</b> (def=0x0)    //    SCEN
</li>
<li class="content">
[6]<b style="margin: 20px;">DMAR</b> (def=0x0)    //    DMAR
</li>
<li class="content">
[7]<b style="margin: 20px;">DMAT</b> (def=0x0)    //    DMAT
</li>
<li class="content">
[8]<b style="margin: 20px;">RTSE</b> (def=0x0)    //    RTSE
</li>
<li class="content">
[9]<b style="margin: 20px;">CTSE</b> (def=0x0)    //    CTSE
</li>
<li class="content">
[10]<b style="margin: 20px;">CTSIE</b> (def=0x0)    //    CTSIE
</li>
<li class="content">
[11]<b style="margin: 20px;">ONEBITE</b> (def=0x0)    //    ONEBITE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40004418<b style="margin: 20px;">GTPR</b>//   Guard time and prescaler register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">PSC</b> (def=0x0)    //    PSC
</li>
<li class="content">
[8:15]<b style="margin: 20px;">GT</b> (def=0x0)    //    GT
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">SPI1</b>// Serial peripheral interface</summary>
<ul>
<li class="content"><details><summary>0x40013000<b style="margin: 20px;">CR1</b>//   SPI control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    CPHA
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    CPOL
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    MSTR
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    BR
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPE
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    LSBFIRST
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    SSI
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    SSM
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    RXONLY
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    DFF
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRCNEXT
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRCEN
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    BIDIOE
</li>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    BIDIMODE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013004<b style="margin: 20px;">CR2</b>//   SPI control register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    RXDMAEN
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    TXDMAEN
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SSOE
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    ERRIE
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNEIE
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXEIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013008<b style="margin: 20px;">SR</b>//   SPI status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    RXNE
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x0)    //    TXE
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRCERR
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    MODF
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    OVR
</li>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    BSY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001300C<b style="margin: 20px;">DR</b>//   SPI data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    DR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013010<b style="margin: 20px;">CRCPR</b>//   SPI CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x0)    //    CRCPOLY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013014<b style="margin: 20px;">RXCRCR</b>//   SPI Rx CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RxCRC</b> (def=0x0)    //    RxCRC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40013018<b style="margin: 20px;">TXCRCR</b>//   SPI Tx CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TxCRC</b> (def=0x0)    //    TxCRC
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003800<b style="margin: 20px;">SPI2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40003800<b style="margin: 20px;">CR1</b>//   SPI control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CPHA</b> (def=0x0)    //    CPHA
</li>
<li class="content">
[1]<b style="margin: 20px;">CPOL</b> (def=0x0)    //    CPOL
</li>
<li class="content">
[2]<b style="margin: 20px;">MSTR</b> (def=0x0)    //    MSTR
</li>
<li class="content">
[3:5]<b style="margin: 20px;">BR</b> (def=0x0)    //    BR
</li>
<li class="content">
[6]<b style="margin: 20px;">SPE</b> (def=0x0)    //    SPE
</li>
<li class="content">
[7]<b style="margin: 20px;">LSBFIRST</b> (def=0x0)    //    LSBFIRST
</li>
<li class="content">
[8]<b style="margin: 20px;">SSI</b> (def=0x0)    //    SSI
</li>
<li class="content">
[9]<b style="margin: 20px;">SSM</b> (def=0x0)    //    SSM
</li>
<li class="content">
[10]<b style="margin: 20px;">RXONLY</b> (def=0x0)    //    RXONLY
</li>
<li class="content">
[11]<b style="margin: 20px;">DFF</b> (def=0x0)    //    DFF
</li>
<li class="content">
[12]<b style="margin: 20px;">CRCNEXT</b> (def=0x0)    //    CRCNEXT
</li>
<li class="content">
[13]<b style="margin: 20px;">CRCEN</b> (def=0x0)    //    CRCEN
</li>
<li class="content">
[14]<b style="margin: 20px;">BIDIOE</b> (def=0x0)    //    BIDIOE
</li>
<li class="content">
[15]<b style="margin: 20px;">BIDIMODE</b> (def=0x0)    //    BIDIMODE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003804<b style="margin: 20px;">CR2</b>//   SPI control register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXDMAEN</b> (def=0x0)    //    RXDMAEN
</li>
<li class="content">
[1]<b style="margin: 20px;">TXDMAEN</b> (def=0x0)    //    TXDMAEN
</li>
<li class="content">
[2]<b style="margin: 20px;">SSOE</b> (def=0x0)    //    SSOE
</li>
<li class="content">
[5]<b style="margin: 20px;">ERRIE</b> (def=0x0)    //    ERRIE
</li>
<li class="content">
[6]<b style="margin: 20px;">RXNEIE</b> (def=0x0)    //    RXNEIE
</li>
<li class="content">
[7]<b style="margin: 20px;">TXEIE</b> (def=0x0)    //    TXEIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003808<b style="margin: 20px;">SR</b>//   SPI status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">RXNE</b> (def=0x0)    //    RXNE
</li>
<li class="content">
[1]<b style="margin: 20px;">TXE</b> (def=0x0)    //    TXE
</li>
<li class="content">
[4]<b style="margin: 20px;">CRCERR</b> (def=0x0)    //    CRCERR
</li>
<li class="content">
[5]<b style="margin: 20px;">MODF</b> (def=0x0)    //    MODF
</li>
<li class="content">
[6]<b style="margin: 20px;">OVR</b> (def=0x0)    //    OVR
</li>
<li class="content">
[7]<b style="margin: 20px;">BSY</b> (def=0x0)    //    BSY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000380C<b style="margin: 20px;">DR</b>//   SPI data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DR</b> (def=0x0)    //    DR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003810<b style="margin: 20px;">CRCPR</b>//   SPI CRC polynomial register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CRCPOLY</b> (def=0x0)    //    CRCPOLY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003814<b style="margin: 20px;">RXCRCR</b>//   SPI Rx CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">RxCRC</b> (def=0x0)    //    RxCRC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003818<b style="margin: 20px;">TXCRCR</b>//   SPI Tx CRC register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">TxCRC</b> (def=0x0)    //    TxCRC
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">ADC</b>// Analog-to-digital converter</summary>
<ul>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">SR</b>//   ADC status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">AWD</b> (def=0x0)    //    AWD
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC</b> (def=0x0)    //    EOC
</li>
<li class="content">
[2]<b style="margin: 20px;">JEOC</b> (def=0x0)    //    JEOC
</li>
<li class="content">
[3]<b style="margin: 20px;">JSTRT</b> (def=0x0)    //    JSTRT
</li>
<li class="content">
[4]<b style="margin: 20px;">STRT</b> (def=0x0)    //    STRT
</li>
<li class="content">
[5]<b style="margin: 20px;">OVR</b> (def=0x0)    //    OVR
</li>
<li class="content">
[6]<b style="margin: 20px;">ADONS</b> (def=0x0)    //    ADONS
</li>
<li class="content">
[8]<b style="margin: 20px;">RCNR</b> (def=0x0)    //    RCNR
</li>
<li class="content">
[9]<b style="margin: 20px;">JCNR</b> (def=0x0)    //    JCNR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012404<b style="margin: 20px;">CR1</b>//   ADC control register 1</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">AWDCH</b> (def=0x0)    //    AWDCH
</li>
<li class="content">
[5]<b style="margin: 20px;">EOCIE</b> (def=0x0)    //    EOCIE
</li>
<li class="content">
[6]<b style="margin: 20px;">AWDIE</b> (def=0x0)    //    AWDIE
</li>
<li class="content">
[7]<b style="margin: 20px;">JEOCIE</b> (def=0x0)    //    JEOCIE
</li>
<li class="content">
[8]<b style="margin: 20px;">SCAN</b> (def=0x0)    //    SCAN
</li>
<li class="content">
[9]<b style="margin: 20px;">AWDSGL</b> (def=0x0)    //    AWDSGL
</li>
<li class="content">
[10]<b style="margin: 20px;">JAUTO</b> (def=0x0)    //    JAUTO
</li>
<li class="content">
[11]<b style="margin: 20px;">DISCEN</b> (def=0x0)    //    DISCEN
</li>
<li class="content">
[12]<b style="margin: 20px;">JDISCEN</b> (def=0x0)    //    JDISCEN
</li>
<li class="content">
[13:15]<b style="margin: 20px;">DISCNUM</b> (def=0x0)    //    DISCNUM
</li>
<li class="content">
[16]<b style="margin: 20px;">PDD</b> (def=0x0)    //    PDD
</li>
<li class="content">
[17]<b style="margin: 20px;">PDI</b> (def=0x0)    //    PDI
</li>
<li class="content">
[22]<b style="margin: 20px;">JAWDEN</b> (def=0x0)    //    JAWDEN
</li>
<li class="content">
[23]<b style="margin: 20px;">AWDEN</b> (def=0x0)    //    AWDEN
</li>
<li class="content">
[24:25]<b style="margin: 20px;">RES</b> (def=0x0)    //    RES
</li>
<li class="content">
[26]<b style="margin: 20px;">OVRIE</b> (def=0x0)    //    OVRIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012408<b style="margin: 20px;">CR2</b>//   ADC control register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ADON</b> (def=0x0)    //    ADON
</li>
<li class="content">
[1]<b style="margin: 20px;">CONT</b> (def=0x0)    //    CONT
</li>
<li class="content">
[4:6]<b style="margin: 20px;">DELS</b> (def=0x0)    //    DELS
</li>
<li class="content">
[8]<b style="margin: 20px;">DMA</b> (def=0x0)    //    DMA
</li>
<li class="content">
[9]<b style="margin: 20px;">DDS</b> (def=0x0)    //    DDS
</li>
<li class="content">
[10]<b style="margin: 20px;">EOCS</b> (def=0x0)    //    EOCS
</li>
<li class="content">
[11]<b style="margin: 20px;">ALIGN</b> (def=0x0)    //    ALIGN
</li>
<li class="content">
[16:19]<b style="margin: 20px;">JEXTSEL</b> (def=0x0)    //    JEXTSEL
</li>
<li class="content">
[20:21]<b style="margin: 20px;">JEXTEN</b> (def=0x0)    //    JEXTEN
</li>
<li class="content">
[22]<b style="margin: 20px;">JSWSTART</b> (def=0x0)    //    JSWSTART
</li>
<li class="content">
[24:27]<b style="margin: 20px;">EXTSEL</b> (def=0x0)    //    EXTSEL
</li>
<li class="content">
[28:29]<b style="margin: 20px;">EXTEN</b> (def=0x0)    //    EXTEN
</li>
<li class="content">
[30]<b style="margin: 20px;">SWSTART</b> (def=0x0)    //    SWSTART
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001240C<b style="margin: 20px;">SMPR1</b>//   ADC sample time register 1</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP20</b> (def=0x0)    //    SMP20
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP21</b> (def=0x0)    //    SMP21
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP22</b> (def=0x0)    //    SMP22
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP23</b> (def=0x0)    //    SMP23
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP24</b> (def=0x0)    //    SMP24
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP25</b> (def=0x0)    //    SMP25
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP16</b> (def=0x0)    //    SMP16
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012410<b style="margin: 20px;">SMPR2</b>//   ADC sample time register 2</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP10</b> (def=0x0)    //    SMP10
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP11</b> (def=0x0)    //    SMP11
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP12</b> (def=0x0)    //    SMP12
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP13</b> (def=0x0)    //    SMP13
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP14</b> (def=0x0)    //    SMP14
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP15</b> (def=0x0)    //    SMP15
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP16</b> (def=0x0)    //    SMP16
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP17</b> (def=0x0)    //    SMP17
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SMP18</b> (def=0x0)    //    SMP18
</li>
<li class="content">
[27:29]<b style="margin: 20px;">SMP19</b> (def=0x0)    //    SMP19
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012414<b style="margin: 20px;">SMPR3</b>//   ADC sample time register 3</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMP0</b> (def=0x0)    //    SMP0
</li>
<li class="content">
[3:5]<b style="margin: 20px;">SMP1</b> (def=0x0)    //    SMP1
</li>
<li class="content">
[6:8]<b style="margin: 20px;">SMP2</b> (def=0x0)    //    SMP2
</li>
<li class="content">
[9:11]<b style="margin: 20px;">SMP3</b> (def=0x0)    //    SMP3
</li>
<li class="content">
[12:14]<b style="margin: 20px;">SMP4</b> (def=0x0)    //    SMP4
</li>
<li class="content">
[15:17]<b style="margin: 20px;">SMP5</b> (def=0x0)    //    SMP5
</li>
<li class="content">
[18:20]<b style="margin: 20px;">SMP6</b> (def=0x0)    //    SMP6
</li>
<li class="content">
[21:23]<b style="margin: 20px;">SMP7</b> (def=0x0)    //    SMP7
</li>
<li class="content">
[24:26]<b style="margin: 20px;">SMP8</b> (def=0x0)    //    SMP8
</li>
<li class="content">
[27:29]<b style="margin: 20px;">SMP9</b> (def=0x0)    //    SMP9
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012418<b style="margin: 20px;">JOFR1</b>//   ADC injected channel data offset register 1</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET</b> (def=0x0)    //    JOFFSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001241C<b style="margin: 20px;">JOFR2</b>//   ADC injected channel data offset register 2</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET</b> (def=0x0)    //    JOFFSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012420<b style="margin: 20px;">JOFR3</b>//   ADC injected channel data offset register 3</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET</b> (def=0x0)    //    JOFFSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012424<b style="margin: 20px;">JOFR4</b>//   ADC injected channel data offset register 4</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">JOFFSET</b> (def=0x0)    //    JOFFSET
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012428<b style="margin: 20px;">HTR</b>//   ADC watchdog higher threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">HT</b> (def=0xFFF)    //    HT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001242C<b style="margin: 20px;">LTR</b>//   ADC watchdog lower threshold register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">LT</b> (def=0x0)    //    LT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012430<b style="margin: 20px;">SQR1</b>//   ADC regular sequence register 1</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">SQ25</b> (def=0x0)    //    SQ25
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ26</b> (def=0x0)    //    SQ26
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ27</b> (def=0x0)    //    SQ27
</li>
<li class="content">
[20:24]<b style="margin: 20px;">L</b> (def=0x0)    //    L
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012434<b style="margin: 20px;">SQR2</b>//   ADC regular sequence register 2</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">SQ19</b> (def=0x0)    //    SQ19
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ20</b> (def=0x0)    //    SQ20
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ21</b> (def=0x0)    //    SQ21
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ22</b> (def=0x0)    //    SQ22
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ23</b> (def=0x0)    //    SQ23
</li>
<li class="content">
[25:29]<b style="margin: 20px;">SQ24</b> (def=0x0)    //    SQ24
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012438<b style="margin: 20px;">SQR3</b>//   ADC regular sequence register 3</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">SQ13</b> (def=0x0)    //    SQ13
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ14</b> (def=0x0)    //    SQ14
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ15</b> (def=0x0)    //    SQ15
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ16</b> (def=0x0)    //    SQ16
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ17</b> (def=0x0)    //    SQ17
</li>
<li class="content">
[25:29]<b style="margin: 20px;">SQ18</b> (def=0x0)    //    SQ18
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001243C<b style="margin: 20px;">SQR4</b>//   ADC regular sequence register 4</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">SQ7</b> (def=0x0)    //    SQ7
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ8</b> (def=0x0)    //    SQ8
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ9</b> (def=0x0)    //    SQ9
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ10</b> (def=0x0)    //    SQ10
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ11</b> (def=0x0)    //    SQ11
</li>
<li class="content">
[25:29]<b style="margin: 20px;">SQ12</b> (def=0x0)    //    SQ12
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012440<b style="margin: 20px;">SQR5</b>//   ADC regular sequence register 5</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">SQ1</b> (def=0x0)    //    SQ1
</li>
<li class="content">
[5:9]<b style="margin: 20px;">SQ2</b> (def=0x0)    //    SQ2
</li>
<li class="content">
[10:14]<b style="margin: 20px;">SQ3</b> (def=0x0)    //    SQ3
</li>
<li class="content">
[15:19]<b style="margin: 20px;">SQ4</b> (def=0x0)    //    SQ4
</li>
<li class="content">
[20:24]<b style="margin: 20px;">SQ5</b> (def=0x0)    //    SQ5
</li>
<li class="content">
[25:29]<b style="margin: 20px;">SQ6</b> (def=0x0)    //    SQ6
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012444<b style="margin: 20px;">JSQR</b>//   ADC injected sequence register</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">JSQ1</b> (def=0x0)    //    JSQ1
</li>
<li class="content">
[5:9]<b style="margin: 20px;">JSQ2</b> (def=0x0)    //    JSQ2
</li>
<li class="content">
[10:14]<b style="margin: 20px;">JSQ3</b> (def=0x0)    //    JSQ3
</li>
<li class="content">
[15:19]<b style="margin: 20px;">JSQ4</b> (def=0x0)    //    JSQ4
</li>
<li class="content">
[20:21]<b style="margin: 20px;">JL</b> (def=0x0)    //    JL
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012448<b style="margin: 20px;">JDR1</b>//   ADC injected data register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    JDATA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001244C<b style="margin: 20px;">JDR2</b>//   ADC injected data register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    JDATA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012450<b style="margin: 20px;">JDR3</b>//   ADC injected data register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    JDATA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012454<b style="margin: 20px;">JDR4</b>//   ADC injected data register 4</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">JDATA</b> (def=0x0)    //    JDATA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012458<b style="margin: 20px;">DR</b>//   ADC regular data register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">DATA</b> (def=0x0)    //    DATA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012400<b style="margin: 20px;">CSR</b>//   ADC common status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">AWD1</b> (def=0x0)    //    AWD1
</li>
<li class="content">
[1]<b style="margin: 20px;">EOC1</b> (def=0x0)    //    EOC1
</li>
<li class="content">
[2]<b style="margin: 20px;">JEOC1</b> (def=0x0)    //    JEOC1
</li>
<li class="content">
[3]<b style="margin: 20px;">JSTRT1</b> (def=0x0)    //    JSTRT1
</li>
<li class="content">
[4]<b style="margin: 20px;">STRT1</b> (def=0x0)    //    STRT1
</li>
<li class="content">
[5]<b style="margin: 20px;">OVR1</b> (def=0x0)    //    OVR1
</li>
<li class="content">
[6]<b style="margin: 20px;">ADONS1</b> (def=0x0)    //    ADONS1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40012404<b style="margin: 20px;">CCR</b>//   ADC common control register</summary>
<ul>
<li class="content">
[16:17]<b style="margin: 20px;">ADCPRE</b> (def=0x0)    //    ADCPRE
</li>
<li class="content">
[23]<b style="margin: 20px;">TSVREFE</b> (def=0x0)    //    TSVREFE
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">TIM11</b>// General-purpose timers</summary>
<ul>
<li class="content"><details><summary>0x40011000<b style="margin: 20px;">CR1</b>//   TIMx control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    CEN
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    UDIS
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    URS
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    OPM
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    ARPE
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    CKD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011004<b style="margin: 20px;">CR2</b>//   TIMx control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    MMS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011008<b style="margin: 20px;">SMCR</b>//   TIMx slave mode control register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    SMS
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    TS
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    MSM
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    ETF
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    ETPS
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    ECE
</li>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    ETP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001100C<b style="margin: 20px;">DIER</b>//   TIMx Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    UIE
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    CC1IE
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    CC2IE
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    TIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011010<b style="margin: 20px;">SR</b>//   TIMx status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    UIF
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    CC1IF
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    CC2IF
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    TIF
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    CC1OF
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    CC2OF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011014<b style="margin: 20px;">EGR</b>//   TIMx event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    UG
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    CC1G
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    CC2G
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    TG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011018<b style="margin: 20px;">CCMR1</b>//   TIMx capture/compare mode register 1</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">IC1S</b> (def=0x0)    //    IC1S
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    IC1PSC
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    IC1F
</li>
<li class="content">
[8:9]<b style="margin: 20px;">IC2S</b> (def=0x0)    //    IC2S
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    IC2PSC
</li>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    IC2F
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011020<b style="margin: 20px;">CCER</b>//   TIMx capture/compare enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    CC1E
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    CC1P
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    CC1NP
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    CC2E
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    CC2P
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    CC2NP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011024<b style="margin: 20px;">CNT</b>//   TIMx counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011028<b style="margin: 20px;">PSC</b>//   TIMx prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    PSC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001102C<b style="margin: 20px;">ARR</b>//   TIMx auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    ARR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011034<b style="margin: 20px;">CCR1</b>//   TIMx capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    CCR1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011038<b style="margin: 20px;">CCR2</b>//   TIMx capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    CCR2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40011050<b style="margin: 20px;">OR</b>//   option register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">TI1_RMP</b> (def=0x0)    //    TI1_RMP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">TIM9</b>// </summary>
<ul>
<li class="content"><details><summary>0x40010800<b style="margin: 20px;">CR1</b>//   TIMx control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    CEN
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    UDIS
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    URS
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    OPM
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    ARPE
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    CKD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010804<b style="margin: 20px;">CR2</b>//   TIMx control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    MMS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010808<b style="margin: 20px;">SMCR</b>//   TIMx slave mode control register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    SMS
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    TS
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    MSM
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    ETF
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    ETPS
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    ECE
</li>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    ETP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001080C<b style="margin: 20px;">DIER</b>//   TIMx Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    UIE
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    CC1IE
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    CC2IE
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    TIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010810<b style="margin: 20px;">SR</b>//   TIMx status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    UIF
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    CC1IF
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    CC2IF
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    TIF
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    CC1OF
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    CC2OF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010814<b style="margin: 20px;">EGR</b>//   TIMx event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    UG
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    CC1G
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    CC2G
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    TG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010818<b style="margin: 20px;">CCMR1</b>//   TIMx capture/compare mode register 1</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">IC1S</b> (def=0x0)    //    IC1S
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    IC1PSC
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    IC1F
</li>
<li class="content">
[8:9]<b style="margin: 20px;">IC2S</b> (def=0x0)    //    IC2S
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    IC2PSC
</li>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    IC2F
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010820<b style="margin: 20px;">CCER</b>//   TIMx capture/compare enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    CC1E
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    CC1P
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    CC1NP
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    CC2E
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    CC2P
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    CC2NP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010824<b style="margin: 20px;">CNT</b>//   TIMx counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010828<b style="margin: 20px;">PSC</b>//   TIMx prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    PSC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001082C<b style="margin: 20px;">ARR</b>//   TIMx auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    ARR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010834<b style="margin: 20px;">CCR1</b>//   TIMx capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    CCR1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010838<b style="margin: 20px;">CCR2</b>//   TIMx capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    CCR2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010850<b style="margin: 20px;">OR</b>//   option register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">TI1_RMP</b> (def=0x0)    //    TI1_RMP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001400<b style="margin: 20px;">TIM7</b>// </summary>
<ul>
<li class="content"><details><summary>0x40001400<b style="margin: 20px;">CR1</b>//   TIMx control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    CEN
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    UDIS
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    URS
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    OPM
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    ARPE
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    CKD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001404<b style="margin: 20px;">CR2</b>//   TIMx control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    MMS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001408<b style="margin: 20px;">SMCR</b>//   TIMx slave mode control register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    SMS
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    TS
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    MSM
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    ETF
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    ETPS
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    ECE
</li>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    ETP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000140C<b style="margin: 20px;">DIER</b>//   TIMx Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    UIE
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    CC1IE
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    CC2IE
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    TIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001410<b style="margin: 20px;">SR</b>//   TIMx status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    UIF
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    CC1IF
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    CC2IF
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    TIF
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    CC1OF
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    CC2OF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001414<b style="margin: 20px;">EGR</b>//   TIMx event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    UG
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    CC1G
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    CC2G
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    TG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001418<b style="margin: 20px;">CCMR1</b>//   TIMx capture/compare mode register 1</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">IC1S</b> (def=0x0)    //    IC1S
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    IC1PSC
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    IC1F
</li>
<li class="content">
[8:9]<b style="margin: 20px;">IC2S</b> (def=0x0)    //    IC2S
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    IC2PSC
</li>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    IC2F
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001420<b style="margin: 20px;">CCER</b>//   TIMx capture/compare enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    CC1E
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    CC1P
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    CC1NP
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    CC2E
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    CC2P
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    CC2NP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001424<b style="margin: 20px;">CNT</b>//   TIMx counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001428<b style="margin: 20px;">PSC</b>//   TIMx prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    PSC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000142C<b style="margin: 20px;">ARR</b>//   TIMx auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    ARR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001434<b style="margin: 20px;">CCR1</b>//   TIMx capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    CCR1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001438<b style="margin: 20px;">CCR2</b>//   TIMx capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    CCR2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001450<b style="margin: 20px;">OR</b>//   option register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">TI1_RMP</b> (def=0x0)    //    TI1_RMP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001000<b style="margin: 20px;">TIM6</b>// </summary>
<ul>
<li class="content"><details><summary>0x40001000<b style="margin: 20px;">CR1</b>//   TIMx control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    CEN
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    UDIS
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    URS
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    OPM
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    ARPE
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    CKD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001004<b style="margin: 20px;">CR2</b>//   TIMx control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    MMS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001008<b style="margin: 20px;">SMCR</b>//   TIMx slave mode control register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    SMS
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    TS
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    MSM
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    ETF
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    ETPS
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    ECE
</li>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    ETP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000100C<b style="margin: 20px;">DIER</b>//   TIMx Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    UIE
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    CC1IE
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    CC2IE
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    TIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001010<b style="margin: 20px;">SR</b>//   TIMx status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    UIF
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    CC1IF
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    CC2IF
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    TIF
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    CC1OF
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    CC2OF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001014<b style="margin: 20px;">EGR</b>//   TIMx event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    UG
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    CC1G
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    CC2G
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    TG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001018<b style="margin: 20px;">CCMR1</b>//   TIMx capture/compare mode register 1</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">IC1S</b> (def=0x0)    //    IC1S
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    IC1PSC
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    IC1F
</li>
<li class="content">
[8:9]<b style="margin: 20px;">IC2S</b> (def=0x0)    //    IC2S
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    IC2PSC
</li>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    IC2F
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001020<b style="margin: 20px;">CCER</b>//   TIMx capture/compare enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    CC1E
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    CC1P
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    CC1NP
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    CC2E
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    CC2P
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    CC2NP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001024<b style="margin: 20px;">CNT</b>//   TIMx counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001028<b style="margin: 20px;">PSC</b>//   TIMx prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    PSC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000102C<b style="margin: 20px;">ARR</b>//   TIMx auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    ARR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001034<b style="margin: 20px;">CCR1</b>//   TIMx capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    CCR1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001038<b style="margin: 20px;">CCR2</b>//   TIMx capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    CCR2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40001050<b style="margin: 20px;">OR</b>//   option register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">TI1_RMP</b> (def=0x0)    //    TI1_RMP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000800<b style="margin: 20px;">TIM4</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000800<b style="margin: 20px;">CR1</b>//   TIMx control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    CEN
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    UDIS
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    URS
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    OPM
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    ARPE
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    CKD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000804<b style="margin: 20px;">CR2</b>//   TIMx control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    MMS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000808<b style="margin: 20px;">SMCR</b>//   TIMx slave mode control register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    SMS
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    TS
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    MSM
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    ETF
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    ETPS
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    ECE
</li>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    ETP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000080C<b style="margin: 20px;">DIER</b>//   TIMx Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    UIE
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    CC1IE
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    CC2IE
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    TIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000810<b style="margin: 20px;">SR</b>//   TIMx status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    UIF
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    CC1IF
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    CC2IF
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    TIF
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    CC1OF
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    CC2OF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000814<b style="margin: 20px;">EGR</b>//   TIMx event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    UG
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    CC1G
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    CC2G
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    TG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000818<b style="margin: 20px;">CCMR1</b>//   TIMx capture/compare mode register 1</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">IC1S</b> (def=0x0)    //    IC1S
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    IC1PSC
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    IC1F
</li>
<li class="content">
[8:9]<b style="margin: 20px;">IC2S</b> (def=0x0)    //    IC2S
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    IC2PSC
</li>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    IC2F
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000820<b style="margin: 20px;">CCER</b>//   TIMx capture/compare enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    CC1E
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    CC1P
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    CC1NP
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    CC2E
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    CC2P
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    CC2NP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000824<b style="margin: 20px;">CNT</b>//   TIMx counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000828<b style="margin: 20px;">PSC</b>//   TIMx prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    PSC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000082C<b style="margin: 20px;">ARR</b>//   TIMx auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    ARR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000834<b style="margin: 20px;">CCR1</b>//   TIMx capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    CCR1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000838<b style="margin: 20px;">CCR2</b>//   TIMx capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    CCR2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000850<b style="margin: 20px;">OR</b>//   option register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">TI1_RMP</b> (def=0x0)    //    TI1_RMP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000400<b style="margin: 20px;">TIM3</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000400<b style="margin: 20px;">CR1</b>//   TIMx control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    CEN
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    UDIS
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    URS
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    OPM
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    ARPE
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    CKD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000404<b style="margin: 20px;">CR2</b>//   TIMx control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    MMS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000408<b style="margin: 20px;">SMCR</b>//   TIMx slave mode control register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    SMS
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    TS
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    MSM
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    ETF
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    ETPS
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    ECE
</li>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    ETP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000040C<b style="margin: 20px;">DIER</b>//   TIMx Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    UIE
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    CC1IE
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    CC2IE
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    TIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000410<b style="margin: 20px;">SR</b>//   TIMx status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    UIF
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    CC1IF
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    CC2IF
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    TIF
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    CC1OF
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    CC2OF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000414<b style="margin: 20px;">EGR</b>//   TIMx event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    UG
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    CC1G
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    CC2G
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    TG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000418<b style="margin: 20px;">CCMR1</b>//   TIMx capture/compare mode register 1</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">IC1S</b> (def=0x0)    //    IC1S
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    IC1PSC
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    IC1F
</li>
<li class="content">
[8:9]<b style="margin: 20px;">IC2S</b> (def=0x0)    //    IC2S
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    IC2PSC
</li>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    IC2F
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000420<b style="margin: 20px;">CCER</b>//   TIMx capture/compare enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    CC1E
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    CC1P
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    CC1NP
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    CC2E
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    CC2P
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    CC2NP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000424<b style="margin: 20px;">CNT</b>//   TIMx counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000428<b style="margin: 20px;">PSC</b>//   TIMx prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    PSC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000042C<b style="margin: 20px;">ARR</b>//   TIMx auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    ARR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000434<b style="margin: 20px;">CCR1</b>//   TIMx capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    CCR1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000438<b style="margin: 20px;">CCR2</b>//   TIMx capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    CCR2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000450<b style="margin: 20px;">OR</b>//   option register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">TI1_RMP</b> (def=0x0)    //    TI1_RMP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">TIM2</b>// </summary>
<ul>
<li class="content"><details><summary>0x40000000<b style="margin: 20px;">CR1</b>//   TIMx control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CEN</b> (def=0x0)    //    CEN
</li>
<li class="content">
[1]<b style="margin: 20px;">UDIS</b> (def=0x0)    //    UDIS
</li>
<li class="content">
[2]<b style="margin: 20px;">URS</b> (def=0x0)    //    URS
</li>
<li class="content">
[3]<b style="margin: 20px;">OPM</b> (def=0x0)    //    OPM
</li>
<li class="content">
[7]<b style="margin: 20px;">ARPE</b> (def=0x0)    //    ARPE
</li>
<li class="content">
[8:9]<b style="margin: 20px;">CKD</b> (def=0x0)    //    CKD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000004<b style="margin: 20px;">CR2</b>//   TIMx control register 2</summary>
<ul>
<li class="content">
[4:6]<b style="margin: 20px;">MMS</b> (def=0x0)    //    MMS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000008<b style="margin: 20px;">SMCR</b>//   TIMx slave mode control register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">SMS</b> (def=0x0)    //    SMS
</li>
<li class="content">
[4:6]<b style="margin: 20px;">TS</b> (def=0x0)    //    TS
</li>
<li class="content">
[7]<b style="margin: 20px;">MSM</b> (def=0x0)    //    MSM
</li>
<li class="content">
[8:11]<b style="margin: 20px;">ETF</b> (def=0x0)    //    ETF
</li>
<li class="content">
[12:13]<b style="margin: 20px;">ETPS</b> (def=0x0)    //    ETPS
</li>
<li class="content">
[14]<b style="margin: 20px;">ECE</b> (def=0x0)    //    ECE
</li>
<li class="content">
[15]<b style="margin: 20px;">ETP</b> (def=0x0)    //    ETP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000000C<b style="margin: 20px;">DIER</b>//   TIMx Interrupt enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIE</b> (def=0x0)    //    UIE
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IE</b> (def=0x0)    //    CC1IE
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IE</b> (def=0x0)    //    CC2IE
</li>
<li class="content">
[6]<b style="margin: 20px;">TIE</b> (def=0x0)    //    TIE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000010<b style="margin: 20px;">SR</b>//   TIMx status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UIF</b> (def=0x0)    //    UIF
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1IF</b> (def=0x0)    //    CC1IF
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2IF</b> (def=0x0)    //    CC2IF
</li>
<li class="content">
[6]<b style="margin: 20px;">TIF</b> (def=0x0)    //    TIF
</li>
<li class="content">
[9]<b style="margin: 20px;">CC1OF</b> (def=0x0)    //    CC1OF
</li>
<li class="content">
[10]<b style="margin: 20px;">CC2OF</b> (def=0x0)    //    CC2OF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000014<b style="margin: 20px;">EGR</b>//   TIMx event generation register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">UG</b> (def=0x0)    //    UG
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1G</b> (def=0x0)    //    CC1G
</li>
<li class="content">
[2]<b style="margin: 20px;">CC2G</b> (def=0x0)    //    CC2G
</li>
<li class="content">
[6]<b style="margin: 20px;">TG</b> (def=0x0)    //    TG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000018<b style="margin: 20px;">CCMR1</b>//   TIMx capture/compare mode register 1</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">IC1S</b> (def=0x0)    //    IC1S
</li>
<li class="content">
[2:3]<b style="margin: 20px;">IC1PSC</b> (def=0x0)    //    IC1PSC
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC1F</b> (def=0x0)    //    IC1F
</li>
<li class="content">
[8:9]<b style="margin: 20px;">IC2S</b> (def=0x0)    //    IC2S
</li>
<li class="content">
[10:11]<b style="margin: 20px;">IC2PSC</b> (def=0x0)    //    IC2PSC
</li>
<li class="content">
[12:15]<b style="margin: 20px;">IC2F</b> (def=0x0)    //    IC2F
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000020<b style="margin: 20px;">CCER</b>//   TIMx capture/compare enable register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CC1E</b> (def=0x0)    //    CC1E
</li>
<li class="content">
[1]<b style="margin: 20px;">CC1P</b> (def=0x0)    //    CC1P
</li>
<li class="content">
[3]<b style="margin: 20px;">CC1NP</b> (def=0x0)    //    CC1NP
</li>
<li class="content">
[4]<b style="margin: 20px;">CC2E</b> (def=0x0)    //    CC2E
</li>
<li class="content">
[5]<b style="margin: 20px;">CC2P</b> (def=0x0)    //    CC2P
</li>
<li class="content">
[7]<b style="margin: 20px;">CC2NP</b> (def=0x0)    //    CC2NP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000024<b style="margin: 20px;">CNT</b>//   TIMx counter</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CNT</b> (def=0x0)    //    CNT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000028<b style="margin: 20px;">PSC</b>//   TIMx prescaler</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PSC</b> (def=0x0)    //    PSC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000002C<b style="margin: 20px;">ARR</b>//   TIMx auto-reload register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">ARR</b> (def=0x0)    //    ARR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000034<b style="margin: 20px;">CCR1</b>//   TIMx capture/compare register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR1</b> (def=0x0)    //    CCR1
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000038<b style="margin: 20px;">CCR2</b>//   TIMx capture/compare register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">CCR2</b> (def=0x0)    //    CCR2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40000050<b style="margin: 20px;">OR</b>//   option register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">TI1_RMP</b> (def=0x0)    //    TI1_RMP
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">SYSCFG</b>// System configuration controller</summary>
<ul>
<li class="content"><details><summary>0x40010000<b style="margin: 20px;">MEMRMP</b>//   SYSCFG memory remap register</summary>
<ul>
<li class="content">
[0:1]<b style="margin: 20px;">MEM_MODE</b> (def=0x0)    //    MEM_MODE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010004<b style="margin: 20px;">PMC</b>//   SYSCFG peripheral mode configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DP_USB_PU_EN</b> (def=0x0)    //    DP_USB_PU_EN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010008<b style="margin: 20px;">EXTICR1</b>//   SYSCFG external interrupt configuration register 1</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI0</b> (def=0x0)    //    EXTI0
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI1</b> (def=0x0)    //    EXTI1
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI2</b> (def=0x0)    //    EXTI2
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI3</b> (def=0x0)    //    EXTI3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001000C<b style="margin: 20px;">EXTICR2</b>//   SYSCFG external interrupt configuration register 2</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI4</b> (def=0x0)    //    EXTI4
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI5</b> (def=0x0)    //    EXTI5
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI6</b> (def=0x0)    //    EXTI6
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI7</b> (def=0x0)    //    EXTI7
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010010<b style="margin: 20px;">EXTICR3</b>//   SYSCFG external interrupt configuration register 3</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI8</b> (def=0x0)    //    EXTI8
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI9</b> (def=0x0)    //    EXTI9
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI10</b> (def=0x0)    //    EXTI10
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI11</b> (def=0x0)    //    EXTI11
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010014<b style="margin: 20px;">EXTICR4</b>//   SYSCFG external interrupt configuration register 4</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EXTI12</b> (def=0x0)    //    EXTI12
</li>
<li class="content">
[4:7]<b style="margin: 20px;">EXTI13</b> (def=0x0)    //    EXTI13
</li>
<li class="content">
[8:11]<b style="margin: 20px;">EXTI14</b> (def=0x0)    //    EXTI14
</li>
<li class="content">
[12:15]<b style="margin: 20px;">EXTI15</b> (def=0x0)    //    EXTI15
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C00<b style="margin: 20px;">COMP</b>// Comparators</summary>
<ul>
<li class="content"><details><summary>0x40007C00<b style="margin: 20px;">CSR</b>//   COMP comparator control and status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">_10KPU</b> (def=0x0)    //    10KPU
</li>
<li class="content">
[1]<b style="margin: 20px;">_400KPU</b> (def=0x0)    //    400KPU
</li>
<li class="content">
[2]<b style="margin: 20px;">_10KPD</b> (def=0x0)    //    10KPD
</li>
<li class="content">
[3]<b style="margin: 20px;">_400KPD</b> (def=0x0)    //    400KPD
</li>
<li class="content">
[4]<b style="margin: 20px;">CMP1EN</b> (def=0x0)    //    CMP1EN
</li>
<li class="content">
[7]<b style="margin: 20px;">CMP1OUT</b> (def=0x0)    //    CMP1OUT
</li>
<li class="content">
[10]<b style="margin: 20px;">CMP2EN</b> (def=0x0)    //    CMP2EN
</li>
<li class="content">
[12]<b style="margin: 20px;">SPEED</b> (def=0x0)    //    SPEED
</li>
<li class="content">
[13]<b style="margin: 20px;">CMP2OUT</b> (def=0x0)    //    CMP2OUT
</li>
<li class="content">
[16]<b style="margin: 20px;">VREFOUTEN</b> (def=0x0)    //    VREFOUTEN
</li>
<li class="content">
[17]<b style="margin: 20px;">WNDEN</b> (def=0x0)    //    WNDEN
</li>
<li class="content">
[18:20]<b style="margin: 20px;">INSEL</b> (def=0x0)    //    INSEL
</li>
<li class="content">
[21:23]<b style="margin: 20px;">OUTSEL</b> (def=0x0)    //    OUTSEL
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007400<b style="margin: 20px;">DAC</b>// Digital-to-analog converter</summary>
<ul>
<li class="content"><details><summary>0x40007400<b style="margin: 20px;">CR</b>//   DAC control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EN1</b> (def=0x0)    //    EN1
</li>
<li class="content">
[1]<b style="margin: 20px;">BOFF1</b> (def=0x0)    //    BOFF1
</li>
<li class="content">
[2]<b style="margin: 20px;">TEN1</b> (def=0x0)    //    TEN1
</li>
<li class="content">
[3:5]<b style="margin: 20px;">TSEL1</b> (def=0x0)    //    TSEL1
</li>
<li class="content">
[6:7]<b style="margin: 20px;">WAVE1</b> (def=0x0)    //    WAVE1
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MAMP1</b> (def=0x0)    //    MAMP1
</li>
<li class="content">
[12]<b style="margin: 20px;">DMAEN1</b> (def=0x0)    //    DMAEN1
</li>
<li class="content">
[13]<b style="margin: 20px;">DMAUDRIE1</b> (def=0x0)    //    DMAUDRIE1
</li>
<li class="content">
[16]<b style="margin: 20px;">EN2</b> (def=0x0)    //    EN2
</li>
<li class="content">
[17]<b style="margin: 20px;">BOFF2</b> (def=0x0)    //    BOFF2
</li>
<li class="content">
[18]<b style="margin: 20px;">TEN2</b> (def=0x0)    //    TEN2
</li>
<li class="content">
[19:21]<b style="margin: 20px;">TSEL2</b> (def=0x0)    //    TSEL2
</li>
<li class="content">
[22:23]<b style="margin: 20px;">WAVE2</b> (def=0x0)    //    WAVE2
</li>
<li class="content">
[24:27]<b style="margin: 20px;">MAMP2</b> (def=0x0)    //    MAMP2
</li>
<li class="content">
[28]<b style="margin: 20px;">DMAEN2</b> (def=0x0)    //    DMAEN2
</li>
<li class="content">
[29]<b style="margin: 20px;">DMAUDRIE2</b> (def=0x0)    //    DMAUDRIE2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007404<b style="margin: 20px;">SWTRIGR</b>//   DAC software trigger register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SWTRIG1</b> (def=0x0)    //    SWTRIG1
</li>
<li class="content">
[1]<b style="margin: 20px;">SWTRIG2</b> (def=0x0)    //    SWTRIG2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007408<b style="margin: 20px;">DHR12R1</b>//   DAC channel1 12-bit right-aligned data holding register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DACC1DHR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000740C<b style="margin: 20px;">DHR12L1</b>//   DAC channel1 12-bit left aligned data holding register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DACC1DHR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007410<b style="margin: 20px;">DHR8R1</b>//   DAC channel1 8-bit right aligned data holding register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DACC1DHR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007414<b style="margin: 20px;">DHR12R2</b>//   DAC channel2 12-bit right aligned data holding register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DACC2DHR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007418<b style="margin: 20px;">DHR12L2</b>//   DAC channel2 12-bit left aligned data holding register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DACC2DHR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000741C<b style="margin: 20px;">DHR8R2</b>//   DAC channel2 8-bit right-aligned data holding register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DACC2DHR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007420<b style="margin: 20px;">DHR12RD</b>//   Dual DAC 12-bit right-aligned data holding register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DACC1DHR
</li>
<li class="content">
[16:27]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DACC2DHR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007424<b style="margin: 20px;">DHR12LD</b>//   DUAL DAC 12-bit left aligned data holding register</summary>
<ul>
<li class="content">
[4:15]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DACC1DHR
</li>
<li class="content">
[20:31]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DACC2DHR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007428<b style="margin: 20px;">DHR8RD</b>//   DUAL DAC 8-bit right aligned data holding register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DACC1DHR</b> (def=0x0)    //    DACC1DHR
</li>
<li class="content">
[8:15]<b style="margin: 20px;">DACC2DHR</b> (def=0x0)    //    DACC2DHR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000742C<b style="margin: 20px;">DOR1</b>//   DAC channel1 data output register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC1DOR</b> (def=0x0)    //    DACC1DOR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007430<b style="margin: 20px;">DOR2</b>//   DAC channel2 data output register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DACC2DOR</b> (def=0x0)    //    DACC2DOR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007434<b style="margin: 20px;">SR</b>//   DAC status register</summary>
<ul>
<li class="content">
[13]<b style="margin: 20px;">DMAUDR1</b> (def=0x0)    //    DMAUDR1
</li>
<li class="content">
[29]<b style="margin: 20px;">DMAUDR2</b> (def=0x0)    //    DMAUDR2
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">PWR</b>// Power control</summary>
<ul>
<li class="content"><details><summary>0x40007000<b style="margin: 20px;">CR</b>//   PWR power control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LPDS</b> (def=0x0)    //    LPDS
</li>
<li class="content">
[1]<b style="margin: 20px;">PDDS</b> (def=0x0)    //    PDDS
</li>
<li class="content">
[2]<b style="margin: 20px;">CWUF</b> (def=0x0)    //    CWUF
</li>
<li class="content">
[3]<b style="margin: 20px;">CSBF</b> (def=0x0)    //    CSBF
</li>
<li class="content">
[4]<b style="margin: 20px;">PVDE</b> (def=0x0)    //    PVDE
</li>
<li class="content">
[5:7]<b style="margin: 20px;">PLS</b> (def=0x0)    //    PLS
</li>
<li class="content">
[8]<b style="margin: 20px;">DBP</b> (def=0x0)    //    DBP
</li>
<li class="content">
[9]<b style="margin: 20px;">ULP</b> (def=0x0)    //    ULP
</li>
<li class="content">
[10]<b style="margin: 20px;">FWU</b> (def=0x0)    //    FWU
</li>
<li class="content">
[11:12]<b style="margin: 20px;">VOS</b> (def=0x2)    //    VOS
</li>
<li class="content">
[14]<b style="margin: 20px;">LPRUN</b> (def=0x0)    //    LPRUN
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007004<b style="margin: 20px;">CSR</b>//   PWR power control/status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">WUF</b> (def=0x0)    //    WUF
</li>
<li class="content">
[1]<b style="margin: 20px;">SBF</b> (def=0x0)    //    SBF
</li>
<li class="content">
[2]<b style="margin: 20px;">PVDO</b> (def=0x0)    //    PVDO
</li>
<li class="content">
[3]<b style="margin: 20px;">VREFINTRDYF</b> (def=0x1)    //    VREFINTRDYF
</li>
<li class="content">
[4]<b style="margin: 20px;">VOSF</b> (def=0x0)    //    VOSF
</li>
<li class="content">
[8]<b style="margin: 20px;">EWUP1</b> (def=0x0)    //    EWUP1
</li>
<li class="content">
[9]<b style="margin: 20px;">EWUP2</b> (def=0x0)    //    EWUP2
</li>
<li class="content">
[10]<b style="margin: 20px;">EWUP3</b> (def=0x0)    //    EWUP3
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C00<b style="margin: 20px;">USB</b>// USB</summary>
<ul>
<li class="content"><details><summary>0x40005C00<b style="margin: 20px;">USB_EP0R</b>//   USB_EP0R</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    EA
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    STAT_TX
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    DTOG_TX
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    CTR_TX
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    EP_KIND
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    EP_TYPE
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    SETUP
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    STAT_RX
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    DTOG_RX
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    CTR_RX
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C04<b style="margin: 20px;">USB_EP1R</b>//   USB_EP1R</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    EA
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    STAT_TX
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    DTOG_TX
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    CTR_TX
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    EP_KIND
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    EP_TYPE
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    SETUP
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    STAT_RX
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    DTOG_RX
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    CTR_RX
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C08<b style="margin: 20px;">USB_EP2R</b>//   USB_EP2R</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    EA
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    STAT_TX
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    DTOG_TX
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    CTR_TX
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    EP_KIND
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    EP_TYPE
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    SETUP
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    STAT_RX
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    DTOG_RX
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    CTR_RX
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C0C<b style="margin: 20px;">USB_EP3R</b>//   USB_EP3R</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    EA
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    STAT_TX
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    DTOG_TX
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    CTR_TX
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    EP_KIND
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    EP_TYPE
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    SETUP
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    STAT_RX
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    DTOG_RX
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    CTR_RX
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C10<b style="margin: 20px;">USB_EP4R</b>//   USB_EP4R</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    EA
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    STAT_TX
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    DTOG_TX
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    CTR_TX
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    EP_KIND
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    EP_TYPE
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    SETUP
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    STAT_RX
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    DTOG_RX
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    CTR_RX
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C14<b style="margin: 20px;">USB_EP5R</b>//   USB_EP5R</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    EA
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    STAT_TX
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    DTOG_TX
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    CTR_TX
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    EP_KIND
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    EP_TYPE
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    SETUP
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    STAT_RX
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    DTOG_RX
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    CTR_RX
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C18<b style="margin: 20px;">USB_EP6R</b>//   USB_EP6R</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    EA
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    STAT_TX
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    DTOG_TX
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    CTR_TX
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    EP_KIND
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    EP_TYPE
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    SETUP
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    STAT_RX
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    DTOG_RX
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    CTR_RX
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C1C<b style="margin: 20px;">USB_EP7R</b>//   USB_EP7R</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EA</b> (def=0x0)    //    EA
</li>
<li class="content">
[4:5]<b style="margin: 20px;">STAT_TX</b> (def=0x0)    //    STAT_TX
</li>
<li class="content">
[6]<b style="margin: 20px;">DTOG_TX</b> (def=0x0)    //    DTOG_TX
</li>
<li class="content">
[7]<b style="margin: 20px;">CTR_TX</b> (def=0x0)    //    CTR_TX
</li>
<li class="content">
[8]<b style="margin: 20px;">EP_KIND</b> (def=0x0)    //    EP_KIND
</li>
<li class="content">
[9:10]<b style="margin: 20px;">EP_TYPE</b> (def=0x0)    //    EP_TYPE
</li>
<li class="content">
[11]<b style="margin: 20px;">SETUP</b> (def=0x0)    //    SETUP
</li>
<li class="content">
[12:13]<b style="margin: 20px;">STAT_RX</b> (def=0x0)    //    STAT_RX
</li>
<li class="content">
[14]<b style="margin: 20px;">DTOG_RX</b> (def=0x0)    //    DTOG_RX
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR_RX</b> (def=0x0)    //    CTR_RX
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C40<b style="margin: 20px;">USB_CNTR</b>//   USB_CNTR</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">FRES</b> (def=0x1)    //    FRES
</li>
<li class="content">
[1]<b style="margin: 20px;">PDWN</b> (def=0x1)    //    PDWN
</li>
<li class="content">
[2]<b style="margin: 20px;">LP_MODE</b> (def=0x0)    //    LP_MODE
</li>
<li class="content">
[3]<b style="margin: 20px;">FSUSP</b> (def=0x0)    //    FSUSP
</li>
<li class="content">
[4]<b style="margin: 20px;">RESUME</b> (def=0x0)    //    RESUME
</li>
<li class="content">
[8]<b style="margin: 20px;">ESOFM</b> (def=0x0)    //    ESOFM
</li>
<li class="content">
[9]<b style="margin: 20px;">SOFM</b> (def=0x0)    //    SOFM
</li>
<li class="content">
[10]<b style="margin: 20px;">RESETM</b> (def=0x0)    //    RESETM
</li>
<li class="content">
[11]<b style="margin: 20px;">SUSPM</b> (def=0x0)    //    SUSPM
</li>
<li class="content">
[12]<b style="margin: 20px;">WKUPM</b> (def=0x0)    //    WKUPM
</li>
<li class="content">
[13]<b style="margin: 20px;">ERRM</b> (def=0x0)    //    ERRM
</li>
<li class="content">
[14]<b style="margin: 20px;">PMAOVRM</b> (def=0x0)    //    PMAOVRM
</li>
<li class="content">
[15]<b style="margin: 20px;">CTRM</b> (def=0x0)    //    CTRM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C44<b style="margin: 20px;">USB_ISTR</b>//   USB_ISTR</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">EP_ID</b> (def=0x0)    //    EP_ID
</li>
<li class="content">
[4]<b style="margin: 20px;">DIR</b> (def=0x0)    //    DIR
</li>
<li class="content">
[8]<b style="margin: 20px;">ESOF</b> (def=0x0)    //    ESOF
</li>
<li class="content">
[9]<b style="margin: 20px;">SOF</b> (def=0x0)    //    SOF
</li>
<li class="content">
[10]<b style="margin: 20px;">RESET</b> (def=0x0)    //    RESET
</li>
<li class="content">
[11]<b style="margin: 20px;">SUSP</b> (def=0x0)    //    SUSP
</li>
<li class="content">
[12]<b style="margin: 20px;">WKUP</b> (def=0x0)    //    WKUP
</li>
<li class="content">
[13]<b style="margin: 20px;">ERR</b> (def=0x0)    //    ERR
</li>
<li class="content">
[14]<b style="margin: 20px;">PMAOVR</b> (def=0x0)    //    PMAOVR
</li>
<li class="content">
[15]<b style="margin: 20px;">CTR</b> (def=0x0)    //    CTR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C48<b style="margin: 20px;">USB_FNR</b>//   USB_FNR</summary>
<ul>
<li class="content">
[0:10]<b style="margin: 20px;">FN</b> (def=0x0)    //    FN
</li>
<li class="content">
[11:12]<b style="margin: 20px;">LSOF</b> (def=0x0)    //    LSOF
</li>
<li class="content">
[13]<b style="margin: 20px;">LCK</b> (def=0x0)    //    LCK
</li>
<li class="content">
[14]<b style="margin: 20px;">RXDM</b> (def=0x0)    //    RXDM
</li>
<li class="content">
[15]<b style="margin: 20px;">RXDP</b> (def=0x0)    //    RXDP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C4C<b style="margin: 20px;">USB_DADDR</b>//   USB_DADDR</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">ADD</b> (def=0x0)    //    ADD
</li>
<li class="content">
[7]<b style="margin: 20px;">EF</b> (def=0x0)    //    EF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005C50<b style="margin: 20px;">USB_BTABLE</b>//   USB_BTABLE</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">BTABLE</b> (def=0x0)    //    BTABLE
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005800<b style="margin: 20px;">I2C2</b>// Inter-integrated circuit</summary>
<ul>
<li class="content"><details><summary>0x40005800<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    PE
</li>
<li class="content">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBUS
</li>
<li class="content">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBTYPE
</li>
<li class="content">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ENARP
</li>
<li class="content">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    ENPEC
</li>
<li class="content">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    ENGC
</li>
<li class="content">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    NOSTRETCH
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    START
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP
</li>
<li class="content">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK
</li>
<li class="content">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    POS
</li>
<li class="content">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    PEC
</li>
<li class="content">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    ALERT
</li>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    SWRST
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005804<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    FREQ
</li>
<li class="content">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    ITERREN
</li>
<li class="content">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    ITEVTEN
</li>
<li class="content">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    ITBUFEN
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMAEN
</li>
<li class="content">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    LAST
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005808<b style="margin: 20px;">OAR1</b>//   Own address register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    ADD0
</li>
<li class="content">
[1:9]<b style="margin: 20px;">ADD</b> (def=0x0)    //    ADD
</li>
<li class="content">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    ADDMODE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000580C<b style="margin: 20px;">OAR2</b>//   Own address register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    ENDUAL
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    ADD2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005810<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DR</b> (def=0x0)    //    DR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005814<b style="margin: 20px;">SR1</b>//   Status register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    SB
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    ADDR
</li>
<li class="content">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    BTF
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    ADD10
</li>
<li class="content">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    STOPF
</li>
<li class="content">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    RxNE
</li>
<li class="content">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    TxE
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    BERR
</li>
<li class="content">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    ARLO
</li>
<li class="content">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    AF
</li>
<li class="content">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    OVR
</li>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PECERR
</li>
<li class="content">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    TIMEOUT
</li>
<li class="content">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBALERT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005818<b style="margin: 20px;">SR2</b>//   Status register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    MSL
</li>
<li class="content">
[1]<b style="margin: 20px;">BUSY</b> (def=0x1)    //    BUSY
</li>
<li class="content">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    TRA
</li>
<li class="content">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    GENCALL
</li>
<li class="content">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBDEFAULT
</li>
<li class="content">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBHOST
</li>
<li class="content">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    DUALF
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    PEC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000581C<b style="margin: 20px;">CCR</b>//   Clock control register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    CCR
</li>
<li class="content">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    DUTY
</li>
<li class="content">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    F_S
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005820<b style="margin: 20px;">TRISE</b>//   TRISE register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    TRISE
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">I2C1</b>// </summary>
<ul>
<li class="content"><details><summary>0x40005400<b style="margin: 20px;">CR1</b>//   Control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    PE
</li>
<li class="content">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBUS
</li>
<li class="content">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBTYPE
</li>
<li class="content">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ENARP
</li>
<li class="content">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    ENPEC
</li>
<li class="content">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    ENGC
</li>
<li class="content">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    NOSTRETCH
</li>
<li class="content">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    START
</li>
<li class="content">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    STOP
</li>
<li class="content">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    ACK
</li>
<li class="content">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    POS
</li>
<li class="content">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    PEC
</li>
<li class="content">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    ALERT
</li>
<li class="content">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    SWRST
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005404<b style="margin: 20px;">CR2</b>//   Control register 2</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    FREQ
</li>
<li class="content">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    ITERREN
</li>
<li class="content">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    ITEVTEN
</li>
<li class="content">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    ITBUFEN
</li>
<li class="content">
[11]<b style="margin: 20px;">DMAEN</b> (def=0x0)    //    DMAEN
</li>
<li class="content">
[12]<b style="margin: 20px;">LAST</b> (def=0x0)    //    LAST
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005408<b style="margin: 20px;">OAR1</b>//   Own address register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    ADD0
</li>
<li class="content">
[1:9]<b style="margin: 20px;">ADD</b> (def=0x0)    //    ADD
</li>
<li class="content">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    ADDMODE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000540C<b style="margin: 20px;">OAR2</b>//   Own address register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    ENDUAL
</li>
<li class="content">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    ADD2
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005410<b style="margin: 20px;">DR</b>//   Data register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">DR</b> (def=0x0)    //    DR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005414<b style="margin: 20px;">SR1</b>//   Status register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    SB
</li>
<li class="content">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    ADDR
</li>
<li class="content">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    BTF
</li>
<li class="content">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    ADD10
</li>
<li class="content">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    STOPF
</li>
<li class="content">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    RxNE
</li>
<li class="content">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    TxE
</li>
<li class="content">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    BERR
</li>
<li class="content">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    ARLO
</li>
<li class="content">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    AF
</li>
<li class="content">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    OVR
</li>
<li class="content">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PECERR
</li>
<li class="content">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    TIMEOUT
</li>
<li class="content">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBALERT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005418<b style="margin: 20px;">SR2</b>//   Status register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    MSL
</li>
<li class="content">
[1]<b style="margin: 20px;">BUSY</b> (def=0x1)    //    BUSY
</li>
<li class="content">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    TRA
</li>
<li class="content">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    GENCALL
</li>
<li class="content">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBDEFAULT
</li>
<li class="content">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBHOST
</li>
<li class="content">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    DUALF
</li>
<li class="content">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    PEC
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000541C<b style="margin: 20px;">CCR</b>//   Clock control register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    CCR
</li>
<li class="content">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    DUTY
</li>
<li class="content">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    F_S
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40005420<b style="margin: 20px;">TRISE</b>//   TRISE register</summary>
<ul>
<li class="content">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    TRISE
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">IWDG</b>// Independent watchdog</summary>
<ul>
<li class="content"><details><summary>0x40003000<b style="margin: 20px;">KR</b>//   Key register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">KR</b> (def=0x0)    //    KR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003004<b style="margin: 20px;">PR</b>//   Prescaler register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">PR</b> (def=0x0)    //    PR
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40003008<b style="margin: 20px;">RLR</b>//   Reload register</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">RL</b> (def=0xFFF)    //    RL
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000300C<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PVU</b> (def=0x0)    //    PVU
</li>
<li class="content">
[1]<b style="margin: 20px;">RVU</b> (def=0x0)    //    RVU
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">WWDG</b>// Window watchdog</summary>
<ul>
<li class="content"><details><summary>0x40002C00<b style="margin: 20px;">CR</b>//   Control register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">T</b> (def=0x7F)    //    T
</li>
<li class="content">
[7]<b style="margin: 20px;">WDGA</b> (def=0x0)    //    WDGA
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C04<b style="margin: 20px;">CFR</b>//   Configuration register</summary>
<ul>
<li class="content">
[0:6]<b style="margin: 20px;">W</b> (def=0x7F)    //    W
</li>
<li class="content">
[7:8]<b style="margin: 20px;">WDGTB</b> (def=0x0)    //    WDGTB
</li>
<li class="content">
[9]<b style="margin: 20px;">EWI</b> (def=0x0)    //    EWI
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002C08<b style="margin: 20px;">SR</b>//   Status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">EWIF</b> (def=0x0)    //    EWIF
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002800<b style="margin: 20px;">RTC</b>// Real-time clock</summary>
<ul>
<li class="content"><details><summary>0x40002800<b style="margin: 20px;">TR</b>//   RTC time register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">SU</b> (def=0x0)    //    SU
</li>
<li class="content">
[4:6]<b style="margin: 20px;">ST</b> (def=0x0)    //    ST
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MNU</b> (def=0x0)    //    MNU
</li>
<li class="content">
[12:14]<b style="margin: 20px;">MNT</b> (def=0x0)    //    MNT
</li>
<li class="content">
[16:19]<b style="margin: 20px;">HU</b> (def=0x0)    //    HU
</li>
<li class="content">
[20:21]<b style="margin: 20px;">HT</b> (def=0x0)    //    HT
</li>
<li class="content">
[22]<b style="margin: 20px;">PM</b> (def=0x0)    //    PM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002804<b style="margin: 20px;">DR</b>//   RTC date register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DU</b> (def=0x1)    //    DU
</li>
<li class="content">
[4:5]<b style="margin: 20px;">DT</b> (def=0x0)    //    DT
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MU</b> (def=0x1)    //    MU
</li>
<li class="content">
[12]<b style="margin: 20px;">MT</b> (def=0x0)    //    MT
</li>
<li class="content">
[13:15]<b style="margin: 20px;">WDU</b> (def=0x1)    //    WDU
</li>
<li class="content">
[16:19]<b style="margin: 20px;">YU</b> (def=0x0)    //    YU
</li>
<li class="content">
[20:23]<b style="margin: 20px;">YT</b> (def=0x0)    //    YT
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002808<b style="margin: 20px;">CR</b>//   RTC control register</summary>
<ul>
<li class="content">
[0:2]<b style="margin: 20px;">WUCKSEL</b> (def=0x0)    //    WUCKSEL
</li>
<li class="content">
[3]<b style="margin: 20px;">TSEDGE</b> (def=0x0)    //    TSEDGE
</li>
<li class="content">
[4]<b style="margin: 20px;">REFCKON</b> (def=0x0)    //    REFCKON
</li>
<li class="content">
[6]<b style="margin: 20px;">FMT</b> (def=0x0)    //    FMT
</li>
<li class="content">
[7]<b style="margin: 20px;">DCE</b> (def=0x0)    //    DCE
</li>
<li class="content">
[8]<b style="margin: 20px;">ALRAE</b> (def=0x0)    //    ALRAE
</li>
<li class="content">
[9]<b style="margin: 20px;">ALRBE</b> (def=0x0)    //    ALRBE
</li>
<li class="content">
[10]<b style="margin: 20px;">WUTE</b> (def=0x0)    //    WUTE
</li>
<li class="content">
[11]<b style="margin: 20px;">TSE</b> (def=0x0)    //    TSE
</li>
<li class="content">
[12]<b style="margin: 20px;">ALRAIE</b> (def=0x0)    //    ALRAIE
</li>
<li class="content">
[13]<b style="margin: 20px;">ALRBIE</b> (def=0x0)    //    ALRBIE
</li>
<li class="content">
[14]<b style="margin: 20px;">WUTIE</b> (def=0x0)    //    WUTIE
</li>
<li class="content">
[15]<b style="margin: 20px;">TSIE</b> (def=0x0)    //    TSIE
</li>
<li class="content">
[16]<b style="margin: 20px;">ADD1H</b> (def=0x0)    //    ADD1H
</li>
<li class="content">
[17]<b style="margin: 20px;">SUB1H</b> (def=0x0)    //    SUB1H
</li>
<li class="content">
[18]<b style="margin: 20px;">BCK</b> (def=0x0)    //    BCK
</li>
<li class="content">
[20]<b style="margin: 20px;">POL</b> (def=0x0)    //    POL
</li>
<li class="content">
[21:22]<b style="margin: 20px;">OSEL</b> (def=0x0)    //    OSEL
</li>
<li class="content">
[23]<b style="margin: 20px;">COE</b> (def=0x0)    //    COE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000280C<b style="margin: 20px;">ISR</b>//   RTC initialization and status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ALRAWF</b> (def=0x1)    //    ALRAWF
</li>
<li class="content">
[1]<b style="margin: 20px;">ALRBWF</b> (def=0x1)    //    ALRBWF
</li>
<li class="content">
[2]<b style="margin: 20px;">WUTWF</b> (def=0x1)    //    WUTWF
</li>
<li class="content">
[4]<b style="margin: 20px;">INITS</b> (def=0x0)    //    INITS
</li>
<li class="content">
[5]<b style="margin: 20px;">RSF</b> (def=0x0)    //    RSF
</li>
<li class="content">
[6]<b style="margin: 20px;">INITF</b> (def=0x0)    //    INITF
</li>
<li class="content">
[7]<b style="margin: 20px;">INIT</b> (def=0x0)    //    INIT
</li>
<li class="content">
[8]<b style="margin: 20px;">ALRAF</b> (def=0x0)    //    ALRAF
</li>
<li class="content">
[9]<b style="margin: 20px;">ALRBF</b> (def=0x0)    //    ALRBF
</li>
<li class="content">
[10]<b style="margin: 20px;">WUTF</b> (def=0x0)    //    WUTF
</li>
<li class="content">
[11]<b style="margin: 20px;">TSF</b> (def=0x0)    //    TSF
</li>
<li class="content">
[12]<b style="margin: 20px;">TSOVF</b> (def=0x0)    //    TSOVF
</li>
<li class="content">
[13]<b style="margin: 20px;">TAMPF</b> (def=0x0)    //    TAMPF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002810<b style="margin: 20px;">PRER</b>//   RTC prescaler register</summary>
<ul>
<li class="content">
[0:12]<b style="margin: 20px;">PREDIV_S</b> (def=0xFF)    //    PREDIV_S
</li>
<li class="content">
[16:22]<b style="margin: 20px;">PREDIV_A</b> (def=0x7F)    //    PREDIV_A
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002814<b style="margin: 20px;">WUTR</b>//   RTC wakeup timer register</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">WUARV</b> (def=0xFFFF)    //    WUARV
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002818<b style="margin: 20px;">CALIBR</b>//   RTC calibration register</summary>
<ul>
<li class="content">
[0:4]<b style="margin: 20px;">DC</b> (def=0x0)    //    DC
</li>
<li class="content">
[7]<b style="margin: 20px;">DCS</b> (def=0x0)    //    DCS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000281C<b style="margin: 20px;">ALRMAR</b>//   RTC alarm A register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">SU</b> (def=0x0)    //    SU
</li>
<li class="content">
[4:6]<b style="margin: 20px;">ST</b> (def=0x0)    //    ST
</li>
<li class="content">
[7]<b style="margin: 20px;">MSK0</b> (def=0x0)    //    MSK0
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MNU</b> (def=0x0)    //    MNU
</li>
<li class="content">
[12:14]<b style="margin: 20px;">MNT</b> (def=0x0)    //    MNT
</li>
<li class="content">
[15]<b style="margin: 20px;">MSK1</b> (def=0x0)    //    MSK1
</li>
<li class="content">
[16:19]<b style="margin: 20px;">HU</b> (def=0x0)    //    HU
</li>
<li class="content">
[20:21]<b style="margin: 20px;">HT</b> (def=0x0)    //    HT
</li>
<li class="content">
[22]<b style="margin: 20px;">PM</b> (def=0x0)    //    PM
</li>
<li class="content">
[23]<b style="margin: 20px;">MSK2</b> (def=0x0)    //    MSK2
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DU</b> (def=0x0)    //    DU
</li>
<li class="content">
[28:29]<b style="margin: 20px;">DT</b> (def=0x0)    //    DT
</li>
<li class="content">
[30]<b style="margin: 20px;">WDSEL</b> (def=0x0)    //    WDSEL
</li>
<li class="content">
[31]<b style="margin: 20px;">MSK3</b> (def=0x0)    //    MSK3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002820<b style="margin: 20px;">ALRMBR</b>//   RTC alarm B register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">SU</b> (def=0x0)    //    SU
</li>
<li class="content">
[4:6]<b style="margin: 20px;">ST</b> (def=0x0)    //    ST
</li>
<li class="content">
[7]<b style="margin: 20px;">MSK0</b> (def=0x0)    //    MSK0
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MNU</b> (def=0x0)    //    MNU
</li>
<li class="content">
[12:14]<b style="margin: 20px;">MNT</b> (def=0x0)    //    MNT
</li>
<li class="content">
[15]<b style="margin: 20px;">MSK1</b> (def=0x0)    //    MSK1
</li>
<li class="content">
[16:19]<b style="margin: 20px;">HU</b> (def=0x0)    //    HU
</li>
<li class="content">
[20:21]<b style="margin: 20px;">HT</b> (def=0x0)    //    HT
</li>
<li class="content">
[22]<b style="margin: 20px;">PM</b> (def=0x0)    //    PM
</li>
<li class="content">
[23]<b style="margin: 20px;">MSK2</b> (def=0x0)    //    MSK2
</li>
<li class="content">
[24:27]<b style="margin: 20px;">DU</b> (def=0x0)    //    DU
</li>
<li class="content">
[28:29]<b style="margin: 20px;">DT</b> (def=0x0)    //    DT
</li>
<li class="content">
[30]<b style="margin: 20px;">WDSEL</b> (def=0x0)    //    WDSEL
</li>
<li class="content">
[31]<b style="margin: 20px;">MSK3</b> (def=0x0)    //    MSK3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002824<b style="margin: 20px;">WPR</b>//   RTC write protection register</summary>
<ul>
<li class="content">
[0:7]<b style="margin: 20px;">KEY</b> (def=0x0)    //    KEY
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002830<b style="margin: 20px;">TSTR</b>//   RTC time stamp time register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">SU</b> (def=0x0)    //    SU
</li>
<li class="content">
[4:6]<b style="margin: 20px;">ST</b> (def=0x0)    //    ST
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MNU</b> (def=0x0)    //    MNU
</li>
<li class="content">
[12:14]<b style="margin: 20px;">MNT</b> (def=0x0)    //    MNT
</li>
<li class="content">
[16:19]<b style="margin: 20px;">HU</b> (def=0x0)    //    HU
</li>
<li class="content">
[20:21]<b style="margin: 20px;">HT</b> (def=0x0)    //    HT
</li>
<li class="content">
[22]<b style="margin: 20px;">PM</b> (def=0x0)    //    PM
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002834<b style="margin: 20px;">TSDR</b>//   RTC time stamp date register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">DU</b> (def=0x0)    //    DU
</li>
<li class="content">
[4:5]<b style="margin: 20px;">DT</b> (def=0x0)    //    DT
</li>
<li class="content">
[8:11]<b style="margin: 20px;">MU</b> (def=0x0)    //    MU
</li>
<li class="content">
[12]<b style="margin: 20px;">MT</b> (def=0x0)    //    MT
</li>
<li class="content">
[13:15]<b style="margin: 20px;">WDU</b> (def=0x0)    //    WDU
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002840<b style="margin: 20px;">TAFCR</b>//   RTC tamper and alternate function configuration register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TAMPE</b> (def=0x0)    //    TAMPE
</li>
<li class="content">
[1]<b style="margin: 20px;">TAMPEDGE</b> (def=0x0)    //    TAMPEDGE
</li>
<li class="content">
[2]<b style="margin: 20px;">TAMPIE</b> (def=0x0)    //    TAMPIE
</li>
<li class="content">
[18]<b style="margin: 20px;">ALARMOUTTYPE</b> (def=0x0)    //    ALARMOUTTYPE
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002850<b style="margin: 20px;">BK0R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK0R</b> (def=0x0)    //    BK0R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002854<b style="margin: 20px;">BK1R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK1R</b> (def=0x0)    //    BK1R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002858<b style="margin: 20px;">BK2R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK2R</b> (def=0x0)    //    BK2R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000285C<b style="margin: 20px;">BK3R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK3R</b> (def=0x0)    //    BK3R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002860<b style="margin: 20px;">BK4R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK4R</b> (def=0x0)    //    BK3R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002864<b style="margin: 20px;">BK5R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK5R</b> (def=0x0)    //    BK5R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002868<b style="margin: 20px;">BK6R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK6R</b> (def=0x0)    //    BK6R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000286C<b style="margin: 20px;">BK7R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK7R</b> (def=0x0)    //    BK7R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002870<b style="margin: 20px;">BK8R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK8R</b> (def=0x0)    //    BK8R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002874<b style="margin: 20px;">BK9R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK9R</b> (def=0x0)    //    BK9R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002878<b style="margin: 20px;">BK10R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK10R</b> (def=0x0)    //    BK10R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000287C<b style="margin: 20px;">BK11R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK11R</b> (def=0x0)    //    BK11R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002880<b style="margin: 20px;">BK12R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK12R</b> (def=0x0)    //    BK12R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002884<b style="margin: 20px;">BK13R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK13R</b> (def=0x0)    //    BK13R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002888<b style="margin: 20px;">BK14R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK14R</b> (def=0x0)    //    BK14R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000288C<b style="margin: 20px;">BK15R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK15R</b> (def=0x0)    //    BK15R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002890<b style="margin: 20px;">BK16R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK16R</b> (def=0x0)    //    BK16R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002894<b style="margin: 20px;">BK17R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK17R</b> (def=0x0)    //    BK17R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002898<b style="margin: 20px;">BK18R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK18R</b> (def=0x0)    //    BK18R
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000289C<b style="margin: 20px;">BK19R</b>//   RTC backup register</summary>
<ul>
<li class="content">
[0:31]<b style="margin: 20px;">BK19R</b> (def=0x0)    //    BK19R
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002400<b style="margin: 20px;">LCD</b>// LCD controller</summary>
<ul>
<li class="content"><details><summary>0x40002400<b style="margin: 20px;">CR</b>//   LCD control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">LCDEN</b> (def=0x0)    //    LCDEN
</li>
<li class="content">
[1]<b style="margin: 20px;">VSEL</b> (def=0x0)    //    VSEL
</li>
<li class="content">
[2:4]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    DUTY
</li>
<li class="content">
[5:6]<b style="margin: 20px;">BIAS</b> (def=0x0)    //    BIAS
</li>
<li class="content">
[7]<b style="margin: 20px;">MUX_SEG</b> (def=0x0)    //    MUX_SEG
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002404<b style="margin: 20px;">FCR</b>//   LCD frame control register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">HD</b> (def=0x0)    //    HD
</li>
<li class="content">
[1]<b style="margin: 20px;">SOFIE</b> (def=0x0)    //    SOFIE
</li>
<li class="content">
[3]<b style="margin: 20px;">UDDIE</b> (def=0x0)    //    UDDIE
</li>
<li class="content">
[4:6]<b style="margin: 20px;">PON</b> (def=0x0)    //    PON
</li>
<li class="content">
[7:9]<b style="margin: 20px;">DEAD</b> (def=0x0)    //    DEAD
</li>
<li class="content">
[10:12]<b style="margin: 20px;">CC</b> (def=0x0)    //    CC
</li>
<li class="content">
[13:15]<b style="margin: 20px;">BLINKF</b> (def=0x0)    //    BLINKF
</li>
<li class="content">
[16:17]<b style="margin: 20px;">BLINK</b> (def=0x0)    //    BLINK
</li>
<li class="content">
[18:21]<b style="margin: 20px;">DIV</b> (def=0x0)    //    DIV
</li>
<li class="content">
[22:25]<b style="margin: 20px;">PS</b> (def=0x0)    //    PS
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002408<b style="margin: 20px;">SR</b>//   LCD status register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ENS</b> (def=0x0)    //    ENS
</li>
<li class="content">
[1]<b style="margin: 20px;">SOF</b> (def=0x0)    //    SOF
</li>
<li class="content">
[2]<b style="margin: 20px;">UDR</b> (def=0x0)    //    UDR
</li>
<li class="content">
[3]<b style="margin: 20px;">UDD</b> (def=0x0)    //    UDD
</li>
<li class="content">
[4]<b style="margin: 20px;">RDY</b> (def=0x0)    //    RDY
</li>
<li class="content">
[5]<b style="margin: 20px;">FCRSF</b> (def=0x1)    //    FCRSF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000240C<b style="margin: 20px;">CLR</b>//   LCD clear register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">ENS</b> (def=0x0)    //    ENS
</li>
<li class="content">
[1]<b style="margin: 20px;">SOF</b> (def=0x0)    //    SOF
</li>
<li class="content">
[2]<b style="margin: 20px;">UDR</b> (def=0x0)    //    UDR
</li>
<li class="content">
[3]<b style="margin: 20px;">UDD</b> (def=0x0)    //    UDD
</li>
<li class="content">
[4]<b style="margin: 20px;">RDY</b> (def=0x0)    //    RDY
</li>
<li class="content">
[5]<b style="margin: 20px;">FCRSF</b> (def=0x0)    //    FCRSF
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002414<b style="margin: 20px;">RAM_COM00</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002418<b style="margin: 20px;">RAM_COM01</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S32</b> (def=0x0)    //    S32
</li>
<li class="content">
[1]<b style="margin: 20px;">S33</b> (def=0x0)    //    S33
</li>
<li class="content">
[2]<b style="margin: 20px;">S34</b> (def=0x0)    //    S34
</li>
<li class="content">
[3]<b style="margin: 20px;">S35</b> (def=0x0)    //    S35
</li>
<li class="content">
[4]<b style="margin: 20px;">S36</b> (def=0x0)    //    S36
</li>
<li class="content">
[5]<b style="margin: 20px;">S37</b> (def=0x0)    //    S37
</li>
<li class="content">
[6]<b style="margin: 20px;">S38</b> (def=0x0)    //    S38
</li>
<li class="content">
[7]<b style="margin: 20px;">S39</b> (def=0x0)    //    S39
</li>
<li class="content">
[8]<b style="margin: 20px;">S40</b> (def=0x0)    //    S40
</li>
<li class="content">
[9]<b style="margin: 20px;">S41</b> (def=0x0)    //    S41
</li>
<li class="content">
[10]<b style="margin: 20px;">S42</b> (def=0x0)    //    S42
</li>
<li class="content">
[11]<b style="margin: 20px;">S43</b> (def=0x0)    //    S43
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000241C<b style="margin: 20px;">RAM_COM10</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002420<b style="margin: 20px;">RAM_COM11</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S32</b> (def=0x0)    //    S32
</li>
<li class="content">
[1]<b style="margin: 20px;">S33</b> (def=0x0)    //    S33
</li>
<li class="content">
[2]<b style="margin: 20px;">S34</b> (def=0x0)    //    S34
</li>
<li class="content">
[3]<b style="margin: 20px;">S35</b> (def=0x0)    //    S35
</li>
<li class="content">
[4]<b style="margin: 20px;">S36</b> (def=0x0)    //    S36
</li>
<li class="content">
[5]<b style="margin: 20px;">S37</b> (def=0x0)    //    S37
</li>
<li class="content">
[6]<b style="margin: 20px;">S38</b> (def=0x0)    //    S38
</li>
<li class="content">
[7]<b style="margin: 20px;">S39</b> (def=0x0)    //    S39
</li>
<li class="content">
[8]<b style="margin: 20px;">S40</b> (def=0x0)    //    S40
</li>
<li class="content">
[9]<b style="margin: 20px;">S41</b> (def=0x0)    //    S41
</li>
<li class="content">
[10]<b style="margin: 20px;">S42</b> (def=0x0)    //    S42
</li>
<li class="content">
[11]<b style="margin: 20px;">S43</b> (def=0x0)    //    S43
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002424<b style="margin: 20px;">RAM_COM20</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002428<b style="margin: 20px;">RAM_COM21</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S32</b> (def=0x0)    //    S32
</li>
<li class="content">
[1]<b style="margin: 20px;">S33</b> (def=0x0)    //    S33
</li>
<li class="content">
[2]<b style="margin: 20px;">S34</b> (def=0x0)    //    S34
</li>
<li class="content">
[3]<b style="margin: 20px;">S35</b> (def=0x0)    //    S35
</li>
<li class="content">
[4]<b style="margin: 20px;">S36</b> (def=0x0)    //    S36
</li>
<li class="content">
[5]<b style="margin: 20px;">S37</b> (def=0x0)    //    S37
</li>
<li class="content">
[6]<b style="margin: 20px;">S38</b> (def=0x0)    //    S38
</li>
<li class="content">
[7]<b style="margin: 20px;">S39</b> (def=0x0)    //    S39
</li>
<li class="content">
[8]<b style="margin: 20px;">S40</b> (def=0x0)    //    S40
</li>
<li class="content">
[9]<b style="margin: 20px;">S41</b> (def=0x0)    //    S41
</li>
<li class="content">
[10]<b style="margin: 20px;">S42</b> (def=0x0)    //    S42
</li>
<li class="content">
[11]<b style="margin: 20px;">S43</b> (def=0x0)    //    S43
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000242C<b style="margin: 20px;">RAM_COM30</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002430<b style="margin: 20px;">RAM_COM31</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S32</b> (def=0x0)    //    S32
</li>
<li class="content">
[1]<b style="margin: 20px;">S33</b> (def=0x0)    //    S33
</li>
<li class="content">
[2]<b style="margin: 20px;">S34</b> (def=0x0)    //    S34
</li>
<li class="content">
[3]<b style="margin: 20px;">S35</b> (def=0x0)    //    S35
</li>
<li class="content">
[4]<b style="margin: 20px;">S36</b> (def=0x0)    //    S36
</li>
<li class="content">
[5]<b style="margin: 20px;">S37</b> (def=0x0)    //    S37
</li>
<li class="content">
[6]<b style="margin: 20px;">S38</b> (def=0x0)    //    S38
</li>
<li class="content">
[7]<b style="margin: 20px;">S39</b> (def=0x0)    //    S39
</li>
<li class="content">
[8]<b style="margin: 20px;">S40</b> (def=0x0)    //    S40
</li>
<li class="content">
[9]<b style="margin: 20px;">S41</b> (def=0x0)    //    S41
</li>
<li class="content">
[10]<b style="margin: 20px;">S42</b> (def=0x0)    //    S42
</li>
<li class="content">
[11]<b style="margin: 20px;">S43</b> (def=0x0)    //    S43
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002434<b style="margin: 20px;">RAM_COM40</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002438<b style="margin: 20px;">RAM_COM41</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S32</b> (def=0x0)    //    S32
</li>
<li class="content">
[1]<b style="margin: 20px;">S33</b> (def=0x0)    //    S33
</li>
<li class="content">
[2]<b style="margin: 20px;">S34</b> (def=0x0)    //    S34
</li>
<li class="content">
[3]<b style="margin: 20px;">S35</b> (def=0x0)    //    S35
</li>
<li class="content">
[4]<b style="margin: 20px;">S36</b> (def=0x0)    //    S36
</li>
<li class="content">
[5]<b style="margin: 20px;">S37</b> (def=0x0)    //    S37
</li>
<li class="content">
[6]<b style="margin: 20px;">S38</b> (def=0x0)    //    S38
</li>
<li class="content">
[7]<b style="margin: 20px;">S39</b> (def=0x0)    //    S39
</li>
<li class="content">
[8]<b style="margin: 20px;">S40</b> (def=0x0)    //    S40
</li>
<li class="content">
[9]<b style="margin: 20px;">S41</b> (def=0x0)    //    S41
</li>
<li class="content">
[10]<b style="margin: 20px;">S42</b> (def=0x0)    //    S42
</li>
<li class="content">
[11]<b style="margin: 20px;">S43</b> (def=0x0)    //    S43
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000243C<b style="margin: 20px;">RAM_COM50</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002440<b style="margin: 20px;">RAM_COM51</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S32</b> (def=0x0)    //    S32
</li>
<li class="content">
[1]<b style="margin: 20px;">S33</b> (def=0x0)    //    S33
</li>
<li class="content">
[2]<b style="margin: 20px;">S34</b> (def=0x0)    //    S34
</li>
<li class="content">
[3]<b style="margin: 20px;">S35</b> (def=0x0)    //    S35
</li>
<li class="content">
[4]<b style="margin: 20px;">S36</b> (def=0x0)    //    S36
</li>
<li class="content">
[5]<b style="margin: 20px;">S37</b> (def=0x0)    //    S37
</li>
<li class="content">
[6]<b style="margin: 20px;">S38</b> (def=0x0)    //    S38
</li>
<li class="content">
[7]<b style="margin: 20px;">S39</b> (def=0x0)    //    S39
</li>
<li class="content">
[8]<b style="margin: 20px;">S40</b> (def=0x0)    //    S40
</li>
<li class="content">
[9]<b style="margin: 20px;">S41</b> (def=0x0)    //    S41
</li>
<li class="content">
[10]<b style="margin: 20px;">S42</b> (def=0x0)    //    S42
</li>
<li class="content">
[11]<b style="margin: 20px;">S43</b> (def=0x0)    //    S43
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002444<b style="margin: 20px;">RAM_COM60</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002448<b style="margin: 20px;">RAM_COM61</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S32</b> (def=0x0)    //    S32
</li>
<li class="content">
[1]<b style="margin: 20px;">S33</b> (def=0x0)    //    S33
</li>
<li class="content">
[2]<b style="margin: 20px;">S34</b> (def=0x0)    //    S34
</li>
<li class="content">
[3]<b style="margin: 20px;">S35</b> (def=0x0)    //    S35
</li>
<li class="content">
[4]<b style="margin: 20px;">S36</b> (def=0x0)    //    S36
</li>
<li class="content">
[5]<b style="margin: 20px;">S37</b> (def=0x0)    //    S37
</li>
<li class="content">
[6]<b style="margin: 20px;">S38</b> (def=0x0)    //    S38
</li>
<li class="content">
[7]<b style="margin: 20px;">S39</b> (def=0x0)    //    S39
</li>
<li class="content">
[8]<b style="margin: 20px;">S40</b> (def=0x0)    //    S40
</li>
<li class="content">
[9]<b style="margin: 20px;">S41</b> (def=0x0)    //    S41
</li>
<li class="content">
[10]<b style="margin: 20px;">S42</b> (def=0x0)    //    S42
</li>
<li class="content">
[11]<b style="margin: 20px;">S43</b> (def=0x0)    //    S43
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4000244C<b style="margin: 20px;">RAM_COM70</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S00</b> (def=0x0)    //    S00
</li>
<li class="content">
[1]<b style="margin: 20px;">S01</b> (def=0x0)    //    S01
</li>
<li class="content">
[2]<b style="margin: 20px;">S02</b> (def=0x0)    //    S02
</li>
<li class="content">
[3]<b style="margin: 20px;">S03</b> (def=0x0)    //    S03
</li>
<li class="content">
[4]<b style="margin: 20px;">S04</b> (def=0x0)    //    S04
</li>
<li class="content">
[5]<b style="margin: 20px;">S05</b> (def=0x0)    //    S05
</li>
<li class="content">
[6]<b style="margin: 20px;">S06</b> (def=0x0)    //    S06
</li>
<li class="content">
[7]<b style="margin: 20px;">S07</b> (def=0x0)    //    S07
</li>
<li class="content">
[8]<b style="margin: 20px;">S08</b> (def=0x0)    //    S08
</li>
<li class="content">
[9]<b style="margin: 20px;">S09</b> (def=0x0)    //    S09
</li>
<li class="content">
[10]<b style="margin: 20px;">S10</b> (def=0x0)    //    S10
</li>
<li class="content">
[11]<b style="margin: 20px;">S11</b> (def=0x0)    //    S11
</li>
<li class="content">
[12]<b style="margin: 20px;">S12</b> (def=0x0)    //    S12
</li>
<li class="content">
[13]<b style="margin: 20px;">S13</b> (def=0x0)    //    S13
</li>
<li class="content">
[14]<b style="margin: 20px;">S14</b> (def=0x0)    //    S14
</li>
<li class="content">
[15]<b style="margin: 20px;">S15</b> (def=0x0)    //    S15
</li>
<li class="content">
[16]<b style="margin: 20px;">S16</b> (def=0x0)    //    S16
</li>
<li class="content">
[17]<b style="margin: 20px;">S17</b> (def=0x0)    //    S17
</li>
<li class="content">
[18]<b style="margin: 20px;">S18</b> (def=0x0)    //    S18
</li>
<li class="content">
[19]<b style="margin: 20px;">S19</b> (def=0x0)    //    S19
</li>
<li class="content">
[20]<b style="margin: 20px;">S20</b> (def=0x0)    //    S20
</li>
<li class="content">
[21]<b style="margin: 20px;">S21</b> (def=0x0)    //    S21
</li>
<li class="content">
[22]<b style="margin: 20px;">S22</b> (def=0x0)    //    S22
</li>
<li class="content">
[23]<b style="margin: 20px;">S23</b> (def=0x0)    //    S23
</li>
<li class="content">
[24]<b style="margin: 20px;">S24</b> (def=0x0)    //    S24
</li>
<li class="content">
[25]<b style="margin: 20px;">S25</b> (def=0x0)    //    S25
</li>
<li class="content">
[26]<b style="margin: 20px;">S26</b> (def=0x0)    //    S26
</li>
<li class="content">
[27]<b style="margin: 20px;">S27</b> (def=0x0)    //    S27
</li>
<li class="content">
[28]<b style="margin: 20px;">S28</b> (def=0x0)    //    S28
</li>
<li class="content">
[29]<b style="margin: 20px;">S29</b> (def=0x0)    //    S29
</li>
<li class="content">
[30]<b style="margin: 20px;">S30</b> (def=0x0)    //    S30
</li>
<li class="content">
[31]<b style="margin: 20px;">S31</b> (def=0x0)    //    S31
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40002450<b style="margin: 20px;">RAM_COM71</b>//   LCD display memory</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">S32</b> (def=0x0)    //    S32
</li>
<li class="content">
[1]<b style="margin: 20px;">S33</b> (def=0x0)    //    S33
</li>
<li class="content">
[2]<b style="margin: 20px;">S34</b> (def=0x0)    //    S34
</li>
<li class="content">
[3]<b style="margin: 20px;">S35</b> (def=0x0)    //    S35
</li>
<li class="content">
[4]<b style="margin: 20px;">S36</b> (def=0x0)    //    S36
</li>
<li class="content">
[5]<b style="margin: 20px;">S37</b> (def=0x0)    //    S37
</li>
<li class="content">
[6]<b style="margin: 20px;">S38</b> (def=0x0)    //    S38
</li>
<li class="content">
[7]<b style="margin: 20px;">S39</b> (def=0x0)    //    S39
</li>
<li class="content">
[8]<b style="margin: 20px;">S40</b> (def=0x0)    //    S40
</li>
<li class="content">
[9]<b style="margin: 20px;">S41</b> (def=0x0)    //    S41
</li>
<li class="content">
[10]<b style="margin: 20px;">S42</b> (def=0x0)    //    S42
</li>
<li class="content">
[11]<b style="margin: 20px;">S43</b> (def=0x0)    //    S43
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0xE0042000<b style="margin: 20px;">DBG</b>// Debug support</summary>
<ul>
<li class="content"><details><summary>0xE0042000<b style="margin: 20px;">DBGMCU_IDCODE</b>//   IDCODE</summary>
<ul>
<li class="content">
[0:11]<b style="margin: 20px;">DEV_ID</b> (def=0x416)    //    DEV_ID
</li>
<li class="content">
[16:31]<b style="margin: 20px;">REV_ID</b> (def=0x1000)    //    REV_ID
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE0042004<b style="margin: 20px;">DBGMCU_CR</b>//   Control Register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DBG_SLEEP</b> (def=0x0)    //    DBG_SLEEP
</li>
<li class="content">
[1]<b style="margin: 20px;">DBG_STOP</b> (def=0x0)    //    DBG_STOP
</li>
<li class="content">
[2]<b style="margin: 20px;">DBG_STANDBY</b> (def=0x0)    //    DBG_STANDBY
</li>
<li class="content">
[5]<b style="margin: 20px;">TRACE_IOEN</b> (def=0x0)    //    TRACE_IOEN
</li>
<li class="content">
[6:7]<b style="margin: 20px;">TRACE_MODE</b> (def=0x0)    //    TRACE_MODE
</li>
<li class="content">
[16]<b style="margin: 20px;">DBG_I2C2_SMBUS_TIMEOUT</b> (def=0x0)    //    DBG_I2C2_SMBUS_TIMEOUT
</li>
<li class="content">
[17]<b style="margin: 20px;">DBG_TIM8_STOP</b> (def=0x0)    //    DBG_TIM8_STOP
</li>
<li class="content">
[18]<b style="margin: 20px;">DBG_TIM5_STOP</b> (def=0x0)    //    DBG_TIM5_STOP
</li>
<li class="content">
[19]<b style="margin: 20px;">DBG_TIM6_STOP</b> (def=0x0)    //    DBG_TIM6_STOP
</li>
<li class="content">
[20]<b style="margin: 20px;">DBG_TIM7_STOP</b> (def=0x0)    //    DBG_TIM7_STOP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE0042008<b style="margin: 20px;">DBGMCU_APB1_FZ</b>//   Debug MCU APB1 Freeze registe</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">DBG_TIM2_STOP</b> (def=0x0)    //    DBG_TIM2_STOP
</li>
<li class="content">
[1]<b style="margin: 20px;">DBG_TIM3__STOP</b> (def=0x0)    //    DBG_TIM3 _STOP
</li>
<li class="content">
[2]<b style="margin: 20px;">DBG_TIM4_STOP</b> (def=0x0)    //    DBG_TIM4_STOP
</li>
<li class="content">
[3]<b style="margin: 20px;">DBG_TIM5_STOP</b> (def=0x0)    //    DBG_TIM5_STOP
</li>
<li class="content">
[4]<b style="margin: 20px;">DBG_TIM6_STOP</b> (def=0x0)    //    DBG_TIM6_STOP
</li>
<li class="content">
[5]<b style="margin: 20px;">DBG_TIM7_STOP</b> (def=0x0)    //    DBG_TIM7_STOP
</li>
<li class="content">
[6]<b style="margin: 20px;">DBG_TIM12_STOP</b> (def=0x0)    //    DBG_TIM12_STOP
</li>
<li class="content">
[7]<b style="margin: 20px;">DBG_TIM13_STOP</b> (def=0x0)    //    DBG_TIM13_STOP
</li>
<li class="content">
[8]<b style="margin: 20px;">DBG_TIM14_STOP</b> (def=0x0)    //    DBG_TIM14_STOP
</li>
<li class="content">
[11]<b style="margin: 20px;">DBG_WWDG_STOP</b> (def=0x0)    //    DBG_WWDG_STOP
</li>
<li class="content">
[12]<b style="margin: 20px;">DBG_IWDEG_STOP</b> (def=0x0)    //    DBG_IWDEG_STOP
</li>
<li class="content">
[21]<b style="margin: 20px;">DBG_J2C1_SMBUS_TIMEOUT</b> (def=0x0)    //    DBG_J2C1_SMBUS_TIMEOUT
</li>
<li class="content">
[22]<b style="margin: 20px;">DBG_J2C2_SMBUS_TIMEOUT</b> (def=0x0)    //    DBG_J2C2_SMBUS_TIMEOUT
</li>
<li class="content">
[23]<b style="margin: 20px;">DBG_J2C3SMBUS_TIMEOUT</b> (def=0x0)    //    DBG_J2C3SMBUS_TIMEOUT
</li>
<li class="content">
[25]<b style="margin: 20px;">DBG_CAN1_STOP</b> (def=0x0)    //    DBG_CAN1_STOP
</li>
<li class="content">
[26]<b style="margin: 20px;">DBG_CAN2_STOP</b> (def=0x0)    //    DBG_CAN2_STOP
</li>
</ul>
</details></li>
<li class="content"><details><summary>0xE004200C<b style="margin: 20px;">DBGMCU_APB2_FZ</b>//   Debug MCU APB2 Freeze registe</summary>
<ul>
<li class="content">
[3]<b style="margin: 20px;">DBG_TIM11_STOP</b> (def=0x0)    //    no info available
</li>
<li class="content">
[1]<b style="margin: 20px;">DBG_TIM9_STOP</b> (def=0x0)    //    no info available
</li>
<li class="content">
[2]<b style="margin: 20px;">DBG_TIM10_STOP</b> (def=0x0)    //    no info available
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">EXTI</b>// External interrupt/event controller</summary>
<ul>
<li class="content"><details><summary>0x40010400<b style="margin: 20px;">IMR</b>//   Interrupt mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Event mask on line 0
</li>
<li class="content">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Event mask on line 1
</li>
<li class="content">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Event mask on line 2
</li>
<li class="content">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Event mask on line 3
</li>
<li class="content">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Event mask on line 4
</li>
<li class="content">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Event mask on line 5
</li>
<li class="content">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Event mask on line 6
</li>
<li class="content">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Event mask on line 7
</li>
<li class="content">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Event mask on line 8
</li>
<li class="content">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Event mask on line 9
</li>
<li class="content">
[10]<b style="margin: 20px;">MR10</b> (def=0x0)    //    Event mask on line 10
</li>
<li class="content">
[11]<b style="margin: 20px;">MR11</b> (def=0x0)    //    Event mask on line 11
</li>
<li class="content">
[12]<b style="margin: 20px;">MR12</b> (def=0x0)    //    Event mask on line 12
</li>
<li class="content">
[13]<b style="margin: 20px;">MR13</b> (def=0x0)    //    Event mask on line 13
</li>
<li class="content">
[14]<b style="margin: 20px;">MR14</b> (def=0x0)    //    Event mask on line 14
</li>
<li class="content">
[15]<b style="margin: 20px;">MR15</b> (def=0x0)    //    Event mask on line 15
</li>
<li class="content">
[16]<b style="margin: 20px;">MR16</b> (def=0x0)    //    Event mask on line 16
</li>
<li class="content">
[17]<b style="margin: 20px;">MR17</b> (def=0x0)    //    Event mask on line 17
</li>
<li class="content">
[18]<b style="margin: 20px;">MR18</b> (def=0x0)    //    Event mask on line 18
</li>
<li class="content">
[19]<b style="margin: 20px;">MR19</b> (def=0x0)    //    Event mask on line 19
</li>
<li class="content">
[20]<b style="margin: 20px;">MR20</b> (def=0x0)    //    Event mask on line 20
</li>
<li class="content">
[21]<b style="margin: 20px;">MR21</b> (def=0x0)    //    Event mask on line 21
</li>
<li class="content">
[22]<b style="margin: 20px;">MR22</b> (def=0x0)    //    Event mask on line 22
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010408<b style="margin: 20px;">RTSR</b>//   Rising trigger selection register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[10]<b style="margin: 20px;">TR10</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[11]<b style="margin: 20px;">TR11</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[12]<b style="margin: 20px;">TR12</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[13]<b style="margin: 20px;">TR13</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[14]<b style="margin: 20px;">TR14</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[15]<b style="margin: 20px;">TR15</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[16]<b style="margin: 20px;">TR16</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[17]<b style="margin: 20px;">TR17</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[18]<b style="margin: 20px;">TR18</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[19]<b style="margin: 20px;">TR19</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[20]<b style="margin: 20px;">TR20</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[21]<b style="margin: 20px;">TR21</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
<li class="content">
[22]<b style="margin: 20px;">TR22</b> (def=0x0)    //    Rising trigger event configuration bit of line x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010410<b style="margin: 20px;">SWIER</b>//   Software interrupt event register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">SWIER0</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[1]<b style="margin: 20px;">SWIER1</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[2]<b style="margin: 20px;">SWIER2</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[3]<b style="margin: 20px;">SWIER3</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[4]<b style="margin: 20px;">SWIER4</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[5]<b style="margin: 20px;">SWIER5</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[6]<b style="margin: 20px;">SWIER6</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[7]<b style="margin: 20px;">SWIER7</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[8]<b style="margin: 20px;">SWIER8</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[9]<b style="margin: 20px;">SWIER9</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[10]<b style="margin: 20px;">SWIER10</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[11]<b style="margin: 20px;">SWIER11</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[12]<b style="margin: 20px;">SWIER12</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[13]<b style="margin: 20px;">SWIER13</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[14]<b style="margin: 20px;">SWIER14</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[15]<b style="margin: 20px;">SWIER15</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[16]<b style="margin: 20px;">SWIER16</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[17]<b style="margin: 20px;">SWIER17</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[18]<b style="margin: 20px;">SWIER18</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[19]<b style="margin: 20px;">SWIER19</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[20]<b style="margin: 20px;">SWIER20</b> (def=0x0)    //    Software Interrupt on line x
</li>
<li class="content">
[21]<b style="margin: 20px;">SWIER22</b> (def=0x0)    //    Software Interrupt on line x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010404<b style="margin: 20px;">EMR</b>//   Event mask register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">MR0</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[1]<b style="margin: 20px;">MR1</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[2]<b style="margin: 20px;">MR2</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[3]<b style="margin: 20px;">MR3</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[4]<b style="margin: 20px;">MR4</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[5]<b style="margin: 20px;">MR5</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[6]<b style="margin: 20px;">MR6</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[7]<b style="margin: 20px;">MR7</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[8]<b style="margin: 20px;">MR8</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[9]<b style="margin: 20px;">MR9</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[10]<b style="margin: 20px;">MR10</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[11]<b style="margin: 20px;">MR11</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[12]<b style="margin: 20px;">MR12</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[13]<b style="margin: 20px;">MR13</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[14]<b style="margin: 20px;">MR14</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[15]<b style="margin: 20px;">MR15</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[16]<b style="margin: 20px;">MR16</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[17]<b style="margin: 20px;">MR17</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[18]<b style="margin: 20px;">MR18</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[19]<b style="margin: 20px;">MR19</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[20]<b style="margin: 20px;">MR20</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[21]<b style="margin: 20px;">MR21</b> (def=0x0)    //    Event mask on line x
</li>
<li class="content">
[22]<b style="margin: 20px;">MR22</b> (def=0x0)    //    Event mask on line x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x4001040C<b style="margin: 20px;">FTSR</b>//   Falling trigger selection register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">TR0</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[1]<b style="margin: 20px;">TR1</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[2]<b style="margin: 20px;">TR2</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[3]<b style="margin: 20px;">TR3</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[4]<b style="margin: 20px;">TR4</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[5]<b style="margin: 20px;">TR5</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[6]<b style="margin: 20px;">TR6</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[7]<b style="margin: 20px;">TR7</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[8]<b style="margin: 20px;">TR8</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[9]<b style="margin: 20px;">TR9</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[10]<b style="margin: 20px;">TR10</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[11]<b style="margin: 20px;">TR11</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[12]<b style="margin: 20px;">TR12</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[13]<b style="margin: 20px;">TR13</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[14]<b style="margin: 20px;">TR14</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[15]<b style="margin: 20px;">TR15</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[16]<b style="margin: 20px;">TR16</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[17]<b style="margin: 20px;">TR17</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[18]<b style="margin: 20px;">TR18</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[19]<b style="margin: 20px;">TR19</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[20]<b style="margin: 20px;">TR20</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[21]<b style="margin: 20px;">TR21</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
<li class="content">
[22]<b style="margin: 20px;">TR22</b> (def=0x0)    //    Falling trigger event configuration bit of line x
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40010414<b style="margin: 20px;">PR</b>//   Pending register</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">PR0</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[1]<b style="margin: 20px;">PR1</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[2]<b style="margin: 20px;">PR2</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[3]<b style="margin: 20px;">PR3</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[4]<b style="margin: 20px;">PR4</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[5]<b style="margin: 20px;">PR5</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[6]<b style="margin: 20px;">PR6</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[7]<b style="margin: 20px;">PR7</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[8]<b style="margin: 20px;">PR8</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[9]<b style="margin: 20px;">PR9</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[10]<b style="margin: 20px;">PR10</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[11]<b style="margin: 20px;">PR11</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[12]<b style="margin: 20px;">PR12</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[13]<b style="margin: 20px;">PR13</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[14]<b style="margin: 20px;">PR14</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[15]<b style="margin: 20px;">PR15</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[16]<b style="margin: 20px;">PR16</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[17]<b style="margin: 20px;">PR17</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[18]<b style="margin: 20px;">PR218</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[19]<b style="margin: 20px;">PR19</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[20]<b style="margin: 20px;">PR20</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[21]<b style="margin: 20px;">PR21</b> (def=0x0)    //    Pending bit x
</li>
<li class="content">
[22]<b style="margin: 20px;">PR22</b> (def=0x0)    //    Pending bit x
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C04<b style="margin: 20px;">RI</b>// Routing interface (RI)</summary>
<ul>
<li class="content"><details><summary>0x40007C04<b style="margin: 20px;">ICR</b>//   RI input capture register</summary>
<ul>
<li class="content">
[0:3]<b style="margin: 20px;">IC1IOS</b> (def=0x0)    //    IC1IOS
</li>
<li class="content">
[4:7]<b style="margin: 20px;">IC2IOS</b> (def=0x0)    //    IC2IOS
</li>
<li class="content">
[8:11]<b style="margin: 20px;">IC3IOS</b> (def=0x0)    //    IC3IOS
</li>
<li class="content">
[12:15]<b style="margin: 20px;">IC4IOS</b> (def=0x0)    //    IC4IOS
</li>
<li class="content">
[16:17]<b style="margin: 20px;">TIM</b> (def=0x0)    //    TIM
</li>
<li class="content">
[18]<b style="margin: 20px;">IC1</b> (def=0x0)    //    IC1
</li>
<li class="content">
[19]<b style="margin: 20px;">IC2</b> (def=0x0)    //    IC2
</li>
<li class="content">
[20]<b style="margin: 20px;">IC3</b> (def=0x0)    //    IC3
</li>
<li class="content">
[21]<b style="margin: 20px;">IC4</b> (def=0x0)    //    IC4
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C08<b style="margin: 20px;">ASCR1</b>//   RI analog switches control register 1</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">CH0</b> (def=0x0)    //    CH0
</li>
<li class="content">
[1]<b style="margin: 20px;">CH1</b> (def=0x0)    //    CH1
</li>
<li class="content">
[2]<b style="margin: 20px;">CH2</b> (def=0x0)    //    CH2
</li>
<li class="content">
[3]<b style="margin: 20px;">CH3</b> (def=0x0)    //    CH3
</li>
<li class="content">
[6]<b style="margin: 20px;">CH6</b> (def=0x0)    //    CH6
</li>
<li class="content">
[7]<b style="margin: 20px;">CH7</b> (def=0x0)    //    CH7
</li>
<li class="content">
[8]<b style="margin: 20px;">CH8</b> (def=0x0)    //    CH8
</li>
<li class="content">
[9]<b style="margin: 20px;">CH9</b> (def=0x0)    //    CH9
</li>
<li class="content">
[10]<b style="margin: 20px;">CH10</b> (def=0x0)    //    CH10
</li>
<li class="content">
[11]<b style="margin: 20px;">CH11</b> (def=0x0)    //    CH11
</li>
<li class="content">
[12]<b style="margin: 20px;">CH12</b> (def=0x0)    //    CH12
</li>
<li class="content">
[13]<b style="margin: 20px;">CH13</b> (def=0x0)    //    CH13
</li>
<li class="content">
[14]<b style="margin: 20px;">CH14</b> (def=0x0)    //    CH14
</li>
<li class="content">
[15]<b style="margin: 20px;">CH15</b> (def=0x0)    //    CH15
</li>
<li class="content">
[18]<b style="margin: 20px;">CH18</b> (def=0x0)    //    CH18
</li>
<li class="content">
[19]<b style="margin: 20px;">CH19</b> (def=0x0)    //    CH19
</li>
<li class="content">
[20]<b style="margin: 20px;">CH20</b> (def=0x0)    //    CH20
</li>
<li class="content">
[21]<b style="margin: 20px;">CH21</b> (def=0x0)    //    CH21
</li>
<li class="content">
[22]<b style="margin: 20px;">CH22</b> (def=0x0)    //    CH22
</li>
<li class="content">
[23]<b style="margin: 20px;">CH23</b> (def=0x0)    //    CH23
</li>
<li class="content">
[24]<b style="margin: 20px;">CH24</b> (def=0x0)    //    CH24
</li>
<li class="content">
[25]<b style="margin: 20px;">CH25</b> (def=0x0)    //    CH25
</li>
<li class="content">
[26]<b style="margin: 20px;">VCOMP</b> (def=0x0)    //    VCOMP
</li>
<li class="content">
[31]<b style="margin: 20px;">ST</b> (def=0x0)    //    ST
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C0C<b style="margin: 20px;">ASCR2</b>//   RI analog switches control register 2</summary>
<ul>
<li class="content">
[0]<b style="margin: 20px;">GR10_1</b> (def=0x0)    //    GR10_1
</li>
<li class="content">
[1]<b style="margin: 20px;">GR10_2</b> (def=0x0)    //    GR10_2
</li>
<li class="content">
[2]<b style="margin: 20px;">GR10_3</b> (def=0x0)    //    GR10_3
</li>
<li class="content">
[3]<b style="margin: 20px;">GR10_4</b> (def=0x0)    //    GR10_4
</li>
<li class="content">
[4]<b style="margin: 20px;">GR6_1</b> (def=0x0)    //    GR6_1
</li>
<li class="content">
[5]<b style="margin: 20px;">GR6_2</b> (def=0x0)    //    GR6_2
</li>
<li class="content">
[6]<b style="margin: 20px;">GR5_1</b> (def=0x0)    //    GR5_1
</li>
<li class="content">
[7]<b style="margin: 20px;">GR5_2</b> (def=0x0)    //    GR5_2
</li>
<li class="content">
[8]<b style="margin: 20px;">GR5_3</b> (def=0x0)    //    GR5_3
</li>
<li class="content">
[9]<b style="margin: 20px;">GR4_1</b> (def=0x0)    //    GR4_1
</li>
<li class="content">
[10]<b style="margin: 20px;">GR4_2</b> (def=0x0)    //    GR4_2
</li>
<li class="content">
[11]<b style="margin: 20px;">GR4_3</b> (def=0x0)    //    GR4_3
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C10<b style="margin: 20px;">HYSCR1</b>//   RI hysteresis control register 1</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PA</b> (def=0x0)    //    PA
</li>
<li class="content">
[16:31]<b style="margin: 20px;">PB</b> (def=0x0)    //    PB
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C14<b style="margin: 20px;">HYSCR2</b>//   RI hysteresis control register 2</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PC</b> (def=0x0)    //    PC
</li>
<li class="content">
[16:31]<b style="margin: 20px;">PD</b> (def=0x0)    //    PD
</li>
</ul>
</details></li>
<li class="content"><details><summary>0x40007C18<b style="margin: 20px;">HYSCR3</b>//   RI hysteresis control register 3</summary>
<ul>
<li class="content">
[0:15]<b style="margin: 20px;">PE</b> (def=0x0)    //    PE
</li>
</ul>
</details></li>
</ul>
</details></li>
</ul>

  </body>
</html>
