-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    inStream_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    inStream_empty_n : IN STD_LOGIC;
    inStream_read : OUT STD_LOGIC;
    compressdStream_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    compressdStream_full_n : IN STD_LOGIC;
    compressdStream_write : OUT STD_LOGIC;
    compressdStream_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    compressdStream_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    arrayidx55_promoted157_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    arrayidx46_3_promoted155_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    arrayidx65_promoted153_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    arrayidx61_promoted151_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    arrayidx58_promoted149_reload : IN STD_LOGIC_VECTOR (7 downto 0);
    sub34 : IN STD_LOGIC_VECTOR (31 downto 0);
    dict_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    dict_ce0 : OUT STD_LOGIC;
    dict_we0 : OUT STD_LOGIC;
    dict_d0 : OUT STD_LOGIC_VECTOR (431 downto 0);
    dict_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    dict_ce1 : OUT STD_LOGIC;
    dict_q1 : IN STD_LOGIC_VECTOR (431 downto 0);
    present_window_15_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_15_out_ap_vld : OUT STD_LOGIC;
    present_window_14_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_14_out_ap_vld : OUT STD_LOGIC;
    present_window_13_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_13_out_ap_vld : OUT STD_LOGIC;
    present_window_12_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_12_out_ap_vld : OUT STD_LOGIC;
    present_window_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    present_window_11_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of lz4CompressEngineRun_lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_FFFFFFFB : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111011";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln87_reg_2508 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln87_fu_430_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal inStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal compressdStream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal i_1_reg_2503 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal i_1_reg_2503_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln87_reg_2508_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln87_reg_2508_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal present_window_12_load_reg_2512 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal present_window_12_load_reg_2512_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_13_load_reg_2524 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_13_load_reg_2524_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_14_load_reg_2536 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_14_load_reg_2536_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_15_load_reg_2548 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_15_load_reg_2548_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_11_load_reg_2560 : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_11_load_reg_2560_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal present_window_11_load_reg_2560_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal inStream_read_reg_2572 : STD_LOGIC_VECTOR (7 downto 0);
    signal dict_addr_reg_2583 : STD_LOGIC_VECTOR (10 downto 0);
    signal currIdx_fu_546_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal currIdx_reg_2589 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_6_fu_710_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_6_reg_2601 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_4_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_4_reg_2607 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_4_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_4_reg_2613 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_reg_2618 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln141_fu_760_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln141_reg_2623 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln141_1_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_1_reg_2628 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_18_fu_924_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_18_reg_2633 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_9_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_9_reg_2639 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_10_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_10_reg_2645 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_2_fu_968_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_2_reg_2650 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln141_1_fu_974_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln141_1_reg_2655 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln141_3_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_3_reg_2660 : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_2_reg_2665 : STD_LOGIC_VECTOR (23 downto 0);
    signal len_28_fu_1095_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_28_reg_2670 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_13_fu_1118_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_13_reg_2675 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_15_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_15_reg_2681 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_16_fu_1149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_16_reg_2686 : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_3_reg_2691 : STD_LOGIC_VECTOR (23 downto 0);
    signal len_40_fu_1253_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_40_reg_2696 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_18_fu_1276_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_18_reg_2701 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_21_fu_1292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_21_reg_2707 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_22_fu_1307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_22_reg_2712 : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_4_reg_2717 : STD_LOGIC_VECTOR (23 downto 0);
    signal len_52_fu_1411_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_52_reg_2722 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_23_fu_1434_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_23_reg_2727 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_27_fu_1450_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_27_reg_2733 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_28_fu_1465_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_28_reg_2738 : STD_LOGIC_VECTOR (0 downto 0);
    signal compareIdx_5_reg_2743 : STD_LOGIC_VECTOR (23 downto 0);
    signal len_64_fu_1569_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_64_reg_2748 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_28_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_28_reg_2753 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_33_fu_1608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_33_reg_2759 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_34_fu_1623_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln135_34_reg_2764 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_offset_2_fu_1882_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_offset_2_reg_2769 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln149_2_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln149_2_reg_2774 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_4_fu_1926_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_4_reg_2779 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_3_fu_2024_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_offset_3_reg_2785 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_75_fu_2054_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_75_reg_2790 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_4_fu_2152_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_offset_4_reg_2796 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_76_fu_2182_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_76_reg_2801 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_5_fu_2280_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal match_offset_5_reg_2807 : STD_LOGIC_VECTOR (31 downto 0);
    signal len_77_fu_2310_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_77_reg_2812 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln149_4_fu_2340_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln149_4_reg_2818 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal zext_ln115_fu_516_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_272 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal i_2_fu_436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal present_window_11_fu_276 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_block_pp0_stage0_grp0 : BOOLEAN;
    signal present_window_12_fu_280 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal present_window_13_fu_284 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal present_window_14_fu_288 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal present_window_15_fu_292 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_01001_grp0 : BOOLEAN;
    signal dict_ce1_local : STD_LOGIC;
    signal dict_we0_local : STD_LOGIC;
    signal dictWriteValue_fu_559_p9 : STD_LOGIC_VECTOR (431 downto 0);
    signal dict_ce0_local : STD_LOGIC;
    signal trunc_ln109_fu_462_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal shl_ln109_2_fu_482_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln111_fu_490_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal xor_ln111_fu_494_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln109_1_fu_474_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln111_1_fu_500_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal xor_ln111_1_fu_504_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln_fu_466_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal hash_fu_510_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln116_fu_551_p1 : STD_LOGIC_VECTOR (359 downto 0);
    signal trunc_ln121_fu_555_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal compareIdx_fu_574_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal trunc_ln135_fu_588_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal len_fu_592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_607_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_fu_617_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_1_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln135_fu_597_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_1_fu_628_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_644_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_1_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_2_fu_636_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_2_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_3_fu_665_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_4_fu_671_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_4_fu_683_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_2_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln131_fu_679_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_3_fu_698_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_5_fu_704_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_5_fu_718_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_3_fu_728_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_739_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln133_fu_584_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_766_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal compareIdx_1_fu_782_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_9_fu_796_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal len_12_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_821_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_6_fu_831_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_5_fu_815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_6_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln135_1_fu_811_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_13_fu_842_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_858_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_7_fu_868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_14_fu_850_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_7_fu_873_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_15_fu_879_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_16_fu_885_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_8_fu_897_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_8_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln131_1_fu_893_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_8_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_17_fu_918_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_10_fu_932_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_9_fu_942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_953_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln133_1_fu_792_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_980_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_13_fu_1006_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal len_24_fu_1016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_fu_1031_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_12_fu_1041_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_10_fu_1025_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_11_fu_1046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln135_2_fu_1021_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_25_fu_1052_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_1068_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_13_fu_1078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_26_fu_1060_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_12_fu_1083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_27_fu_1089_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_1103_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_14_fu_1113_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1124_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_18_fu_1139_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1164_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal len_36_fu_1174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_20_fu_1189_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_18_fu_1199_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_15_fu_1183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_16_fu_1204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln135_3_fu_1179_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_37_fu_1210_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_21_fu_1226_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_19_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_38_fu_1218_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_17_fu_1241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_39_fu_1247_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_1261_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_20_fu_1271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_23_fu_1282_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_fu_1297_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_25_fu_1322_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal len_48_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_26_fu_1347_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_24_fu_1357_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_20_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_21_fu_1362_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln135_4_fu_1337_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_49_fu_1368_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_27_fu_1384_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_25_fu_1394_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_50_fu_1376_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_22_fu_1399_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_51_fu_1405_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_28_fu_1419_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_26_fu_1429_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1440_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_1455_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_fu_1480_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal len_60_fu_1490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_32_fu_1505_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_30_fu_1515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_25_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal done_26_fu_1520_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln135_5_fu_1495_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal len_61_fu_1526_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_33_fu_1542_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_31_fu_1552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_62_fu_1534_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal done_27_fu_1557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_63_fu_1563_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_1577_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln135_32_fu_1587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1598_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_36_fu_1613_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal len_7_fu_1628_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_8_fu_1633_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln135_fu_1639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_9_fu_1643_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_10_fu_1649_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_fu_1665_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln142_fu_1670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_1_fu_1681_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_fu_1676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_2_fu_1686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_72_fu_1692_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_19_fu_1706_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_20_fu_1711_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln135_5_fu_1717_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_21_fu_1721_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_22_fu_1727_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_offset_1_fu_1743_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln142_1_fu_1748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_fu_1735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_4_fu_1759_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_3_fu_1754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_5_fu_1764_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_73_fu_1770_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln149_1_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln131_2_fu_1795_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_29_fu_1798_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_30_fu_1804_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_14_fu_1811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_31_fu_1815_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_32_fu_1821_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln135_10_fu_1829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_33_fu_1834_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_34_fu_1840_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln133_2_fu_1792_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln141_2_fu_1861_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_1866_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln142_2_fu_1888_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_4_fu_1856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_38_fu_1848_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_5_fu_1876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_7_fu_1900_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_6_fu_1894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_8_fu_1906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_74_fu_1912_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal match_length_2_fu_1784_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln131_3_fu_1937_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_41_fu_1940_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_42_fu_1946_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_19_fu_1953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_43_fu_1957_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_44_fu_1963_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln135_15_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_45_fu_1976_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_46_fu_1982_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln133_3_fu_1934_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln141_3_fu_2003_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_fu_2008_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln142_3_fu_2030_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_6_fu_1998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_40_fu_1990_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_7_fu_2018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_10_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_9_fu_2036_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_11_fu_2048_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln131_4_fu_2065_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_53_fu_2068_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_54_fu_2074_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_24_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_55_fu_2085_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_56_fu_2091_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln135_20_fu_2099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_57_fu_2104_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_58_fu_2110_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln133_4_fu_2062_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln141_4_fu_2131_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_2136_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln142_4_fu_2158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_8_fu_2126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_2118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_9_fu_2146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_13_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_12_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_14_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln131_5_fu_2193_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_65_fu_2196_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_66_fu_2202_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal done_29_fu_2209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_67_fu_2213_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_68_fu_2219_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal or_ln135_25_fu_2227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal len_69_fu_2232_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal len_70_fu_2238_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln133_5_fu_2190_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln141_5_fu_2259_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_2264_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln142_5_fu_2286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_10_fu_2254_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_44_fu_2246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln141_11_fu_2274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_16_fu_2298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_15_fu_2292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln141_17_fu_2304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln149_fu_2318_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln149_1_fu_2322_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln149_fu_1700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln149_2_fu_2334_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln149_fu_2326_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln149_3_fu_2348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_6_fu_2352_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln149_4_fu_2358_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal match_length_8_fu_2363_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln149_5_fu_2370_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln149_2_fu_2386_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln149_3_fu_2389_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln149_4_fu_2400_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln149_5_fu_2403_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln149_fu_2375_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln149_1_fu_2392_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln149_2_fu_2406_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln149_1_fu_2381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln149_3_fu_2422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln149_3_fu_2414_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal match_length_10_fu_2435_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln149_5_fu_2428_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln127_fu_2442_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_53 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_enable_operation_60 : BOOLEAN;
    signal ap_enable_state3_pp0_iter2_stage0 : BOOLEAN;
    signal ap_enable_operation_64 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component lz4CompressEngineRun_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp0_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0)) then 
                    ap_block_pp0_stage0_subdone_grp0_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    i_fu_272_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln87_fu_430_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_272 <= i_2_fu_436_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_272 <= ap_const_lv32_5;
                end if;
            end if; 
        end if;
    end process;

    present_window_11_fu_276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_11_fu_276 <= arrayidx58_promoted149_reload;
                elsif (((icmp_ln87_reg_2508 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_11_fu_276 <= present_window_12_fu_280;
                end if;
            end if; 
        end if;
    end process;

    present_window_12_fu_280_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_12_fu_280 <= arrayidx61_promoted151_reload;
                elsif (((icmp_ln87_reg_2508 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_12_fu_280 <= present_window_13_fu_284;
                end if;
            end if; 
        end if;
    end process;

    present_window_13_fu_284_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_13_fu_284 <= arrayidx65_promoted153_reload;
                elsif (((icmp_ln87_reg_2508 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_13_fu_284 <= present_window_14_fu_288;
                end if;
            end if; 
        end if;
    end process;

    present_window_14_fu_288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_14_fu_288 <= arrayidx46_3_promoted155_reload;
                elsif (((icmp_ln87_reg_2508 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_14_fu_288 <= present_window_15_fu_292;
                end if;
            end if; 
        end if;
    end process;

    present_window_15_fu_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    present_window_15_fu_292 <= arrayidx55_promoted157_reload;
                elsif (((icmp_ln87_reg_2508 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    present_window_15_fu_292 <= inStream_dout;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                i_1_reg_2503 <= ap_sig_allocacmp_i_1;
                i_1_reg_2503_pp0_iter1_reg <= i_1_reg_2503;
                icmp_ln87_reg_2508 <= icmp_ln87_fu_430_p2;
                icmp_ln87_reg_2508_pp0_iter1_reg <= icmp_ln87_reg_2508;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                icmp_ln87_reg_2508_pp0_iter2_reg <= icmp_ln87_reg_2508_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                compareIdx_2_reg_2665 <= dict_q1(215 downto 192);
                compareIdx_3_reg_2691 <= dict_q1(287 downto 264);
                compareIdx_4_reg_2717 <= dict_q1(359 downto 336);
                compareIdx_5_reg_2743 <= dict_q1(431 downto 408);
                currIdx_reg_2589 <= currIdx_fu_546_p2;
                done_13_reg_2675 <= done_13_fu_1118_p2;
                done_18_reg_2701 <= done_18_fu_1276_p2;
                done_23_reg_2727 <= done_23_fu_1434_p2;
                done_28_reg_2753 <= done_28_fu_1592_p2;
                done_4_reg_2607 <= done_4_fu_733_p2;
                done_9_reg_2639 <= done_9_fu_947_p2;
                icmp_ln135_10_reg_2645 <= icmp_ln135_10_fu_963_p2;
                icmp_ln135_15_reg_2681 <= icmp_ln135_15_fu_1134_p2;
                icmp_ln135_16_reg_2686 <= icmp_ln135_16_fu_1149_p2;
                icmp_ln135_21_reg_2707 <= icmp_ln135_21_fu_1292_p2;
                icmp_ln135_22_reg_2712 <= icmp_ln135_22_fu_1307_p2;
                icmp_ln135_27_reg_2733 <= icmp_ln135_27_fu_1450_p2;
                icmp_ln135_28_reg_2738 <= icmp_ln135_28_fu_1465_p2;
                icmp_ln135_33_reg_2759 <= icmp_ln135_33_fu_1608_p2;
                icmp_ln135_34_reg_2764 <= icmp_ln135_34_fu_1623_p2;
                icmp_ln135_4_reg_2613 <= icmp_ln135_4_fu_749_p2;
                icmp_ln141_1_reg_2628 <= icmp_ln141_1_fu_776_p2;
                icmp_ln141_2_reg_2650 <= icmp_ln141_2_fu_968_p2;
                icmp_ln141_3_reg_2660 <= icmp_ln141_3_fu_990_p2;
                icmp_ln141_reg_2618 <= icmp_ln141_fu_754_p2;
                icmp_ln149_2_reg_2774 <= icmp_ln149_2_fu_1920_p2;
                len_18_reg_2633 <= len_18_fu_924_p3;
                len_28_reg_2670 <= len_28_fu_1095_p3;
                len_40_reg_2696 <= len_40_fu_1253_p3;
                len_52_reg_2722 <= len_52_fu_1411_p3;
                len_64_reg_2748 <= len_64_fu_1569_p3;
                len_6_reg_2601 <= len_6_fu_710_p3;
                len_75_reg_2790 <= len_75_fu_2054_p3;
                len_76_reg_2801 <= len_76_fu_2182_p3;
                len_77_reg_2812 <= len_77_fu_2310_p3;
                match_length_4_reg_2779 <= match_length_4_fu_1926_p3;
                match_offset_2_reg_2769 <= match_offset_2_fu_1882_p2;
                match_offset_3_reg_2785 <= match_offset_3_fu_2024_p2;
                match_offset_4_reg_2796 <= match_offset_4_fu_2152_p2;
                match_offset_5_reg_2807 <= match_offset_5_fu_2280_p2;
                present_window_11_load_reg_2560_pp0_iter2_reg <= present_window_11_load_reg_2560;
                present_window_11_load_reg_2560_pp0_iter3_reg <= present_window_11_load_reg_2560_pp0_iter2_reg;
                present_window_12_load_reg_2512_pp0_iter2_reg <= present_window_12_load_reg_2512;
                present_window_13_load_reg_2524_pp0_iter2_reg <= present_window_13_load_reg_2524;
                present_window_14_load_reg_2536_pp0_iter2_reg <= present_window_14_load_reg_2536;
                present_window_15_load_reg_2548_pp0_iter2_reg <= present_window_15_load_reg_2548;
                select_ln149_4_reg_2818 <= select_ln149_4_fu_2340_p3;
                sub_ln141_1_reg_2655 <= sub_ln141_1_fu_974_p2;
                sub_ln141_reg_2623 <= sub_ln141_fu_760_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                dict_addr_reg_2583 <= zext_ln115_fu_516_p1(11 - 1 downto 0);
                inStream_read_reg_2572 <= inStream_dout;
                present_window_11_load_reg_2560 <= present_window_11_fu_276;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                present_window_12_load_reg_2512 <= present_window_12_fu_280;
                present_window_13_load_reg_2524 <= present_window_13_fu_284;
                present_window_14_load_reg_2536 <= present_window_14_fu_288;
                present_window_15_load_reg_2548 <= present_window_15_fu_292;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    and_ln141_10_fu_2042_p2 <= (tmp_40_fu_1990_p3 and icmp_ln141_7_fu_2018_p2);
    and_ln141_11_fu_2048_p2 <= (and_ln141_9_fu_2036_p2 and and_ln141_10_fu_2042_p2);
    and_ln141_12_fu_2164_p2 <= (icmp_ln142_4_fu_2158_p2 and icmp_ln141_8_fu_2126_p2);
    and_ln141_13_fu_2170_p2 <= (tmp_42_fu_2118_p3 and icmp_ln141_9_fu_2146_p2);
    and_ln141_14_fu_2176_p2 <= (and_ln141_13_fu_2170_p2 and and_ln141_12_fu_2164_p2);
    and_ln141_15_fu_2292_p2 <= (icmp_ln142_5_fu_2286_p2 and icmp_ln141_10_fu_2254_p2);
    and_ln141_16_fu_2298_p2 <= (tmp_44_fu_2246_p3 and icmp_ln141_11_fu_2274_p2);
    and_ln141_17_fu_2304_p2 <= (and_ln141_16_fu_2298_p2 and and_ln141_15_fu_2292_p2);
    and_ln141_1_fu_1681_p2 <= (tmp_fu_1657_p3 and icmp_ln141_1_reg_2628);
    and_ln141_2_fu_1686_p2 <= (and_ln141_fu_1676_p2 and and_ln141_1_fu_1681_p2);
    and_ln141_3_fu_1754_p2 <= (icmp_ln142_1_fu_1748_p2 and icmp_ln141_2_reg_2650);
    and_ln141_4_fu_1759_p2 <= (tmp_12_fu_1735_p3 and icmp_ln141_3_reg_2660);
    and_ln141_5_fu_1764_p2 <= (and_ln141_4_fu_1759_p2 and and_ln141_3_fu_1754_p2);
    and_ln141_6_fu_1894_p2 <= (icmp_ln142_2_fu_1888_p2 and icmp_ln141_4_fu_1856_p2);
    and_ln141_7_fu_1900_p2 <= (tmp_38_fu_1848_p3 and icmp_ln141_5_fu_1876_p2);
    and_ln141_8_fu_1906_p2 <= (and_ln141_7_fu_1900_p2 and and_ln141_6_fu_1894_p2);
    and_ln141_9_fu_2036_p2 <= (icmp_ln142_3_fu_2030_p2 and icmp_ln141_6_fu_1998_p2);
    and_ln141_fu_1676_p2 <= (icmp_ln142_fu_1670_p2 and icmp_ln141_reg_2618);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, compressdStream_full_n, ap_block_state2_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= (((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, compressdStream_full_n, ap_block_state2_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_11001 <= (((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, compressdStream_full_n, ap_block_state2_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= (((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)));
    end process;

        ap_block_pp0_stage0_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter4, compressdStream_full_n, ap_block_state2_pp0_stage0_iter1_grp1)
    begin
                ap_block_pp0_stage0_subdone <= (((compressdStream_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage0_iter1_grp1)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_grp1_assign_proc : process(inStream_empty_n, icmp_ln87_reg_2508)
    begin
                ap_block_state2_pp0_stage0_iter1_grp1 <= ((icmp_ln87_reg_2508 = ap_const_lv1_1) and (inStream_empty_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln87_fu_430_p2)
    begin
        if (((icmp_ln87_fu_430_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln87_reg_2508, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln87_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter3_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_53_assign_proc : process(icmp_ln87_reg_2508)
    begin
                ap_enable_operation_53 <= (icmp_ln87_reg_2508 = ap_const_lv1_1);
    end process;

        ap_enable_operation_60 <= (ap_const_boolean_1 = ap_const_boolean_1);
        ap_enable_operation_64 <= (ap_const_boolean_1 = ap_const_boolean_1);
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state3_pp0_iter2_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2)
    begin
                ap_enable_state3_pp0_iter2_stage0 <= ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_fsm_pp0_stage0, i_fu_272, ap_loop_init, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv32_5;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_272;
        end if; 
    end process;

    compareIdx_1_fu_782_p4 <= dict_q1(143 downto 120);
    compareIdx_fu_574_p4 <= dict_q1(71 downto 48);

    compressdStream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, compressdStream_full_n, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            compressdStream_blk_n <= compressdStream_full_n;
        else 
            compressdStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    compressdStream_din <= ((select_ln149_5_fu_2428_p3 & zext_ln127_fu_2442_p1) & present_window_11_load_reg_2560_pp0_iter3_reg);

    compressdStream_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            compressdStream_write <= ap_const_logic_1;
        else 
            compressdStream_write <= ap_const_logic_0;
        end if; 
    end process;

    currIdx_fu_546_p2 <= std_logic_vector(unsigned(i_1_reg_2503_pp0_iter1_reg) + unsigned(ap_const_lv32_FFFFFFFB));
    dictWriteValue_fu_559_p9 <= (((((((trunc_ln116_fu_551_p1 & trunc_ln121_fu_555_p1) & inStream_read_reg_2572) & present_window_15_load_reg_2548) & present_window_14_load_reg_2536) & present_window_13_load_reg_2524) & present_window_12_load_reg_2512) & present_window_11_load_reg_2560);
    dict_address0 <= dict_addr_reg_2583;
    dict_address1 <= zext_ln115_fu_516_p1(11 - 1 downto 0);
    dict_ce0 <= dict_ce0_local;

    dict_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dict_ce0_local <= ap_const_logic_1;
        else 
            dict_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_ce1 <= dict_ce1_local;

    dict_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dict_ce1_local <= ap_const_logic_1;
        else 
            dict_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    dict_d0 <= dictWriteValue_fu_559_p9;
    dict_we0 <= dict_we0_local;

    dict_we0_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            dict_we0_local <= ap_const_logic_1;
        else 
            dict_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    done_10_fu_1025_p2 <= (len_24_fu_1016_p2 xor ap_const_lv1_1);
    done_11_fu_1046_p2 <= (icmp_ln135_12_fu_1041_p2 or done_10_fu_1025_p2);
    done_12_fu_1083_p2 <= (icmp_ln135_13_fu_1078_p2 or done_11_fu_1046_p2);
    done_13_fu_1118_p2 <= (icmp_ln135_14_fu_1113_p2 or done_12_fu_1083_p2);
    done_14_fu_1811_p2 <= (icmp_ln135_15_reg_2681 or done_13_reg_2675);
    done_15_fu_1183_p2 <= (len_36_fu_1174_p2 xor ap_const_lv1_1);
    done_16_fu_1204_p2 <= (icmp_ln135_18_fu_1199_p2 or done_15_fu_1183_p2);
    done_17_fu_1241_p2 <= (icmp_ln135_19_fu_1236_p2 or done_16_fu_1204_p2);
    done_18_fu_1276_p2 <= (icmp_ln135_20_fu_1271_p2 or done_17_fu_1241_p2);
    done_19_fu_1953_p2 <= (icmp_ln135_21_reg_2707 or done_18_reg_2701);
    done_1_fu_622_p2 <= (icmp_ln135_fu_617_p2 or done_fu_601_p2);
    done_20_fu_1341_p2 <= (len_48_fu_1332_p2 xor ap_const_lv1_1);
    done_21_fu_1362_p2 <= (icmp_ln135_24_fu_1357_p2 or done_20_fu_1341_p2);
    done_22_fu_1399_p2 <= (icmp_ln135_25_fu_1394_p2 or done_21_fu_1362_p2);
    done_23_fu_1434_p2 <= (icmp_ln135_26_fu_1429_p2 or done_22_fu_1399_p2);
    done_24_fu_2081_p2 <= (icmp_ln135_27_reg_2733 or done_23_reg_2727);
    done_25_fu_1499_p2 <= (len_60_fu_1490_p2 xor ap_const_lv1_1);
    done_26_fu_1520_p2 <= (icmp_ln135_30_fu_1515_p2 or done_25_fu_1499_p2);
    done_27_fu_1557_p2 <= (icmp_ln135_31_fu_1552_p2 or done_26_fu_1520_p2);
    done_28_fu_1592_p2 <= (icmp_ln135_32_fu_1587_p2 or done_27_fu_1557_p2);
    done_29_fu_2209_p2 <= (icmp_ln135_33_reg_2759 or done_28_reg_2753);
    done_2_fu_659_p2 <= (icmp_ln135_1_fu_654_p2 or done_1_fu_622_p2);
    done_3_fu_698_p2 <= (icmp_ln135_2_fu_693_p2 or done_2_fu_659_p2);
    done_4_fu_733_p2 <= (icmp_ln135_3_fu_728_p2 or done_3_fu_698_p2);
    done_5_fu_815_p2 <= (len_12_fu_806_p2 xor ap_const_lv1_1);
    done_6_fu_836_p2 <= (icmp_ln135_6_fu_831_p2 or done_5_fu_815_p2);
    done_7_fu_873_p2 <= (icmp_ln135_7_fu_868_p2 or done_6_fu_836_p2);
    done_8_fu_912_p2 <= (icmp_ln135_8_fu_907_p2 or done_7_fu_873_p2);
    done_9_fu_947_p2 <= (icmp_ln135_9_fu_942_p2 or done_8_fu_912_p2);
    done_fu_601_p2 <= (len_fu_592_p2 xor ap_const_lv1_1);
    hash_fu_510_p2 <= (xor_ln111_1_fu_504_p2 xor shl_ln_fu_466_p3);
    i_2_fu_436_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv32_1));
    icmp_ln135_10_fu_963_p2 <= "0" when (tmp_11_fu_953_p4 = inStream_read_reg_2572) else "1";
    icmp_ln135_12_fu_1041_p2 <= "0" when (tmp_14_fu_1031_p4 = present_window_12_load_reg_2512) else "1";
    icmp_ln135_13_fu_1078_p2 <= "0" when (tmp_15_fu_1068_p4 = present_window_13_load_reg_2524) else "1";
    icmp_ln135_14_fu_1113_p2 <= "0" when (tmp_16_fu_1103_p4 = present_window_14_load_reg_2536) else "1";
    icmp_ln135_15_fu_1134_p2 <= "0" when (tmp_17_fu_1124_p4 = present_window_15_load_reg_2548) else "1";
    icmp_ln135_16_fu_1149_p2 <= "0" when (tmp_18_fu_1139_p4 = inStream_read_reg_2572) else "1";
    icmp_ln135_18_fu_1199_p2 <= "0" when (tmp_20_fu_1189_p4 = present_window_12_load_reg_2512) else "1";
    icmp_ln135_19_fu_1236_p2 <= "0" when (tmp_21_fu_1226_p4 = present_window_13_load_reg_2524) else "1";
    icmp_ln135_1_fu_654_p2 <= "0" when (tmp_3_fu_644_p4 = present_window_13_load_reg_2524) else "1";
    icmp_ln135_20_fu_1271_p2 <= "0" when (tmp_22_fu_1261_p4 = present_window_14_load_reg_2536) else "1";
    icmp_ln135_21_fu_1292_p2 <= "0" when (tmp_23_fu_1282_p4 = present_window_15_load_reg_2548) else "1";
    icmp_ln135_22_fu_1307_p2 <= "0" when (tmp_24_fu_1297_p4 = inStream_read_reg_2572) else "1";
    icmp_ln135_24_fu_1357_p2 <= "0" when (tmp_26_fu_1347_p4 = present_window_12_load_reg_2512) else "1";
    icmp_ln135_25_fu_1394_p2 <= "0" when (tmp_27_fu_1384_p4 = present_window_13_load_reg_2524) else "1";
    icmp_ln135_26_fu_1429_p2 <= "0" when (tmp_28_fu_1419_p4 = present_window_14_load_reg_2536) else "1";
    icmp_ln135_27_fu_1450_p2 <= "0" when (tmp_29_fu_1440_p4 = present_window_15_load_reg_2548) else "1";
    icmp_ln135_28_fu_1465_p2 <= "0" when (tmp_30_fu_1455_p4 = inStream_read_reg_2572) else "1";
    icmp_ln135_2_fu_693_p2 <= "0" when (tmp_4_fu_683_p4 = present_window_14_load_reg_2536) else "1";
    icmp_ln135_30_fu_1515_p2 <= "0" when (tmp_32_fu_1505_p4 = present_window_12_load_reg_2512) else "1";
    icmp_ln135_31_fu_1552_p2 <= "0" when (tmp_33_fu_1542_p4 = present_window_13_load_reg_2524) else "1";
    icmp_ln135_32_fu_1587_p2 <= "0" when (tmp_34_fu_1577_p4 = present_window_14_load_reg_2536) else "1";
    icmp_ln135_33_fu_1608_p2 <= "0" when (tmp_35_fu_1598_p4 = present_window_15_load_reg_2548) else "1";
    icmp_ln135_34_fu_1623_p2 <= "0" when (tmp_36_fu_1613_p4 = inStream_read_reg_2572) else "1";
    icmp_ln135_3_fu_728_p2 <= "0" when (tmp_5_fu_718_p4 = present_window_15_load_reg_2548) else "1";
    icmp_ln135_4_fu_749_p2 <= "0" when (tmp_6_fu_739_p4 = inStream_read_reg_2572) else "1";
    icmp_ln135_6_fu_831_p2 <= "0" when (tmp_s_fu_821_p4 = present_window_12_load_reg_2512) else "1";
    icmp_ln135_7_fu_868_p2 <= "0" when (tmp_7_fu_858_p4 = present_window_13_load_reg_2524) else "1";
    icmp_ln135_8_fu_907_p2 <= "0" when (tmp_8_fu_897_p4 = present_window_14_load_reg_2536) else "1";
    icmp_ln135_9_fu_942_p2 <= "0" when (tmp_10_fu_932_p4 = present_window_15_load_reg_2548) else "1";
    icmp_ln135_fu_617_p2 <= "0" when (tmp_2_fu_607_p4 = present_window_12_load_reg_2512) else "1";
    icmp_ln141_10_fu_2254_p2 <= "1" when (unsigned(currIdx_reg_2589) > unsigned(zext_ln133_5_fu_2190_p1)) else "0";
    icmp_ln141_11_fu_2274_p2 <= "1" when (tmp_45_fu_2264_p4 = ap_const_lv16_0) else "0";
    icmp_ln141_1_fu_776_p2 <= "1" when (tmp_1_fu_766_p4 = ap_const_lv16_0) else "0";
    icmp_ln141_2_fu_968_p2 <= "1" when (unsigned(currIdx_fu_546_p2) > unsigned(zext_ln133_1_fu_792_p1)) else "0";
    icmp_ln141_3_fu_990_p2 <= "1" when (tmp_37_fu_980_p4 = ap_const_lv16_0) else "0";
    icmp_ln141_4_fu_1856_p2 <= "1" when (unsigned(currIdx_reg_2589) > unsigned(zext_ln133_2_fu_1792_p1)) else "0";
    icmp_ln141_5_fu_1876_p2 <= "1" when (tmp_39_fu_1866_p4 = ap_const_lv16_0) else "0";
    icmp_ln141_6_fu_1998_p2 <= "1" when (unsigned(currIdx_reg_2589) > unsigned(zext_ln133_3_fu_1934_p1)) else "0";
    icmp_ln141_7_fu_2018_p2 <= "1" when (tmp_41_fu_2008_p4 = ap_const_lv16_0) else "0";
    icmp_ln141_8_fu_2126_p2 <= "1" when (unsigned(currIdx_reg_2589) > unsigned(zext_ln133_4_fu_2062_p1)) else "0";
    icmp_ln141_9_fu_2146_p2 <= "1" when (tmp_43_fu_2136_p4 = ap_const_lv16_0) else "0";
    icmp_ln141_fu_754_p2 <= "1" when (unsigned(currIdx_fu_546_p2) > unsigned(zext_ln133_fu_584_p1)) else "0";
    icmp_ln142_1_fu_1748_p2 <= "0" when (match_offset_1_fu_1743_p2 = ap_const_lv32_0) else "1";
    icmp_ln142_2_fu_1888_p2 <= "0" when (match_offset_2_fu_1882_p2 = ap_const_lv32_0) else "1";
    icmp_ln142_3_fu_2030_p2 <= "0" when (match_offset_3_fu_2024_p2 = ap_const_lv32_0) else "1";
    icmp_ln142_4_fu_2158_p2 <= "0" when (match_offset_4_fu_2152_p2 = ap_const_lv32_0) else "1";
    icmp_ln142_5_fu_2286_p2 <= "0" when (match_offset_5_fu_2280_p2 = ap_const_lv32_0) else "1";
    icmp_ln142_fu_1670_p2 <= "0" when (match_offset_fu_1665_p2 = ap_const_lv32_0) else "1";
    icmp_ln149_1_fu_1778_p2 <= "1" when (unsigned(len_73_fu_1770_p3) > unsigned(len_72_fu_1692_p3)) else "0";
    icmp_ln149_2_fu_1920_p2 <= "1" when (unsigned(len_74_fu_1912_p3) > unsigned(match_length_2_fu_1784_p3)) else "0";
    icmp_ln149_3_fu_2348_p2 <= "1" when (unsigned(len_75_reg_2790) > unsigned(match_length_4_reg_2779)) else "0";
    icmp_ln149_4_fu_2358_p2 <= "1" when (unsigned(len_76_reg_2801) > unsigned(match_length_6_fu_2352_p3)) else "0";
    icmp_ln149_5_fu_2370_p2 <= "1" when (unsigned(len_77_reg_2812) > unsigned(match_length_8_fu_2363_p3)) else "0";
    icmp_ln149_fu_1700_p2 <= "0" when (len_72_fu_1692_p3 = ap_const_lv3_0) else "1";
    icmp_ln87_fu_430_p2 <= "1" when (unsigned(ap_sig_allocacmp_i_1) < unsigned(sub34)) else "0";

    inStream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, inStream_empty_n, icmp_ln87_reg_2508, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (icmp_ln87_reg_2508 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inStream_blk_n <= inStream_empty_n;
        else 
            inStream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    inStream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln87_reg_2508, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (icmp_ln87_reg_2508 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            inStream_read <= ap_const_logic_1;
        else 
            inStream_read <= ap_const_logic_0;
        end if; 
    end process;

    len_10_fu_1649_p3 <= 
        len_8_fu_1633_p3 when (or_ln135_fu_1639_p2(0) = '1') else 
        len_9_fu_1643_p2;
    len_12_fu_806_p2 <= "1" when (tmp_9_fu_796_p4 = present_window_11_load_reg_2560) else "0";
    len_13_fu_842_p3 <= 
        ap_const_lv2_2 when (len_12_fu_806_p2(0) = '1') else 
        ap_const_lv2_1;
    len_14_fu_850_p3 <= 
        zext_ln135_1_fu_811_p1 when (done_6_fu_836_p2(0) = '1') else 
        len_13_fu_842_p3;
    len_15_fu_879_p2 <= std_logic_vector(unsigned(len_14_fu_850_p3) + unsigned(ap_const_lv2_1));
    len_16_fu_885_p3 <= 
        len_14_fu_850_p3 when (done_7_fu_873_p2(0) = '1') else 
        len_15_fu_879_p2;
    len_17_fu_918_p2 <= std_logic_vector(unsigned(zext_ln131_1_fu_893_p1) + unsigned(ap_const_lv3_1));
    len_18_fu_924_p3 <= 
        zext_ln131_1_fu_893_p1 when (done_8_fu_912_p2(0) = '1') else 
        len_17_fu_918_p2;
    len_19_fu_1706_p2 <= std_logic_vector(unsigned(len_18_reg_2633) + unsigned(ap_const_lv3_1));
    len_1_fu_628_p3 <= 
        ap_const_lv2_2 when (len_fu_592_p2(0) = '1') else 
        ap_const_lv2_1;
    len_20_fu_1711_p3 <= 
        len_18_reg_2633 when (done_9_reg_2639(0) = '1') else 
        len_19_fu_1706_p2;
    len_21_fu_1721_p2 <= std_logic_vector(unsigned(len_20_fu_1711_p3) + unsigned(ap_const_lv3_1));
    len_22_fu_1727_p3 <= 
        len_20_fu_1711_p3 when (or_ln135_5_fu_1717_p2(0) = '1') else 
        len_21_fu_1721_p2;
    len_24_fu_1016_p2 <= "1" when (tmp_13_fu_1006_p4 = present_window_11_load_reg_2560) else "0";
    len_25_fu_1052_p3 <= 
        ap_const_lv2_2 when (len_24_fu_1016_p2(0) = '1') else 
        ap_const_lv2_1;
    len_26_fu_1060_p3 <= 
        zext_ln135_2_fu_1021_p1 when (done_11_fu_1046_p2(0) = '1') else 
        len_25_fu_1052_p3;
    len_27_fu_1089_p2 <= std_logic_vector(unsigned(len_26_fu_1060_p3) + unsigned(ap_const_lv2_1));
    len_28_fu_1095_p3 <= 
        len_26_fu_1060_p3 when (done_12_fu_1083_p2(0) = '1') else 
        len_27_fu_1089_p2;
    len_29_fu_1798_p2 <= std_logic_vector(unsigned(zext_ln131_2_fu_1795_p1) + unsigned(ap_const_lv3_1));
    len_2_fu_636_p3 <= 
        zext_ln135_fu_597_p1 when (done_1_fu_622_p2(0) = '1') else 
        len_1_fu_628_p3;
    len_30_fu_1804_p3 <= 
        zext_ln131_2_fu_1795_p1 when (done_13_reg_2675(0) = '1') else 
        len_29_fu_1798_p2;
    len_31_fu_1815_p2 <= std_logic_vector(unsigned(len_30_fu_1804_p3) + unsigned(ap_const_lv3_1));
    len_32_fu_1821_p3 <= 
        len_30_fu_1804_p3 when (done_14_fu_1811_p2(0) = '1') else 
        len_31_fu_1815_p2;
    len_33_fu_1834_p2 <= std_logic_vector(unsigned(len_32_fu_1821_p3) + unsigned(ap_const_lv3_1));
    len_34_fu_1840_p3 <= 
        len_32_fu_1821_p3 when (or_ln135_10_fu_1829_p2(0) = '1') else 
        len_33_fu_1834_p2;
    len_36_fu_1174_p2 <= "1" when (tmp_19_fu_1164_p4 = present_window_11_load_reg_2560) else "0";
    len_37_fu_1210_p3 <= 
        ap_const_lv2_2 when (len_36_fu_1174_p2(0) = '1') else 
        ap_const_lv2_1;
    len_38_fu_1218_p3 <= 
        zext_ln135_3_fu_1179_p1 when (done_16_fu_1204_p2(0) = '1') else 
        len_37_fu_1210_p3;
    len_39_fu_1247_p2 <= std_logic_vector(unsigned(len_38_fu_1218_p3) + unsigned(ap_const_lv2_1));
    len_3_fu_665_p2 <= std_logic_vector(unsigned(len_2_fu_636_p3) + unsigned(ap_const_lv2_1));
    len_40_fu_1253_p3 <= 
        len_38_fu_1218_p3 when (done_17_fu_1241_p2(0) = '1') else 
        len_39_fu_1247_p2;
    len_41_fu_1940_p2 <= std_logic_vector(unsigned(zext_ln131_3_fu_1937_p1) + unsigned(ap_const_lv3_1));
    len_42_fu_1946_p3 <= 
        zext_ln131_3_fu_1937_p1 when (done_18_reg_2701(0) = '1') else 
        len_41_fu_1940_p2;
    len_43_fu_1957_p2 <= std_logic_vector(unsigned(len_42_fu_1946_p3) + unsigned(ap_const_lv3_1));
    len_44_fu_1963_p3 <= 
        len_42_fu_1946_p3 when (done_19_fu_1953_p2(0) = '1') else 
        len_43_fu_1957_p2;
    len_45_fu_1976_p2 <= std_logic_vector(unsigned(len_44_fu_1963_p3) + unsigned(ap_const_lv3_1));
    len_46_fu_1982_p3 <= 
        len_44_fu_1963_p3 when (or_ln135_15_fu_1971_p2(0) = '1') else 
        len_45_fu_1976_p2;
    len_48_fu_1332_p2 <= "1" when (tmp_25_fu_1322_p4 = present_window_11_load_reg_2560) else "0";
    len_49_fu_1368_p3 <= 
        ap_const_lv2_2 when (len_48_fu_1332_p2(0) = '1') else 
        ap_const_lv2_1;
    len_4_fu_671_p3 <= 
        len_2_fu_636_p3 when (done_2_fu_659_p2(0) = '1') else 
        len_3_fu_665_p2;
    len_50_fu_1376_p3 <= 
        zext_ln135_4_fu_1337_p1 when (done_21_fu_1362_p2(0) = '1') else 
        len_49_fu_1368_p3;
    len_51_fu_1405_p2 <= std_logic_vector(unsigned(len_50_fu_1376_p3) + unsigned(ap_const_lv2_1));
    len_52_fu_1411_p3 <= 
        len_50_fu_1376_p3 when (done_22_fu_1399_p2(0) = '1') else 
        len_51_fu_1405_p2;
    len_53_fu_2068_p2 <= std_logic_vector(unsigned(zext_ln131_4_fu_2065_p1) + unsigned(ap_const_lv3_1));
    len_54_fu_2074_p3 <= 
        zext_ln131_4_fu_2065_p1 when (done_23_reg_2727(0) = '1') else 
        len_53_fu_2068_p2;
    len_55_fu_2085_p2 <= std_logic_vector(unsigned(len_54_fu_2074_p3) + unsigned(ap_const_lv3_1));
    len_56_fu_2091_p3 <= 
        len_54_fu_2074_p3 when (done_24_fu_2081_p2(0) = '1') else 
        len_55_fu_2085_p2;
    len_57_fu_2104_p2 <= std_logic_vector(unsigned(len_56_fu_2091_p3) + unsigned(ap_const_lv3_1));
    len_58_fu_2110_p3 <= 
        len_56_fu_2091_p3 when (or_ln135_20_fu_2099_p2(0) = '1') else 
        len_57_fu_2104_p2;
    len_5_fu_704_p2 <= std_logic_vector(unsigned(zext_ln131_fu_679_p1) + unsigned(ap_const_lv3_1));
    len_60_fu_1490_p2 <= "1" when (tmp_31_fu_1480_p4 = present_window_11_load_reg_2560) else "0";
    len_61_fu_1526_p3 <= 
        ap_const_lv2_2 when (len_60_fu_1490_p2(0) = '1') else 
        ap_const_lv2_1;
    len_62_fu_1534_p3 <= 
        zext_ln135_5_fu_1495_p1 when (done_26_fu_1520_p2(0) = '1') else 
        len_61_fu_1526_p3;
    len_63_fu_1563_p2 <= std_logic_vector(unsigned(len_62_fu_1534_p3) + unsigned(ap_const_lv2_1));
    len_64_fu_1569_p3 <= 
        len_62_fu_1534_p3 when (done_27_fu_1557_p2(0) = '1') else 
        len_63_fu_1563_p2;
    len_65_fu_2196_p2 <= std_logic_vector(unsigned(zext_ln131_5_fu_2193_p1) + unsigned(ap_const_lv3_1));
    len_66_fu_2202_p3 <= 
        zext_ln131_5_fu_2193_p1 when (done_28_reg_2753(0) = '1') else 
        len_65_fu_2196_p2;
    len_67_fu_2213_p2 <= std_logic_vector(unsigned(len_66_fu_2202_p3) + unsigned(ap_const_lv3_1));
    len_68_fu_2219_p3 <= 
        len_66_fu_2202_p3 when (done_29_fu_2209_p2(0) = '1') else 
        len_67_fu_2213_p2;
    len_69_fu_2232_p2 <= std_logic_vector(unsigned(len_68_fu_2219_p3) + unsigned(ap_const_lv3_1));
    len_6_fu_710_p3 <= 
        zext_ln131_fu_679_p1 when (done_3_fu_698_p2(0) = '1') else 
        len_5_fu_704_p2;
    len_70_fu_2238_p3 <= 
        len_68_fu_2219_p3 when (or_ln135_25_fu_2227_p2(0) = '1') else 
        len_69_fu_2232_p2;
    len_72_fu_1692_p3 <= 
        len_10_fu_1649_p3 when (and_ln141_2_fu_1686_p2(0) = '1') else 
        ap_const_lv3_0;
    len_73_fu_1770_p3 <= 
        len_22_fu_1727_p3 when (and_ln141_5_fu_1764_p2(0) = '1') else 
        ap_const_lv3_0;
    len_74_fu_1912_p3 <= 
        len_34_fu_1840_p3 when (and_ln141_8_fu_1906_p2(0) = '1') else 
        ap_const_lv3_0;
    len_75_fu_2054_p3 <= 
        len_46_fu_1982_p3 when (and_ln141_11_fu_2048_p2(0) = '1') else 
        ap_const_lv3_0;
    len_76_fu_2182_p3 <= 
        len_58_fu_2110_p3 when (and_ln141_14_fu_2176_p2(0) = '1') else 
        ap_const_lv3_0;
    len_77_fu_2310_p3 <= 
        len_70_fu_2238_p3 when (and_ln141_17_fu_2304_p2(0) = '1') else 
        ap_const_lv3_0;
    len_7_fu_1628_p2 <= std_logic_vector(unsigned(len_6_reg_2601) + unsigned(ap_const_lv3_1));
    len_8_fu_1633_p3 <= 
        len_6_reg_2601 when (done_4_reg_2607(0) = '1') else 
        len_7_fu_1628_p2;
    len_9_fu_1643_p2 <= std_logic_vector(unsigned(len_8_fu_1633_p3) + unsigned(ap_const_lv3_1));
    len_fu_592_p2 <= "1" when (trunc_ln135_fu_588_p1 = present_window_11_load_reg_2560) else "0";
    match_length_10_fu_2435_p3 <= 
        len_77_reg_2812 when (icmp_ln149_5_fu_2370_p2(0) = '1') else 
        match_length_8_fu_2363_p3;
    match_length_2_fu_1784_p3 <= 
        len_73_fu_1770_p3 when (icmp_ln149_1_fu_1778_p2(0) = '1') else 
        len_72_fu_1692_p3;
    match_length_4_fu_1926_p3 <= 
        len_74_fu_1912_p3 when (icmp_ln149_2_fu_1920_p2(0) = '1') else 
        match_length_2_fu_1784_p3;
    match_length_6_fu_2352_p3 <= 
        len_75_reg_2790 when (icmp_ln149_3_fu_2348_p2(0) = '1') else 
        match_length_4_reg_2779;
    match_length_8_fu_2363_p3 <= 
        len_76_reg_2801 when (icmp_ln149_4_fu_2358_p2(0) = '1') else 
        match_length_6_fu_2352_p3;
    match_offset_1_fu_1743_p2 <= std_logic_vector(unsigned(sub_ln141_1_reg_2655) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_2_fu_1882_p2 <= std_logic_vector(unsigned(sub_ln141_2_fu_1861_p2) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_3_fu_2024_p2 <= std_logic_vector(unsigned(sub_ln141_3_fu_2003_p2) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_4_fu_2152_p2 <= std_logic_vector(unsigned(sub_ln141_4_fu_2131_p2) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_5_fu_2280_p2 <= std_logic_vector(unsigned(sub_ln141_5_fu_2259_p2) + unsigned(ap_const_lv32_FFFFFFFF));
    match_offset_fu_1665_p2 <= std_logic_vector(unsigned(sub_ln141_reg_2623) + unsigned(ap_const_lv32_FFFFFFFF));
    or_ln135_10_fu_1829_p2 <= (icmp_ln135_16_reg_2686 or done_14_fu_1811_p2);
    or_ln135_15_fu_1971_p2 <= (icmp_ln135_22_reg_2712 or done_19_fu_1953_p2);
    or_ln135_20_fu_2099_p2 <= (icmp_ln135_28_reg_2738 or done_24_fu_2081_p2);
    or_ln135_25_fu_2227_p2 <= (icmp_ln135_34_reg_2764 or done_29_fu_2209_p2);
    or_ln135_5_fu_1717_p2 <= (icmp_ln135_10_reg_2645 or done_9_reg_2639);
    or_ln135_fu_1639_p2 <= (icmp_ln135_4_reg_2613 or done_4_reg_2607);
    or_ln149_1_fu_2381_p2 <= (icmp_ln149_3_fu_2348_p2 or icmp_ln149_2_reg_2774);
    or_ln149_2_fu_2334_p2 <= (icmp_ln149_fu_1700_p2 or icmp_ln149_1_fu_1778_p2);
    or_ln149_3_fu_2422_p2 <= (or_ln149_fu_2375_p2 or or_ln149_1_fu_2381_p2);
    or_ln149_fu_2375_p2 <= (icmp_ln149_5_fu_2370_p2 or icmp_ln149_4_fu_2358_p2);
    present_window_11_out <= present_window_11_fu_276;

    present_window_11_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln87_reg_2508_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln87_reg_2508_pp0_iter2_reg = ap_const_lv1_0))) then 
            present_window_11_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_12_out <= present_window_12_load_reg_2512_pp0_iter2_reg;

    present_window_12_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln87_reg_2508_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln87_reg_2508_pp0_iter2_reg = ap_const_lv1_0))) then 
            present_window_12_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_12_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_13_out <= present_window_13_load_reg_2524_pp0_iter2_reg;

    present_window_13_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln87_reg_2508_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln87_reg_2508_pp0_iter2_reg = ap_const_lv1_0))) then 
            present_window_13_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_13_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_14_out <= present_window_14_load_reg_2536_pp0_iter2_reg;

    present_window_14_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln87_reg_2508_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln87_reg_2508_pp0_iter2_reg = ap_const_lv1_0))) then 
            present_window_14_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_14_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    present_window_15_out <= present_window_15_load_reg_2548_pp0_iter2_reg;

    present_window_15_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001_grp0, ap_block_pp0_stage0_subdone_grp0_done_reg, icmp_ln87_reg_2508_pp0_iter2_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp0_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp0) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1) and (icmp_ln87_reg_2508_pp0_iter2_reg = ap_const_lv1_0))) then 
            present_window_15_out_ap_vld <= ap_const_logic_1;
        else 
            present_window_15_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln149_1_fu_2392_p3 <= 
        trunc_ln149_2_fu_2386_p1 when (icmp_ln149_5_fu_2370_p2(0) = '1') else 
        trunc_ln149_3_fu_2389_p1;
    select_ln149_2_fu_2406_p3 <= 
        trunc_ln149_4_fu_2400_p1 when (icmp_ln149_3_fu_2348_p2(0) = '1') else 
        trunc_ln149_5_fu_2403_p1;
    select_ln149_3_fu_2414_p3 <= 
        select_ln149_1_fu_2392_p3 when (or_ln149_fu_2375_p2(0) = '1') else 
        select_ln149_2_fu_2406_p3;
    select_ln149_4_fu_2340_p3 <= 
        select_ln149_fu_2326_p3 when (or_ln149_2_fu_2334_p2(0) = '1') else 
        ap_const_lv16_0;
    select_ln149_5_fu_2428_p3 <= 
        select_ln149_3_fu_2414_p3 when (or_ln149_3_fu_2422_p2(0) = '1') else 
        select_ln149_4_reg_2818;
    select_ln149_fu_2326_p3 <= 
        trunc_ln149_fu_2318_p1 when (icmp_ln149_1_fu_1778_p2(0) = '1') else 
        trunc_ln149_1_fu_2322_p1;
    shl_ln109_1_fu_474_p3 <= (present_window_12_fu_280 & ap_const_lv3_0);
    shl_ln109_2_fu_482_p3 <= (present_window_13_fu_284 & ap_const_lv2_0);
    shl_ln_fu_466_p3 <= (trunc_ln109_fu_462_p1 & ap_const_lv4_0);
    sub_ln141_1_fu_974_p2 <= std_logic_vector(unsigned(currIdx_fu_546_p2) - unsigned(zext_ln133_1_fu_792_p1));
    sub_ln141_2_fu_1861_p2 <= std_logic_vector(unsigned(currIdx_reg_2589) - unsigned(zext_ln133_2_fu_1792_p1));
    sub_ln141_3_fu_2003_p2 <= std_logic_vector(unsigned(currIdx_reg_2589) - unsigned(zext_ln133_3_fu_1934_p1));
    sub_ln141_4_fu_2131_p2 <= std_logic_vector(unsigned(currIdx_reg_2589) - unsigned(zext_ln133_4_fu_2062_p1));
    sub_ln141_5_fu_2259_p2 <= std_logic_vector(unsigned(currIdx_reg_2589) - unsigned(zext_ln133_5_fu_2190_p1));
    sub_ln141_fu_760_p2 <= std_logic_vector(unsigned(currIdx_fu_546_p2) - unsigned(zext_ln133_fu_584_p1));
    tmp_10_fu_932_p4 <= dict_q1(111 downto 104);
    tmp_11_fu_953_p4 <= dict_q1(119 downto 112);
    tmp_12_fu_1735_p3 <= len_22_fu_1727_p3(2 downto 2);
    tmp_13_fu_1006_p4 <= dict_q1(151 downto 144);
    tmp_14_fu_1031_p4 <= dict_q1(159 downto 152);
    tmp_15_fu_1068_p4 <= dict_q1(167 downto 160);
    tmp_16_fu_1103_p4 <= dict_q1(175 downto 168);
    tmp_17_fu_1124_p4 <= dict_q1(183 downto 176);
    tmp_18_fu_1139_p4 <= dict_q1(191 downto 184);
    tmp_19_fu_1164_p4 <= dict_q1(223 downto 216);
    tmp_1_fu_766_p4 <= sub_ln141_fu_760_p2(31 downto 16);
    tmp_20_fu_1189_p4 <= dict_q1(231 downto 224);
    tmp_21_fu_1226_p4 <= dict_q1(239 downto 232);
    tmp_22_fu_1261_p4 <= dict_q1(247 downto 240);
    tmp_23_fu_1282_p4 <= dict_q1(255 downto 248);
    tmp_24_fu_1297_p4 <= dict_q1(263 downto 256);
    tmp_25_fu_1322_p4 <= dict_q1(295 downto 288);
    tmp_26_fu_1347_p4 <= dict_q1(303 downto 296);
    tmp_27_fu_1384_p4 <= dict_q1(311 downto 304);
    tmp_28_fu_1419_p4 <= dict_q1(319 downto 312);
    tmp_29_fu_1440_p4 <= dict_q1(327 downto 320);
    tmp_2_fu_607_p4 <= dict_q1(15 downto 8);
    tmp_30_fu_1455_p4 <= dict_q1(335 downto 328);
    tmp_31_fu_1480_p4 <= dict_q1(367 downto 360);
    tmp_32_fu_1505_p4 <= dict_q1(375 downto 368);
    tmp_33_fu_1542_p4 <= dict_q1(383 downto 376);
    tmp_34_fu_1577_p4 <= dict_q1(391 downto 384);
    tmp_35_fu_1598_p4 <= dict_q1(399 downto 392);
    tmp_36_fu_1613_p4 <= dict_q1(407 downto 400);
    tmp_37_fu_980_p4 <= sub_ln141_1_fu_974_p2(31 downto 16);
    tmp_38_fu_1848_p3 <= len_34_fu_1840_p3(2 downto 2);
    tmp_39_fu_1866_p4 <= sub_ln141_2_fu_1861_p2(31 downto 16);
    tmp_3_fu_644_p4 <= dict_q1(23 downto 16);
    tmp_40_fu_1990_p3 <= len_46_fu_1982_p3(2 downto 2);
    tmp_41_fu_2008_p4 <= sub_ln141_3_fu_2003_p2(31 downto 16);
    tmp_42_fu_2118_p3 <= len_58_fu_2110_p3(2 downto 2);
    tmp_43_fu_2136_p4 <= sub_ln141_4_fu_2131_p2(31 downto 16);
    tmp_44_fu_2246_p3 <= len_70_fu_2238_p3(2 downto 2);
    tmp_45_fu_2264_p4 <= sub_ln141_5_fu_2259_p2(31 downto 16);
    tmp_4_fu_683_p4 <= dict_q1(31 downto 24);
    tmp_5_fu_718_p4 <= dict_q1(39 downto 32);
    tmp_6_fu_739_p4 <= dict_q1(47 downto 40);
    tmp_7_fu_858_p4 <= dict_q1(95 downto 88);
    tmp_8_fu_897_p4 <= dict_q1(103 downto 96);
    tmp_9_fu_796_p4 <= dict_q1(79 downto 72);
    tmp_fu_1657_p3 <= len_10_fu_1649_p3(2 downto 2);
    tmp_s_fu_821_p4 <= dict_q1(87 downto 80);
    trunc_ln109_fu_462_p1 <= present_window_11_fu_276(7 - 1 downto 0);
    trunc_ln116_fu_551_p1 <= dict_q1(360 - 1 downto 0);
    trunc_ln121_fu_555_p1 <= currIdx_fu_546_p2(24 - 1 downto 0);
    trunc_ln135_fu_588_p1 <= dict_q1(8 - 1 downto 0);
    trunc_ln149_1_fu_2322_p1 <= match_offset_fu_1665_p2(16 - 1 downto 0);
    trunc_ln149_2_fu_2386_p1 <= match_offset_5_reg_2807(16 - 1 downto 0);
    trunc_ln149_3_fu_2389_p1 <= match_offset_4_reg_2796(16 - 1 downto 0);
    trunc_ln149_4_fu_2400_p1 <= match_offset_3_reg_2785(16 - 1 downto 0);
    trunc_ln149_5_fu_2403_p1 <= match_offset_2_reg_2769(16 - 1 downto 0);
    trunc_ln149_fu_2318_p1 <= match_offset_1_fu_1743_p2(16 - 1 downto 0);
    xor_ln111_1_fu_504_p2 <= (zext_ln111_1_fu_500_p1 xor shl_ln109_1_fu_474_p3);
    xor_ln111_fu_494_p2 <= (zext_ln111_fu_490_p1 xor shl_ln109_2_fu_482_p3);
    zext_ln111_1_fu_500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln111_fu_494_p2),11));
    zext_ln111_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(present_window_14_fu_288),10));
    zext_ln115_fu_516_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(hash_fu_510_p2),64));
    zext_ln127_fu_2442_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(match_length_10_fu_2435_p3),8));
    zext_ln131_1_fu_893_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_16_fu_885_p3),3));
    zext_ln131_2_fu_1795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_28_reg_2670),3));
    zext_ln131_3_fu_1937_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_40_reg_2696),3));
    zext_ln131_4_fu_2065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_52_reg_2722),3));
    zext_ln131_5_fu_2193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_64_reg_2748),3));
    zext_ln131_fu_679_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_4_fu_671_p3),3));
    zext_ln133_1_fu_792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_1_fu_782_p4),32));
    zext_ln133_2_fu_1792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_2_reg_2665),32));
    zext_ln133_3_fu_1934_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_3_reg_2691),32));
    zext_ln133_4_fu_2062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_4_reg_2717),32));
    zext_ln133_5_fu_2190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_5_reg_2743),32));
    zext_ln133_fu_584_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(compareIdx_fu_574_p4),32));
    zext_ln135_1_fu_811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_12_fu_806_p2),2));
    zext_ln135_2_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_24_fu_1016_p2),2));
    zext_ln135_3_fu_1179_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_36_fu_1174_p2),2));
    zext_ln135_4_fu_1337_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_48_fu_1332_p2),2));
    zext_ln135_5_fu_1495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_60_fu_1490_p2),2));
    zext_ln135_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(len_fu_592_p2),2));
end behav;
