Release 12.2 - xst M.63c (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.28 secs
 
--> Reading design: ctrlVGA_test.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ctrlVGA_test.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ctrlVGA_test"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : ctrlVGA_test
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//pdc-srv/loyauf/SuperPONG/Counter.vhd" in Library work.
Architecture behavioral of Entity counter is up to date.
Compiling vhdl file "//pdc-srv/loyauf/SuperPONG/ctrlVGA.vhd" in Library work.
Entity <ctrlvga> compiled.
Entity <ctrlvga> (Architecture <behavioral>) compiled.
Compiling vhdl file "//pdc-srv/loyauf/SuperPONG/ctrlVGA_test.vhd" in Library work.
Entity <ctrlvga_test> compiled.
Entity <ctrlvga_test> (Architecture <bluescreen>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ctrlVGA_test> in library <work> (architecture <bluescreen>).

Analyzing hierarchy for entity <ctrlVGA> in library <work> (architecture <Behavioral>) with generics.
	b_depth = 2
	g_depth = 3
	h_bp = 160
	h_fp = 16
	h_pix = 800
	h_sp = 80
	h_wid = 11
	r_depth = 3
	v_bp = 21
	v_fp = 1
	v_pix = 600
	v_sp = 3
	v_wid = 11

Analyzing hierarchy for entity <Counter> in library <work> (architecture <Behavioral>) with generics.
	max = 1056
	width = 11

Analyzing hierarchy for entity <Counter> in library <work> (architecture <Behavioral>) with generics.
	max = 625
	width = 11


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ctrlVGA_test> in library <work> (Architecture <bluescreen>).
WARNING:Xst:753 - "//pdc-srv/loyauf/SuperPONG/ctrlVGA_test.vhd" line 24: Unconnected output port 'lineCounter' of component 'ctrlVGA'.
WARNING:Xst:753 - "//pdc-srv/loyauf/SuperPONG/ctrlVGA_test.vhd" line 24: Unconnected output port 'columnCounter' of component 'ctrlVGA'.
WARNING:Xst:753 - "//pdc-srv/loyauf/SuperPONG/ctrlVGA_test.vhd" line 24: Unconnected output port 'Blank' of component 'ctrlVGA'.
Entity <ctrlVGA_test> analyzed. Unit <ctrlVGA_test> generated.

Analyzing generic Entity <ctrlVGA> in library <work> (Architecture <Behavioral>).
	b_depth = 2
	g_depth = 3
	h_bp = 160
	h_fp = 16
	h_pix = 800
	h_sp = 80
	h_wid = 11
	r_depth = 3
	v_bp = 21
	v_fp = 1
	v_pix = 600
	v_sp = 3
	v_wid = 11
Entity <ctrlVGA> analyzed. Unit <ctrlVGA> generated.

Analyzing generic Entity <Counter.1> in library <work> (Architecture <Behavioral>).
	max = 1056
	width = 11
Entity <Counter.1> analyzed. Unit <Counter.1> generated.

Analyzing generic Entity <Counter.2> in library <work> (Architecture <Behavioral>).
	max = 625
	width = 11
Entity <Counter.2> analyzed. Unit <Counter.2> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Counter_1>.
    Related source file is "//pdc-srv/loyauf/SuperPONG/Counter.vhd".
    Found 11-bit register for signal <value_int>.
    Found 11-bit adder for signal <value_next$addsub0000> created at line 16.
    Summary:
	inferred  11 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <Counter_1> synthesized.


Synthesizing Unit <Counter_2>.
    Related source file is "//pdc-srv/loyauf/SuperPONG/Counter.vhd".
    Found 11-bit up counter for signal <value_int>.
    Summary:
	inferred   1 Counter(s).
Unit <Counter_2> synthesized.


Synthesizing Unit <ctrlVGA>.
    Related source file is "//pdc-srv/loyauf/SuperPONG/ctrlVGA.vhd".
    Found 11-bit comparator less for signal <Blank_int$cmp_lt0000> created at line 77.
    Found 11-bit comparator less for signal <Blank_int$cmp_lt0001> created at line 77.
    Found 11-bit subtractor for signal <columnCounter$addsub0000> created at line 84.
    Found 31-bit comparator greatequal for signal <HSync$cmp_ge0000> created at line 72.
    Found 11-bit comparator less for signal <HSync$cmp_lt0000> created at line 72.
    Found 11-bit subtractor for signal <lineCounter$addsub0000> created at line 85.
    Found 31-bit comparator greatequal for signal <VSync$cmp_ge0000> created at line 73.
    Found 11-bit comparator less for signal <VSync$cmp_lt0000> created at line 73.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <ctrlVGA> synthesized.


Synthesizing Unit <ctrlVGA_test>.
    Related source file is "//pdc-srv/loyauf/SuperPONG/ctrlVGA_test.vhd".
WARNING:Xst:647 - Input <resetn> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <lineCounter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <columnCounter> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ctrlVGA_test> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 1
 11-bit register                                       : 1
# Comparators                                          : 6
 11-bit comparator less                                : 4
 31-bit comparator greatequal                          : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 11-bit subtractor                                     : 2
# Counters                                             : 1
 11-bit up counter                                     : 1
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 6
 11-bit comparator less                                : 4
 31-bit comparator greatequal                          : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ctrlVGA_test> ...

Optimizing unit <Counter_1> ...

Optimizing unit <ctrlVGA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ctrlVGA_test, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ctrlVGA_test.ngr
Top Level Output File Name         : ctrlVGA_test
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 116
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 23
#      LUT2                        : 4
#      LUT2_L                      : 1
#      LUT3                        : 4
#      LUT4                        : 20
#      MUXCY                       : 36
#      VCC                         : 1
#      XORCY                       : 22
# FlipFlops/Latches                : 22
#      FDR                         : 11
#      FDRE                        : 11
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                       31  out of    960     3%  
 Number of Slice Flip Flops:             22  out of   1920     1%  
 Number of 4 input LUTs:                 56  out of   1920     2%  
 Number of IOs:                          13
 Number of bonded IOBs:                  11  out of     83    13%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 22    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.915ns (Maximum Frequency: 144.613MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.194ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.915ns (frequency: 144.613MHz)
  Total number of paths / destination ports: 616 / 55
-------------------------------------------------------------------------
Delay:               6.915ns (Levels of Logic = 3)
  Source:            main/cc/value_int_1 (FF)
  Destination:       main/lc/value_int_10 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: main/cc/value_int_1 to main/lc/value_int_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  main/cc/value_int_1 (main/cc/value_int_1)
     LUT4:I0->O            1   0.704   0.595  main/lineTrigger_cmp_eq00004 (main/lineTrigger_cmp_eq00004)
     LUT3:I0->O           12   0.704   0.965  main/lineTrigger_cmp_eq000031 (main/lineTrigger)
     LUT4:I3->O           11   0.704   0.933  main/lc/value_int_and000039 (main/lc/value_int_and0000)
     FDRE:R                    0.911          main/lc/value_int_0
    ----------------------------------------
    Total                      6.915ns (3.614ns logic, 3.301ns route)
                                       (52.3% logic, 47.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 78 / 4
-------------------------------------------------------------------------
Offset:              8.194ns (Levels of Logic = 8)
  Source:            main/cc/value_int_0 (FF)
  Destination:       HSync (PAD)
  Source Clock:      clk rising

  Data Path: main/cc/value_int_0 to HSync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.591   0.808  main/cc/value_int_0 (main/cc/value_int_0)
     LUT4:I0->O            1   0.704   0.000  main/Mcompar_Blank_int_cmp_lt0000_lut<0>1 (main/Mcompar_Blank_int_cmp_lt0000_lut<0>1)
     MUXCY:S->O            1   0.464   0.000  main/Mcompar_Blank_int_cmp_lt0000_cy<0>_0 (main/Mcompar_Blank_int_cmp_lt0000_cy<0>1)
     MUXCY:CI->O           1   0.059   0.000  main/Mcompar_Blank_int_cmp_lt0000_cy<1>_0 (main/Mcompar_Blank_int_cmp_lt0000_cy<1>1)
     MUXCY:CI->O           1   0.059   0.000  main/Mcompar_Blank_int_cmp_lt0000_cy<2>_0 (main/Mcompar_Blank_int_cmp_lt0000_cy<2>1)
     MUXCY:CI->O           1   0.059   0.000  main/Mcompar_Blank_int_cmp_lt0000_cy<3> (main/Mcompar_Blank_int_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.459   0.595  main/Mcompar_Blank_int_cmp_lt0000_cy<4> (main/Mcompar_Blank_int_cmp_lt0000_cy<4>)
     LUT4:I0->O            1   0.704   0.420  main/HSync_and000015 (HSync_OBUF)
     OBUF:I->O                 3.272          HSync_OBUF (HSync)
    ----------------------------------------
    Total                      8.194ns (6.371ns logic, 1.823ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.49 secs
 
--> 

Total memory usage is 244196 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    0 (   0 filtered)

