# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Fetch_Code.gen/sources_1/ip/IM/sim/IM.v" \
"../../../../Fetch_Code.srcs/sources_1/new/Fetch_Code.v" \
"../../../../Fetch_Code.srcs/sources_1/new/ID1.v" \
"../../../../Fetch_Code.srcs/sources_1/new/IF.v" \
"../../../../Fetch_Code.srcs/sources_1/new/SMG.v" \
"../../../../Fetch_Code.srcs/sources_1/new/delay_5ms.v" \
"../../../../Fetch_Code.srcs/sources_1/new/shumaguan.v" \
"../../../../Fetch_Code.srcs/sim_1/new/Fetch_Code_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
