Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Oct 17 12:57:45 2019
| Host         : ukaea-fpga running 64-bit KDE neon User Edition 5.16
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7z030
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   868 |
|    Minimum number of control sets                        |   783 |
|    Addition due to synthesis replication                 |    85 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2449 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   868 |
| >= 0 to < 4        |    79 |
| >= 4 to < 6        |   166 |
| >= 6 to < 8        |    79 |
| >= 8 to < 10       |    84 |
| >= 10 to < 12      |    45 |
| >= 12 to < 14      |    52 |
| >= 14 to < 16      |    44 |
| >= 16              |   319 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            7579 |         2114 |
| No           | No                    | Yes                    |             416 |          138 |
| No           | Yes                   | No                     |            3071 |         1141 |
| Yes          | No                    | No                     |            6261 |         1853 |
| Yes          | No                    | Yes                    |             317 |           74 |
| Yes          | Yes                   | No                     |            2659 |          794 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                      Clock Signal                                      |                                                                                                                                       Enable Signal                                                                                                                                      |                                                                                                                            Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                               | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |
|  CLK_GEN[1].INX/CLK                                                                    | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                         | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                              |                1 |              1 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                               |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                1 |              1 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                   |                1 |              1 |
|  CLK_GEN[2].INX/CLK                                                                    | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                       | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                   |                1 |              1 |
|  CLK_GEN[2].INX/CLK                                                                    | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                       | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  CLK_GEN[2].INX/CLK                                                                    | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                         | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                   |                1 |              1 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                               | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                  |                1 |              1 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/R                                                                                                                                            |                1 |              1 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                                |                1 |              1 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                                                                                            |                1 |              1 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                 | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                    |                1 |              1 |
|  CLK_GEN[3].INX/CLK                                                                    | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                       | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  CLK_GEN[3].INX/CLK                                                                    | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                       | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  CLK_GEN[3].INX/CLK                                                                    | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                         | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                       | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                            |                1 |              1 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                 | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                                                                          |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                   |                1 |              1 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                             |                1 |              1 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                         | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                             |                1 |              1 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                       | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                       | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  CLK_GEN[1].INX/CLK                                                                    | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                       | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                       | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/freq_counter/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                            | i_system/freq_counter/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                    |                1 |              1 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                         | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/freq_counter/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                    |                1 |              1 |
|  CLK_GEN[1].INX/CLK                                                                    | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                       | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                              |                1 |              1 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                       |                1 |              2 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                       |                1 |              2 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                       |                1 |              2 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                 |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                       |                1 |              2 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              2 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                             |                1 |              2 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  CLK_GEN[2].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | CLK_GEN[2].INX/ADC_0_ERROR_i_1__2_n_0                                                                                                                                                                                                                                  |                1 |              2 |
|  CLK_GEN[1].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                             |                1 |              2 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                             |                1 |              2 |
|  CLK_GEN[1].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | CLK_GEN[1].INX/ADC_0_ERROR_i_1__0_n_0                                                                                                                                                                                                                                  |                1 |              2 |
|  CLK_GEN[2].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                            |                1 |              2 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                              |                1 |              2 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                      | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                                                                          |                1 |              2 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                |                1 |              2 |
|  CLK_GEN[3].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | CLK_GEN[3].INX/ADC_0_ERROR_i_1_n_0                                                                                                                                                                                                                                     |                1 |              2 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                              |                1 |              2 |
|  CLK_GEN[3].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |                1 |              2 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            |                                                                                                                                                                                                                                                                                          | CLK_GEN[0].INX/ADC_0_ERROR_i_1__1_n_0                                                                                                                                                                                                                                  |                1 |              2 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                1 |              3 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                                                                          |                1 |              3 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                            |                2 |              3 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]       |                1 |              3 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                                                        |                1 |              3 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[7]                                                                                                                                                                                        |                1 |              3 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]       |                1 |              3 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                |                1 |              3 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                |                1 |              3 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]        |                1 |              3 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                3 |              3 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]       |                2 |              3 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]        |                1 |              3 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[2].srl_nx1/push                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                                |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                1 |              3 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                        |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].wr_probe_out_reg                                                                                                                                                                                                                   | i_system/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].wr_probe_out_reg                                                                                                                                                                                                                   | i_system/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/vio_0/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].wr_probe_out_reg                                                                                                                                                                                                                   | i_system/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                        |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                4 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[1][0]                                                                                  | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                    | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                            |                3 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                    | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[0][0]                                                                                      | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                            |                2 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                                                           |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                        | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_6[0]                                                                                                                                                                         |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                        |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                           |                2 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                                                          |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[7]                                                                                                                                                                                        |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[17][0]                                                                                 | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                                                          |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                                                                      | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                      |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                       |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                           |                2 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                                                 |                2 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                                            |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                                | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                                                    |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0][0]                                                                                      | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_0[0]                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                                    | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                                                 |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_1[0]                                                                                                                                                                         |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                                                                             |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_1[0]                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                                                             |                2 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                            | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                                                |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                                                |                2 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                                 | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                                                                             |                2 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                              |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_2[0]                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                                 | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                                               |                2 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_3[0]                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                           | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                                |                3 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_4[0]                                                                                                                                                                         |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_4[0]                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_2[0]                                                                                                                                                                         |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                                      | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_no_arbiter.s_ready_i_reg[0]_5[0]                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                2 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/freq_counter/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[5]                                                                                                                                                                                        |                2 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[27][0]                                                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                                    |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                                    |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                                                                            | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                          |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                       |                2 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                                    |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/freq_counter/vio_0/inst/DECODER_INST/Read_int_i_3                                                                                                                                                                                                             |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                     |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                                                            |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                              | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                               |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[19][0]                                                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                 | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                                                        |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                 |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                                                 |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                       | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                         | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[9][0]                                                                                  | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                                                           |                2 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                                              |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                                             |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                         |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[57][0]                                                                                 | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                 | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/E[0]                                                                                                                                                                 | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[49][0]                                                                                 | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                       | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/areset_d1                                                                                                                     |                1 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                                            |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                           |                2 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                       |                2 |              4 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                                    |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[25][0]                                                                                 | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.active_cnt_reg[41][0]                                                                                 | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                     |                1 |              4 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                                    | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                             |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                                                                                                     |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                                                                                                     |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                                                        |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                                             |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                                             |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                |                2 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                                                        |                2 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                1 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                             |                5 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___62_n_0                                                                                                                                                                                    |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                                |                3 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                                                         |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/insert_maint_r1_lcl_reg_1                                                                                                                                    |                4 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                2 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                           | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                1 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                                            | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                         | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                1 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                                                 | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                                                   |                3 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                                                                                                                  | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                                                                                                |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                                             |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                                             |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                                             |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                                             |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                                             |                1 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                           | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                2 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                              |                4 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                             |                3 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                2 |              5 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                1 |              5 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/vio_0/inst/DECODER_INST/Read_int_i_6_0                                                                                                                                                                                                                        |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                                                                    |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                        |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                3 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I_reg_0                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                               |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                             |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                                       | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                                                 |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                        |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                                    | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                                             |                1 |              5 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/vio_0/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                                                               | i_system/vio_0/inst/DECODER_INST/int_cnt_rst_reg_0[0]                                                                                                                                                                                                                  |                1 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                         | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                                                      |                3 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                            | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                                                          |                2 |              5 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                         | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                                                    |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                                | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                                                                             |                2 |              6 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                                                                  | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                                                                             |                2 |              6 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                                                                    |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                              |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |              6 |
|  CLK_GEN[1].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                3 |              6 |
|  CLK_GEN[2].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                       |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                            | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                                                                             |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                        |                5 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                         | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                                                       |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                             |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                                                  |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_1_out[5]                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                             |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                                                      |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                             |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                                                    |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                                                                                          |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                                |                3 |              6 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                           |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                         | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                                |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                                                                          |                4 |              6 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                                 | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                                |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                             |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                            |                3 |              6 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                | i_system/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                       |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                            |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                            | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                                                          |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                           | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                                                                             |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                                                        |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                            | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                          |                3 |              6 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_3[0]                                                                                                                                                                         |                3 |              6 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                         | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                             |                3 |              6 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                2 |              6 |
|  CLK_GEN[3].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                           |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                                                                             |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                                    | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                          |                3 |              6 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                                | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                             |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                                                                          |                2 |              6 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                                                | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                            |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_0_in22_out                                                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                             |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                                                                          |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                               | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                          |                2 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                        | i_system/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                               |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                                                                          |                1 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                             |                3 |              6 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                                                                          |                3 |              6 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                                                                          |                3 |              6 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                                                                                                                                                                      |                1 |              7 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                                                  |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                    | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                 | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                            | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                         |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                         | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                         |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                            |                2 |              7 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                                      | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                             |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                           |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                 | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                    | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                                                                             |                2 |              7 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                            |                4 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                 | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                    | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                    | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                 | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                    | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                 |                2 |              7 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                 | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                                 |                3 |              7 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                        |                6 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                    |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                    |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                    |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_0_out                                                                                                                                                         | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                     |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                     |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                |                3 |              8 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                   |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                     |                3 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                     | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                1 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                               | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                1 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                                                              | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0                                                                                                  | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                                      | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                        |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                                      | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                            |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                 | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_18_out                                                                                                                                               | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                1 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                                                        |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                              |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                       | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                            |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                 | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                4 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                         | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                            |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                          |                1 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                    |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                      | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                |                3 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                                       | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                                                            |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                                                             | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                            |                5 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                 |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                                             |                3 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[7]_i_1_n_0                                                                                                                      |                2 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                                                     |                1 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK1                                          |                                                                                                                                                                                                                                                                                          | CLK_GEN[0].INX/RESET                                                                                                                                                                                                                                                   |                2 |              8 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_0[0]                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                4 |              8 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1][0]                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                3 |              8 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                2 |              8 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[1]_2[0]                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                2 |              8 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                 |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                            |                4 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                                                     |                3 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                            |                3 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                                                 |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___73_n_0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                4 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                        |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                                      | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                                                        |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                             | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                             |                3 |              8 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                3 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                                                 |                3 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                                 |                                                                                                                                                                                                                                                                        |                2 |              8 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                1 |              8 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                             | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                                             |                5 |              9 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                               |                                                                                                                                                                                                                                                                        |                3 |              9 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                    | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                3 |              9 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                |                2 |              9 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                |                2 |              9 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                                     | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                                   |                3 |              9 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                3 |              9 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                             | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]               |                3 |              9 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[8]_i_1_n_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                2 |              9 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                             | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                             | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                                  |                7 |              9 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                                                                          |                3 |              9 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                                                 |                2 |              9 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                              | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |              9 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/current_state_reg[0][0]                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                3 |              9 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                                                          |                3 |              9 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]               |                2 |              9 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_2_n_0                                                                                                                                                                                             | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                2 |              9 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                          |                2 |              9 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                                                          |                3 |              9 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]               |                2 |              9 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                                                          |                3 |              9 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                2 |              9 |
|  CLK_GEN[3].INX/CLK                                                                    | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                   | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |
|  CLK_GEN[3].INX/CLK                                                                    | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                   | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  CLK_GEN[2].INX/CLK                                                                    | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                   | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  CLK_GEN[2].INX/CLK                                                                    | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                 |                2 |             10 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                   | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                        | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                                                                             |                3 |             10 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                    |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  CLK_GEN[3].INX/CLK                                                                    | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                   | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                4 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                4 |             10 |
|  CLK_GEN[2].INX/CLK                                                                    | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                   | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                3 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                5 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                             |                7 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                             |                7 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                4 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/data_out_en_1                                                                                                                                                                                                    | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block_reg[0]_0                                                                                                                                                                       |                3 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                      |                4 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                     |                2 |             10 |
|  CLK_GEN[1].INX/CLK                                                                    | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                2 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                    |                2 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                   |                5 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                           | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                      |                2 |             10 |
|  CLK_GEN[1].INX/CLK                                                                    | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                   | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                3 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                           | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |                2 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |               10 |             10 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                                                        |                5 |             10 |
|  CLK_GEN[1].INX/CLK                                                                    | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                   | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                     |                2 |             10 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                    |                2 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |                3 |             10 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                                   |                5 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                          |                2 |             10 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                   | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                4 |             10 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                   | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             10 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                                 | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[1]                                                                                                                                                                          |                2 |             11 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                            | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                                                                                            |                6 |             11 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                              |                3 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]_1[0]                                                                                                                                                      | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               12 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                                                                                            |                4 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                                    | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                                                             |                3 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                         | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                                                     |                5 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                            |                3 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/b_push                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                3 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |                4 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_5                                                                                                                                                                            |                3 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_5                                                                                                                                                                            |                3 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                              |                2 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                               |                2 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                        |                3 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                               |                2 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             12 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                              |                2 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                 |                2 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                        |                4 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                              |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             12 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                         | i_system/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                3 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                                                                             | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                          |                3 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen4                                                                          |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/drdy_A_reg_reg_0[0]                                                                                                                                                                                                              | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                          |                2 |             12 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                              |                4 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |             12 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/vio_0/inst/DECODER_INST/Bus_data_out[15]_i_1_n_0                                                                                                                                                                                                              |                5 |             12 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                3 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             12 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                 |                2 |             12 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             12 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             12 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[11]_i_1_n_0                                                                                                                                             | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             12 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                              | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                            |                3 |             13 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/freq_counter/vio_0/inst/PROBE_IN_INST/Read_int                                                                                                                                                                                                                                  | i_system/freq_counter/vio_0/inst/DECODER_INST/addr_count_reg0                                                                                                                                                                                                          |                3 |             13 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0                                                                                                                                                                             |               11 |             13 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                4 |             13 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                3 |             13 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                4 |             13 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                2 |             13 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen53_in                                                                      |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen411_in                                                                     |                                                                                                                                                                                                                                                                        |                6 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen60_in                                                                      |                                                                                                                                                                                                                                                                        |                6 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/chosen6                                                                          |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                        |                3 |             14 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[2]                                                                                                                                                                                        |                7 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                4 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[3]                                                                                                                                                                                        |                7 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[4]                                                                                                                                                                                        |                7 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                3 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[6]                                                                                                                                                                                        |                7 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[1]                                                                                                                                                                                        |                7 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/Q[0]                                                                                                                                                                                        |                9 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                2 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                4 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                                                   | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                                                    | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |                3 |             15 |
|  CLK_GEN[2].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | CLK_GEN[0].INX/RESET                                                                                                                                                                                                                                                   |                7 |             15 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            |                                                                                                                                                                                                                                                                                          | CLK_GEN[0].INX/RESET                                                                                                                                                                                                                                                   |                5 |             15 |
|  CLK_GEN[1].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | CLK_GEN[0].INX/RESET                                                                                                                                                                                                                                                   |                7 |             15 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_iodelay_ctrl/clk_ref_200.u_bufg_clk_ref_n_0 |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                                                           |                4 |             15 |
|  CLK_GEN[3].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | CLK_GEN[0].INX/RESET                                                                                                                                                                                                                                                   |                7 |             15 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                        |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                                 |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                                      | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                            |                8 |             16 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                                      | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                                   | i_system/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                                 |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                       |                2 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |                8 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                 |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                              |                6 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                 |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                                | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                       |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |               10 |             16 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/freq_counter/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                                                       |               11 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/freq_counter/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                      | i_system/freq_counter/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                                    |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                                                                                                                                             | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                          |                3 |             16 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                                                        |                4 |             16 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_2[0]                                                                                                                                                                                                 | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                               |                3 |             16 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                              |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                               |                                                                                                                                                                                                                                                                        |                2 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                              |                                                                                                                                                                                                                                                                        |                8 |             16 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                                                                                                                                              |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                4 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                3 |             16 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                5 |             17 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                               | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             17 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                 | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                               |                5 |             17 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                     | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                4 |             17 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                5 |             17 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                 |                3 |             18 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                 |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                3 |             18 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                                                                                          |                7 |             19 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                         | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                                                     |                8 |             20 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                  | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                5 |             20 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                         | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                                                     |                8 |             20 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                                                                             |               14 |             20 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                        |                6 |             20 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                                 | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                                                         |                5 |             20 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |               11 |             20 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                                                          |               10 |             20 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             22 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                        |               10 |             22 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                                                         |               10 |             22 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                                                                                                |               11 |             22 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0                                                                                                                                                                             |               18 |             23 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                                                                                          |                9 |             24 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                          |                7 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                        |                3 |             24 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                8 |             24 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                8 |             24 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                    | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                |               14 |             24 |
|  i_system/processing_system7_1/inst/FCLK_CLK1                                          |                                                                                                                                                                                                                                                                                          | clear                                                                                                                                                                                                                                                                  |                6 |             24 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                9 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             25 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/temperature_update_inst/E[0]                                                                                                                                                                                                                      | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                          |                7 |             25 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/dwe_reg_i_1_n_0                                                                                                                                                                                                                  | i_system/xadc_wiz_0/U0/AXI_XADC_CORE_I/Inst_drp_arbiter/reset                                                                                                                                                                                                          |                6 |             25 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                                | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                          |                9 |             25 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                                               |               14 |             25 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                5 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                9 |             25 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                6 |             25 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                 | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                            |                5 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                6 |             25 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                7 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                7 |             25 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                                                                                            |                9 |             25 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             25 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                |                8 |             26 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                        |               11 |             26 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                        |                6 |             26 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                        |               10 |             26 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                                                                |                7 |             26 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                        |               10 |             26 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                    |                                                                                                                                                                                                                                                                        |               11 |             26 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                8 |             27 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |               11 |             27 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                8 |             27 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                9 |             27 |
|  CLK_GEN[2].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                6 |             28 |
|  i_system/clk_wiz/inst/clk_out1                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                5 |             28 |
|  CLK_GEN[3].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                7 |             28 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                        |                6 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                                |                4 |             28 |
|  CLK_GEN[1].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                6 |             28 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                6 |             28 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                        |                5 |             28 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                        |                5 |             28 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                9 |             28 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                7 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                 |                7 |             31 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                            |               10 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                5 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                    |                                                                                                                                                                                                                                                                        |                9 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                             |                                                                                                                                                                                                                                                                        |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                   |               13 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                        |                6 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                8 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                  |                                                                                                                                                                                                                                                                        |                7 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                |                                                                                                                                                                                                                                                                        |                6 |             32 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                   |                                                                                                                                                                                                                                                                        |                9 |             32 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                        |                7 |             33 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                             |                                                                                                                                                                                                                                                                        |                8 |             33 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                8 |             33 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             33 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                7 |             33 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             33 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                7 |             33 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                                                         |               13 |             33 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |               11 |             33 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                8 |             33 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                                 |                                                                                                                                                                                                                                                                        |                9 |             33 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                                    | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                                                            |                9 |             33 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                        |               10 |             34 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               12 |             34 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               11 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                            |               11 |             34 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                6 |             34 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |                9 |             34 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               10 |             34 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                                                                          |               16 |             36 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                        |                7 |             37 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                        |               11 |             37 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                |               12 |             40 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                                                                                             |               13 |             44 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               16 |             45 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                        |               12 |             45 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                  |                                                                                                                                                                                                                                                                        |                8 |             45 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                           |                                                                                                                                                                                                                                                                        |                9 |             45 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                                                            |               20 |             45 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                        |               13 |             47 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                      |                                                                                                                                                                                                                                                                        |               11 |             47 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                        |               12 |             47 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               12 |             47 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                                                             |               16 |             47 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                                                            |               19 |             49 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                                                                                            |               18 |             49 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               14 |             49 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                                                                                          |               26 |             49 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |               18 |             49 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                                                            |               19 |             52 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               14 |             54 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                        |                7 |             56 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                              |                                                                                                                                                                                                                                                                        |               14 |             57 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[69]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                        |               17 |             57 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]  |                                                                                                                                                                                                                                                                        |               15 |             57 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0] |                                                                                                                                                                                                                                                                        |               17 |             57 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[69]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                        |               20 |             57 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                             |                                                                                                                                                                                                                                                                        |               17 |             57 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                         | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |               18 |             60 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                         | i_system/processing_system7_1_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                    |               17 |             60 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                        |                8 |             64 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               21 |             64 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |               14 |             64 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                                  | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                                                      |               11 |             64 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                             |                                                                                                                                                                                                                                                                        |               12 |             64 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                        |               26 |             64 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                          |                                                                                                                                                                                                                                                                        |               18 |             64 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                                                              |               27 |             76 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               28 |             77 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               16 |             78 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                                                               |               29 |             82 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                                   | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                                                            |               22 |             83 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                                                            |               29 |             88 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                                                            |               32 |             88 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                |                                                                                                                                                                                                                                                                        |               12 |             96 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                                |                                                                                                                                                                                                                                                                        |               12 |             96 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                      |                                                                                                                                                                                                                                                                        |               12 |             96 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/processing_system7_1_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                     |                                                                                                                                                                                                                                                                        |               12 |             96 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_2/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               25 |            103 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_5/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               25 |            103 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_3/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               26 |            103 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               25 |            103 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_1/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               30 |            103 |
|  i_system/clk_wiz/inst/clk_out1                                                        | i_system/adc_ila/system_ila_4/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |               27 |            103 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                        |               14 |            112 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                        |               14 |            112 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                        |               14 |            112 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                            |                                                                                                                                                                                                                                                                        |               14 |            112 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          | i_system/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                                                                               |               29 |            115 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                                            |               44 |            128 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               33 |            128 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |               48 |            128 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               46 |            141 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                                             |                                                                                                                                                                                                                                                                        |               35 |            141 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |               54 |            144 |
|  CLK_GEN[0].INX/ADC_Clk_Out                                                            |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               37 |            165 |
|  CLK_GEN[1].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               37 |            165 |
|  CLK_GEN[2].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               35 |            165 |
|  CLK_GEN[3].INX/CLK                                                                    |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |               39 |            165 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg                  |                                                                                                                                                                                                                                                                        |               22 |            176 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     | i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                                |                                                                                                                                                                                                                                                                        |               24 |            192 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/freq_counter/vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                                               |               82 |            200 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/freq_counter/vio_0/inst/PROBE_IN_INST/read_done_reg_rep__0_n_0                                                                                                                                                                                                |               72 |            200 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          | i_system/freq_counter/vio_0/inst/PROBE_IN_INST/read_done_reg_rep_n_0                                                                                                                                                                                                   |               95 |            200 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/freq_counter/labtools_fmeter_0/U0/COUNTER_REFCLK_inst/F                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                        |               85 |            288 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          | i_system/freq_counter/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                        |              116 |            300 |
|  i_system/processing_system7_1/inst/FCLK_CLK0                                          |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              218 |            783 |
|  i_system/SDRAM/u_MercuryZX1_SDRAM_0_mig/u_ddr3_infrastructure/CLK                     |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              740 |           2406 |
|  i_system/clk_wiz/inst/clk_out1                                                        |                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                        |              983 |           3797 |
+----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


