<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab05_1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab05_1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab05_1.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Lab05_1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab05_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab05_1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab05_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab05_1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab05_1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab05_1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab05_1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab05_1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab05_1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab05_1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab05_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab05_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab05_1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab05_1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab05_1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Lab05_1.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab05_1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab05_1.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab05_1_Lab05_1_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Lab05_1_Lab05_1_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Lab05_1_Lab05_1_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab05_1_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab05_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab05_1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Lab05_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Lab05_1_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab05_1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab05_1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab05_1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab05_1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab05_1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab05_1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab05_1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab05_1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab05_1_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab05_1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab05_1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab05_1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab05_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1630938831" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1630938831">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630982107" xil_pn:in_ck="7673401924356647008" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1630982107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab05_1Verilog.v"/>
    </transform>
    <transform xil_pn:end_ts="1630941108" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5143803613666112521" xil_pn:start_ts="1630941108">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630983053" xil_pn:in_ck="121041862822494608" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6927870442992614841" xil_pn:start_ts="1630983051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab05_1.vf"/>
    </transform>
    <transform xil_pn:end_ts="1630940860" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3116592208196084567" xil_pn:start_ts="1630940860">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630983053" xil_pn:in_ck="2734974988452102382" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1630983053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab05_1.vf"/>
      <outfile xil_pn:name="Lab05_1Verilog.v"/>
    </transform>
    <transform xil_pn:end_ts="1630983056" xil_pn:in_ck="2734974988452102382" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8726392685692857048" xil_pn:start_ts="1630983053">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab05_1_Lab05_1_sch_tb_beh.prj"/>
      <outfile xil_pn:name="Lab05_1_Lab05_1_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1630983056" xil_pn:in_ck="6348089296827306203" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-972467881169414117" xil_pn:start_ts="1630983056">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab05_1_Lab05_1_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1630940726" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1630940726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630983007" xil_pn:in_ck="121041862822494608" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2340434820079449678" xil_pn:start_ts="1630983005">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab05_1.vf"/>
    </transform>
    <transform xil_pn:end_ts="1630940728" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3116592208196084567" xil_pn:start_ts="1630940728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630940728" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1630940728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630940728" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8071545689447465740" xil_pn:start_ts="1630940728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630940728" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1630940728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630940728" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2187148942571745075" xil_pn:start_ts="1630940728">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630983018" xil_pn:in_ck="3667935237045390" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3861966774211200463" xil_pn:start_ts="1630983007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab05_1.jhd"/>
      <outfile xil_pn:name="Lab05_1.lso"/>
      <outfile xil_pn:name="Lab05_1.ngc"/>
      <outfile xil_pn:name="Lab05_1.ngr"/>
      <outfile xil_pn:name="Lab05_1.prj"/>
      <outfile xil_pn:name="Lab05_1.stx"/>
      <outfile xil_pn:name="Lab05_1.syr"/>
      <outfile xil_pn:name="Lab05_1.xst"/>
      <outfile xil_pn:name="Lab05_1_beh.prj"/>
      <outfile xil_pn:name="Lab05_1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1630940738" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981232010838278" xil_pn:start_ts="1630940738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1630940745" xil_pn:in_ck="121041862822489290" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7183844170785625898" xil_pn:start_ts="1630940738">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab05_1.bld"/>
      <outfile xil_pn:name="Lab05_1.ngd"/>
      <outfile xil_pn:name="Lab05_1_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1630940754" xil_pn:in_ck="121041862822489291" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="6093601622908603872" xil_pn:start_ts="1630940745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab05_1.pcf"/>
      <outfile xil_pn:name="Lab05_1_map.map"/>
      <outfile xil_pn:name="Lab05_1_map.mrp"/>
      <outfile xil_pn:name="Lab05_1_map.ncd"/>
      <outfile xil_pn:name="Lab05_1_map.ngm"/>
      <outfile xil_pn:name="Lab05_1_map.xrpt"/>
      <outfile xil_pn:name="Lab05_1_summary.xml"/>
      <outfile xil_pn:name="Lab05_1_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1630940767" xil_pn:in_ck="-6475379211614770844" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-6780099238861732004" xil_pn:start_ts="1630940754">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab05_1.ncd"/>
      <outfile xil_pn:name="Lab05_1.pad"/>
      <outfile xil_pn:name="Lab05_1.par"/>
      <outfile xil_pn:name="Lab05_1.ptwx"/>
      <outfile xil_pn:name="Lab05_1.unroutes"/>
      <outfile xil_pn:name="Lab05_1.xpi"/>
      <outfile xil_pn:name="Lab05_1_pad.csv"/>
      <outfile xil_pn:name="Lab05_1_pad.txt"/>
      <outfile xil_pn:name="Lab05_1_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1630940767" xil_pn:in_ck="121041862822489159" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1630940761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab05_1.twr"/>
      <outfile xil_pn:name="Lab05_1.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
