
*** Running vivado
    with args -log auto_caculation.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source auto_caculation.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source auto_caculation.tcl -notrace
Command: synth_design -top auto_caculation -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11728 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 359.758 ; gain = 101.055
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'auto_caculation' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/auto_caculation.v:2]
INFO: [Synth 8-6157] synthesizing module 'M1' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/shiyan4_1.v:2]
WARNING: [Synth 8-840] conflicting parameter overrides for parameter 'N' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/shiyan4_1.v:14]
WARNING: [Synth 8-840] conflicting parameter overrides for parameter 'M' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/rom4xn.v:5]
INFO: [Synth 8-6157] synthesizing module 'rom16xN' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/rom4xn.v:2]
	Parameter N bound to: 32 - type: integer 
	Parameter M bound to: 4 - type: integer 
	Parameter T bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rom16xN' (1#1) [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/rom4xn.v:2]
INFO: [Synth 8-6157] synthesizing module 'n_mux' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/n_mux.v:2]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_mux' (2#1) [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/n_mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'register' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/register.v:2]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'register' (3#1) [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/register.v:2]
WARNING: [Synth 8-350] instance 'R_NEXT' of module 'register' requires 5 connections, but only 4 given [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/shiyan4_1.v:16]
INFO: [Synth 8-6157] synthesizing module 'n_adder' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/n_adder.v:2]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_adder' (4#1) [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/n_adder.v:2]
INFO: [Synth 8-6157] synthesizing module 'n_mux__parameterized0' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/n_mux.v:2]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_mux__parameterized0' (4#1) [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/n_mux.v:2]
INFO: [Synth 8-6157] synthesizing module 'n_compare' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/n_compare.v:2]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'n_compare' (5#1) [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/n_compare.v:2]
WARNING: [Synth 8-350] instance 'R_SUM' of module 'register' requires 5 connections, but only 4 given [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/shiyan4_1.v:22]
INFO: [Synth 8-6155] done synthesizing module 'M1' (6#1) [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/shiyan4_1.v:2]
INFO: [Synth 8-6157] synthesizing module 'FSM' [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/shiyan4_2.v:2]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ST1 bound to: 1 - type: integer 
	Parameter ST2 bound to: 2 - type: integer 
	Parameter ST3 bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/shiyan4_2.v:28]
INFO: [Synth 8-6155] done synthesizing module 'FSM' (7#1) [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/shiyan4_2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'auto_caculation' (8#1) [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/auto_caculation.v:2]
WARNING: [Synth 8-3331] design M1 has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 414.063 ; gain = 155.359
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R_NEXT:rst to constant 0 [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/shiyan4_1.v:16]
WARNING: [Synth 8-3295] tying undriven pin R_SUM:rst to constant 0 [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/sources_1/new/shiyan4_1.v:22]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 414.063 ; gain = 155.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 414.063 ; gain = 155.359
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/constrs_1/imports/FileRecv/Nexys4_Master.xdc]
Finished Parsing XDC File [E:/verilog/lpz_vivado/shiyan4/shiyan4.srcs/constrs_1/imports/FileRecv/Nexys4_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 749.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 749.645 ; gain = 490.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 749.645 ; gain = 490.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 749.645 ; gain = 490.941
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'c_state_reg' in module 'FSM'
INFO: [Synth 8-5544] ROM "done" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SUM_SEL" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LD_NEXT" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LD_SUM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                     ST1 |                             0010 |                               01
                     ST2 |                             0100 |                               10
                     ST3 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'c_state_reg' using encoding 'one-hot' in module 'FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 749.645 ; gain = 490.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rom16xN 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input     32 Bit        Muxes := 1     
Module n_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module n_adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module n_mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 749.645 ; gain = 490.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 749.645 ; gain = 490.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 749.645 ; gain = 490.941
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 759.707 ; gain = 501.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 759.707 ; gain = 501.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 759.707 ; gain = 501.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 759.707 ; gain = 501.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 759.707 ; gain = 501.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 759.707 ; gain = 501.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 759.707 ; gain = 501.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT3   |    29|
|4     |LUT4   |     7|
|5     |LUT5   |     4|
|6     |LUT6   |     4|
|7     |FDRE   |    39|
|8     |FDSE   |     1|
|9     |IBUF   |     3|
|10    |OBUF   |    33|
+------+-------+------+

Report Instance Areas: 
+------+-----------+-----------+------+
|      |Instance   |Module     |Cells |
+------+-----------+-----------+------+
|1     |top        |           |   129|
|2     |  t1       |M1         |    50|
|3     |    R_NEXT |register   |    18|
|4     |    R_SUM  |register_0 |    32|
|5     |  t2       |FSM        |    42|
+------+-----------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 759.707 ; gain = 501.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 759.707 ; gain = 165.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 759.707 ; gain = 501.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 773.945 ; gain = 528.391
INFO: [Common 17-1381] The checkpoint 'E:/verilog/lpz_vivado/shiyan4/shiyan4.runs/synth_1/auto_caculation.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file auto_caculation_utilization_synth.rpt -pb auto_caculation_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 773.945 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 12 11:46:27 2018...
