

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Mon Mar 18 20:43:20 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                         |                              |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                 Instance                |            Module            |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_258  |RNI_Pipeline_VITIS_LOOP_29_2  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_RNI_Pipeline_NEURONS_LOOP_fu_271     |RNI_Pipeline_NEURONS_LOOP     |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_RNI_Pipeline_WEIGHTS_LOOP_fu_277     |RNI_Pipeline_WEIGHTS_LOOP     |        2|      260|  20.000 ns|   2.600 us|    2|  260|       no|
        |grp_RNI_Pipeline_NEURONS_LOOP1_fu_293    |RNI_Pipeline_NEURONS_LOOP1    |       18|       18|   0.180 us|   0.180 us|   18|   18|       no|
        +-----------------------------------------+------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) |  Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |   Latency  |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |        ?|        ?|  101 ~ 4277|          -|          -|     ?|        no|
        | + NEURONS_LOOP    |       64|     4240|     4 ~ 265|          -|          -|    16|        no|
        +-------------------+---------+---------+------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 10 
6 --> 7 8 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 11 
11 --> 12 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_list_0_01 = alloca i32 1"   --->   Operation 13 'alloca' 'input_list_0_01' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_list_1_02 = alloca i32 1"   --->   Operation 14 'alloca' 'input_list_1_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_list_2_03 = alloca i32 1"   --->   Operation 15 'alloca' 'input_list_2_03' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_list_3_04 = alloca i32 1"   --->   Operation 16 'alloca' 'input_list_3_04' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_loc = alloca i64 1"   --->   Operation 17 'alloca' 'p_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_list_0_1_loc = alloca i64 1"   --->   Operation 18 'alloca' 'input_list_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_list_1_1_loc = alloca i64 1"   --->   Operation 19 'alloca' 'input_list_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%input_list_2_1_loc = alloca i64 1"   --->   Operation 20 'alloca' 'input_list_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%input_list_3_1_loc = alloca i64 1"   --->   Operation 21 'alloca' 'input_list_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [B_RNI_HLS/apc/src/RNI_2.cpp:12]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_stream_V_data_V"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_keep_V"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %input_stream_V_strb_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_stream_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %output_stream_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_4, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_6, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_7" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 40 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln23 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_8" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 41 'specaxissidechannel' 'specaxissidechannel_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 42 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.73>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%input_list_0_01_load = load i8 %input_list_0_01"   --->   Operation 43 'load' 'input_list_0_01_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%input_list_1_02_load = load i8 %input_list_1_02"   --->   Operation 44 'load' 'input_list_1_02_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%input_list_2_03_load = load i8 %input_list_2_03"   --->   Operation 45 'load' 'input_list_2_03_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%input_list_3_04_load = load i8 %input_list_3_04"   --->   Operation 46 'load' 'input_list_3_04_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 47 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%input_buffer_data = extractvalue i54 %empty" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 48 'extractvalue' 'input_buffer_data' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%input_buffer_last = extractvalue i54 %empty" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 49 'extractvalue' 'input_buffer_last' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %input_buffer_data" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 50 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (4.73ns)   --->   "%call_ln26 = call void @RNI_Pipeline_VITIS_LOOP_29_2, i8 %input_list_3_04_load, i8 %input_list_2_03_load, i8 %input_list_1_02_load, i8 %input_list_0_01_load, i8 %trunc_ln26, i8 %input_list_3_1_loc, i8 %input_list_2_1_loc, i8 %input_list_1_1_loc, i8 %input_list_0_1_loc" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 51 'call' 'call_ln26' <Predicate = true> <Delay = 4.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 52 [1/2] (3.23ns)   --->   "%call_ln26 = call void @RNI_Pipeline_VITIS_LOOP_29_2, i8 %input_list_3_04_load, i8 %input_list_2_03_load, i8 %input_list_1_02_load, i8 %input_list_0_01_load, i8 %trunc_ln26, i8 %input_list_3_1_loc, i8 %input_list_2_1_loc, i8 %input_list_1_1_loc, i8 %input_list_0_1_loc" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 52 'call' 'call_ln26' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 53 'specloopname' 'specloopname_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%input_list_3_1_loc_load = load i8 %input_list_3_1_loc"   --->   Operation 54 'load' 'input_list_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%input_list_2_1_loc_load = load i8 %input_list_2_1_loc"   --->   Operation 55 'load' 'input_list_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%input_list_1_1_loc_load = load i8 %input_list_1_1_loc"   --->   Operation 56 'load' 'input_list_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%input_list_0_1_loc_load = load i8 %input_list_0_1_loc"   --->   Operation 57 'load' 'input_list_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.58ns)   --->   "%br_ln57 = br void %WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 58 'br' 'br_ln57' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 4.05>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%neuron_index = phi i5 %add_ln57, void %for.inc34.i, i5 0, void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 59 'phi' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.78ns)   --->   "%icmp_ln57 = icmp_eq  i5 %neuron_index, i5 16" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 60 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (1.78ns)   --->   "%add_ln57 = add i5 %neuron_index, i5 1" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 61 'add' 'add_ln57' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %WEIGHTS_LOOP.i.split, void %for.end.i254.preheader" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 62 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i5 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 63 'zext' 'zext_ln57' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%NEURONS_INDEX_addr = getelementptr i6 %NEURONS_INDEX, i64 0, i64 %zext_ln57" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 64 'getelementptr' 'NEURONS_INDEX_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (2.32ns)   --->   "%NEURONS_INDEX_load = load i3 %NEURONS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 65 'load' 'NEURONS_INDEX_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%empty_23 = trunc i5 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 66 'trunc' 'empty_23' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i4 %empty_23" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 67 'zext' 'neuron_index_cast_cast' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.73ns)   --->   "%add_i_i67_i = add i5 %neuron_index_cast_cast, i5 1" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 68 'add' 'add_i_i67_i' <Predicate = (!icmp_ln57)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%conv_i63_i = zext i5 %add_i_i67_i" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 69 'zext' 'conv_i63_i' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i8 %WEIGHTS_INDEX, i64 0, i64 %conv_i63_i" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 70 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 71 'load' 'WEIGHTS_INDEX_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 41> <ROM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln57" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 72 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln57)> <Delay = 0.00>
ST_5 : Operation 73 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 73 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_5 : Operation 74 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP, i8 %NEURONS_MEMBRANE"   --->   Operation 74 'call' 'call_ln0' <Predicate = (icmp_ln57)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 5.82>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%speclooptripcount_ln57 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 75 'speclooptripcount' 'speclooptripcount_ln57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specloopname_ln57 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 76 'specloopname' 'specloopname_ln57' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/2] (2.32ns)   --->   "%NEURONS_INDEX_load = load i3 %NEURONS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 77 'load' 'NEURONS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 6> <Depth = 5> <ROM>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i6 %NEURONS_INDEX_load" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 78 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/2] (2.32ns)   --->   "%WEIGHTS_INDEX_load = load i6 %WEIGHTS_INDEX_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 79 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 41> <ROM>
ST_6 : Operation 80 [1/1] (1.91ns)   --->   "%icmp_ln59 = icmp_slt  i8 %zext_ln59, i8 %WEIGHTS_INDEX_load" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 80 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 81 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_6 : Operation 82 [1/1] (1.58ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %for.end.i, void %for.body13.lr.ph.i" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 82 'br' 'br_ln59' <Predicate = true> <Delay = 1.58>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i8 %WEIGHTS_INDEX_load" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 83 'trunc' 'trunc_ln59' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_6 : Operation 84 [2/2] (1.58ns)   --->   "%call_ln59 = call void @RNI_Pipeline_WEIGHTS_LOOP, i6 %NEURONS_INDEX_load, i8 %NEURONS_MEMBRANE_load, i7 %trunc_ln59, i8 %input_list_0_1_loc_load, i8 %input_list_1_1_loc_load, i8 %input_list_2_1_loc_load, i8 %input_list_3_1_loc_load, i8 %p_loc, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 84 'call' 'call_ln59' <Predicate = (icmp_ln59)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln59 = call void @RNI_Pipeline_WEIGHTS_LOOP, i6 %NEURONS_INDEX_load, i8 %NEURONS_MEMBRANE_load, i7 %trunc_ln59, i8 %input_list_0_1_loc_load, i8 %input_list_1_1_loc_load, i8 %input_list_2_1_loc_load, i8 %input_list_3_1_loc_load, i8 %p_loc, i8 %WEIGHTS" [B_RNI_HLS/apc/src/RNI_2.cpp:59->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 85 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.50>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%p_loc_load = load i8 %p_loc"   --->   Operation 86 'load' 'p_loc_load' <Predicate = (icmp_ln59)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln61 = store i8 %p_loc_load, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 87 'store' 'store_ln61' <Predicate = (icmp_ln59)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_8 : Operation 88 [1/1] (1.58ns)   --->   "%br_ln64 = br void %for.end.i" [B_RNI_HLS/apc/src/RNI_2.cpp:64->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 88 'br' 'br_ln64' <Predicate = (icmp_ln59)> <Delay = 1.58>
ST_8 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln64)   --->   "%empty_24 = phi i8 %p_loc_load, void %for.body13.lr.ph.i, i8 %NEURONS_MEMBRANE_load, void %WEIGHTS_LOOP.i.split" [B_RNI_HLS/apc/src/RNI_2.cpp:61->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 89 'phi' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.91ns) (out node of the LUT)   --->   "%icmp_ln64 = icmp_sgt  i8 %empty_24, i8 25" [B_RNI_HLS/apc/src/RNI_2.cpp:64->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 90 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc34.i, void %if.then.i252" [B_RNI_HLS/apc/src/RNI_2.cpp:64->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 91 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln67 = store i8 0, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:67->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 92 'store' 'store_ln67' <Predicate = (icmp_ln64)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.inc34.i" [B_RNI_HLS/apc/src/RNI_2.cpp:68->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 93 'br' 'br_ln68' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln57 = br void %WEIGHTS_LOOP.i" [B_RNI_HLS/apc/src/RNI_2.cpp:57->B_RNI_HLS/apc/src/RNI_2.cpp:36]   --->   Operation 94 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 95 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP, i8 %NEURONS_MEMBRANE"   --->   Operation 95 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 6> <Delay = 0.00>
ST_11 : Operation 96 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP1, i8 %NEURONS_MEMBRANE"   --->   Operation 96 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 97 [2/2] (0.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i32 0, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [B_RNI_HLS/apc/src/RNI_2.cpp:46]   --->   Operation 97 'write' 'write_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 7> <Delay = 0.00>
ST_12 : Operation 98 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_LOOP1, i8 %NEURONS_MEMBRANE"   --->   Operation 98 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 99 [1/2] (0.00ns)   --->   "%write_ln46 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i32 0, i4 0, i4 0, i2 0, i1 0, i5 0, i6 0" [B_RNI_HLS/apc/src/RNI_2.cpp:46]   --->   Operation 99 'write' 'write_ln46' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %input_buffer_last, void %cleanup.cont, void %while.end" [B_RNI_HLS/apc/src/RNI_2.cpp:26]   --->   Operation 100 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_3_1_loc_load, i8 %input_list_3_04" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 101 'store' 'store_ln23' <Predicate = (!input_buffer_last)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_2_1_loc_load, i8 %input_list_2_03" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 102 'store' 'store_ln23' <Predicate = (!input_buffer_last)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_1_1_loc_load, i8 %input_list_1_02" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 103 'store' 'store_ln23' <Predicate = (!input_buffer_last)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%store_ln23 = store i8 %input_list_0_1_loc_load, i8 %input_list_0_01" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 104 'store' 'store_ln23' <Predicate = (!input_buffer_last)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln23 = br void %VITIS_LOOP_29_2" [B_RNI_HLS/apc/src/RNI_2.cpp:23]   --->   Operation 105 'br' 'br_ln23' <Predicate = (!input_buffer_last)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [B_RNI_HLS/apc/src/RNI_2.cpp:51]   --->   Operation 106 'ret' 'ret_ln51' <Predicate = (input_buffer_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ NEURONS_MEMBRANE]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ NEURONS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS_INDEX]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ WEIGHTS]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
input_list_0_01          (alloca             ) [ 0011111111111]
input_list_1_02          (alloca             ) [ 0011111111111]
input_list_2_03          (alloca             ) [ 0011111111111]
input_list_3_04          (alloca             ) [ 0011111111111]
p_loc                    (alloca             ) [ 0011111111111]
input_list_0_1_loc       (alloca             ) [ 0011111111111]
input_list_1_1_loc       (alloca             ) [ 0011111111111]
input_list_2_1_loc       (alloca             ) [ 0011111111111]
input_list_3_1_loc       (alloca             ) [ 0011111111111]
spectopmodule_ln12       (spectopmodule      ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specbitsmap_ln0          (specbitsmap        ) [ 0000000000000]
specinterface_ln0        (specinterface      ) [ 0000000000000]
specaxissidechannel_ln23 (specaxissidechannel) [ 0000000000000]
specaxissidechannel_ln23 (specaxissidechannel) [ 0000000000000]
br_ln23                  (br                 ) [ 0000000000000]
input_list_0_01_load     (load               ) [ 0001000000000]
input_list_1_02_load     (load               ) [ 0001000000000]
input_list_2_03_load     (load               ) [ 0001000000000]
input_list_3_04_load     (load               ) [ 0001000000000]
empty                    (read               ) [ 0000000000000]
input_buffer_data        (extractvalue       ) [ 0000000000000]
input_buffer_last        (extractvalue       ) [ 0001111111111]
trunc_ln26               (trunc              ) [ 0001000000000]
call_ln26                (call               ) [ 0000000000000]
specloopname_ln23        (specloopname       ) [ 0000000000000]
input_list_3_1_loc_load  (load               ) [ 0000011111111]
input_list_2_1_loc_load  (load               ) [ 0000011111111]
input_list_1_1_loc_load  (load               ) [ 0000011111111]
input_list_0_1_loc_load  (load               ) [ 0000011111111]
br_ln57                  (br                 ) [ 0011111111111]
neuron_index             (phi                ) [ 0000010000000]
icmp_ln57                (icmp               ) [ 0011111111111]
add_ln57                 (add                ) [ 0011111111111]
br_ln57                  (br                 ) [ 0000000000000]
zext_ln57                (zext               ) [ 0000000000000]
NEURONS_INDEX_addr       (getelementptr      ) [ 0000001000000]
empty_23                 (trunc              ) [ 0000000000000]
neuron_index_cast_cast   (zext               ) [ 0000000000000]
add_i_i67_i              (add                ) [ 0000000000000]
conv_i63_i               (zext               ) [ 0000000000000]
WEIGHTS_INDEX_addr       (getelementptr      ) [ 0000001000000]
NEURONS_MEMBRANE_addr    (getelementptr      ) [ 0000001111000]
speclooptripcount_ln57   (speclooptripcount  ) [ 0000000000000]
specloopname_ln57        (specloopname       ) [ 0000000000000]
NEURONS_INDEX_load       (load               ) [ 0000000100000]
zext_ln59                (zext               ) [ 0000000000000]
WEIGHTS_INDEX_load       (load               ) [ 0000000000000]
icmp_ln59                (icmp               ) [ 0011111111111]
NEURONS_MEMBRANE_load    (load               ) [ 0011111111111]
br_ln59                  (br                 ) [ 0011111111111]
trunc_ln59               (trunc              ) [ 0000000100000]
call_ln59                (call               ) [ 0000000000000]
p_loc_load               (load               ) [ 0000000000000]
store_ln61               (store              ) [ 0000000000000]
br_ln64                  (br                 ) [ 0000000000000]
empty_24                 (phi                ) [ 0000000010000]
icmp_ln64                (icmp               ) [ 0000000001000]
br_ln64                  (br                 ) [ 0000000000000]
store_ln67               (store              ) [ 0000000000000]
br_ln68                  (br                 ) [ 0000000000000]
br_ln57                  (br                 ) [ 0011111111111]
call_ln0                 (call               ) [ 0000000000000]
call_ln0                 (call               ) [ 0000000000000]
write_ln46               (write              ) [ 0000000000000]
br_ln26                  (br                 ) [ 0000000000000]
store_ln23               (store              ) [ 0000000000000]
store_ln23               (store              ) [ 0000000000000]
store_ln23               (store              ) [ 0000000000000]
store_ln23               (store              ) [ 0000000000000]
br_ln23                  (br                 ) [ 0000000000000]
ret_ln51                 (ret                ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="NEURONS_MEMBRANE">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_MEMBRANE"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="NEURONS_INDEX">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="NEURONS_INDEX"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="WEIGHTS_INDEX">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS_INDEX"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="WEIGHTS">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="WEIGHTS"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_VITIS_LOOP_29_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_NEURONS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_WEIGHTS_LOOP"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RNI_Pipeline_NEURONS_LOOP1"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="input_list_0_01_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_0_01/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_list_1_02_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_02/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_list_2_03_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_2_03/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input_list_3_04_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_3_04/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_loc_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_loc/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="input_list_0_1_loc_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_0_1_loc/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input_list_1_1_loc_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_1_1_loc/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="input_list_2_1_loc_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_2_1_loc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="input_list_3_1_loc_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="input_list_3_1_loc/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="empty_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="54" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="0" index="3" bw="4" slack="0"/>
<pin id="153" dir="0" index="4" bw="2" slack="0"/>
<pin id="154" dir="0" index="5" bw="1" slack="0"/>
<pin id="155" dir="0" index="6" bw="5" slack="0"/>
<pin id="156" dir="0" index="7" bw="6" slack="0"/>
<pin id="157" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="0" index="3" bw="4" slack="0"/>
<pin id="171" dir="0" index="4" bw="2" slack="0"/>
<pin id="172" dir="0" index="5" bw="1" slack="0"/>
<pin id="173" dir="0" index="6" bw="5" slack="0"/>
<pin id="174" dir="0" index="7" bw="6" slack="0"/>
<pin id="175" dir="0" index="8" bw="1" slack="0"/>
<pin id="176" dir="0" index="9" bw="1" slack="0"/>
<pin id="177" dir="0" index="10" bw="1" slack="0"/>
<pin id="178" dir="0" index="11" bw="1" slack="0"/>
<pin id="179" dir="0" index="12" bw="1" slack="0"/>
<pin id="180" dir="0" index="13" bw="1" slack="0"/>
<pin id="181" dir="0" index="14" bw="1" slack="0"/>
<pin id="182" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln46/11 "/>
</bind>
</comp>

<comp id="198" class="1004" name="NEURONS_INDEX_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="6" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_INDEX_addr/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="6" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="NEURONS_INDEX_load/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="WEIGHTS_INDEX_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="5" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="WEIGHTS_INDEX_addr/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="WEIGHTS_INDEX_load/5 "/>
</bind>
</comp>

<comp id="224" class="1004" name="NEURONS_MEMBRANE_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="5" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="NEURONS_MEMBRANE_addr/5 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="6" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="NEURONS_MEMBRANE_load/5 store_ln61/8 store_ln67/9 "/>
</bind>
</comp>

<comp id="238" class="1005" name="neuron_index_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="1"/>
<pin id="240" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="neuron_index (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="neuron_index_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="neuron_index/5 "/>
</bind>
</comp>

<comp id="249" class="1005" name="empty_24_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="251" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_24 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="empty_24_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="8" slack="0"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="8" slack="2"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_24/8 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="0" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="0"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="0" index="3" bw="8" slack="0"/>
<pin id="263" dir="0" index="4" bw="8" slack="0"/>
<pin id="264" dir="0" index="5" bw="8" slack="0"/>
<pin id="265" dir="0" index="6" bw="8" slack="1"/>
<pin id="266" dir="0" index="7" bw="8" slack="1"/>
<pin id="267" dir="0" index="8" bw="8" slack="1"/>
<pin id="268" dir="0" index="9" bw="8" slack="1"/>
<pin id="269" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_RNI_Pipeline_NEURONS_LOOP_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="0" slack="0"/>
<pin id="273" dir="0" index="1" bw="8" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_RNI_Pipeline_WEIGHTS_LOOP_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="0" slack="0"/>
<pin id="279" dir="0" index="1" bw="6" slack="0"/>
<pin id="280" dir="0" index="2" bw="8" slack="0"/>
<pin id="281" dir="0" index="3" bw="7" slack="0"/>
<pin id="282" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="283" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="284" dir="0" index="6" bw="8" slack="2147483647"/>
<pin id="285" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="286" dir="0" index="8" bw="8" slack="5"/>
<pin id="287" dir="0" index="9" bw="8" slack="0"/>
<pin id="288" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln59/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_RNI_Pipeline_NEURONS_LOOP1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="0" slack="0"/>
<pin id="295" dir="0" index="1" bw="8" slack="0"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/11 "/>
</bind>
</comp>

<comp id="299" class="1004" name="input_list_0_01_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="1"/>
<pin id="301" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_0_01_load/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="input_list_1_02_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="1"/>
<pin id="305" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_02_load/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="input_list_2_03_load_load_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_2_03_load/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="input_list_3_04_load_load_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="1"/>
<pin id="313" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_3_04_load/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="input_buffer_data_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="54" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_buffer_data/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="input_buffer_last_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="54" slack="0"/>
<pin id="321" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="input_buffer_last/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="trunc_ln26_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="input_list_3_1_loc_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="3"/>
<pin id="330" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_3_1_loc_load/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="input_list_2_1_loc_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="8" slack="3"/>
<pin id="333" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_2_1_loc_load/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="input_list_1_1_loc_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="3"/>
<pin id="336" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_1_1_loc_load/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="input_list_0_1_loc_load_load_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="3"/>
<pin id="339" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_list_0_1_loc_load/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln57_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="5" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln57/5 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln57_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/5 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln57_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="empty_23_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="5" slack="0"/>
<pin id="360" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_23/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="neuron_index_cast_cast_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="4" slack="0"/>
<pin id="364" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="neuron_index_cast_cast/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="add_i_i67_i_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="4" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_i_i67_i/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="conv_i63_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv_i63_i/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln59_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln59_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="6" slack="0"/>
<pin id="383" dir="0" index="1" bw="8" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln59_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln59/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_loc_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="7"/>
<pin id="394" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_loc_load/8 "/>
</bind>
</comp>

<comp id="397" class="1004" name="icmp_ln64_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="6" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/8 "/>
</bind>
</comp>

<comp id="403" class="1004" name="store_ln23_store_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="405" dir="0" index="1" bw="8" slack="7"/>
<pin id="406" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/12 "/>
</bind>
</comp>

<comp id="407" class="1004" name="store_ln23_store_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="8" slack="7"/>
<pin id="410" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/12 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln23_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="413" dir="0" index="1" bw="8" slack="7"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/12 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln23_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="417" dir="0" index="1" bw="8" slack="7"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/12 "/>
</bind>
</comp>

<comp id="419" class="1005" name="input_list_0_01_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_0_01 "/>
</bind>
</comp>

<comp id="425" class="1005" name="input_list_1_02_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="1"/>
<pin id="427" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_1_02 "/>
</bind>
</comp>

<comp id="431" class="1005" name="input_list_2_03_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="1"/>
<pin id="433" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_2_03 "/>
</bind>
</comp>

<comp id="437" class="1005" name="input_list_3_04_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_3_04 "/>
</bind>
</comp>

<comp id="443" class="1005" name="p_loc_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="5"/>
<pin id="445" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="p_loc "/>
</bind>
</comp>

<comp id="449" class="1005" name="input_list_0_1_loc_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_0_1_loc "/>
</bind>
</comp>

<comp id="455" class="1005" name="input_list_1_1_loc_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="1"/>
<pin id="457" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_1_1_loc "/>
</bind>
</comp>

<comp id="461" class="1005" name="input_list_2_1_loc_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="8" slack="1"/>
<pin id="463" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_2_1_loc "/>
</bind>
</comp>

<comp id="467" class="1005" name="input_list_3_1_loc_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_list_3_1_loc "/>
</bind>
</comp>

<comp id="485" class="1005" name="input_buffer_last_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="6"/>
<pin id="487" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="input_buffer_last "/>
</bind>
</comp>

<comp id="489" class="1005" name="trunc_ln26_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln26 "/>
</bind>
</comp>

<comp id="509" class="1005" name="add_ln57_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="0"/>
<pin id="511" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln57 "/>
</bind>
</comp>

<comp id="514" class="1005" name="NEURONS_INDEX_addr_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="3" slack="1"/>
<pin id="516" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_INDEX_addr "/>
</bind>
</comp>

<comp id="519" class="1005" name="WEIGHTS_INDEX_addr_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="6" slack="1"/>
<pin id="521" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="WEIGHTS_INDEX_addr "/>
</bind>
</comp>

<comp id="524" class="1005" name="NEURONS_MEMBRANE_addr_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="1"/>
<pin id="526" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_addr "/>
</bind>
</comp>

<comp id="529" class="1005" name="NEURONS_INDEX_load_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="6" slack="1"/>
<pin id="531" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_INDEX_load "/>
</bind>
</comp>

<comp id="534" class="1005" name="icmp_ln59_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="2"/>
<pin id="536" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="538" class="1005" name="NEURONS_MEMBRANE_load_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="1"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="NEURONS_MEMBRANE_load "/>
</bind>
</comp>

<comp id="544" class="1005" name="trunc_ln59_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="1"/>
<pin id="546" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln59 "/>
</bind>
</comp>

<comp id="549" class="1005" name="icmp_ln64_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="36" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="36" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="38" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="38" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="158"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="148" pin=5"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="148" pin=6"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="183"><net_src comp="100" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="166" pin=6"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="166" pin=7"/></net>

<net id="191"><net_src comp="50" pin="0"/><net_sink comp="166" pin=8"/></net>

<net id="192"><net_src comp="102" pin="0"/><net_sink comp="166" pin=9"/></net>

<net id="193"><net_src comp="102" pin="0"/><net_sink comp="166" pin=10"/></net>

<net id="194"><net_src comp="104" pin="0"/><net_sink comp="166" pin=11"/></net>

<net id="195"><net_src comp="106" pin="0"/><net_sink comp="166" pin=12"/></net>

<net id="196"><net_src comp="108" pin="0"/><net_sink comp="166" pin=13"/></net>

<net id="197"><net_src comp="110" pin="0"/><net_sink comp="166" pin=14"/></net>

<net id="203"><net_src comp="30" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="82" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="82" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="211" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="28" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="82" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="224" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="96" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="76" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="270"><net_src comp="70" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="275"><net_src comp="84" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="28" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="289"><net_src comp="92" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="290"><net_src comp="205" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="291"><net_src comp="231" pin="3"/><net_sink comp="277" pin=2"/></net>

<net id="292"><net_src comp="34" pin="0"/><net_sink comp="277" pin=9"/></net>

<net id="297"><net_src comp="98" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="299" pin="1"/><net_sink comp="258" pin=4"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="258" pin=3"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="318"><net_src comp="148" pin="8"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="148" pin="8"/><net_sink comp="319" pin=0"/></net>

<net id="326"><net_src comp="315" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="258" pin=5"/></net>

<net id="344"><net_src comp="242" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="78" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="242" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="80" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="242" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="361"><net_src comp="242" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="80" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="366" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="380"><net_src comp="205" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="218" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="390"><net_src comp="218" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="395"><net_src comp="392" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="401"><net_src comp="252" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="94" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="422"><net_src comp="112" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="428"><net_src comp="116" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="434"><net_src comp="120" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="440"><net_src comp="124" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="446"><net_src comp="128" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="277" pin=8"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="452"><net_src comp="132" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="258" pin=9"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="458"><net_src comp="136" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="258" pin=8"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="464"><net_src comp="140" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="258" pin=7"/></net>

<net id="466"><net_src comp="461" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="470"><net_src comp="144" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="258" pin=6"/></net>

<net id="472"><net_src comp="467" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="488"><net_src comp="319" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="492"><net_src comp="323" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="258" pin=5"/></net>

<net id="512"><net_src comp="346" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="517"><net_src comp="198" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="522"><net_src comp="211" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="527"><net_src comp="224" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="532"><net_src comp="205" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="537"><net_src comp="381" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="231" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="547"><net_src comp="387" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="277" pin=3"/></net>

<net id="552"><net_src comp="397" pin="2"/><net_sink comp="549" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_stream_V_data_V | {12 }
	Port: output_stream_V_keep_V | {12 }
	Port: output_stream_V_strb_V | {12 }
	Port: output_stream_V_user_V | {12 }
	Port: output_stream_V_last_V | {12 }
	Port: output_stream_V_id_V | {12 }
	Port: output_stream_V_dest_V | {12 }
	Port: NEURONS_MEMBRANE | {5 8 9 10 11 12 }
 - Input state : 
	Port: RNI : input_stream_V_data_V | {2 }
	Port: RNI : input_stream_V_keep_V | {2 }
	Port: RNI : input_stream_V_strb_V | {2 }
	Port: RNI : input_stream_V_user_V | {2 }
	Port: RNI : input_stream_V_last_V | {2 }
	Port: RNI : input_stream_V_id_V | {2 }
	Port: RNI : input_stream_V_dest_V | {2 }
	Port: RNI : NEURONS_MEMBRANE | {5 6 10 11 12 }
	Port: RNI : NEURONS_INDEX | {5 6 }
	Port: RNI : WEIGHTS_INDEX | {5 6 }
	Port: RNI : WEIGHTS | {6 7 }
  - Chain level:
	State 1
	State 2
		trunc_ln26 : 1
		call_ln26 : 2
	State 3
	State 4
	State 5
		icmp_ln57 : 1
		add_ln57 : 1
		br_ln57 : 2
		zext_ln57 : 1
		NEURONS_INDEX_addr : 2
		NEURONS_INDEX_load : 3
		empty_23 : 1
		neuron_index_cast_cast : 2
		add_i_i67_i : 3
		conv_i63_i : 4
		WEIGHTS_INDEX_addr : 5
		WEIGHTS_INDEX_load : 6
		NEURONS_MEMBRANE_addr : 2
		NEURONS_MEMBRANE_load : 3
	State 6
		zext_ln59 : 1
		icmp_ln59 : 2
		br_ln59 : 3
		trunc_ln59 : 1
		call_ln59 : 2
	State 7
	State 8
		store_ln61 : 1
		empty_24 : 1
		icmp_ln64 : 2
		br_ln64 : 3
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------|---------|---------|---------|---------|
| Operation|             Functional Unit             |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          | grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_258 |    0    |    0    |    35   |    39   |
|   call   |   grp_RNI_Pipeline_NEURONS_LOOP_fu_271  |    0    |  1.588  |    11   |    50   |
|          |   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_277  |    1    |  4.8833 |   203   |   194   |
|          |  grp_RNI_Pipeline_NEURONS_LOOP1_fu_293  |    0    |  1.588  |    12   |    52   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             icmp_ln57_fu_340            |    0    |    0    |    0    |    13   |
|   icmp   |             icmp_ln59_fu_381            |    0    |    0    |    0    |    15   |
|          |             icmp_ln64_fu_397            |    0    |    0    |    0    |    15   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|    add   |             add_ln57_fu_346             |    0    |    0    |    0    |    13   |
|          |            add_i_i67_i_fu_366           |    0    |    0    |    0    |    13   |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   read   |            empty_read_fu_148            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   write  |             grp_write_fu_166            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|extractvalue|         input_buffer_data_fu_315        |    0    |    0    |    0    |    0    |
|          |         input_buffer_last_fu_319        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |            trunc_ln26_fu_323            |    0    |    0    |    0    |    0    |
|   trunc  |             empty_23_fu_358             |    0    |    0    |    0    |    0    |
|          |            trunc_ln59_fu_387            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|          |             zext_ln57_fu_352            |    0    |    0    |    0    |    0    |
|   zext   |      neuron_index_cast_cast_fu_362      |    0    |    0    |    0    |    0    |
|          |            conv_i63_i_fu_372            |    0    |    0    |    0    |    0    |
|          |             zext_ln59_fu_377            |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------|---------|---------|---------|---------|
|   Total  |                                         |    1    |  8.0593 |   261   |   404   |
|----------|-----------------------------------------|---------|---------|---------|---------|

Memories:
+----------------+--------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |  URAM  |
+----------------+--------+--------+--------+--------+
|  NEURONS_INDEX |    0   |    6   |    1   |    -   |
|NEURONS_MEMBRANE|    0   |   16   |    5   |    0   |
|     WEIGHTS    |    1   |    0   |    0   |    -   |
|  WEIGHTS_INDEX |    0   |    8   |    6   |    -   |
+----------------+--------+--------+--------+--------+
|      Total     |    1   |   30   |   12   |    0   |
+----------------+--------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  NEURONS_INDEX_addr_reg_514 |    3   |
|  NEURONS_INDEX_load_reg_529 |    6   |
|NEURONS_MEMBRANE_addr_reg_524|    6   |
|NEURONS_MEMBRANE_load_reg_538|    8   |
|  WEIGHTS_INDEX_addr_reg_519 |    6   |
|       add_ln57_reg_509      |    5   |
|       empty_24_reg_249      |    8   |
|      icmp_ln59_reg_534      |    1   |
|      icmp_ln64_reg_549      |    1   |
|  input_buffer_last_reg_485  |    1   |
|   input_list_0_01_reg_419   |    8   |
|  input_list_0_1_loc_reg_449 |    8   |
|   input_list_1_02_reg_425   |    8   |
|  input_list_1_1_loc_reg_455 |    8   |
|   input_list_2_03_reg_431   |    8   |
|  input_list_2_1_loc_reg_461 |    8   |
|   input_list_3_04_reg_437   |    8   |
|  input_list_3_1_loc_reg_467 |    8   |
|     neuron_index_reg_238    |    5   |
|        p_loc_reg_443        |    8   |
|      trunc_ln26_reg_489     |    8   |
|      trunc_ln59_reg_544     |    7   |
+-----------------------------+--------+
|            Total            |   137  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------|------|------|------|--------||---------||---------|
|                   Comp                  |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------|------|------|------|--------||---------||---------|
|            grp_access_fu_205            |  p0  |   2  |   3  |    6   ||    9    |
|            grp_access_fu_218            |  p0  |   2  |   6  |   12   ||    9    |
|            grp_access_fu_231            |  p0  |   2  |   6  |   12   ||    9    |
|            grp_access_fu_231            |  p1  |   2  |   8  |   16   ||    9    |
| grp_RNI_Pipeline_VITIS_LOOP_29_2_fu_258 |  p5  |   2  |   8  |   16   ||    9    |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_277  |  p1  |   2  |   6  |   12   ||    9    |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_277  |  p2  |   2  |   8  |   16   ||    9    |
|   grp_RNI_Pipeline_WEIGHTS_LOOP_fu_277  |  p3  |   2  |   7  |   14   ||    9    |
|-----------------------------------------|------|------|------|--------||---------||---------|
|                  Total                  |      |      |      |   104  ||  12.704 ||    72   |
|-----------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    8   |   261  |   404  |    -   |
|   Memory  |    1   |    -   |    -   |   30   |   12   |    0   |
|Multiplexer|    -   |    -   |   12   |    -   |   72   |    -   |
|  Register |    -   |    -   |    -   |   137  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   20   |   428  |   488  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
