#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000026a62783e60 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000026a62801630_0 .net "PC", 31 0, v0000026a627bc5d0_0;  1 drivers
v0000026a62801130_0 .var "clk", 0 0;
v0000026a628007d0_0 .net "clkout", 0 0, L_0000026a6284a1c0;  1 drivers
v0000026a62800af0_0 .net "cycles_consumed", 31 0, v0000026a627fe4d0_0;  1 drivers
v0000026a62801c70_0 .var "rst", 0 0;
S_0000026a62726490 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000026a62783e60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000026a627a2950 .param/l "RType" 0 4 2, C4<000000>;
P_0000026a627a2988 .param/l "add" 0 4 5, C4<100000>;
P_0000026a627a29c0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026a627a29f8 .param/l "addu" 0 4 5, C4<100001>;
P_0000026a627a2a30 .param/l "and_" 0 4 5, C4<100100>;
P_0000026a627a2a68 .param/l "andi" 0 4 8, C4<001100>;
P_0000026a627a2aa0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026a627a2ad8 .param/l "bne" 0 4 10, C4<000101>;
P_0000026a627a2b10 .param/l "handler_addr" 0 3 4, C4<00000000000000000000001111101000>;
P_0000026a627a2b48 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026a627a2b80 .param/l "j" 0 4 12, C4<000010>;
P_0000026a627a2bb8 .param/l "jal" 0 4 12, C4<000011>;
P_0000026a627a2bf0 .param/l "jr" 0 4 6, C4<001000>;
P_0000026a627a2c28 .param/l "lw" 0 4 8, C4<100011>;
P_0000026a627a2c60 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026a627a2c98 .param/l "or_" 0 4 5, C4<100101>;
P_0000026a627a2cd0 .param/l "ori" 0 4 8, C4<001101>;
P_0000026a627a2d08 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026a627a2d40 .param/l "sll" 0 4 6, C4<000000>;
P_0000026a627a2d78 .param/l "slt" 0 4 5, C4<101010>;
P_0000026a627a2db0 .param/l "slti" 0 4 8, C4<101010>;
P_0000026a627a2de8 .param/l "srl" 0 4 6, C4<000010>;
P_0000026a627a2e20 .param/l "sub" 0 4 5, C4<100010>;
P_0000026a627a2e58 .param/l "subu" 0 4 5, C4<100011>;
P_0000026a627a2e90 .param/l "sw" 0 4 8, C4<101011>;
P_0000026a627a2ec8 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026a627a2f00 .param/l "xori" 0 4 8, C4<001110>;
L_0000026a62767670 .functor NOT 1, v0000026a62801c70_0, C4<0>, C4<0>, C4<0>;
L_0000026a6284a690 .functor NOT 1, v0000026a62801c70_0, C4<0>, C4<0>, C4<0>;
L_0000026a6284ab60 .functor NOT 1, v0000026a62801c70_0, C4<0>, C4<0>, C4<0>;
L_0000026a6284a700 .functor NOT 1, v0000026a62801c70_0, C4<0>, C4<0>, C4<0>;
L_0000026a6284af50 .functor NOT 1, v0000026a62801c70_0, C4<0>, C4<0>, C4<0>;
L_0000026a6284ae70 .functor NOT 1, v0000026a62801c70_0, C4<0>, C4<0>, C4<0>;
L_0000026a6284a3f0 .functor NOT 1, v0000026a62801c70_0, C4<0>, C4<0>, C4<0>;
L_0000026a6284a230 .functor NOT 1, v0000026a62801c70_0, C4<0>, C4<0>, C4<0>;
L_0000026a6284a1c0 .functor OR 1, v0000026a62801130_0, v0000026a62787b60_0, C4<0>, C4<0>;
L_0000026a6284a460 .functor OR 1, L_0000026a628004b0, L_0000026a62801b30, C4<0>, C4<0>;
L_0000026a6284a770 .functor AND 1, L_0000026a62801d10, L_0000026a62801310, C4<1>, C4<1>;
L_0000026a6284a8c0 .functor NOT 1, v0000026a62801c70_0, C4<0>, C4<0>, C4<0>;
L_0000026a6284aee0 .functor OR 1, L_0000026a6285ef40, L_0000026a6285d3c0, C4<0>, C4<0>;
L_0000026a6284a7e0 .functor OR 1, L_0000026a6284aee0, L_0000026a6285dc80, C4<0>, C4<0>;
L_0000026a6284a4d0 .functor OR 1, L_0000026a6285ec20, L_0000026a6285dbe0, C4<0>, C4<0>;
L_0000026a6284a2a0 .functor AND 1, L_0000026a6285d6e0, L_0000026a6284a4d0, C4<1>, C4<1>;
L_0000026a6284a5b0 .functor OR 1, L_0000026a6285e040, L_0000026a6285d500, C4<0>, C4<0>;
L_0000026a6284aa10 .functor AND 1, L_0000026a6285e9a0, L_0000026a6284a5b0, C4<1>, C4<1>;
L_0000026a6284a620 .functor NOT 1, L_0000026a6284a1c0, C4<0>, C4<0>, C4<0>;
v0000026a627bc670_0 .net "ALUOp", 3 0, v0000026a62788100_0;  1 drivers
v0000026a627bd430_0 .net "ALUResult", 31 0, v0000026a627f95b0_0;  1 drivers
v0000026a627bcfd0_0 .net "ALUSrc", 0 0, v0000026a62787a20_0;  1 drivers
v0000026a627bd4d0_0 .net "ALUin2", 31 0, L_0000026a6285d0a0;  1 drivers
v0000026a627bc490_0 .net "MemReadEn", 0 0, v0000026a62786800_0;  1 drivers
v0000026a627bdc50_0 .net "MemWriteEn", 0 0, v0000026a62787e80_0;  1 drivers
v0000026a627bc210_0 .net "MemtoReg", 0 0, v0000026a627875c0_0;  1 drivers
v0000026a627bd390_0 .net "PC", 31 0, v0000026a627bc5d0_0;  alias, 1 drivers
v0000026a627bd9d0_0 .net "PCPlus1", 31 0, L_0000026a62801a90;  1 drivers
v0000026a627bdb10_0 .net "PCsrc", 1 0, v0000026a627f9150_0;  1 drivers
v0000026a627bd250_0 .net "RegDst", 0 0, v0000026a627881a0_0;  1 drivers
v0000026a627bd2f0_0 .net "RegWriteEn", 0 0, v0000026a62787f20_0;  1 drivers
v0000026a627bdd90_0 .net "WriteRegister", 4 0, L_0000026a6285e860;  1 drivers
v0000026a627bd750_0 .net *"_ivl_0", 0 0, L_0000026a62767670;  1 drivers
L_0000026a62802060 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026a627bdbb0_0 .net/2u *"_ivl_10", 4 0, L_0000026a62802060;  1 drivers
L_0000026a62802450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627bc2b0_0 .net *"_ivl_101", 15 0, L_0000026a62802450;  1 drivers
v0000026a627bd7f0_0 .net *"_ivl_102", 31 0, L_0000026a62800690;  1 drivers
L_0000026a62802498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627bc350_0 .net *"_ivl_105", 25 0, L_0000026a62802498;  1 drivers
L_0000026a628024e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627bda70_0 .net/2u *"_ivl_106", 31 0, L_0000026a628024e0;  1 drivers
v0000026a627bdcf0_0 .net *"_ivl_108", 0 0, L_0000026a62801d10;  1 drivers
L_0000026a62802528 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000026a627bde30_0 .net/2u *"_ivl_110", 5 0, L_0000026a62802528;  1 drivers
v0000026a627bd890_0 .net *"_ivl_112", 0 0, L_0000026a62801310;  1 drivers
v0000026a627bd570_0 .net *"_ivl_115", 0 0, L_0000026a6284a770;  1 drivers
v0000026a627bbf90_0 .net *"_ivl_116", 47 0, L_0000026a628009b0;  1 drivers
L_0000026a62802570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627bd610_0 .net *"_ivl_119", 15 0, L_0000026a62802570;  1 drivers
L_0000026a628020a8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026a627bc530_0 .net/2u *"_ivl_12", 5 0, L_0000026a628020a8;  1 drivers
v0000026a627bd930_0 .net *"_ivl_120", 47 0, L_0000026a62801bd0;  1 drivers
L_0000026a628025b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627bc030_0 .net *"_ivl_123", 15 0, L_0000026a628025b8;  1 drivers
v0000026a627bc3f0_0 .net *"_ivl_125", 0 0, L_0000026a62800b90;  1 drivers
v0000026a627bcb70_0 .net *"_ivl_126", 31 0, L_0000026a62800f50;  1 drivers
v0000026a627bc0d0_0 .net *"_ivl_128", 47 0, L_0000026a62800190;  1 drivers
v0000026a627bcad0_0 .net *"_ivl_130", 47 0, L_0000026a62800cd0;  1 drivers
v0000026a627bc710_0 .net *"_ivl_132", 47 0, L_0000026a62800ff0;  1 drivers
v0000026a627bc7b0_0 .net *"_ivl_134", 47 0, L_0000026a62801db0;  1 drivers
L_0000026a62802600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026a627bc170_0 .net/2u *"_ivl_138", 1 0, L_0000026a62802600;  1 drivers
v0000026a627bc850_0 .net *"_ivl_14", 0 0, L_0000026a62800c30;  1 drivers
v0000026a627bcc10_0 .net *"_ivl_140", 0 0, L_0000026a62801ef0;  1 drivers
L_0000026a62802648 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000026a627bc8f0_0 .net/2u *"_ivl_142", 1 0, L_0000026a62802648;  1 drivers
v0000026a627bca30_0 .net *"_ivl_144", 0 0, L_0000026a62800050;  1 drivers
L_0000026a62802690 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000026a627bc990_0 .net/2u *"_ivl_146", 1 0, L_0000026a62802690;  1 drivers
v0000026a627bccb0_0 .net *"_ivl_148", 0 0, L_0000026a6285ed60;  1 drivers
L_0000026a628026d8 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000026a627bcd50_0 .net/2u *"_ivl_150", 31 0, L_0000026a628026d8;  1 drivers
L_0000026a62802720 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000026a627bcdf0_0 .net/2u *"_ivl_152", 31 0, L_0000026a62802720;  1 drivers
v0000026a627bce90_0 .net *"_ivl_154", 31 0, L_0000026a6285ee00;  1 drivers
v0000026a627bcf30_0 .net *"_ivl_156", 31 0, L_0000026a6285d8c0;  1 drivers
L_0000026a628020f0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000026a627fbca0_0 .net/2u *"_ivl_16", 4 0, L_0000026a628020f0;  1 drivers
v0000026a627fbc00_0 .net *"_ivl_160", 0 0, L_0000026a6284a8c0;  1 drivers
L_0000026a628027b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fbf20_0 .net/2u *"_ivl_162", 31 0, L_0000026a628027b0;  1 drivers
L_0000026a62802888 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000026a627fc380_0 .net/2u *"_ivl_166", 5 0, L_0000026a62802888;  1 drivers
v0000026a627fb2a0_0 .net *"_ivl_168", 0 0, L_0000026a6285ef40;  1 drivers
L_0000026a628028d0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000026a627fb3e0_0 .net/2u *"_ivl_170", 5 0, L_0000026a628028d0;  1 drivers
v0000026a627fc1a0_0 .net *"_ivl_172", 0 0, L_0000026a6285d3c0;  1 drivers
v0000026a627fbd40_0 .net *"_ivl_175", 0 0, L_0000026a6284aee0;  1 drivers
L_0000026a62802918 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000026a627fcb00_0 .net/2u *"_ivl_176", 5 0, L_0000026a62802918;  1 drivers
v0000026a627fbde0_0 .net *"_ivl_178", 0 0, L_0000026a6285dc80;  1 drivers
v0000026a627fb340_0 .net *"_ivl_181", 0 0, L_0000026a6284a7e0;  1 drivers
L_0000026a62802960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fb480_0 .net/2u *"_ivl_182", 15 0, L_0000026a62802960;  1 drivers
v0000026a627fc240_0 .net *"_ivl_184", 31 0, L_0000026a6285de60;  1 drivers
v0000026a627fbe80_0 .net *"_ivl_187", 0 0, L_0000026a6285df00;  1 drivers
v0000026a627fbfc0_0 .net *"_ivl_188", 15 0, L_0000026a6285d640;  1 drivers
v0000026a627fce20_0 .net *"_ivl_19", 4 0, L_0000026a628014f0;  1 drivers
v0000026a627fcba0_0 .net *"_ivl_190", 31 0, L_0000026a6285e900;  1 drivers
v0000026a627fc7e0_0 .net *"_ivl_194", 31 0, L_0000026a6285d1e0;  1 drivers
L_0000026a628029a8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fba20_0 .net *"_ivl_197", 25 0, L_0000026a628029a8;  1 drivers
L_0000026a628029f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fc920_0 .net/2u *"_ivl_198", 31 0, L_0000026a628029f0;  1 drivers
L_0000026a62802018 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fbb60_0 .net/2u *"_ivl_2", 5 0, L_0000026a62802018;  1 drivers
v0000026a627fc060_0 .net *"_ivl_20", 4 0, L_0000026a62800230;  1 drivers
v0000026a627fb7a0_0 .net *"_ivl_200", 0 0, L_0000026a6285d6e0;  1 drivers
L_0000026a62802a38 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fc2e0_0 .net/2u *"_ivl_202", 5 0, L_0000026a62802a38;  1 drivers
v0000026a627fb520_0 .net *"_ivl_204", 0 0, L_0000026a6285ec20;  1 drivers
L_0000026a62802a80 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026a627fb5c0_0 .net/2u *"_ivl_206", 5 0, L_0000026a62802a80;  1 drivers
v0000026a627fc880_0 .net *"_ivl_208", 0 0, L_0000026a6285dbe0;  1 drivers
v0000026a627fcec0_0 .net *"_ivl_211", 0 0, L_0000026a6284a4d0;  1 drivers
v0000026a627fc100_0 .net *"_ivl_213", 0 0, L_0000026a6284a2a0;  1 drivers
L_0000026a62802ac8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026a627fb0c0_0 .net/2u *"_ivl_214", 5 0, L_0000026a62802ac8;  1 drivers
v0000026a627fc560_0 .net *"_ivl_216", 0 0, L_0000026a6285dfa0;  1 drivers
L_0000026a62802b10 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026a627fbac0_0 .net/2u *"_ivl_218", 31 0, L_0000026a62802b10;  1 drivers
v0000026a627fc9c0_0 .net *"_ivl_220", 31 0, L_0000026a6285d780;  1 drivers
v0000026a627fca60_0 .net *"_ivl_224", 31 0, L_0000026a6285ecc0;  1 drivers
L_0000026a62802b58 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fc420_0 .net *"_ivl_227", 25 0, L_0000026a62802b58;  1 drivers
L_0000026a62802ba0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fb660_0 .net/2u *"_ivl_228", 31 0, L_0000026a62802ba0;  1 drivers
v0000026a627fb200_0 .net *"_ivl_230", 0 0, L_0000026a6285e9a0;  1 drivers
L_0000026a62802be8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fcd80_0 .net/2u *"_ivl_232", 5 0, L_0000026a62802be8;  1 drivers
v0000026a627fb700_0 .net *"_ivl_234", 0 0, L_0000026a6285e040;  1 drivers
L_0000026a62802c30 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026a627fb980_0 .net/2u *"_ivl_236", 5 0, L_0000026a62802c30;  1 drivers
v0000026a627fc4c0_0 .net *"_ivl_238", 0 0, L_0000026a6285d500;  1 drivers
v0000026a627fc600_0 .net *"_ivl_24", 0 0, L_0000026a6284ab60;  1 drivers
v0000026a627fc6a0_0 .net *"_ivl_241", 0 0, L_0000026a6284a5b0;  1 drivers
v0000026a627fc740_0 .net *"_ivl_243", 0 0, L_0000026a6284aa10;  1 drivers
L_0000026a62802c78 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026a627fb840_0 .net/2u *"_ivl_244", 5 0, L_0000026a62802c78;  1 drivers
v0000026a627fcc40_0 .net *"_ivl_246", 0 0, L_0000026a6285d460;  1 drivers
v0000026a627fcce0_0 .net *"_ivl_248", 31 0, L_0000026a6285d820;  1 drivers
L_0000026a62802138 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026a627fb8e0_0 .net/2u *"_ivl_26", 4 0, L_0000026a62802138;  1 drivers
v0000026a627fb020_0 .net *"_ivl_29", 4 0, L_0000026a62801950;  1 drivers
v0000026a627fb160_0 .net *"_ivl_32", 0 0, L_0000026a6284a700;  1 drivers
L_0000026a62802180 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000026a627fd030_0 .net/2u *"_ivl_34", 4 0, L_0000026a62802180;  1 drivers
v0000026a627feb10_0 .net *"_ivl_37", 4 0, L_0000026a628011d0;  1 drivers
v0000026a627fdf30_0 .net *"_ivl_40", 0 0, L_0000026a6284af50;  1 drivers
L_0000026a628021c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fd7b0_0 .net/2u *"_ivl_42", 15 0, L_0000026a628021c8;  1 drivers
v0000026a627fe430_0 .net *"_ivl_45", 15 0, L_0000026a628019f0;  1 drivers
v0000026a627fd3f0_0 .net *"_ivl_48", 0 0, L_0000026a6284ae70;  1 drivers
v0000026a627fed90_0 .net *"_ivl_5", 5 0, L_0000026a62801770;  1 drivers
L_0000026a62802210 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fd5d0_0 .net/2u *"_ivl_50", 36 0, L_0000026a62802210;  1 drivers
L_0000026a62802258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fee30_0 .net/2u *"_ivl_52", 31 0, L_0000026a62802258;  1 drivers
v0000026a627fe110_0 .net *"_ivl_55", 4 0, L_0000026a628002d0;  1 drivers
v0000026a627fdad0_0 .net *"_ivl_56", 36 0, L_0000026a62800910;  1 drivers
v0000026a627fe6b0_0 .net *"_ivl_58", 36 0, L_0000026a62800550;  1 drivers
v0000026a627fe9d0_0 .net *"_ivl_62", 0 0, L_0000026a6284a3f0;  1 drivers
L_0000026a628022a0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fd530_0 .net/2u *"_ivl_64", 5 0, L_0000026a628022a0;  1 drivers
v0000026a627feed0_0 .net *"_ivl_67", 5 0, L_0000026a628000f0;  1 drivers
v0000026a627fe7f0_0 .net *"_ivl_70", 0 0, L_0000026a6284a230;  1 drivers
L_0000026a628022e8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fecf0_0 .net/2u *"_ivl_72", 57 0, L_0000026a628022e8;  1 drivers
L_0000026a62802330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627fd350_0 .net/2u *"_ivl_74", 31 0, L_0000026a62802330;  1 drivers
v0000026a627fe890_0 .net *"_ivl_77", 25 0, L_0000026a62800eb0;  1 drivers
v0000026a627fd990_0 .net *"_ivl_78", 57 0, L_0000026a62800410;  1 drivers
v0000026a627fd670_0 .net *"_ivl_8", 0 0, L_0000026a6284a690;  1 drivers
v0000026a627fe070_0 .net *"_ivl_80", 57 0, L_0000026a62801090;  1 drivers
L_0000026a62802378 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000026a627fd0d0_0 .net/2u *"_ivl_84", 31 0, L_0000026a62802378;  1 drivers
L_0000026a628023c0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000026a627fe930_0 .net/2u *"_ivl_88", 5 0, L_0000026a628023c0;  1 drivers
v0000026a627fe610_0 .net *"_ivl_90", 0 0, L_0000026a628004b0;  1 drivers
L_0000026a62802408 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000026a627fddf0_0 .net/2u *"_ivl_92", 5 0, L_0000026a62802408;  1 drivers
v0000026a627fda30_0 .net *"_ivl_94", 0 0, L_0000026a62801b30;  1 drivers
v0000026a627fd710_0 .net *"_ivl_97", 0 0, L_0000026a6284a460;  1 drivers
v0000026a627fe750_0 .net *"_ivl_98", 47 0, L_0000026a628005f0;  1 drivers
v0000026a627fea70_0 .net "adderResult", 31 0, L_0000026a62801e50;  1 drivers
v0000026a627fd850_0 .net "address", 31 0, L_0000026a62800370;  1 drivers
v0000026a627febb0_0 .net "clk", 0 0, L_0000026a6284a1c0;  alias, 1 drivers
v0000026a627fe4d0_0 .var "cycles_consumed", 31 0;
o0000026a627c1048 .functor BUFZ 1, C4<z>; HiZ drive
v0000026a627fdc10_0 .net "excep_flag", 0 0, o0000026a627c1048;  0 drivers
v0000026a627fdb70_0 .net "extImm", 31 0, L_0000026a6285d320;  1 drivers
v0000026a627fd8f0_0 .net "funct", 5 0, L_0000026a62801270;  1 drivers
v0000026a627fe250_0 .net "hlt", 0 0, v0000026a62787b60_0;  1 drivers
v0000026a627fd170_0 .net "imm", 15 0, L_0000026a62800a50;  1 drivers
v0000026a627fdcb0_0 .net "immediate", 31 0, L_0000026a6285e0e0;  1 drivers
v0000026a627fd210_0 .net "input_clk", 0 0, v0000026a62801130_0;  1 drivers
v0000026a627fd2b0_0 .net "instruction", 31 0, L_0000026a6285eb80;  1 drivers
v0000026a627fdfd0_0 .net "memoryReadData", 31 0, v0000026a627f87f0_0;  1 drivers
v0000026a627fec50_0 .net "nextPC", 31 0, L_0000026a6285eae0;  1 drivers
v0000026a627fd490_0 .net "opcode", 5 0, L_0000026a62800870;  1 drivers
v0000026a627fdd50_0 .net "rd", 4 0, L_0000026a62800e10;  1 drivers
v0000026a627fde90_0 .net "readData1", 31 0, L_0000026a6284a930;  1 drivers
v0000026a627fe1b0_0 .net "readData1_w", 31 0, L_0000026a6285d140;  1 drivers
v0000026a627fe2f0_0 .net "readData2", 31 0, L_0000026a6284a9a0;  1 drivers
v0000026a627fe390_0 .net "rs", 4 0, L_0000026a62801810;  1 drivers
v0000026a627fe570_0 .net "rst", 0 0, v0000026a62801c70_0;  1 drivers
v0000026a62801450_0 .net "rt", 4 0, L_0000026a628018b0;  1 drivers
v0000026a628016d0_0 .net "shamt", 31 0, L_0000026a62800d70;  1 drivers
v0000026a62800730_0 .net "wire_instruction", 31 0, L_0000026a6284a150;  1 drivers
v0000026a62801590_0 .net "writeData", 31 0, L_0000026a6285e180;  1 drivers
v0000026a628013b0_0 .net "zero", 0 0, L_0000026a6285eea0;  1 drivers
L_0000026a62801770 .part L_0000026a6285eb80, 26, 6;
L_0000026a62800870 .functor MUXZ 6, L_0000026a62801770, L_0000026a62802018, L_0000026a62767670, C4<>;
L_0000026a62800c30 .cmp/eq 6, L_0000026a62800870, L_0000026a628020a8;
L_0000026a628014f0 .part L_0000026a6285eb80, 11, 5;
L_0000026a62800230 .functor MUXZ 5, L_0000026a628014f0, L_0000026a628020f0, L_0000026a62800c30, C4<>;
L_0000026a62800e10 .functor MUXZ 5, L_0000026a62800230, L_0000026a62802060, L_0000026a6284a690, C4<>;
L_0000026a62801950 .part L_0000026a6285eb80, 21, 5;
L_0000026a62801810 .functor MUXZ 5, L_0000026a62801950, L_0000026a62802138, L_0000026a6284ab60, C4<>;
L_0000026a628011d0 .part L_0000026a6285eb80, 16, 5;
L_0000026a628018b0 .functor MUXZ 5, L_0000026a628011d0, L_0000026a62802180, L_0000026a6284a700, C4<>;
L_0000026a628019f0 .part L_0000026a6285eb80, 0, 16;
L_0000026a62800a50 .functor MUXZ 16, L_0000026a628019f0, L_0000026a628021c8, L_0000026a6284af50, C4<>;
L_0000026a628002d0 .part L_0000026a6285eb80, 6, 5;
L_0000026a62800910 .concat [ 5 32 0 0], L_0000026a628002d0, L_0000026a62802258;
L_0000026a62800550 .functor MUXZ 37, L_0000026a62800910, L_0000026a62802210, L_0000026a6284ae70, C4<>;
L_0000026a62800d70 .part L_0000026a62800550, 0, 32;
L_0000026a628000f0 .part L_0000026a6285eb80, 0, 6;
L_0000026a62801270 .functor MUXZ 6, L_0000026a628000f0, L_0000026a628022a0, L_0000026a6284a3f0, C4<>;
L_0000026a62800eb0 .part L_0000026a6285eb80, 0, 26;
L_0000026a62800410 .concat [ 26 32 0 0], L_0000026a62800eb0, L_0000026a62802330;
L_0000026a62801090 .functor MUXZ 58, L_0000026a62800410, L_0000026a628022e8, L_0000026a6284a230, C4<>;
L_0000026a62800370 .part L_0000026a62801090, 0, 32;
L_0000026a62801a90 .arith/sum 32, v0000026a627bc5d0_0, L_0000026a62802378;
L_0000026a628004b0 .cmp/eq 6, L_0000026a62800870, L_0000026a628023c0;
L_0000026a62801b30 .cmp/eq 6, L_0000026a62800870, L_0000026a62802408;
L_0000026a628005f0 .concat [ 32 16 0 0], L_0000026a62800370, L_0000026a62802450;
L_0000026a62800690 .concat [ 6 26 0 0], L_0000026a62800870, L_0000026a62802498;
L_0000026a62801d10 .cmp/eq 32, L_0000026a62800690, L_0000026a628024e0;
L_0000026a62801310 .cmp/eq 6, L_0000026a62801270, L_0000026a62802528;
L_0000026a628009b0 .concat [ 32 16 0 0], L_0000026a6284a930, L_0000026a62802570;
L_0000026a62801bd0 .concat [ 32 16 0 0], v0000026a627bc5d0_0, L_0000026a628025b8;
L_0000026a62800b90 .part L_0000026a62800a50, 15, 1;
LS_0000026a62800f50_0_0 .concat [ 1 1 1 1], L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90;
LS_0000026a62800f50_0_4 .concat [ 1 1 1 1], L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90;
LS_0000026a62800f50_0_8 .concat [ 1 1 1 1], L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90;
LS_0000026a62800f50_0_12 .concat [ 1 1 1 1], L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90;
LS_0000026a62800f50_0_16 .concat [ 1 1 1 1], L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90;
LS_0000026a62800f50_0_20 .concat [ 1 1 1 1], L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90;
LS_0000026a62800f50_0_24 .concat [ 1 1 1 1], L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90;
LS_0000026a62800f50_0_28 .concat [ 1 1 1 1], L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90, L_0000026a62800b90;
LS_0000026a62800f50_1_0 .concat [ 4 4 4 4], LS_0000026a62800f50_0_0, LS_0000026a62800f50_0_4, LS_0000026a62800f50_0_8, LS_0000026a62800f50_0_12;
LS_0000026a62800f50_1_4 .concat [ 4 4 4 4], LS_0000026a62800f50_0_16, LS_0000026a62800f50_0_20, LS_0000026a62800f50_0_24, LS_0000026a62800f50_0_28;
L_0000026a62800f50 .concat [ 16 16 0 0], LS_0000026a62800f50_1_0, LS_0000026a62800f50_1_4;
L_0000026a62800190 .concat [ 16 32 0 0], L_0000026a62800a50, L_0000026a62800f50;
L_0000026a62800cd0 .arith/sum 48, L_0000026a62801bd0, L_0000026a62800190;
L_0000026a62800ff0 .functor MUXZ 48, L_0000026a62800cd0, L_0000026a628009b0, L_0000026a6284a770, C4<>;
L_0000026a62801db0 .functor MUXZ 48, L_0000026a62800ff0, L_0000026a628005f0, L_0000026a6284a460, C4<>;
L_0000026a62801e50 .part L_0000026a62801db0, 0, 32;
L_0000026a62801ef0 .cmp/eq 2, v0000026a627f9150_0, L_0000026a62802600;
L_0000026a62800050 .cmp/eq 2, v0000026a627f9150_0, L_0000026a62802648;
L_0000026a6285ed60 .cmp/eq 2, v0000026a627f9150_0, L_0000026a62802690;
L_0000026a6285ee00 .functor MUXZ 32, L_0000026a62802720, L_0000026a628026d8, L_0000026a6285ed60, C4<>;
L_0000026a6285d8c0 .functor MUXZ 32, L_0000026a6285ee00, L_0000026a62801e50, L_0000026a62800050, C4<>;
L_0000026a6285eae0 .functor MUXZ 32, L_0000026a6285d8c0, L_0000026a62801a90, L_0000026a62801ef0, C4<>;
L_0000026a6285eb80 .functor MUXZ 32, L_0000026a6284a150, L_0000026a628027b0, L_0000026a6284a8c0, C4<>;
L_0000026a6285ef40 .cmp/eq 6, L_0000026a62800870, L_0000026a62802888;
L_0000026a6285d3c0 .cmp/eq 6, L_0000026a62800870, L_0000026a628028d0;
L_0000026a6285dc80 .cmp/eq 6, L_0000026a62800870, L_0000026a62802918;
L_0000026a6285de60 .concat [ 16 16 0 0], L_0000026a62800a50, L_0000026a62802960;
L_0000026a6285df00 .part L_0000026a62800a50, 15, 1;
LS_0000026a6285d640_0_0 .concat [ 1 1 1 1], L_0000026a6285df00, L_0000026a6285df00, L_0000026a6285df00, L_0000026a6285df00;
LS_0000026a6285d640_0_4 .concat [ 1 1 1 1], L_0000026a6285df00, L_0000026a6285df00, L_0000026a6285df00, L_0000026a6285df00;
LS_0000026a6285d640_0_8 .concat [ 1 1 1 1], L_0000026a6285df00, L_0000026a6285df00, L_0000026a6285df00, L_0000026a6285df00;
LS_0000026a6285d640_0_12 .concat [ 1 1 1 1], L_0000026a6285df00, L_0000026a6285df00, L_0000026a6285df00, L_0000026a6285df00;
L_0000026a6285d640 .concat [ 4 4 4 4], LS_0000026a6285d640_0_0, LS_0000026a6285d640_0_4, LS_0000026a6285d640_0_8, LS_0000026a6285d640_0_12;
L_0000026a6285e900 .concat [ 16 16 0 0], L_0000026a62800a50, L_0000026a6285d640;
L_0000026a6285d320 .functor MUXZ 32, L_0000026a6285e900, L_0000026a6285de60, L_0000026a6284a7e0, C4<>;
L_0000026a6285d1e0 .concat [ 6 26 0 0], L_0000026a62800870, L_0000026a628029a8;
L_0000026a6285d6e0 .cmp/eq 32, L_0000026a6285d1e0, L_0000026a628029f0;
L_0000026a6285ec20 .cmp/eq 6, L_0000026a62801270, L_0000026a62802a38;
L_0000026a6285dbe0 .cmp/eq 6, L_0000026a62801270, L_0000026a62802a80;
L_0000026a6285dfa0 .cmp/eq 6, L_0000026a62800870, L_0000026a62802ac8;
L_0000026a6285d780 .functor MUXZ 32, L_0000026a6285d320, L_0000026a62802b10, L_0000026a6285dfa0, C4<>;
L_0000026a6285e0e0 .functor MUXZ 32, L_0000026a6285d780, L_0000026a62800d70, L_0000026a6284a2a0, C4<>;
L_0000026a6285ecc0 .concat [ 6 26 0 0], L_0000026a62800870, L_0000026a62802b58;
L_0000026a6285e9a0 .cmp/eq 32, L_0000026a6285ecc0, L_0000026a62802ba0;
L_0000026a6285e040 .cmp/eq 6, L_0000026a62801270, L_0000026a62802be8;
L_0000026a6285d500 .cmp/eq 6, L_0000026a62801270, L_0000026a62802c30;
L_0000026a6285d460 .cmp/eq 6, L_0000026a62800870, L_0000026a62802c78;
L_0000026a6285d820 .functor MUXZ 32, L_0000026a6284a930, v0000026a627bc5d0_0, L_0000026a6285d460, C4<>;
L_0000026a6285d140 .functor MUXZ 32, L_0000026a6285d820, L_0000026a6284a9a0, L_0000026a6284aa10, C4<>;
S_0000026a62726620 .scope module, "ALUMux" "mux2x1" 3 83, 5 1 0, S_0000026a62726490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026a627993e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026a6284aaf0 .functor NOT 1, v0000026a62787a20_0, C4<0>, C4<0>, C4<0>;
v0000026a62787700_0 .net *"_ivl_0", 0 0, L_0000026a6284aaf0;  1 drivers
v0000026a627877a0_0 .net "in1", 31 0, L_0000026a6284a9a0;  alias, 1 drivers
v0000026a62787ac0_0 .net "in2", 31 0, L_0000026a6285e0e0;  alias, 1 drivers
v0000026a62787200_0 .net "out", 31 0, L_0000026a6285d0a0;  alias, 1 drivers
v0000026a627873e0_0 .net "s", 0 0, v0000026a62787a20_0;  alias, 1 drivers
L_0000026a6285d0a0 .functor MUXZ 32, L_0000026a6285e0e0, L_0000026a6284a9a0, L_0000026a6284aaf0, C4<>;
S_0000026a627b9c10 .scope module, "CU" "controlUnit" 3 68, 6 1 0, S_0000026a62726490;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000026a627f80a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000026a627f80d8 .param/l "add" 0 4 5, C4<100000>;
P_0000026a627f8110 .param/l "addi" 0 4 8, C4<001000>;
P_0000026a627f8148 .param/l "addu" 0 4 5, C4<100001>;
P_0000026a627f8180 .param/l "and_" 0 4 5, C4<100100>;
P_0000026a627f81b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000026a627f81f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026a627f8228 .param/l "bne" 0 4 10, C4<000101>;
P_0000026a627f8260 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026a627f8298 .param/l "j" 0 4 12, C4<000010>;
P_0000026a627f82d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026a627f8308 .param/l "jr" 0 4 6, C4<001000>;
P_0000026a627f8340 .param/l "lw" 0 4 8, C4<100011>;
P_0000026a627f8378 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026a627f83b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000026a627f83e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000026a627f8420 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026a627f8458 .param/l "sll" 0 4 6, C4<000000>;
P_0000026a627f8490 .param/l "slt" 0 4 5, C4<101010>;
P_0000026a627f84c8 .param/l "slti" 0 4 8, C4<101010>;
P_0000026a627f8500 .param/l "srl" 0 4 6, C4<000010>;
P_0000026a627f8538 .param/l "sub" 0 4 5, C4<100010>;
P_0000026a627f8570 .param/l "subu" 0 4 5, C4<100011>;
P_0000026a627f85a8 .param/l "sw" 0 4 8, C4<101011>;
P_0000026a627f85e0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026a627f8618 .param/l "xori" 0 4 8, C4<001110>;
v0000026a62788100_0 .var "ALUOp", 3 0;
v0000026a62787a20_0 .var "ALUSrc", 0 0;
v0000026a62786800_0 .var "MemReadEn", 0 0;
v0000026a62787e80_0 .var "MemWriteEn", 0 0;
v0000026a627875c0_0 .var "MemtoReg", 0 0;
v0000026a627881a0_0 .var "RegDst", 0 0;
v0000026a62787f20_0 .var "RegWriteEn", 0 0;
v0000026a62788420_0 .net "funct", 5 0, L_0000026a62801270;  alias, 1 drivers
v0000026a62787b60_0 .var "hlt", 0 0;
v0000026a62787c00_0 .net "opcode", 5 0, L_0000026a62800870;  alias, 1 drivers
v0000026a627884c0_0 .net "rst", 0 0, v0000026a62801c70_0;  alias, 1 drivers
E_0000026a62799420 .event anyedge, v0000026a627884c0_0, v0000026a62787c00_0, v0000026a62788420_0;
S_0000026a627b9da0 .scope module, "InstMem" "IM" 3 64, 7 1 0, S_0000026a62726490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000026a62798f20 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000026a6284a150 .functor BUFZ 32, L_0000026a6285ddc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a62787fc0_0 .net "Data_Out", 31 0, L_0000026a6284a150;  alias, 1 drivers
v0000026a62788560 .array "InstMem", 0 1023, 31 0;
v0000026a62788600_0 .net *"_ivl_0", 31 0, L_0000026a6285ddc0;  1 drivers
v0000026a62786760_0 .net *"_ivl_3", 9 0, L_0000026a6285e680;  1 drivers
v0000026a627868a0_0 .net *"_ivl_4", 11 0, L_0000026a6285dd20;  1 drivers
L_0000026a62802768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026a62765a60_0 .net *"_ivl_7", 1 0, L_0000026a62802768;  1 drivers
v0000026a62765240_0 .net "addr", 31 0, v0000026a627bc5d0_0;  alias, 1 drivers
v0000026a627f9650_0 .var/i "i", 31 0;
L_0000026a6285ddc0 .array/port v0000026a62788560, L_0000026a6285dd20;
L_0000026a6285e680 .part v0000026a627bc5d0_0, 0, 10;
L_0000026a6285dd20 .concat [ 10 2 0 0], L_0000026a6285e680, L_0000026a62802768;
S_0000026a626d29c0 .scope module, "RF" "registerFile" 3 74, 8 1 0, S_0000026a62726490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000026a6284a930 .functor BUFZ 32, L_0000026a6285d5a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000026a6284a9a0 .functor BUFZ 32, L_0000026a6285e5e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000026a627f8f70_0 .net *"_ivl_0", 31 0, L_0000026a6285d5a0;  1 drivers
v0000026a627f9a10_0 .net *"_ivl_10", 6 0, L_0000026a6285e720;  1 drivers
L_0000026a62802840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026a627f8930_0 .net *"_ivl_13", 1 0, L_0000026a62802840;  1 drivers
v0000026a627f91f0_0 .net *"_ivl_2", 6 0, L_0000026a6285da00;  1 drivers
L_0000026a628027f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000026a627f8a70_0 .net *"_ivl_5", 1 0, L_0000026a628027f8;  1 drivers
v0000026a627f89d0_0 .net *"_ivl_8", 31 0, L_0000026a6285e5e0;  1 drivers
v0000026a627f8b10_0 .net "clk", 0 0, L_0000026a6284a1c0;  alias, 1 drivers
v0000026a627f8e30_0 .var/i "i", 31 0;
v0000026a627f96f0_0 .net "readData1", 31 0, L_0000026a6284a930;  alias, 1 drivers
v0000026a627f9010_0 .net "readData2", 31 0, L_0000026a6284a9a0;  alias, 1 drivers
v0000026a627f9330_0 .net "readRegister1", 4 0, L_0000026a62801810;  alias, 1 drivers
v0000026a627f8bb0_0 .net "readRegister2", 4 0, L_0000026a628018b0;  alias, 1 drivers
v0000026a627f9dd0 .array "registers", 31 0, 31 0;
v0000026a627f9ab0_0 .net "rst", 0 0, v0000026a62801c70_0;  alias, 1 drivers
v0000026a627f9f10_0 .net "we", 0 0, v0000026a62787f20_0;  alias, 1 drivers
v0000026a627f9510_0 .net "writeData", 31 0, L_0000026a6285e180;  alias, 1 drivers
v0000026a627f8d90_0 .net "writeRegister", 4 0, L_0000026a6285e860;  alias, 1 drivers
E_0000026a627994a0/0 .event negedge, v0000026a627884c0_0;
E_0000026a627994a0/1 .event posedge, v0000026a627f8b10_0;
E_0000026a627994a0 .event/or E_0000026a627994a0/0, E_0000026a627994a0/1;
L_0000026a6285d5a0 .array/port v0000026a627f9dd0, L_0000026a6285da00;
L_0000026a6285da00 .concat [ 5 2 0 0], L_0000026a62801810, L_0000026a628027f8;
L_0000026a6285e5e0 .array/port v0000026a627f9dd0, L_0000026a6285e720;
L_0000026a6285e720 .concat [ 5 2 0 0], L_0000026a628018b0, L_0000026a62802840;
S_0000026a626d2b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000026a626d29c0;
 .timescale 0 0;
v0000026a627f8ed0_0 .var/i "i", 31 0;
S_0000026a62724b40 .scope module, "RFMux" "mux2x1" 3 72, 5 1 0, S_0000026a62726490;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000026a62798ca0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000026a6284ae00 .functor NOT 1, v0000026a627881a0_0, C4<0>, C4<0>, C4<0>;
v0000026a627f9970_0 .net *"_ivl_0", 0 0, L_0000026a6284ae00;  1 drivers
v0000026a627f9fb0_0 .net "in1", 4 0, L_0000026a628018b0;  alias, 1 drivers
v0000026a627f98d0_0 .net "in2", 4 0, L_0000026a62800e10;  alias, 1 drivers
v0000026a627f93d0_0 .net "out", 4 0, L_0000026a6285e860;  alias, 1 drivers
v0000026a627f9c90_0 .net "s", 0 0, v0000026a627881a0_0;  alias, 1 drivers
L_0000026a6285e860 .functor MUXZ 5, L_0000026a62800e10, L_0000026a628018b0, L_0000026a6284ae00, C4<>;
S_0000026a62724cd0 .scope module, "WBMux" "mux2x1" 3 94, 5 1 0, S_0000026a62726490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000026a627990e0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000026a6284a850 .functor NOT 1, v0000026a627875c0_0, C4<0>, C4<0>, C4<0>;
v0000026a627fa370_0 .net *"_ivl_0", 0 0, L_0000026a6284a850;  1 drivers
v0000026a627fa550_0 .net "in1", 31 0, v0000026a627f95b0_0;  alias, 1 drivers
v0000026a627f9790_0 .net "in2", 31 0, v0000026a627f87f0_0;  alias, 1 drivers
v0000026a627f9470_0 .net "out", 31 0, L_0000026a6285e180;  alias, 1 drivers
v0000026a627f90b0_0 .net "s", 0 0, v0000026a627875c0_0;  alias, 1 drivers
L_0000026a6285e180 .functor MUXZ 32, v0000026a627f87f0_0, v0000026a627f95b0_0, L_0000026a6284a850, C4<>;
S_0000026a6270ddc0 .scope module, "alu" "ALU" 3 88, 9 1 0, S_0000026a62726490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000026a6270df50 .param/l "ADD" 0 9 12, C4<0000>;
P_0000026a6270df88 .param/l "AND" 0 9 12, C4<0010>;
P_0000026a6270dfc0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000026a6270dff8 .param/l "OR" 0 9 12, C4<0011>;
P_0000026a6270e030 .param/l "SGT" 0 9 12, C4<0111>;
P_0000026a6270e068 .param/l "SLL" 0 9 12, C4<1000>;
P_0000026a6270e0a0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000026a6270e0d8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000026a6270e110 .param/l "SUB" 0 9 12, C4<0001>;
P_0000026a6270e148 .param/l "XOR" 0 9 12, C4<0100>;
P_0000026a6270e180 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000026a6270e1b8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000026a62802cc0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000026a627f9e70_0 .net/2u *"_ivl_0", 31 0, L_0000026a62802cc0;  1 drivers
v0000026a627f9290_0 .net "opSel", 3 0, v0000026a62788100_0;  alias, 1 drivers
v0000026a627f9830_0 .net "operand1", 31 0, L_0000026a6285d140;  alias, 1 drivers
v0000026a627fa2d0_0 .net "operand2", 31 0, L_0000026a6285d0a0;  alias, 1 drivers
v0000026a627f95b0_0 .var "result", 31 0;
v0000026a627f9b50_0 .net "zero", 0 0, L_0000026a6285eea0;  alias, 1 drivers
E_0000026a62798d20 .event anyedge, v0000026a62788100_0, v0000026a627f9830_0, v0000026a62787200_0;
L_0000026a6285eea0 .cmp/eq 32, v0000026a627f95b0_0, L_0000026a62802cc0;
S_0000026a62755980 .scope module, "branchcontroller" "BranchController" 3 44, 10 1 0, S_0000026a62726490;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000026a627fa670 .param/l "RType" 0 4 2, C4<000000>;
P_0000026a627fa6a8 .param/l "add" 0 4 5, C4<100000>;
P_0000026a627fa6e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000026a627fa718 .param/l "addu" 0 4 5, C4<100001>;
P_0000026a627fa750 .param/l "and_" 0 4 5, C4<100100>;
P_0000026a627fa788 .param/l "andi" 0 4 8, C4<001100>;
P_0000026a627fa7c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000026a627fa7f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000026a627fa830 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000026a627fa868 .param/l "j" 0 4 12, C4<000010>;
P_0000026a627fa8a0 .param/l "jal" 0 4 12, C4<000011>;
P_0000026a627fa8d8 .param/l "jr" 0 4 6, C4<001000>;
P_0000026a627fa910 .param/l "lw" 0 4 8, C4<100011>;
P_0000026a627fa948 .param/l "nor_" 0 4 5, C4<100111>;
P_0000026a627fa980 .param/l "or_" 0 4 5, C4<100101>;
P_0000026a627fa9b8 .param/l "ori" 0 4 8, C4<001101>;
P_0000026a627fa9f0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000026a627faa28 .param/l "sll" 0 4 6, C4<000000>;
P_0000026a627faa60 .param/l "slt" 0 4 5, C4<101010>;
P_0000026a627faa98 .param/l "slti" 0 4 8, C4<101010>;
P_0000026a627faad0 .param/l "srl" 0 4 6, C4<000010>;
P_0000026a627fab08 .param/l "sub" 0 4 5, C4<100010>;
P_0000026a627fab40 .param/l "subu" 0 4 5, C4<100011>;
P_0000026a627fab78 .param/l "sw" 0 4 8, C4<101011>;
P_0000026a627fabb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000026a627fabe8 .param/l "xori" 0 4 8, C4<001110>;
v0000026a627f9150_0 .var "PCsrc", 1 0;
v0000026a627f9d30_0 .net "excep_flag", 0 0, o0000026a627c1048;  alias, 0 drivers
v0000026a627fa050_0 .net "funct", 5 0, L_0000026a62801270;  alias, 1 drivers
v0000026a627f86b0_0 .net "opcode", 5 0, L_0000026a62800870;  alias, 1 drivers
v0000026a627fa0f0_0 .net "operand1", 31 0, L_0000026a6284a930;  alias, 1 drivers
v0000026a627fa190_0 .net "operand2", 31 0, L_0000026a6285d0a0;  alias, 1 drivers
v0000026a627fa230_0 .net "rst", 0 0, v0000026a62801c70_0;  alias, 1 drivers
E_0000026a627994e0/0 .event anyedge, v0000026a627884c0_0, v0000026a627f9d30_0, v0000026a62787c00_0, v0000026a627f96f0_0;
E_0000026a627994e0/1 .event anyedge, v0000026a62787200_0, v0000026a62788420_0;
E_0000026a627994e0 .event/or E_0000026a627994e0/0, E_0000026a627994e0/1;
S_0000026a62755b10 .scope module, "dataMem" "DM" 3 92, 11 1 0, S_0000026a62726490;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000026a627fa410 .array "DataMem", 0 1023, 31 0;
v0000026a627fa4b0_0 .net "address", 31 0, v0000026a627f95b0_0;  alias, 1 drivers
v0000026a627f8c50_0 .net "clock", 0 0, L_0000026a6284a620;  1 drivers
v0000026a627f8cf0_0 .net "data", 31 0, L_0000026a6284a9a0;  alias, 1 drivers
v0000026a627f8750_0 .var/i "i", 31 0;
v0000026a627f87f0_0 .var "q", 31 0;
v0000026a627f8890_0 .net "rden", 0 0, v0000026a62786800_0;  alias, 1 drivers
v0000026a627bd070_0 .net "wren", 0 0, v0000026a62787e80_0;  alias, 1 drivers
E_0000026a62798860 .event posedge, v0000026a627f8c50_0;
S_0000026a627fac30 .scope module, "pc" "programCounter" 3 61, 12 1 0, S_0000026a62726490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000026a627995a0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000026a627bd110_0 .net "PCin", 31 0, L_0000026a6285eae0;  alias, 1 drivers
v0000026a627bc5d0_0 .var "PCout", 31 0;
v0000026a627bd6b0_0 .net "clk", 0 0, L_0000026a6284a1c0;  alias, 1 drivers
v0000026a627bd1b0_0 .net "rst", 0 0, v0000026a62801c70_0;  alias, 1 drivers
    .scope S_0000026a62755980;
T_0 ;
    %wait E_0000026a627994e0;
    %load/vec4 v0000026a627fa230_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026a627f9150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000026a627f9d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000026a627f9150_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000026a627f86b0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000026a627fa0f0_0;
    %load/vec4 v0000026a627fa190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000026a627f86b0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000026a627fa0f0_0;
    %load/vec4 v0000026a627fa190_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000026a627f86b0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000026a627f86b0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000026a627f86b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000026a627fa050_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000026a627f9150_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000026a627f9150_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000026a627fac30;
T_1 ;
    %wait E_0000026a627994a0;
    %load/vec4 v0000026a627bd1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026a627bc5d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000026a627bd110_0;
    %assign/vec4 v0000026a627bc5d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000026a627b9da0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a627f9650_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000026a627f9650_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026a627f9650_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %load/vec4 v0000026a627f9650_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a627f9650_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a62788560, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000026a627b9c10;
T_3 ;
    %wait E_0000026a62799420;
    %load/vec4 v0000026a627884c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000026a62787b60_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a62787f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a62787e80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a627875c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000026a62786800_0, 0;
    %assign/vec4 v0000026a627881a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000026a62787b60_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000026a62788100_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000026a62787a20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026a62787f20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026a62787e80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026a627875c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000026a62786800_0, 0, 1;
    %store/vec4 v0000026a627881a0_0, 0, 1;
    %load/vec4 v0000026a62787c00_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787b60_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a627881a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787f20_0, 0;
    %load/vec4 v0000026a62788420_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a627881a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000026a627881a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62786800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a627875c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000026a62787a20_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000026a62788100_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000026a626d29c0;
T_4 ;
    %wait E_0000026a627994a0;
    %fork t_1, S_0000026a626d2b50;
    %jmp t_0;
    .scope S_0000026a626d2b50;
t_1 ;
    %load/vec4 v0000026a627f9ab0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a627f8ed0_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000026a627f8ed0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000026a627f8ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627f9dd0, 0, 4;
    %load/vec4 v0000026a627f8ed0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a627f8ed0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000026a627f9f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000026a627f9510_0;
    %load/vec4 v0000026a627f8d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627f9dd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627f9dd0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000026a626d29c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000026a626d29c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a627f8e30_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000026a627f8e30_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000026a627f8e30_0;
    %ix/getv/s 4, v0000026a627f8e30_0;
    %load/vec4a v0000026a627f9dd0, 4;
    %ix/getv/s 4, v0000026a627f8e30_0;
    %load/vec4a v0000026a627f9dd0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000026a627f8e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a627f8e30_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000026a6270ddc0;
T_6 ;
    %wait E_0000026a62798d20;
    %load/vec4 v0000026a627f9290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000026a627f9830_0;
    %load/vec4 v0000026a627fa2d0_0;
    %add;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000026a627f9830_0;
    %load/vec4 v0000026a627fa2d0_0;
    %sub;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000026a627f9830_0;
    %load/vec4 v0000026a627fa2d0_0;
    %and;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000026a627f9830_0;
    %load/vec4 v0000026a627fa2d0_0;
    %or;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000026a627f9830_0;
    %load/vec4 v0000026a627fa2d0_0;
    %xor;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000026a627f9830_0;
    %load/vec4 v0000026a627fa2d0_0;
    %or;
    %inv;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000026a627f9830_0;
    %load/vec4 v0000026a627fa2d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000026a627fa2d0_0;
    %load/vec4 v0000026a627f9830_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000026a627f9830_0;
    %ix/getv 4, v0000026a627fa2d0_0;
    %shiftl 4;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000026a627f9830_0;
    %ix/getv 4, v0000026a627fa2d0_0;
    %shiftr 4;
    %assign/vec4 v0000026a627f95b0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000026a62755b10;
T_7 ;
    %wait E_0000026a62798860;
    %load/vec4 v0000026a627f8890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000026a627fa4b0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000026a627fa410, 4;
    %assign/vec4 v0000026a627f87f0_0, 0;
T_7.0 ;
    %load/vec4 v0000026a627bd070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000026a627f8cf0_0;
    %ix/getv 3, v0000026a627fa4b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000026a62755b10;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000026a627fa410, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000026a62755b10;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 41 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000026a627f8750_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000026a627f8750_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000026a627f8750_0;
    %load/vec4a v0000026a627fa410, 4;
    %vpi_call 11 43 "$display", "Mem[%d] = %d", &PV<v0000026a627f8750_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000026a627f8750_0;
    %addi 1, 0, 32;
    %store/vec4 v0000026a627f8750_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000026a62726490;
T_10 ;
    %wait E_0000026a627994a0;
    %load/vec4 v0000026a627fe570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000026a627fe4d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000026a627fe4d0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000026a627fe4d0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000026a62783e60;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a62801130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a62801c70_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000026a62783e60;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000026a62801130_0;
    %inv;
    %assign/vec4 v0000026a62801130_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000026a62783e60;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000026a62801c70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000026a62801c70_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000026a62800af0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
