<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file spi_lcd_impl1.ncd.
Design name: spi_lcd
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 5
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/Program/Diamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 16 21:46:04 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,5
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   68.517MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.445ns  (32.4% logic, 67.6% route), 10 logic levels.

 Constraint Details:

     14.445ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.238ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       502     2.419     R12C17A.Q1 to      R8C21B.B1 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452      R8C21B.B1 to      R8C21B.F1 lcd_show_char_inst/char_ram_inst/SLICE_478
ROUTE         3     0.869      R8C21B.F1 to      R8C21B.A0 lcd_show_char_inst/char_ram_inst/n15005
CTOF_DEL    ---     0.452      R8C21B.A0 to      R8C21B.F0 lcd_show_char_inst/char_ram_inst/SLICE_478
ROUTE         3     1.602      R8C21B.F0 to     R17C22C.C0 lcd_show_char_inst/char_ram_inst/n2298_adj_610
CTOF_DEL    ---     0.452     R17C22C.C0 to     R17C22C.F0 lcd_show_char_inst/char_ram_inst/SLICE_583
ROUTE         1     0.839     R17C22C.F0 to     R19C22D.D0 lcd_show_char_inst/char_ram_inst/n13110
CTOF_DEL    ---     0.452     R19C22D.D0 to     R19C22D.F0 lcd_show_char_inst/char_ram_inst/SLICE_584
ROUTE         1     0.384     R19C22D.F0 to     R19C22D.C1 lcd_show_char_inst/char_ram_inst/n13114
CTOF_DEL    ---     0.452     R19C22D.C1 to     R19C22D.F1 lcd_show_char_inst/char_ram_inst/SLICE_584
ROUTE         1     0.942     R19C22D.F1 to     R19C18D.D0 lcd_show_char_inst/char_ram_inst/n13115
CTOF_DEL    ---     0.452     R19C18D.D0 to     R19C18D.F0 lcd_show_char_inst/char_ram_inst/SLICE_757
ROUTE         1     0.541     R19C18D.F0 to     R18C18C.D0 lcd_show_char_inst/char_ram_inst/n12006
CTOOFX_DEL  ---     0.661     R18C18C.D0 to   R18C18C.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i3070/SLICE_236
ROUTE         1     1.324   R18C18C.OFX0 to     R15C17C.A0 lcd_show_char_inst/char_ram_inst/n3070_adj_560
CTOF_DEL    ---     0.452     R15C17C.A0 to     R15C17C.F0 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.839     R15C17C.F0 to     R15C15A.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R15C15A.D1 to     R15C15A.F1 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R15C15A.F1 to    R15C15A.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.445   (32.4% logic, 67.6% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R12C17A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.437ns  (32.5% logic, 67.5% route), 10 logic levels.

 Constraint Details:

     14.437ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.246ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16A.CLK to     R12C16A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       386     2.617     R12C16A.Q0 to     R16C24C.B1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R16C24C.B1 to     R16C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_463
ROUTE        10     2.031     R16C24C.F1 to     R15C20A.B1 lcd_show_char_inst/char_ram_inst/n13832
CTOF_DEL    ---     0.452     R15C20A.B1 to     R15C20A.F1 lcd_show_char_inst/char_ram_inst/SLICE_561
ROUTE         2     0.552     R15C20A.F1 to     R15C20A.D0 lcd_show_char_inst/n2332
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 lcd_show_char_inst/char_ram_inst/SLICE_561
ROUTE         1     1.218     R15C20A.F0 to     R14C16C.D1 lcd_show_char_inst/char_ram_inst/n13125
CTOF_DEL    ---     0.452     R14C16C.D1 to     R14C16C.F1 lcd_show_char_inst/char_ram_inst/SLICE_137
ROUTE         1     1.014     R14C16C.F1 to     R17C17B.D0 lcd_show_char_inst/char_ram_inst/n13126
CTOF_DEL    ---     0.452     R17C17B.D0 to     R17C17B.F0 lcd_show_char_inst/char_ram_inst/SLICE_586
ROUTE         1     0.384     R17C17B.F0 to     R17C17B.C1 lcd_show_char_inst/char_ram_inst/n13127
CTOF_DEL    ---     0.452     R17C17B.C1 to     R17C17B.F1 lcd_show_char_inst/char_ram_inst/SLICE_586
ROUTE         1     0.384     R17C17B.F1 to     R17C17C.C0 lcd_show_char_inst/char_ram_inst/n12014
CTOOFX_DEL  ---     0.661     R17C17C.C0 to   R17C17C.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_2_i3070/SLICE_235
ROUTE         1     0.678   R17C17C.OFX0 to     R15C17C.C1 lcd_show_char_inst/char_ram_inst/n3070_adj_558
CTOF_DEL    ---     0.452     R15C17C.C1 to     R15C17C.F1 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.873     R15C17C.F1 to     R15C15A.A0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R15C15A.A0 to     R15C15A.F0 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R15C15A.F0 to    R15C15A.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.437   (32.5% logic, 67.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R12C16A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.392ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.291ns  (31.0% logic, 69.0% route), 10 logic levels.

 Constraint Details:

     14.291ns physical path delay lcd_show_char_inst/SLICE_81 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.392ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_81 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C14B.CLK to     R13C14B.Q0 lcd_show_char_inst/SLICE_81 (from sys_clk_50MHz)
ROUTE       406     1.969     R13C14B.Q0 to     R12C18B.B1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R12C18B.B1 to     R12C18B.F1 lcd_show_char_inst/char_ram_inst/SLICE_474
ROUTE        10     2.065     R12C18B.F1 to     R12C25A.A1 lcd_show_char_inst/char_ram_inst/n13712
CTOF_DEL    ---     0.452     R12C25A.A1 to     R12C25A.F1 lcd_show_char_inst/char_ram_inst/SLICE_476
ROUTE         3     1.144     R12C25A.F1 to     R15C26C.C1 lcd_show_char_inst/char_ram_inst/n1017
CTOOFX_DEL  ---     0.661     R15C26C.C1 to   R15C26C.OFX0 lcd_show_char_inst/char_ram_inst/i11085/SLICE_414
ROUTE         1     0.000   R15C26C.OFX0 to    R15C26C.FXB lcd_show_char_inst/char_ram_inst/n11705
FXTOOFX_DE  ---     0.223    R15C26C.FXB to   R15C26C.OFX1 lcd_show_char_inst/char_ram_inst/i11085/SLICE_414
ROUTE         1     1.508   R15C26C.OFX1 to     R13C18C.C1 lcd_show_char_inst/char_ram_inst/n11917
CTOF_DEL    ---     0.452     R13C18C.C1 to     R13C18C.F1 lcd_show_char_inst/char_ram_inst/SLICE_750
ROUTE         1     1.014     R13C18C.F1 to     R13C22D.D1 lcd_show_char_inst/char_ram_inst/n11929
CTOOFX_DEL  ---     0.661     R13C22D.D1 to   R13C22D.OFX0 lcd_show_char_inst/char_ram_inst/i11318/SLICE_226
ROUTE         1     0.000   R13C22D.OFX0 to    R13C22C.FXA lcd_show_char_inst/char_ram_inst/n11938
FXTOOFX_DE  ---     0.223    R13C22C.FXA to   R13C22C.OFX1 lcd_show_char_inst/char_ram_inst/i11319/SLICE_212
ROUTE         1     1.281   R13C22C.OFX1 to     R15C17C.D1 lcd_show_char_inst/char_ram_inst/n11940
CTOF_DEL    ---     0.452     R15C17C.D1 to     R15C17C.F1 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.873     R15C17C.F1 to     R15C15A.A0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R15C15A.A0 to     R15C15A.F0 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R15C15A.F0 to    R15C15A.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.291   (31.0% logic, 69.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R13C14B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.498ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i3  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.185ns  (29.7% logic, 70.3% route), 9 logic levels.

 Constraint Details:

     14.185ns physical path delay lcd_show_char_inst/SLICE_81 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.498ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_81 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C14B.CLK to     R13C14B.Q1 lcd_show_char_inst/SLICE_81 (from sys_clk_50MHz)
ROUTE       509     2.299     R13C14B.Q1 to     R12C21C.A1 lcd_show_char_inst/rom_addr_3
CTOF_DEL    ---     0.452     R12C21C.A1 to     R12C21C.F1 lcd_show_char_inst/char_ram_inst/SLICE_644
ROUTE         3     1.519     R12C21C.F1 to     R10C16B.D1 lcd_show_char_inst/char_ram_inst/n491
CTOF_DEL    ---     0.452     R10C16B.D1 to     R10C16B.F1 lcd_show_char_inst/SLICE_523
ROUTE         1     2.068     R10C16B.F1 to     R12C27C.C1 lcd_show_char_inst/char_ram_inst/n11728
CTOOFX_DEL  ---     0.661     R12C27C.C1 to   R12C27C.OFX0 lcd_show_char_inst/char_ram_inst/i11260/SLICE_270
ROUTE         1     1.393   R12C27C.OFX0 to     R13C22A.D1 lcd_show_char_inst/char_ram_inst/n11880
CTOF_DEL    ---     0.452     R13C22A.D1 to     R13C22A.F1 lcd_show_char_inst/char_ram_inst/SLICE_747
ROUTE         1     0.839     R13C22A.F1 to     R15C22D.D0 lcd_show_char_inst/char_ram_inst/n11895
CTOOFX_DEL  ---     0.661     R15C22D.D0 to   R15C22D.OFX0 lcd_show_char_inst/char_ram_inst/i11287/SLICE_223
ROUTE         1     0.000   R15C22D.OFX0 to    R15C22C.FXA lcd_show_char_inst/char_ram_inst/n11907
FXTOOFX_DE  ---     0.223    R15C22C.FXA to   R15C22C.OFX1 lcd_show_char_inst/char_ram_inst/i11288/SLICE_210
ROUTE         1     1.014   R15C22C.OFX1 to     R15C17C.D0 lcd_show_char_inst/char_ram_inst/n11909
CTOF_DEL    ---     0.452     R15C17C.D0 to     R15C17C.F0 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.839     R15C17C.F0 to     R15C15A.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R15C15A.D1 to     R15C15A.F1 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R15C15A.F1 to    R15C15A.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.185   (29.7% logic, 70.3% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R13C14B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.524ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.159ns  (33.0% logic, 67.0% route), 10 logic levels.

 Constraint Details:

     14.159ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.524ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16A.CLK to     R12C16A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       386     2.637     R12C16A.Q0 to     R17C21D.B1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 lcd_show_char_inst/char_ram_inst/SLICE_477
ROUTE        15     1.683     R17C21D.F1 to     R15C23C.B1 lcd_show_char_inst/n13845
CTOF_DEL    ---     0.452     R15C23C.B1 to     R15C23C.F1 lcd_show_char_inst/char_ram_inst/SLICE_464
ROUTE         3     0.399     R15C23C.F1 to     R15C23C.C0 lcd_show_char_inst/char_ram_inst/n1835
CTOF_DEL    ---     0.452     R15C23C.C0 to     R15C23C.F0 lcd_show_char_inst/char_ram_inst/SLICE_464
ROUTE         1     0.269     R15C23C.F0 to     R15C23B.D0 lcd_show_char_inst/char_ram_inst/n11781
CTOOFX_DEL  ---     0.661     R15C23B.D0 to   R15C23B.OFX0 lcd_show_char_inst/char_ram_inst/i11269/SLICE_272
ROUTE         1     1.369   R15C23B.OFX0 to     R12C22D.B0 lcd_show_char_inst/char_ram_inst/n11889
CTOF_DEL    ---     0.452     R12C22D.B0 to     R12C22D.F0 lcd_show_char_inst/char_ram_inst/SLICE_753
ROUTE         1     1.283     R12C22D.F0 to     R15C22C.B0 lcd_show_char_inst/char_ram_inst/n11900
CTOOFX_DEL  ---     0.661     R15C22C.B0 to   R15C22C.OFX0 lcd_show_char_inst/char_ram_inst/i11288/SLICE_210
ROUTE         1     0.000   R15C22C.OFX0 to    R15C22C.FXB lcd_show_char_inst/char_ram_inst/n11908
FXTOOFX_DE  ---     0.223    R15C22C.FXB to   R15C22C.OFX1 lcd_show_char_inst/char_ram_inst/i11288/SLICE_210
ROUTE         1     1.014   R15C22C.OFX1 to     R15C17C.D0 lcd_show_char_inst/char_ram_inst/n11909
CTOF_DEL    ---     0.452     R15C17C.D0 to     R15C17C.F0 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.839     R15C17C.F0 to     R15C15A.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R15C15A.D1 to     R15C15A.F1 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R15C15A.F1 to    R15C15A.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.159   (33.0% logic, 67.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R12C16A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.585ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              14.098ns  (33.1% logic, 66.9% route), 10 logic levels.

 Constraint Details:

     14.098ns physical path delay lcd_show_char_inst/SLICE_81 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.585ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_81 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R13C14B.CLK to     R13C14B.Q0 lcd_show_char_inst/SLICE_81 (from sys_clk_50MHz)
ROUTE       406     2.191     R13C14B.Q0 to     R10C24C.C1 lcd_show_char_inst/rom_addr_2
CTOF_DEL    ---     0.452     R10C24C.C1 to     R10C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_475
ROUTE        11     0.956     R10C24C.F1 to      R9C24C.D0 lcd_show_char_inst/n13750
CTOF_DEL    ---     0.452      R9C24C.D0 to      R9C24C.F0 lcd_show_char_inst/char_ram_inst/SLICE_591
ROUTE         4     0.632      R9C24C.F0 to      R9C24D.B0 lcd_show_char_inst/char_ram_inst/n428_adj_635
CTOF_DEL    ---     0.452      R9C24D.B0 to      R9C24D.F0 lcd_show_char_inst/char_ram_inst/SLICE_573
ROUTE         1     1.143      R9C24D.F0 to     R13C24C.C1 lcd_show_char_inst/char_ram_inst/n11631
CTOF_DEL    ---     0.452     R13C24C.C1 to     R13C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_138
ROUTE         1     1.213     R13C24C.F1 to     R10C24B.A1 lcd_show_char_inst/char_ram_inst/n11633
CTOOFX_DEL  ---     0.661     R10C24B.A1 to   R10C24B.OFX0 lcd_show_char_inst/char_ram_inst/i11307/SLICE_255
ROUTE         1     1.143   R10C24B.OFX0 to     R13C22D.C0 lcd_show_char_inst/char_ram_inst/n11927
CTOOFX_DEL  ---     0.661     R13C22D.C0 to   R13C22D.OFX0 lcd_show_char_inst/char_ram_inst/i11318/SLICE_226
ROUTE         1     0.000   R13C22D.OFX0 to    R13C22C.FXA lcd_show_char_inst/char_ram_inst/n11938
FXTOOFX_DE  ---     0.223    R13C22C.FXA to   R13C22C.OFX1 lcd_show_char_inst/char_ram_inst/i11319/SLICE_212
ROUTE         1     1.281   R13C22C.OFX1 to     R15C17C.D1 lcd_show_char_inst/char_ram_inst/n11940
CTOF_DEL    ---     0.452     R15C17C.D1 to     R15C17C.F1 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.873     R15C17C.F1 to     R15C15A.A0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R15C15A.A0 to     R15C15A.F0 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R15C15A.F0 to    R15C15A.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   14.098   (33.1% logic, 66.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_81:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R13C14B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.626ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i3  (to sys_clk_50MHz +)

   Delay:              14.057ns  (33.3% logic, 66.7% route), 10 logic levels.

 Constraint Details:

     14.057ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.626ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16A.CLK to     R12C16A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       386     2.031     R12C16A.Q0 to      R8C21B.C1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452      R8C21B.C1 to      R8C21B.F1 lcd_show_char_inst/char_ram_inst/SLICE_478
ROUTE         3     0.869      R8C21B.F1 to      R8C21B.A0 lcd_show_char_inst/char_ram_inst/n15005
CTOF_DEL    ---     0.452      R8C21B.A0 to      R8C21B.F0 lcd_show_char_inst/char_ram_inst/SLICE_478
ROUTE         3     1.602      R8C21B.F0 to     R17C22C.C0 lcd_show_char_inst/char_ram_inst/n2298_adj_610
CTOF_DEL    ---     0.452     R17C22C.C0 to     R17C22C.F0 lcd_show_char_inst/char_ram_inst/SLICE_583
ROUTE         1     0.839     R17C22C.F0 to     R19C22D.D0 lcd_show_char_inst/char_ram_inst/n13110
CTOF_DEL    ---     0.452     R19C22D.D0 to     R19C22D.F0 lcd_show_char_inst/char_ram_inst/SLICE_584
ROUTE         1     0.384     R19C22D.F0 to     R19C22D.C1 lcd_show_char_inst/char_ram_inst/n13114
CTOF_DEL    ---     0.452     R19C22D.C1 to     R19C22D.F1 lcd_show_char_inst/char_ram_inst/SLICE_584
ROUTE         1     0.942     R19C22D.F1 to     R19C18D.D0 lcd_show_char_inst/char_ram_inst/n13115
CTOF_DEL    ---     0.452     R19C18D.D0 to     R19C18D.F0 lcd_show_char_inst/char_ram_inst/SLICE_757
ROUTE         1     0.541     R19C18D.F0 to     R18C18C.D0 lcd_show_char_inst/char_ram_inst/n12006
CTOOFX_DEL  ---     0.661     R18C18C.D0 to   R18C18C.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_3_i3070/SLICE_236
ROUTE         1     1.324   R18C18C.OFX0 to     R15C17C.A0 lcd_show_char_inst/char_ram_inst/n3070_adj_560
CTOF_DEL    ---     0.452     R15C17C.A0 to     R15C17C.F0 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.839     R15C17C.F0 to     R15C15A.D1 lcd_show_char_inst/rom_q_3
CTOF_DEL    ---     0.452     R15C15A.D1 to     R15C15A.F1 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R15C15A.F1 to    R15C15A.DI1 lcd_show_char_inst/temp_7_N_345_3 (to sys_clk_50MHz)
                  --------
                   14.057   (33.3% logic, 66.7% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R12C16A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.631ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i1  (to sys_clk_50MHz +)

   Delay:              14.052ns  (33.1% logic, 66.9% route), 9 logic levels.

 Constraint Details:

     14.052ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_85 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.631ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       502     2.039     R12C17A.Q1 to      R9C19B.B1 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452      R9C19B.B1 to      R9C19B.F1 lcd_show_char_inst/char_ram_inst/SLICE_481
ROUTE        13     1.178      R9C19B.F1 to      R9C21A.A1 lcd_show_char_inst/n13844
CTOF_DEL    ---     0.452      R9C21A.A1 to      R9C21A.F1 lcd_show_char_inst/char_ram_inst/SLICE_544
ROUTE         6     1.240      R9C21A.F1 to     R10C25A.D1 lcd_show_char_inst/n1211
CTOF_DEL    ---     0.452     R10C25A.D1 to     R10C25A.F1 lcd_show_char_inst/char_ram_inst/SLICE_557
ROUTE         1     0.269     R10C25A.F1 to     R10C25B.D1 lcd_show_char_inst/char_ram_inst/n476
CTOOFX_DEL  ---     0.661     R10C25B.D1 to   R10C25B.OFX0 lcd_show_char_inst/char_ram_inst/i11134/SLICE_309
ROUTE         1     1.792   R10C25B.OFX0 to     R12C22D.A1 lcd_show_char_inst/char_ram_inst/n11754
CTOF_DEL    ---     0.452     R12C22D.A1 to     R12C22D.F1 lcd_show_char_inst/char_ram_inst/SLICE_753
ROUTE         1     0.544     R12C22D.F1 to     R12C22C.D0 lcd_show_char_inst/char_ram_inst/n11942
CTOOFX_DEL  ---     0.661     R12C22C.D0 to   R12C22C.OFX0 lcd_show_char_inst/char_ram_inst/i11333/SLICE_229
ROUTE         1     1.281   R12C22C.OFX0 to     R13C17A.D0 lcd_show_char_inst/char_ram_inst/n11953
CTOOFX_DEL  ---     0.661     R13C17A.D0 to   R13C17A.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_1_i4095/SLICE_204
ROUTE         1     1.057   R13C17A.OFX0 to     R14C15A.C1 lcd_show_char_inst/rom_q_1
CTOF_DEL    ---     0.452     R14C15A.C1 to     R14C15A.F1 lcd_show_char_inst/SLICE_85
ROUTE         1     0.000     R14C15A.F1 to    R14C15A.DI1 lcd_show_char_inst/temp_7_N_345_1 (to sys_clk_50MHz)
                  --------
                   14.052   (33.1% logic, 66.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R12C17A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_85:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R14C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.663ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i1  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i4  (to sys_clk_50MHz +)

   Delay:              14.020ns  (30.0% logic, 70.0% route), 10 logic levels.

 Constraint Details:

     14.020ns physical path delay lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_87 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.663ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_26 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C16A.CLK to     R12C16A.Q0 lcd_show_char_inst/SLICE_26 (from sys_clk_50MHz)
ROUTE       386     2.637     R12C16A.Q0 to     R17C21D.B1 lcd_show_char_inst/rom_addr_1
CTOF_DEL    ---     0.452     R17C21D.B1 to     R17C21D.F1 lcd_show_char_inst/char_ram_inst/SLICE_477
ROUTE        15     1.683     R17C21D.F1 to     R15C23C.B1 lcd_show_char_inst/n13845
CTOF_DEL    ---     0.452     R15C23C.B1 to     R15C23C.F1 lcd_show_char_inst/char_ram_inst/SLICE_464
ROUTE         3     1.411     R15C23C.F1 to     R12C26A.C1 lcd_show_char_inst/char_ram_inst/n1835
CTOOFX_DEL  ---     0.661     R12C26A.C1 to   R12C26A.OFX0 lcd_show_char_inst/char_ram_inst/i11082/SLICE_413
ROUTE         1     0.000   R12C26A.OFX0 to    R12C26A.FXB lcd_show_char_inst/char_ram_inst/n11702
FXTOOFX_DE  ---     0.223    R12C26A.FXB to   R12C26A.OFX1 lcd_show_char_inst/char_ram_inst/i11082/SLICE_413
ROUTE         1     1.508   R12C26A.OFX1 to     R16C25B.C0 lcd_show_char_inst/char_ram_inst/n11857
CTOOFX_DEL  ---     0.661     R16C25B.C0 to   R16C25B.OFX0 lcd_show_char_inst/char_ram_inst/i11254/SLICE_220
ROUTE         1     0.000   R16C25B.OFX0 to    R16C25A.FXA lcd_show_char_inst/char_ram_inst/n11874
FXTOOFX_DE  ---     0.223    R16C25A.FXA to   R16C25A.OFX1 lcd_show_char_inst/char_ram_inst/i11255/SLICE_222
ROUTE         1     0.000   R16C25A.OFX1 to    R16C25B.FXB lcd_show_char_inst/char_ram_inst/n11877
FXTOOFX_DE  ---     0.223    R16C25B.FXB to   R16C25B.OFX1 lcd_show_char_inst/char_ram_inst/i11254/SLICE_220
ROUTE         1     1.355   R16C25B.OFX1 to     R16C17B.B0 lcd_show_char_inst/char_ram_inst/n11878
CTOF_DEL    ---     0.452     R16C17B.B0 to     R16C17B.F0 lcd_show_char_inst/char_ram_inst/SLICE_559
ROUTE         1     1.218     R16C17B.F0 to     R15C15B.D0 lcd_show_char_inst/rom_q_4
CTOF_DEL    ---     0.452     R15C15B.D0 to     R15C15B.F0 lcd_show_char_inst/SLICE_87
ROUTE         1     0.000     R15C15B.F0 to    R15C15B.DI0 lcd_show_char_inst/temp_7_N_345_4 (to sys_clk_50MHz)
                  --------
                   14.020   (30.0% logic, 70.0% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_26:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R12C16A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_87:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R15C15B.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/rom_addr_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/temp_i2  (to sys_clk_50MHz +)

   Delay:              13.981ns  (33.5% logic, 66.5% route), 10 logic levels.

 Constraint Details:

     13.981ns physical path delay lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_86 meets
     20.833ns delay constraint less
      0.000ns skew and
      0.150ns DIN_SET requirement (totaling 20.683ns) by 6.702ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_22 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.409    R12C17A.CLK to     R12C17A.Q1 lcd_show_char_inst/SLICE_22 (from sys_clk_50MHz)
ROUTE       502     2.161     R12C17A.Q1 to     R16C24C.C1 lcd_show_char_inst/rom_addr_0
CTOF_DEL    ---     0.452     R16C24C.C1 to     R16C24C.F1 lcd_show_char_inst/char_ram_inst/SLICE_463
ROUTE        10     2.031     R16C24C.F1 to     R15C20A.B1 lcd_show_char_inst/char_ram_inst/n13832
CTOF_DEL    ---     0.452     R15C20A.B1 to     R15C20A.F1 lcd_show_char_inst/char_ram_inst/SLICE_561
ROUTE         2     0.552     R15C20A.F1 to     R15C20A.D0 lcd_show_char_inst/n2332
CTOF_DEL    ---     0.452     R15C20A.D0 to     R15C20A.F0 lcd_show_char_inst/char_ram_inst/SLICE_561
ROUTE         1     1.218     R15C20A.F0 to     R14C16C.D1 lcd_show_char_inst/char_ram_inst/n13125
CTOF_DEL    ---     0.452     R14C16C.D1 to     R14C16C.F1 lcd_show_char_inst/char_ram_inst/SLICE_137
ROUTE         1     1.014     R14C16C.F1 to     R17C17B.D0 lcd_show_char_inst/char_ram_inst/n13126
CTOF_DEL    ---     0.452     R17C17B.D0 to     R17C17B.F0 lcd_show_char_inst/char_ram_inst/SLICE_586
ROUTE         1     0.384     R17C17B.F0 to     R17C17B.C1 lcd_show_char_inst/char_ram_inst/n13127
CTOF_DEL    ---     0.452     R17C17B.C1 to     R17C17B.F1 lcd_show_char_inst/char_ram_inst/SLICE_586
ROUTE         1     0.384     R17C17B.F1 to     R17C17C.C0 lcd_show_char_inst/char_ram_inst/n12014
CTOOFX_DEL  ---     0.661     R17C17C.C0 to   R17C17C.OFX0 lcd_show_char_inst/char_ram_inst/address_11__I_0_Mux_2_i3070/SLICE_235
ROUTE         1     0.678   R17C17C.OFX0 to     R15C17C.C1 lcd_show_char_inst/char_ram_inst/n3070_adj_558
CTOF_DEL    ---     0.452     R15C17C.C1 to     R15C17C.F1 lcd_show_char_inst/char_ram_inst/SLICE_721
ROUTE         1     0.873     R15C17C.F1 to     R15C15A.A0 lcd_show_char_inst/rom_q_2
CTOF_DEL    ---     0.452     R15C15A.A0 to     R15C15A.F0 lcd_show_char_inst/SLICE_86
ROUTE         1     0.000     R15C15A.F0 to    R15C15A.DI0 lcd_show_char_inst/temp_7_N_345_2 (to sys_clk_50MHz)
                  --------
                   13.981   (33.5% logic, 66.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R12C17A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_86:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     1.580     LPLL.CLKOP to    R15C15A.CLK sys_clk_50MHz
                  --------
                    1.580   (0.0% logic, 100.0% route), 0 logic levels.

Report:   68.517MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |   48.000 MHz|   68.517 MHz|  10  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 133
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7400 paths, 2 nets, and 6098 connections (99.89% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Thu Jan 16 21:46:05 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 5 -sphld m -o spi_lcd_impl1.twr -gui -msgset D:/CodeField/Verilog/Diamond_design/spi_lcd/promote.xml spi_lcd_impl1.ncd spi_lcd_impl1.prf 
Design file:     spi_lcd_impl1.ncd
Preference file: spi_lcd_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "sys_clk_c" 12.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i10  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i11  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_501 to lcd_write_inst/SLICE_501 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_501 to lcd_write_inst/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C10A.CLK to     R15C10A.Q0 lcd_write_inst/SLICE_501 (from sys_clk_50MHz)
ROUTE         1     0.152     R15C10A.Q0 to     R15C10A.M1 lcd_write_inst/n126 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R15C10A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R15C10A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i6  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i7  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_710 to lcd_write_inst/SLICE_710 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_710 to lcd_write_inst/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C10C.CLK to     R13C10C.Q0 lcd_write_inst/SLICE_710 (from sys_clk_50MHz)
ROUTE         1     0.152     R13C10C.Q0 to     R13C10C.M1 lcd_write_inst/n130 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R13C10C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R13C10C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i14  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i15  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_498 to lcd_write_inst/SLICE_498 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_498 to lcd_write_inst/SLICE_498:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C10A.CLK to     R12C10A.Q0 lcd_write_inst/SLICE_498 (from sys_clk_50MHz)
ROUTE         1     0.152     R12C10A.Q0 to     R12C10A.M1 lcd_write_inst/n122 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_498:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R12C10A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_498:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R12C10A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i2  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i3  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_765 to lcd_write_inst/SLICE_765 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_765 to lcd_write_inst/SLICE_765:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C10C.CLK to     R12C10C.Q0 lcd_write_inst/SLICE_765 (from sys_clk_50MHz)
ROUTE         1     0.152     R12C10C.Q0 to     R12C10C.M1 lcd_write_inst/n134 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_765:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R12C10C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_765:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R12C10C.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i0  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i1  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_show_char_inst/SLICE_617 to lcd_show_char_inst/SLICE_617 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_617 to lcd_show_char_inst/SLICE_617:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17A.CLK to     R10C17A.Q0 lcd_show_char_inst/SLICE_617 (from sys_clk_50MHz)
ROUTE         1     0.152     R10C17A.Q0 to     R10C17A.M1 lcd_show_char_inst/n445 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R10C17A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R10C17A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i8  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i9  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_497 to lcd_write_inst/SLICE_497 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_497 to lcd_write_inst/SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C10B.CLK to     R12C10B.Q0 lcd_write_inst/SLICE_497 (from sys_clk_50MHz)
ROUTE         1     0.152     R12C10B.Q0 to     R12C10B.M1 lcd_write_inst/n128 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R12C10B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_497:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R12C10B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i4  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i5  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_741 to lcd_write_inst/SLICE_741 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_741 to lcd_write_inst/SLICE_741:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R13C10D.CLK to     R13C10D.Q0 lcd_write_inst/SLICE_741 (from sys_clk_50MHz)
ROUTE         1     0.152     R13C10D.Q0 to     R13C10D.M1 lcd_write_inst/n132 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_741:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R13C10D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_741:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R13C10D.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i12  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i13  (to sys_clk_50MHz +)

   Delay:               0.285ns  (46.7% logic, 53.3% route), 1 logic levels.

 Constraint Details:

      0.285ns physical path delay lcd_write_inst/SLICE_500 to lcd_write_inst/SLICE_500 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.304ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_500 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C10B.CLK to     R15C10B.Q0 lcd_write_inst/SLICE_500 (from sys_clk_50MHz)
ROUTE         1     0.152     R15C10B.Q0 to     R15C10B.M1 lcd_write_inst/n124 (to sys_clk_50MHz)
                  --------
                    0.285   (46.7% logic, 53.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R15C10B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R15C10B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_show_char_inst/cnt_set_windows_FSM_i0_i12  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_show_char_inst/cnt_set_windows_FSM_i0_i13  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_show_char_inst/SLICE_713 to lcd_show_char_inst/SLICE_713 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_show_char_inst/SLICE_713 to lcd_show_char_inst/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C16A.CLK to     R10C16A.Q0 lcd_show_char_inst/SLICE_713 (from sys_clk_50MHz)
ROUTE         2     0.154     R10C16A.Q0 to     R10C16A.M1 lcd_show_char_inst/n433 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R10C16A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_show_char_inst/SLICE_713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R10C16A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              lcd_write_inst/cnt1_FSM_i11  (from sys_clk_50MHz +)
   Destination:    FF         Data in        lcd_write_inst/cnt1_FSM_i12  (to sys_clk_50MHz +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay lcd_write_inst/SLICE_501 to lcd_write_inst/SLICE_500 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      Data path lcd_write_inst/SLICE_501 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C10A.CLK to     R15C10A.Q1 lcd_write_inst/SLICE_501 (from sys_clk_50MHz)
ROUTE         3     0.154     R15C10A.Q1 to     R15C10B.M0 lcd_write_inst/mosi_N_63 (to sys_clk_50MHz)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_501:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R15C10A.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path pll_u1/PLLInst_0 to lcd_write_inst/SLICE_500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       133     0.668     LPLL.CLKOP to    R15C10B.CLK sys_clk_50MHz
                  --------
                    0.668   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "sys_clk_c" 12.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "sys_clk_50MHz" 48.000000 |             |             |
MHz ;                                   |     0.000 ns|     0.304 ns|   1  
                                        |             |             |
FREQUENCY NET "sys_clk_c" 12.000000 MHz |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: sys_clk_c   Source: sys_clk.PAD   Loads: 1
   No transfer within this clock domain is found

Clock Domain: sys_clk_50MHz   Source: pll_u1/PLLInst_0.CLKOP   Loads: 133
   Covered under: FREQUENCY NET "sys_clk_50MHz" 48.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 7400 paths, 2 nets, and 6098 connections (99.89% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
