================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2017.1
  Build 1846317 on Fri Apr 14 19:19:38 MDT 2017
  Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado_HLS/2017.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ben' on host 'localhost' (Linux_x86_64 version 3.10.0-514.21.1.el7.x86_64) on Wed Jun 14 15:28:57 NZST 2017
INFO: [HLS 200-10] In directory '/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj'
INFO: [HLS 200-10] Opening project '/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj'.
INFO: [HLS 200-10] Adding design file '../source_files/src/dut.cpp' to the project
INFO: [HLS 200-10] Adding design file '../source_files/src/dut.h' to the project
INFO: [HLS 200-10] Adding test bench file '../source_files/tb/testbench.cpp' to the project
INFO: [HLS 200-10] Opening solution '/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../source_files/tb/testbench.cpp in debug mode
   Compiling ../../../../../source_files/src/dut.cpp in debug mode
   Generating csim.exe
Sin(0) - Expected result: 0.000000, Got Result: 0.000000
Sin(5) - Expected result: 0.087153, Got Result: 0.087153
Sin(10) - Expected result: 0.173643, Got Result: 0.173643
Sin(15) - Expected result: 0.258812, Got Result: 0.258812
Sin(20) - Expected result: 0.342010, Got Result: 0.342010
Sin(25) - Expected result: 0.422607, Got Result: 0.422607
Sin(30) - Expected result: 0.499987, Got Result: 0.499987
Sin(35) - Expected result: 0.573562, Got Result: 0.573562
Sin(40) - Expected result: 0.642772, Got Result: 0.642772
Sin(45) - Expected result: 0.707090, Got Result: 0.707090
Sin(50) - Expected result: 0.766028, Got Result: 0.766028
Sin(55) - Expected result: 0.819136, Got Result: 0.819136
Sin(60) - Expected result: 0.866010, Got Result: 0.866010
Sin(65) - Expected result: 0.906294, Got Result: 0.906294
Sin(70) - Expected result: 0.939680, Got Result: 0.939680
Sin(75) - Expected result: 0.965916, Got Result: 0.965916
Sin(80) - Expected result: 0.984801, Got Result: 0.984801
Sin(85) - Expected result: 0.996191, Got Result: 0.996191
Sin(90) - Expected result: 1.000000, Got Result: 1.000000
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file '../source_files/src/dut.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4933 ; free virtual = 14425
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4932 ; free virtual = 14425
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4932 ; free virtual = 14425
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 438.145 ; gain = 12.590 ; free physical = 4932 ; free virtual = 14425
INFO: [XFORM 203-721] Changing loop 'Loop_sum_loop_proc' (../source_files/src/dut.cpp:31) to a process function for dataflow in function 'sin_taylor_series'.
INFO: [XFORM 203-712] Applying dataflow to function 'sin_taylor_series' (../source_files/src/dut.cpp:23), detected/extracted 3 process function(s):
	 'Loop_sum_loop_proc'
	 'Block_sin_taylor_series_.exit2_proc'
	 '__../source_files/src/dut.cpp_line36_proc'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 566.141 ; gain = 140.586 ; free physical = 4915 ; free virtual = 14408
WARNING: [XFORM 203-631] Renaming function '__../source_files/src/dut.cpp_line36_proc' into __../source_files/sr.
WARNING: [XFORM 203-631] Renaming function 'Block_sin_taylor_series_.exit2_proc' (../source_files/src/dut.cpp:36:2) into Block_sin_taylor_ser.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 566.141 ; gain = 140.586 ; free physical = 4880 ; free virtual = 14373
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sin_taylor_series' ...
WARNING: [SYN 201-103] Legalizing function name '__../source_files/sr' to 'p_source_files_sr'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'power' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'power_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:18).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 6, Depth: 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.95 seconds; current allocated memory: 106.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 106.952 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'fact' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'fact_loop'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7) and 'dmul' operation ('result_int', ../source_files/src/dut.cpp:7).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 6, Depth: 12.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 107.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 107.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Loop_sum_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 107.655 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 107.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'Block_sin_taylor_ser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 108.062 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 108.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'p_source_files_sr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 108.143 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 108.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'sin_taylor_series' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 108.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 108.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'power' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_dmul_64ns_64ns_64_6_max_dsp' to 'sin_taylor_seriesbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'power'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 108.528 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fact' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'sin_taylor_seriesbkb' is changed to 'sin_taylor_seriesbkb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_sitodp_32ns_64_6' to 'sin_taylor_seriescud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriescud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fact'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 109.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Loop_sum_loop_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_dadd_64ns_64ns_64_5_full_dsp' to 'sin_taylor_seriesdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_ddiv_64ns_64ns_64_31' to 'sin_taylor_serieseOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesdEe': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_serieseOg': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Loop_sum_loop_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 110.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_sin_taylor_ser' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'sin_taylor_series_dsub_64ns_64ns_64_5_full_dsp' to 'sin_taylor_seriesfYi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'sin_taylor_seriesfYi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_sin_taylor_ser'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 110.874 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_source_files_sr' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_source_files_sr'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 111.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sin_taylor_series' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sin_taylor_series/x' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sin_taylor_series' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sin_taylor_series'.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 111.454 MB.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'fifo_w64_d2_A' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 566.141 ; gain = 140.586 ; free physical = 4872 ; free virtual = 14365
INFO: [SYSC 207-301] Generating SystemC RTL for sin_taylor_series.
INFO: [VHDL 208-304] Generating VHDL RTL for sin_taylor_series.
INFO: [VLOG 209-307] Generating Verilog RTL for sin_taylor_series.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc/bin/g++"
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling dut.cpp_pre.cpp.tb.cpp
   Compiling apatb_sin_taylor_series.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Sin(0) - Expected result: 0.000000, Got Result: 0.000000
Sin(5) - Expected result: 0.087153, Got Result: 0.087153
Sin(10) - Expected result: 0.173643, Got Result: 0.173643
Sin(15) - Expected result: 0.258812, Got Result: 0.258812
Sin(20) - Expected result: 0.342010, Got Result: 0.342010
Sin(25) - Expected result: 0.422607, Got Result: 0.422607
Sin(30) - Expected result: 0.499987, Got Result: 0.499987
Sin(35) - Expected result: 0.573562, Got Result: 0.573562
Sin(40) - Expected result: 0.642772, Got Result: 0.642772
Sin(45) - Expected result: 0.707090, Got Result: 0.707090
Sin(50) - Expected result: 0.766028, Got Result: 0.766028
Sin(55) - Expected result: 0.819136, Got Result: 0.819136
Sin(60) - Expected result: 0.866010, Got Result: 0.866010
Sin(65) - Expected result: 0.906294, Got Result: 0.906294
Sin(70) - Expected result: 0.939680, Got Result: 0.939680
Sin(75) - Expected result: 0.965916, Got Result: 0.965916
Sin(80) - Expected result: 0.984801, Got Result: 0.984801
Sin(85) - Expected result: 0.996191, Got Result: 0.996191
Sin(90) - Expected result: 1.000000, Got Result: 1.000000
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sin_taylor_series_top -prj sin_taylor_series.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile /opt/Xilinx/Vivado/2017.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sin_taylor_series 
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/ip/xil_defaultlib/sin_taylor_series_ap_dadd_3_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_series_ap_dadd_3_full_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/ip/xil_defaultlib/sin_taylor_series_ap_ddiv_29_no_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_series_ap_ddiv_29_no_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/ip/xil_defaultlib/sin_taylor_series_ap_dsub_3_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_series_ap_dsub_3_full_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/ip/xil_defaultlib/sin_taylor_series_ap_sitodp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_series_ap_sitodp_4_no_dsp_32
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/ip/xil_defaultlib/sin_taylor_series_ap_dmul_4_max_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_series_ap_dmul_4_max_dsp_64
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_series.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_sin_taylor_series_top
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_seriesbkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_seriesbkb
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/p_source_files_sr.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity p_source_files_sr
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/Loop_sum_loop_proc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Loop_sum_loop_proc
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_serieseOg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_serieseOg
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_series.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_series
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_seriesdEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_seriesdEe
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/fifo_w64_d2_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fifo_w64_d2_A_shiftReg
INFO: [VRFC 10-307] analyzing entity fifo_w64_d2_A
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/power.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity power
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_seriesfYi.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_seriesfYi
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/Block_sin_taylor_ser.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Block_sin_taylor_ser
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/fact.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fact
INFO: [VRFC 10-163] Analyzing VHDL file "/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_seriescud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sin_taylor_seriescud
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sin_taylor_series_ap_dmul_4_max_dsp_64.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sin_taylor_series_ap_sitodp_4_no_dsp_32.vhd:185]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sin_taylor_series_ap_dadd_3_full_dsp_64.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sin_taylor_series_ap_ddiv_29_no_dsp_64.vhd:189]
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2017.1/nightly/2017_04_14_1846317/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-982] library name floating_point_v7_1_4 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/sin_taylor_series_ap_dsub_3_full_dsp_64.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_viv_comp
Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg
Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_exp_table_...
Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_4.floating_point_v7_1_4_pkg
Compiling package floating_point_v7_1_4.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_4.vt2mutils
Compiling package floating_point_v7_1_4.vt2mcomps
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=19,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_4.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=64,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=18,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture sin_taylor_series_ap_dmul_4_max_dsp_64_arch of entity xil_defaultlib.sin_taylor_series_ap_dmul_4_max_dsp_64 [sin_taylor_series_ap_dmul_4_max_...]
Compiling architecture arch of entity xil_defaultlib.sin_taylor_seriesbkb [sin_taylor_seriesbkb_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=32,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=32,dist...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=54,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_4.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture sin_taylor_series_ap_sitodp_4_no_dsp_32_arch of entity xil_defaultlib.sin_taylor_series_ap_sitodp_4_no_dsp_32 [sin_taylor_series_ap_sitodp_4_no...]
Compiling architecture arch of entity xil_defaultlib.sin_taylor_seriescud [\sin_taylor_seriescud(id=1)\]
Compiling architecture behav of entity xil_defaultlib.fact [fact_default]
Compiling architecture behav of entity xil_defaultlib.power [power_default]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=52)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_4.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=47,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=30,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_4.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_4.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.addsub [\addsub(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity floating_point_v7_1_4.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_4.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_4.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_4.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12,length=2)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_4.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture sin_taylor_series_ap_dadd_3_full_dsp_64_arch of entity xil_defaultlib.sin_taylor_series_ap_dadd_3_full_dsp_64 [sin_taylor_series_ap_dadd_3_full...]
Compiling architecture arch of entity xil_defaultlib.sin_taylor_seriesdEe [\sin_taylor_seriesdEe(id=1)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=52,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=55)\]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=13,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_4.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=28,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=11,length=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(length=27,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=3,length=27,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=4,length=27,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_4.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_4.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_4.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_4.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_4.flt_div [\flt_div(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture sin_taylor_series_ap_ddiv_29_no_dsp_64_arch of entity xil_defaultlib.sin_taylor_series_ap_ddiv_29_no_dsp_64 [sin_taylor_series_ap_ddiv_29_no_...]
Compiling architecture arch of entity xil_defaultlib.sin_taylor_serieseOg [\sin_taylor_serieseOg(id=1)\]
Compiling architecture behav of entity xil_defaultlib.Loop_sum_loop_proc [loop_sum_loop_proc_default]
Compiling architecture rtl of entity floating_point_v7_1_4.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4_viv [\floating_point_v7_1_4_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_4.floating_point_v7_1_4 [\floating_point_v7_1_4(c_xdevice...]
Compiling architecture sin_taylor_series_ap_dsub_3_full_dsp_64_arch of entity xil_defaultlib.sin_taylor_series_ap_dsub_3_full_dsp_64 [sin_taylor_series_ap_dsub_3_full...]
Compiling architecture arch of entity xil_defaultlib.sin_taylor_seriesfYi [\sin_taylor_seriesfYi(id=1)\]
Compiling architecture behav of entity xil_defaultlib.Block_sin_taylor_ser [block_sin_taylor_ser_default]
Compiling architecture behav of entity xil_defaultlib.p_source_files_sr [p_source_files_sr_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w64_d2_A_shiftReg [fifo_w64_d2_a_shiftreg_default]
Compiling architecture rtl of entity xil_defaultlib.fifo_w64_d2_A [\fifo_w64_d2_A(1,8)\]
Compiling architecture behav of entity xil_defaultlib.sin_taylor_series [sin_taylor_series_default]
Compiling architecture behav of entity xil_defaultlib.apatb_sin_taylor_series_top
Built simulation snapshot sin_taylor_series

****** Webtalk v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/xsim.dir/sin_taylor_series/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/xsim.dir/sin_taylor_series/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Jun 14 15:30:40 2017. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Jun 14 15:30:40 2017...

****** xsim v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sin_taylor_series/xsim_script.tcl
# xsim {sin_taylor_series} -autoloadwcfg -tclbatch {sin_taylor_series.tcl}
Vivado Simulator 2017.1
Time resolution is 1 ps
source sin_taylor_series.tcl
## run all
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Note: 
******************************************************
  renorm_and_round_logic.vhd :
    FULL_MANT_RND1_DEL is using fast_input
    which will be faster, but create more FFs.
******************************************************
Time: 0 ps  Iteration: 0
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/sin_taylor_seriesdEe_U8/sin_taylor_series_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/sin_taylor_seriesdEe_U7/sin_taylor_series_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/grp_power_fu_88/sin_taylor_seriesbkb_U1/sin_taylor_series_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/grp_power_fu_81/sin_taylor_seriesbkb_U1/sin_taylor_series_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/grp_fact_fu_76/sin_taylor_seriesbkb_x_U4/sin_taylor_series_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Loop_sum_loop_proc_U0/grp_fact_fu_70/sin_taylor_seriesbkb_x_U4/sin_taylor_series_ap_dmul_4_max_dsp_64_u/U0/i_synth/mult/OP/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5665 ns  Iteration: 16  Process: /apatb_sin_taylor_series_top/AESL_inst_sin_taylor_series/Block_sin_taylor_ser_U0/sin_taylor_seriesfYi_U12/sin_taylor_series_ap_dsub_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/speed_op/logic/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: /wrk/2017.1/nightly/2017_04_14_1846317/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 105115 ns  Iteration: 1  Process: /apatb_sin_taylor_series_top/generate_sim_done_proc  File: /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_series.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 105115 ns  Iteration: 1  Process: /apatb_sin_taylor_series_top/generate_sim_done_proc  File: /mnt/centos_share/Vivado_Projects/hls_scratchpad/hls_cmd_line_testing/cmd_line_proj/hls_sin_proj/solution1/sim/vhdl/sin_taylor_series.autotb.vhd
$finish called at time : 105115 ns
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1103.668 ; gain = 0.000 ; free physical = 4759 ; free virtual = 14256
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jun 14 15:31:01 2017...
INFO: [COSIM 212-316] Starting C post checking ...
Sin(0) - Expected result: 0.000000, Got Result: 0.000000
Sin(5) - Expected result: 0.087153, Got Result: 0.087153
Sin(10) - Expected result: 0.173643, Got Result: 0.173643
Sin(15) - Expected result: 0.258812, Got Result: 0.258812
Sin(20) - Expected result: 0.342010, Got Result: 0.342010
Sin(25) - Expected result: 0.422607, Got Result: 0.422607
Sin(30) - Expected result: 0.499987, Got Result: 0.499987
Sin(35) - Expected result: 0.573562, Got Result: 0.573562
Sin(40) - Expected result: 0.642772, Got Result: 0.642772
Sin(45) - Expected result: 0.707090, Got Result: 0.707090
Sin(50) - Expected result: 0.766028, Got Result: 0.766028
Sin(55) - Expected result: 0.819136, Got Result: 0.819136
Sin(60) - Expected result: 0.866010, Got Result: 0.866010
Sin(65) - Expected result: 0.906294, Got Result: 0.906294
Sin(70) - Expected result: 0.939680, Got Result: 0.939680
Sin(75) - Expected result: 0.965916, Got Result: 0.965916
Sin(80) - Expected result: 0.984801, Got Result: 0.984801
Sin(85) - Expected result: 0.996191, Got Result: 0.996191
Sin(90) - Expected result: 1.000000, Got Result: 1.000000
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-112] Total elapsed time: 125.3 seconds; peak allocated memory: 111.454 MB.
