SIM = questa

TOPLEVEL_LANG ?= verilog
VERILOG_SOURCES = ../hdl/*

MODULE = test
TOPLEVEL = Sigma_Delta_Modulator_v1_0

include $(shell cocotb-config --makefiles)/Makefile.sim