// Library - COMP12111, Cell - trafficlight_test, View - schematic
// LAST TIME SAVED: Nov 22 13:19:18 2013
// NETLIST TIME: Nov 22 13:19:24 2013
`timescale 1ns / 10ps 

module trafficlight_test (  );

// Buses in the design

wire  [0:3]  net09;

wire  [7:0]  keys;

wire  [0:5]  net7;

wire  [0:7]  net14;

wire  [0:7]  net2;

wire  [0:7]  net3;

wire  [0:7]  net5;

wire  [0:5]  net17;


specify 
    specparam CDS_LIBNAME  = "COMP12111";
    specparam CDS_CELLNAME = "trafficlight_test";
    specparam CDS_VIEWNAME = "schematic";
endspecify

Board I0 ( net8, net9, net10, net02, net4, net01, net3[0:7], net2[0:7],
     net5[0:7], keys[7:0], net14[0:7], net14[0:7], net14[0:7],
     net14[0:7], net14[0:7], net14[0:7], net14[0:7], net17[0:5],
     net7[0:5]);
trafficlight I1 ( net05, net04, net7[0:5], net10, keys[0], net09[0:3]);
counter09 I2 ( net09[0:3], net022, net8, net05, net04);
GND  I4[5:0] ( .G(net17[0:5]));
GND  I3[7:0] ( .G(net14[0:7]));

endmodule
