verilog work "netgen/par/full_timesim.v"
verilog work "fullgate.v"
