

================================================================
== Vitis HLS Report for 'relu_ap_fixed_16_4_5_3_0_ap_ufixed_8_0_4_0_0_relu_config7_s'
================================================================
* Date:           Wed Jul 19 12:48:07 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.547 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     86|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|      -|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|      0|     86|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      100|  66|  28800|  14400|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      0|     ~0|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln415_1_fu_260_p2      |         +|   0|  0|   8|           8|           8|
    |add_ln415_fu_126_p2        |         +|   0|  0|   8|           8|           8|
    |and_ln412_1_fu_250_p2      |       and|   0|  0|   1|           1|           1|
    |and_ln412_fu_116_p2        |       and|   0|  0|   1|           1|           1|
    |icmp_ln1049_1_fu_284_p2    |      icmp|   0|  0|   2|           4|           2|
    |icmp_ln1049_fu_150_p2      |      icmp|   0|  0|   2|           4|           2|
    |icmp_ln1547_1_fu_194_p2    |      icmp|   0|  0|   7|          16|           1|
    |icmp_ln1547_fu_60_p2       |      icmp|   0|  0|   7|          16|           1|
    |icmp_ln727_1_fu_230_p2     |      icmp|   0|  0|   2|           3|           1|
    |icmp_ln727_fu_96_p2        |      icmp|   0|  0|   2|           3|           1|
    |icmp_ln777_1_fu_290_p2     |      icmp|   0|  0|   2|           4|           1|
    |icmp_ln777_fu_156_p2       |      icmp|   0|  0|   2|           4|           1|
    |or_ln412_1_fu_244_p2       |        or|   0|  0|   1|           1|           1|
    |or_ln412_fu_110_p2         |        or|   0|  0|   1|           1|           1|
    |select_ln1547_1_fu_320_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln1547_fu_186_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln394_1_fu_312_p3   |    select|   0|  0|   8|           1|           8|
    |select_ln394_fu_178_p3     |    select|   0|  0|   8|           1|           8|
    |select_ln403_1_fu_304_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln403_fu_170_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln787_1_fu_296_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln787_fu_162_p3     |    select|   0|  0|   2|           1|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  86|          82|          66|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                              Source Object                             |    C Type    |
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7>|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7>|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  relu<ap_fixed<16, 4, 5, 3, 0>, ap_ufixed<8, 0, 4, 0, 0>, relu_config7>|  return value|
|p_read1      |   in|   16|     ap_none|                                                                 p_read1|        scalar|
|p_read2      |   in|   16|     ap_none|                                                                 p_read2|        scalar|
+-------------+-----+-----+------------+------------------------------------------------------------------------+--------------+

