#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon Sep  5 12:27:58 2022
# Process ID: 194838
# Current directory: /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/xeda_run/Xoodyak_DOM_first_order_9e6ce9e945ff5fea/vivado_sim_64c639e8163de0f5
# Command line: vivado -nojournal -mode batch -notrace -source vivado_sim.tcl
# Log file: /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/xeda_run/Xoodyak_DOM_first_order_9e6ce9e945ff5fea/vivado_sim_64c639e8163de0f5/vivado.log
# Journal file: 
# Running On: luke-ubuntu, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 12, Host memory: 33554 MB
#-----------------------------------------------------------
source vivado_sim.tcl -notrace

===========================( Analyzing HDL Sources )===========================
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC_config.vhd VHDL Standard: 93
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/NIST_LWAPI_pkg.vhd VHDL Standard: 93
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/design_pkg.vhd VHDL Standard: 93
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/xoodoo_globals.vhd VHDL Standard: 93
Analyzing Verilog file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/xoodoo_n_rounds_SCA.v
Analyzing Verilog file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/xoodoo_register_SCA.v
Analyzing Verilog file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/xoodoo_round_SCA.v
Analyzing Verilog file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/xoodoo_SCA.v
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/CryptoCore_SCA.vhd VHDL Standard: 93
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/data_piso.vhd VHDL Standard: 93
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/data_sipo.vhd VHDL Standard: 93
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/FIFO.vhd VHDL Standard: 93
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/key_piso.vhd VHDL Standard: 93
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/PreProcessor.vhd VHDL Standard: 93
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/PostProcessor.vhd VHDL Standard: 93
Analyzing VHDL file /home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/src_rtl/LWC/LWC_SCA.vhd VHDL Standard: 93

===========================( Elaborating design )===========================

===========================( *ENABLE ECHO* )===========================
Error: Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.2/bin/unwrapped/lnx64.o/xelab -s snapshot -L work -relax -mt 12 -log xeda_xelab.log -generic_top G_FNAME_PDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/pdi.txt -generic_top G_FNAME_SDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/sdi.txt -generic_top G_FNAME_RDI=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/rdi.txt -generic_top G_FNAME_DO=/home/luke/GMU/xeda_projects/Xoodyak_HSCPL_CERG_LWC/Hardware_Implementations/Xoodyak/Xoodyak_DOM_first_order/KAT/do.txt -generic_top G_TEST_MODE=0 -generic_top G_RANDOM_STALL=True -generic_top G_TIMEOUT_CYCLES=1000 -generic_top G_MAX_FAILURES=0 
Using 12 slave threads.
ERROR: [XSIM 43-3275] No design top(s) specified.
Usage: xelab [options] [libname.]unitname...
(Switches with double dash '--' can also be used with a single dash '-')

Vivado Simulator xelab options:
******************************:
  -a [ --standalone ]              Generates a standalone non-interactive 
                                   simulation executable that performs run-all.
  -d [ --define ] arg              Define Verilog macros. Use -d|--define for 
                                   each Verilog macro. The format of the macro 
                                   is <name>[=<val>] where <name> is name of 
                                   the macro and <value> is an optional value 
                                   of the macro
  --debug arg                      Compile with specified HDL debugging ability
                                   turned on. Choices are:
                                     line: HDL breakpoint
                                     wave: waveform generation, conditional 
                                           execution, force value
                                     drivers: signal driver value probing
                                     readers: signal reader (load) probing
                                     xlibs: visibility into libraries 
                                            precompiled by xilinx
                                     all: all the above
                                     typical: line, wave and drivers
                                     subprogram: subprogram variable value 
                                                 probing
                                     off: turn off all debugging abilities
                                   (Default: off)
  -f [ --file ] arg                Read additional options from the specified 
                                   file
  -h [ --help ]                    Print this help message
  --incr                           Enable incremental parsing and compilation 
                                   check point
  -i [ --include ] arg             Specify directories to be searched for files
                                   included using Verilog `include. Use 
                                   -i|--include for each specified search 
                                   directory
  --initfile arg                   Use user defined simulator init file to add 
                                   to or override the settings provided by the 
                                   default xsim.ini file
  --log arg                        Specify the log file name. Default is 
                                   <application name>.log
  -L [ --lib ] arg                 Specify search libraries for the 
                                   instantiated design units in a Verilog or 
                                   Mixed language design. Use -L|--lib for each
                                   search library. The format of the argument 
                                   is <name>[=<dir>] where <name> is the 
                                   logical name of the library and <dir> is an 
                                   optional physical directory of the library
  --nolog                          Suppress log file generation
  --override_timeunit              Override timeunit for all Verilog modules, 
                                   with the specified time unit in -timescale 
                                   option
  --prj arg                        Specify Vivado Simulator  project file 
                                   containing one or more entries of 
                                   'vhdl|verilog <work lib> <HDL file name>'
  -r [ --run ]                     Run the generated executable
  --relax                          Relax strict HDL language checking rules
  -R [ --runall ]                  Run the generated executable till end of 
                                   simulation (xsim -runall)
  -s [ --snapshot ] arg            Specify the name of design snapshot
  --timescale arg                  Specify default timescale for Verilog 
                                   modules( Default: 1ns/1ps )
  --version                        Print the compiler version
  -v [ --verbose ] arg             Specify verbosity level for printing 
                                   messages. Allowed values are: 0, 1, 2 
                                   (Default:0)
  --uvm_version arg                Specify the uvm version(default: 1.2)

 Advance options:
 ***************:
  --93_mode                        Force usage of VHDL-93 mode for STD and IEEE
                                   libraries. Default is mixed 93 and 2008. If 
                                   used, should be used for all VHDL files for 
                                   the specific project
  --driver_display_limit arg       Set the maximum number of elements a signal 
                                   may contain for driver information to be 
                                   recorded for the signal (Default: arg = 
                                   65536 elements)
  --generic_top arg                Override generic or parameter of a top level
                                   design unit with specified value( Example: 
                                   -generic_top "P1=10" 
  --ignore_assertions              Ignore System Verilog Concurrent Assertions
  --report_assertion_pass          Report System Verilog Concurrent Assertions 
                                   Pass, even if there is no pass action block
  --ignore_coverage                Ignore System Verilog Functional Coverage
  --maxarraysize arg               Set the maximum VHDL array size, beyond 
                                   which an array declaration will generate an 
                                   error, to be 2**arg elements (Default: arg =
                                   28, which is 2**28 elements)
  --mt arg (=auto)                 Specifies the number of sub-compilation jobs
                                   which can be run in parallel. Choices are:
                                     auto: automatic
                                     n: where n is an integer greater than 1
                                     off: turn off multi-threading
                                   (Default:auto)
  --maxdesigndepth arg             Override maximum design hierarchy depth 
                                   allowed by the elaborator (Default: 5000)
  --noname_unnamed_generate        Generate name for an unnamed generate block
  --nosignalhandlers               Run with no XSim specific signal handlers. 
                                   Necessary when 3rd party software such as 
                                   antivirus, firewall is generating signals as
                                   part of its normal usage, causing XSim 
                                   Compiler and Kernel executables to trap 
                                   these signals and report a crash.
  --override_timeprecision         Override time precision for all Verilog 
                                   modules, with the specified time precision 
                                   in -timescale option
  --rangecheck                     Enable runtime value range check for VHDL
  --sourcelibdir arg               Directory for Verilog source files of 
                                   uncompiled modules. Use 
                                   -sourcelibdir|--sourcelibdir <dirname> for 
                                   each source directory.
  --sourcelibext arg               File extension for Verilog source files of 
                                   uncompiled modules. Use 
                                   -sourcelibext|--sourcelibext <file 
                                   extension> for source file extension.
  --sourcelibfile arg              Filename of a Verilog source file which has 
                                   uncompiled modules. Use 
                                   -sourcelibfile|--sourcelibfile <filename>.
  --stats                          Print tool CPU and memory usages, and design
                                   statistics
  --timeprecision_vhdl arg (=1ps)  Specify time precision for vhdl designs( 
                                   Default: 1ps)
  --transform_timing_checkers      Transform timing checkers to Verilog 
                                   processes
  --ignore_localparam_override     Ignore localparam override

 timing simulation:
 *****************:
  --maxdelay                       Compile Verilog design units with maximum 
                                   delays
  --mindelay                       Compile Verilog design units with minimum 
                                   delays
  --nosdfinterconnectdelays        Ignore SDF port and interconnect delay 
                                   constructs in SDF
  --nospecify                      Ignore Verilog path delays and timing checks
  --notimingchecks                 Ignore timing check constructs in Verilog 
                                   specify block(s)
  --pulse_int_e arg                Interconnect pulse error limit as percentage
                                   of  delay. Allowed values are 0 to 100 
                                   (Default: 100)
  --pulse_int_r arg                Interconnect pulse reject limit as 
                                   percentage of  delay. Allowed values are 0 
                                   to 100 (Default: 100)
  --pulse_e arg                    Path pulse error limit as percentage of path
                                   delay. Allowed values are 0 to 100 (Default:
                                   100)
  --pulse_r arg                    Path pulse reject limit as percentage of 
                                   path delay. Allowed values are 0 to 100 
                                   (Default: 100)
  --pulse_e_style arg (=onevent)   Specify when error about pulse being shorter
                                   than module path delay should be handled. 
                                   Choices are:
                                     ondetect: report error right when 
                                               violation is detected
                                     onevent:  report error after the module 
                                               path delay
                                   (Default: onevent)
  --sdfmax arg                     <root=file> Sdf annotate <file> at <root> 
                                   with maximum delay
  --sdfmin arg                     <root=file> Sdf annotate <file> at <root> 
                                   with minimum delay
  --sdfnoerror                     Treat errors found in sdf file as warning
  --sdfnowarn                      Do not emit sdf warnings
  --sdfroot arg                    <root_path> Default design hierarchy at 
                                   which sdf annotation is applied
  --sdftyp arg                     <root=file> Sdf annotate <file> at <root> 
                                   with typical delay
  --transport_int_delays           Use transport model for interconnect delays
  --typdelay                       Compile Verilog design units with typical 
                                   delays (Default)

 Optimization:
 ************:
  --O0                             Disable all optimizations
  --O1                             Enable basic optimizations
  --O2                             Enable most commonly desired optimizations 
                                   (Default)
  --O3                             Enable advance optimizations

 Mixed Language:
 ************:
  --dup_entity_as_module           Enable support for hierarchical references 
                                   inside the Verilog hierarchy in mixed 
                                   language designs. Warning: this may cause 
                                   significant slow down of compilation

 SystemC/DPI options:
 *******************:
  --dpi_absolute                   Use absolute paths instead of 
                                   LD_LIBRARY_PATH on Linux for DPI libraries 
                                   that are formatted as lib<libname>.so
  --dpiheader arg                  Header filename for the exported and 
                                   imported functions.
  --dpi_stacksize arg              User-defined stack size for DPI tasks
  --sc_lib arg                     Shared library name for SystemC functions; 
                                   (.dll/.so) without the file extension 
  --sv_lib arg                     Shared library name for DPI imported 
                                   functions; (.dll/.so) without the file 
                                   extension 
  --sv_liblist arg                 Bootstrap file pointing to DPI shared 
                                   libraries.
  --sc_root arg                    Root directory off which SystemC libraries 
                                   are to be found. Default: 
                                   <current_directory>/xsim.dir/work/xsc
  --sv_root arg                    Root directory off which DPI libraries are 
                                   to be found. Default: <current_directory>/xs
                                   im.dir/work/xsc

 Coverage options:
 *******************:
  --cov_db_dir arg                 Functional Coverage database dump directory.
                                   The coverage data will be present under 
                                   <arg>/xsim.covdb/<cov_db_name> directory. 
                                   Default is ./
  --cov_db_name arg                Functional Coverage database name. The 
                                   coverage data will be present under 
                                   <cov_db_dir>/xsim.covdb/<arg> directory. 
                                   Default is snapshot name.

 Code Coverage options:
 *******************:
  --cc_celldefines                 Specify if code coverage information needs 
                                   to be captured for libs/modules with cell 
                                   define attribute set. OFF by default.
  --cc_libs                        Specify if code coverage information needs 
                                   to be captured for all the libraries 
                                   specified. OFF by default.
  --cc_type arg                    Specify options for generating Code Coverage
                                   Statistics -bcesfxt. (s)Statement Coverage, 
                                   (b)Branch Coverage, (c)Condition Coverage 
                                   Supported 
  --cc_db arg                      code coverage database will be saved inside 
                                   <cc_dir_argvalue>/xsim.codecov/<cc_db_argval
                                   ue> Default is SnapshotName
  --cc_dir arg                     code coverage database will be saved under 
                                   the dir <cc_dir_argvalue>/xsim.codeCov/<cc_d
                                   b_argvalue> Default is ./xsim.codecov/

Examples:
  xelab top1 top2
  xelab lib1.top1 lib2.top2
  xelab top1 top2 -prj files.prj
  xelab lib1.top1 lib2.top2 -prj files.prj
child process exited abnormally
INFO: [Common 17-206] Exiting Vivado at Mon Sep  5 12:28:14 2022...
