v {xschem version=2.9.9 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 480 -20 540 -20 { lab=Vout}
N 280 60 280 90 { lab=Vnn}
N -190 10 -190 40 { lab=Vben}
N -190 -60 -190 10 { lab=Vben}
N -350 -60 -350 40 { lab=Vbep}
N -430 -90 -380 -90 { lab=#net1}
N -380 -90 -220 -90 { lab=#net1}
N -1030 100 -1030 130 { lab=GND}
N -1070 100 -1070 130 { lab=GND}
N -1070 130 -1030 130 { lab=GND}
N -1030 130 -1030 160 { lab=GND}
N -870 100 -870 130 { lab=GND}
N -870 130 -870 160 { lab=GND}
N -910 160 -870 160 { lab=GND}
N -870 160 -870 170 { lab=GND}
N -870 -60 -870 70 { lab=#net2}
N -870 -60 -610 -60 { lab=#net2}
N -1030 -120 -610 -120 { lab=#net3}
N -1030 -120 -1030 10 { lab=#net3}
N -630 -260 -630 -200 { lab=#net1}
N -630 -260 -430 -260 { lab=#net1}
N -430 -260 -430 -90 { lab=#net1}
N -1000 -200 -840 -200 { lab=#net1}
N -840 -200 -630 -200 { lab=#net1}
N -870 -170 -870 -60 { lab=#net2}
N -1030 -170 -1030 -120 { lab=#net3}
N -560 80 -560 270 { lab=Vbp2}
N -560 -10 -560 80 { lab=Vbp2}
N -310 70 -230 70 { lab=GND}
N -190 100 -190 160 { lab=GND}
N -350 100 -350 160 { lab=GND}
N -270 70 -270 130 { lab=GND}
N -270 130 -270 160 { lab=GND}
N 280 150 280 290 { lab=Vnn}
N 280 290 360 290 { lab=Vnn}
N 280 390 370 390 { lab=Vnn}
N 280 290 280 390 { lab=Vnn}
N 530 120 530 290 { lab=Vout}
N 420 290 530 290 { lab=Vout}
N 430 390 530 390 { lab=Vout}
N 530 290 530 390 { lab=Vout}
N 160 150 160 220 { lab=#net4}
N 140 150 180 150 { lab=#net4}
N 40 150 80 150 { lab=Vn}
N 160 280 160 330 { lab=Vref}
N 240 150 280 150 { lab=Vnn}
N 280 90 280 150 { lab=Vnn}
N 530 -20 530 120 { lab=Vout}
N 280 -390 280 -220 { lab=Vpp}
N 280 -390 360 -390 { lab=Vpp}
N 280 -420 280 -390 { lab=Vpp}
N 180 -280 180 -220 { lab=#net5}
N 160 -220 200 -220 { lab=#net5}
N 60 -220 100 -220 { lab=Vp}
N 420 -390 480 -390 { lab=Vref}
N 280 -520 280 -480 { lab=Vref}
N 180 -380 180 -340 { lab=Vref}
N 280 10 300 10 { lab=Vnn}
N 280 10 280 60 { lab=Vnn}
N 280 -50 300 -50 { lab=Vpp}
N 280 -220 280 -50 { lab=Vpp}
N 260 -220 280 -220 { lab=Vpp}
N 760 -20 860 -20 { lab=Voutc}
N 540 -20 700 -20 { lab=Vout}
N 1280 60 1280 100 { lab=#net6}
N 1360 60 1440 60 { lab=#net6}
N 1440 60 1440 100 { lab=#net6}
N 1360 -60 1360 60 { lab=#net6}
N 1140 30 1140 100 { lab=#net7}
N 1580 30 1580 100 { lab=#net8}
N 1060 0 1550 0 { lab=Vc}
N 1280 -90 1330 -90 { lab=Vb}
N 1170 130 1250 130 { lab=Vpp}
N 1280 60 1360 60 { lab=#net6}
N 1210 60 1280 60 { lab=#net6}
N 1210 60 1210 70 { lab=#net6}
N 1440 60 1510 60 { lab=#net6}
N 1510 60 1510 70 { lab=#net6}
N 1470 130 1550 130 { lab=Vnn}
N 1140 -160 1140 -30 { lab=#net9}
N 1580 -60 1580 -30 { lab=Vout}
N 1580 -160 1580 -60 { lab=Vout}
N 1180 -250 1550 -250 { lab=#net9}
N 1170 -250 1180 -250 { lab=#net9}
N 1580 -220 1580 -160 { lab=Vout}
N 1140 -220 1140 -160 { lab=#net9}
N 1140 -160 1360 -160 { lab=#net9}
N 1360 -250 1360 -160 { lab=#net9}
N 170 1160 310 1160 { lab=#net10}
N 140 1130 140 1190 { lab=#net11}
N 140 1080 140 1130 { lab=#net11}
N 140 1080 170 1080 { lab=#net11}
N 170 1080 170 1100 { lab=#net11}
N 200 1000 340 1000 { lab=Vb}
N 340 1000 400 1000 { lab=Vb}
N 170 1030 170 1080 { lab=#net11}
N 310 1030 310 1100 { lab=Vc}
N 310 1080 340 1080 { lab=Vc}
N 340 1080 340 1130 { lab=Vc}
N 340 1130 390 1130 { lab=Vc}
N 390 1130 400 1130 { lab=Vc}
N 200 940 200 1000 { lab=Vb}
N 200 880 200 940 { lab=Vb}
N 200 820 200 880 { lab=Vb}
N 340 940 340 1000 { lab=Vb}
N 200 700 200 760 { lab=Vb}
N 200 760 200 820 { lab=Vb}
N -240 470 -240 500 { lab=Vb}
N -240 500 -210 500 { lab=Vb}
N 1510 130 1510 190 { lab=Vnn}
N 1210 130 1210 190 { lab=Vpp}
C {madvlsi/vsource.sym} 1010 -360 0 0 {name=Vdd
value=1.8}
C {madvlsi/vdd.sym} 1010 -390 0 0 {name=l3 lab=VDD}
C {madvlsi/gnd.sym} 1010 -330 0 0 {name=l4 lab=GND}
C {devices/lab_pin.sym} 540 -20 1 0 {name=l12 sig_type=std_logic lab=Vout}
C {devices/code_shown.sym} 640 440 0 0 {name=SPICE only_toplevel=false value=".param Iref=1u n=5 
.param Wp=6 Lp=0.5 WW=6 LL=0.5
.param mult=8
.control
  save all
  option temp=20
  tran 1u 200u
  plot v(Vout) v(Voutc)
.endc
.OPTIONS ITL1=300  ITL2=100"}
C {madvlsi/tt_models.sym} 570 -300 0 0 {
name=TT_MODELS
only_toplevel=false
value=".option wnflag=1
.param MC_SWITCH=0.0
.lib /media/qdeng/526448C32060CF5C/skywater/skywater-pdk/libraries/sky130_fd_pr_ngspice/latest/models/sky130.lib.spice tt"
}
C {sky130_fd_pr/pnp_05v5.sym} -330 70 0 1 {name=Q2
model=pnp_05v5_W0p68L0p68
spiceprefix=X
}
C {madvlsi/vdd.sym} -350 -120 0 0 {name=l2 lab=VDD}
C {madvlsi/vdd.sym} -190 -120 0 0 {name=l5 lab=VDD}
C {devices/lab_pin.sym} -350 -10 0 0 {name=l10 sig_type=std_logic lab=Vbep}
C {devices/lab_pin.sym} -190 -10 0 0 {name=l11 sig_type=std_logic lab=Vben}
C {madvlsi/pmos3.sym} -350 -90 0 0 {name=M1
L=Lp
W=Wp
body=VDD
nf=1
mult=mult
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} -190 -90 0 0 {name=M2
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {sky130_fd_pr/pnp_05v5.sym} -210 70 0 0 {name=Q4[mult:0]
model=pnp_05v5_W0p68L0p68
spiceprefix=X
}
C {madvlsi/gnd.sym} -530 10 0 1 {name=l17 lab=GND}
C {madvlsi/vdd.sym} -530 -190 0 0 {name=l18 lab=VDD}
C {sky130_fd_pr/pnp_05v5.sym} -1050 100 0 0 {name=Q1
model=pnp_05v5_W0p68L0p68
spiceprefix=X
}
C {madvlsi/gnd.sym} -1030 160 0 0 {name=l19 lab=GND}
C {sky130_fd_pr/pnp_05v5.sym} -890 100 0 0 {name=Q3
model=pnp_05v5_W0p68L0p68
spiceprefix=X
}
C {madvlsi/gnd.sym} -870 170 0 0 {name=l20 lab=GND}
C {madvlsi/resistor.sym} -1030 40 0 0 {name=R1
value=120k
m=1}
C {madvlsi/resistor.sym} -910 130 0 0 {name=R2
value=120k
m=mult}
C {madvlsi/pmos3.sym} -1030 -200 0 1 {name=M3
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} -870 -200 0 1 {name=M4
L=Lp
W=Wp
body=VDD
nf=1
mult=mult
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} -870 -230 0 0 {name=l21 lab=VDD}
C {madvlsi/vdd.sym} -1030 -230 0 0 {name=l22 lab=VDD}
C {devices/lab_pin.sym} -560 80 2 0 {name=l23 sig_type=std_logic lab=Vbp2}
C {madvlsi/gnd.sym} -560 330 0 0 {name=l24 lab=GND}
C {madvlsi/gnd.sym} -350 70 1 1 {name=l25 lab=GND}
C {madvlsi/gnd.sym} -190 70 3 1 {name=l26 lab=GND}
C {madvlsi/gnd.sym} -190 160 0 1 {name=l27 lab=GND}
C {madvlsi/gnd.sym} -350 160 0 1 {name=l28 lab=GND}
C {madvlsi/gnd.sym} -270 160 0 1 {name=l29 lab=GND}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/diff_amp.sym} -640 -90 0 0 {name=X3 Wp=Wp Lp=Lp WW=WW LL=LL}
C {madvlsi/isource.sym} -560 300 0 0 {name=I2
value=\{Iref\}}
C {devices/lab_pin.sym} 280 -90 0 0 {name=l6 sig_type=std_logic lab=Vpp}
C {devices/lab_pin.sym} 280 60 0 0 {name=l13 sig_type=std_logic lab=Vnn}
C {madvlsi/capacitor.sym} 210 150 1 0 {name=C5
value=767f
m=1}
C {madvlsi/capacitor.sym} 390 290 1 0 {name=C6
value=100f
m=1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 110 150 0 0 {name=X10}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 160 250 3 0 {name=X11}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 400 390 0 0 {name=X12}
C {devices/lab_pin.sym} 160 330 3 0 {name=l1 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 390 410 3 0 {name=l31 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 410 410 3 0 {name=l32 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 100 170 3 0 {name=l33 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 120 170 3 0 {name=l50 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 180 260 2 0 {name=l51 sig_type=std_logic lab=Vphi2}
C {madvlsi/capacitor.sym} 230 -220 1 0 {name=C2
value=767f
m=1}
C {madvlsi/capacitor.sym} 390 -390 1 0 {name=C4
value=100f
m=1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 130 -220 2 0 {name=X5}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 180 -310 3 0 {name=X7}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 280 -450 1 0 {name=X9}
C {devices/lab_pin.sym} 280 -520 1 0 {name=l36 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 180 -380 1 0 {name=l38 sig_type=std_logic lab=Vref}
C {devices/lab_pin.sym} 140 -240 1 0 {name=l44 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 120 -240 1 0 {name=l49 sig_type=std_logic lab=Vnphi1}
C {devices/lab_pin.sym} 200 -300 2 0 {name=l52 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 200 -320 2 0 {name=l53 sig_type=std_logic lab=Vnphi2}
C {devices/lab_pin.sym} 480 -390 2 0 {name=l54 sig_type=std_logic lab=Vref}
C {madvlsi/vsource.sym} 840 -360 0 0 {name=Vref
value=0.5}
C {madvlsi/gnd.sym} 840 -330 0 0 {name=l55 lab=GND}
C {devices/lab_pin.sym} 840 -390 1 0 {name=l56 sig_type=std_logic lab=Vref}
C {madvlsi/gnd.sym} 0 -220 1 0 {name=l57 lab=GND}
C {madvlsi/gnd.sym} -20 150 1 0 {name=l41 lab=GND}
C {madvlsi/vsource.sym} -370 500 0 0 {name=Vphi1
value="pulse(0, 1.8, 0, 0.5n, 0.5n, 10u, 20u)"}
C {madvlsi/gnd.sym} -370 530 0 0 {name=l30 lab=GND}
C {devices/lab_pin.sym} -370 470 1 0 {name=l58 sig_type=std_logic lab=Vphi1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -370 690 0 0 {name=X13}
C {madvlsi/vdd.sym} -370 650 0 0 {name=l59 lab=VDD}
C {madvlsi/gnd.sym} -370 730 0 0 {name=l60 lab=GND}
C {devices/lab_pin.sym} -410 690 0 0 {name=l61 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} -310 690 3 0 {name=l62 sig_type=std_logic lab=Vnphi1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -270 690 0 0 {name=X14}
C {madvlsi/vdd.sym} -270 650 0 0 {name=l65 lab=VDD}
C {madvlsi/gnd.sym} -270 730 0 0 {name=l66 lab=GND}
C {devices/lab_pin.sym} -210 690 3 0 {name=l68 sig_type=std_logic lab=Vnphi2}
C {devices/lab_pin.sym} 180 240 2 0 {name=l34 sig_type=std_logic lab=Vnphi2}
C {devices/lab_pin.sym} 60 -220 1 0 {name=l35 sig_type=std_logic lab=Vp}
C {devices/lab_pin.sym} 40 150 1 0 {name=l37 sig_type=std_logic lab=Vn}
C {devices/lab_pin.sym} 260 -460 0 0 {name=l39 sig_type=std_logic lab=Vphi1}
C {devices/lab_pin.sym} 260 -440 0 0 {name=l40 sig_type=std_logic lab=Vnphi1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/inverter.sym} -170 690 0 0 {name=X4}
C {madvlsi/vdd.sym} -170 650 0 0 {name=l42 lab=VDD}
C {madvlsi/gnd.sym} -170 730 0 0 {name=l43 lab=GND}
C {devices/lab_pin.sym} -110 690 3 0 {name=l45 sig_type=std_logic lab=Vphi2}
C {madvlsi/depvsrc.sym} 10 150 1 0 {name=B1
func=\{v(Vbep)\}}
C {madvlsi/depvsrc.sym} 30 -220 1 0 {name=B2
func=\{v(Vben)\}}
C {madvlsi/capacitor.sym} 820 10 2 0 {name=C1
value=100f
m=1}
C {/home/madvlsi/Documents/MADVLSI-Final_Project/schematic/switch.sym} 730 -20 0 0 {name=X6}
C {devices/lab_pin.sym} 720 0 3 0 {name=l67 sig_type=std_logic lab=Vphi2}
C {devices/lab_pin.sym} 740 0 3 0 {name=l69 sig_type=std_logic lab=Vnphi2}
C {devices/lab_pin.sym} 860 -20 2 0 {name=l70 sig_type=std_logic lab=Voutc}
C {devices/lab_pin.sym} 820 40 3 0 {name=l7 sig_type=std_logic lab=Vref}
C {madvlsi/nmos3.sym} 1280 130 0 0 {name=M1a
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1140 130 0 1 {name=M1b
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1140 0 0 0 {name=M1c
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1580 130 0 0 {name=M2b
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1440 130 0 1 {name=M2a
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 1580 0 0 0 {name=M2c
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 1360 -90 0 0 {name=Mb
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 1360 -120 0 0 {name=l8 lab=VDD}
C {madvlsi/gnd.sym} 1140 160 0 0 {name=l46 lab=GND}
C {madvlsi/gnd.sym} 1280 160 0 0 {name=l47 lab=GND}
C {madvlsi/gnd.sym} 1440 160 0 0 {name=l48 lab=GND}
C {madvlsi/gnd.sym} 1580 160 0 0 {name=l63 lab=GND}
C {madvlsi/capacitor.sym} 1210 100 0 0 {name=C2a
value=200f
m=1}
C {devices/lab_pin.sym} 1060 0 0 0 {name=l64 sig_type=std_logic lab=Vc}
C {devices/lab_pin.sym} 1280 -90 0 0 {name=l71 sig_type=std_logic lab=Vb}
C {madvlsi/vdd.sym} 1140 -280 0 0 {name=l72 lab=VDD}
C {madvlsi/pmos3.sym} 1140 -250 2 0 {name=Mb3
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 1580 -250 0 0 {name=Mb4
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 1580 -280 0 0 {name=l73 lab=VDD}
C {madvlsi/capacitor.sym} 1510 100 0 0 {name=C3
value=200f
m=1}
C {madvlsi/nmos3.sym} 170 1190 0 0 {name=M5
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 170 1130 0 0 {name=M6
L=LL
W=WW
body=GND
nf=1
mult=3
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/nmos3.sym} 310 1130 0 1 {name=M9
L=LL
W=WW
body=GND
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {madvlsi/gnd.sym} 170 1220 0 0 {name=l9 lab=GND}
C {madvlsi/pmos3.sym} 170 1000 2 0 {name=Mb5
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 310 1000 2 0 {name=Mb6
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} 400 1130 2 0 {name=l14 sig_type=std_logic lab=Vc}
C {devices/lab_pin.sym} 400 1000 2 0 {name=l15 sig_type=std_logic lab=Vb}
C {madvlsi/pmos3.sym} 310 940 2 0 {name=Mb7
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 170 940 2 0 {name=Mb8
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 170 880 2 0 {name=Mb9
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 170 820 2 0 {name=Mb10
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/vdd.sym} 170 670 0 0 {name=l16 lab=VDD}
C {madvlsi/vdd.sym} 310 910 0 0 {name=l74 lab=VDD}
C {madvlsi/pmos3.sym} 170 760 2 0 {name=Mb11
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/pmos3.sym} 170 700 2 0 {name=Mb12
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_pin.sym} -240 470 1 0 {name=l75 sig_type=std_logic lab=Vb}
C {madvlsi/pmos3.sym} -210 470 0 0 {name=M7
L=Lp
W=Wp
body=VDD
nf=1
mult=1
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {madvlsi/isource.sym} -210 530 0 0 {name=I1
value=1u}
C {madvlsi/vdd.sym} -210 440 0 0 {name=l76 lab=VDD}
C {madvlsi/gnd.sym} -210 560 0 0 {name=l77 lab=GND}
C {devices/lab_pin.sym} 1510 190 3 0 {name=l79 sig_type=std_logic lab=Vnn}
C {devices/lab_pin.sym} 1580 -100 2 0 {name=l80 sig_type=std_logic lab=Vout}
C {devices/lab_pin.sym} 1210 190 3 0 {name=l81 sig_type=std_logic lab=Vpp}
