#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14783cb90 .scope module, "sha2indpath_tb" "sha2indpath_tb" 2 189;
 .timescale 0 0;
P_0x14782ffa0 .param/l "CLK_PERIOD" 1 2 220, +C4<00000000000000000000000001100100>;
P_0x14782ffe0 .param/l "RST_DURATION" 1 2 231, +C4<00000000000000000000000000000101>;
P_0x147830020 .param/l "RUNNING_CYCLES" 1 2 221, +C4<00000000000000000000000000001101>;
v0x147851350_0 .net "blk", 511 0, L_0x1478528a0;  1 drivers
v0x147851440_0 .var "clk", 0 0;
v0x1478514e0_0 .var "clr", 0 0;
v0x147851570_0 .net "idx", 2 0, v0x147848a90_0;  1 drivers
v0x147851680_0 .var "mgln_pkt", 0 0;
v0x147851750_0 .var "pad_pkt", 0 0;
v0x147851820_0 .var "pkt", 63 0;
v0x1478518f0_0 .var "rst_b", 0 0;
v0x147851980_0 .var "st_pkt", 0 0;
v0x147851b10_0 .var "zero_pkt", 0 0;
S_0x14783ced0 .scope module, "dut" "sha2indpath" 2 200, 2 114 0, S_0x14783cb90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 64 "pkt";
    .port_info 3 /INPUT 1 "st_pkt";
    .port_info 4 /INPUT 1 "clr";
    .port_info 5 /INPUT 1 "pad_pkt";
    .port_info 6 /INPUT 1 "zero_pkt";
    .port_info 7 /INPUT 1 "mgln_pkt";
    .port_info 8 /OUTPUT 3 "idx";
    .port_info 9 /OUTPUT 512 "blk";
P_0x14783adc0 .param/l "dec_w" 0 2 117, +C4<00000000000000000000000000000011>;
P_0x14783ae00 .param/l "reg_cnt" 0 2 116, +C4<00000000000000000000000000001000>;
P_0x14783ae40 .param/l "reg_w" 0 2 115, +C4<00000000000000000000000001000000>;
L_0x147851d70 .functor OR 1, v0x147851750_0, v0x147851b10_0, C4<0>, C4<0>;
L_0x147851de0 .functor OR 1, L_0x147851d70, v0x147851680_0, C4<0>, C4<0>;
L_0x147851e50 .functor NOT 1, L_0x147851de0, C4<0>, C4<0>, C4<0>;
L_0x147851ec0 .functor AND 1, v0x147851980_0, L_0x147851e50, C4<1>, C4<1>;
v0x147850570_0 .net *"_ivl_0", 0 0, L_0x147851d70;  1 drivers
v0x147850620_0 .net *"_ivl_2", 0 0, L_0x147851de0;  1 drivers
v0x1478506d0_0 .net *"_ivl_4", 0 0, L_0x147851e50;  1 drivers
v0x147850790_0 .net "blk", 511 0, L_0x1478528a0;  alias, 1 drivers
v0x147850850_0 .net "clk", 0 0, v0x147851440_0;  1 drivers
v0x147850920_0 .net "clr", 0 0, v0x1478514e0_0;  1 drivers
v0x1478509f0_0 .net "idx", 2 0, v0x147848a90_0;  alias, 1 drivers
v0x147850a80_0 .net "mgln_pkt", 0 0, v0x147851680_0;  1 drivers
v0x147850b10_0 .net "msg_len_temp", 63 0, v0x14784fec0_0;  1 drivers
v0x147850c20_0 .net "o_d", 63 0, v0x1478491d0_0;  1 drivers
v0x147850cb0_0 .net "pad_pkt", 0 0, v0x147851750_0;  1 drivers
v0x147850d60_0 .net "pkt", 63 0, v0x147851820_0;  1 drivers
v0x147850df0_0 .net "rst_b", 0 0, v0x1478518f0_0;  1 drivers
v0x147850e80_0 .net "st_pkt", 0 0, v0x147851980_0;  1 drivers
v0x147850f10_0 .net "sumator_aux", 63 0, L_0x147851bf0;  1 drivers
v0x147850fe0_0 .net "zero_pkt", 0 0, v0x147851b10_0;  1 drivers
S_0x14783cd30 .scope module, "cntr0" "cntr" 2 166, 2 68 0, S_0x14783ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "c_up";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 3 "q";
P_0x1478343a0 .param/l "w" 0 2 68, +C4<00000000000000000000000000000011>;
v0x147811520_0 .net "c_up", 0 0, v0x147851980_0;  alias, 1 drivers
v0x147848940_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
v0x1478489e0_0 .net "clr", 0 0, v0x1478514e0_0;  alias, 1 drivers
v0x147848a90_0 .var "q", 2 0;
v0x147848b40_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
E_0x147837ec0/0 .event negedge, v0x147848b40_0;
E_0x147837ec0/1 .event posedge, v0x147848940_0;
E_0x147837ec0 .event/or E_0x147837ec0/0, E_0x147837ec0/1;
S_0x147848ca0 .scope module, "pktmux0" "pktmux" 2 155, 2 87 0, S_0x14783ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "msg_len";
    .port_info 1 /INPUT 64 "pkt";
    .port_info 2 /INPUT 1 "pad_pkt";
    .port_info 3 /INPUT 1 "zero_pkt";
    .port_info 4 /INPUT 1 "mgln_pkt";
    .port_info 5 /OUTPUT 64 "o";
P_0x147848e60 .param/l "w" 0 2 88, +C4<00000000000000000000000001000000>;
v0x1478490a0_0 .net "mgln_pkt", 0 0, v0x147851680_0;  alias, 1 drivers
v0x147849130_0 .net "msg_len", 63 0, v0x14784fec0_0;  alias, 1 drivers
v0x1478491d0_0 .var "o", 63 0;
v0x147849260_0 .net "pad_pkt", 0 0, v0x147851750_0;  alias, 1 drivers
v0x1478492f0_0 .var "padding", 63 0;
v0x1478493c0_0 .net "pkt", 63 0, v0x147851820_0;  alias, 1 drivers
v0x147849460_0 .var "zero", 63 0;
v0x147849510_0 .net "zero_pkt", 0 0, v0x147851b10_0;  alias, 1 drivers
E_0x147849020/0 .event anyedge, v0x147849260_0, v0x1478492f0_0, v0x147849510_0, v0x147849460_0;
E_0x147849020/1 .event anyedge, v0x1478490a0_0, v0x147849130_0, v0x1478493c0_0;
E_0x147849020 .event/or E_0x147849020/0, E_0x147849020/1;
S_0x147849640 .scope module, "regfl0" "regfl" 2 178, 2 24 0, S_0x14783ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 3 "s";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 512 "q";
P_0x147849800 .param/l "dec_w" 0 2 27, +C4<00000000000000000000000000000011>;
P_0x147849840 .param/l "reg_cnt" 0 2 26, +C4<00000000000000000000000000001000>;
P_0x147849880 .param/l "reg_w" 0 2 25, +C4<00000000000000000000000001000000>;
v0x14784f350_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
v0x14784f3e0_0 .net "d", 63 0, v0x1478491d0_0;  alias, 1 drivers
v0x14784f470 .array "data", 0 7;
v0x14784f470_0 .net v0x14784f470 0, 63 0, v0x14784a870_0; 1 drivers
v0x14784f470_1 .net v0x14784f470 1, 63 0, v0x14784b2b0_0; 1 drivers
v0x14784f470_2 .net v0x14784f470 2, 63 0, v0x14784bcc0_0; 1 drivers
v0x14784f470_3 .net v0x14784f470 3, 63 0, v0x14784c740_0; 1 drivers
v0x14784f470_4 .net v0x14784f470 4, 63 0, v0x14784d160_0; 1 drivers
v0x14784f470_5 .net v0x14784f470 5, 63 0, v0x14784db40_0; 1 drivers
v0x14784f470_6 .net v0x14784f470 6, 63 0, v0x14784e520_0; 1 drivers
v0x14784f470_7 .net v0x14784f470 7, 63 0, v0x14784f130_0; 1 drivers
v0x14784f580_0 .net "o", 7 0, v0x147849ee0_0;  1 drivers
v0x14784f630_0 .net "q", 511 0, L_0x1478528a0;  alias, 1 drivers
v0x14784f700_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
v0x14784f790_0 .net "s", 2 0, v0x147848a90_0;  alias, 1 drivers
v0x14784f860_0 .net "we", 0 0, v0x147851980_0;  alias, 1 drivers
L_0x147851f90 .part v0x147849ee0_0, 0, 1;
L_0x147852070 .part v0x147849ee0_0, 1, 1;
L_0x147852170 .part v0x147849ee0_0, 2, 1;
L_0x1478522d0 .part v0x147849ee0_0, 3, 1;
L_0x1478523d0 .part v0x147849ee0_0, 4, 1;
L_0x1478524a0 .part v0x147849ee0_0, 5, 1;
L_0x147852580 .part v0x147849ee0_0, 6, 1;
L_0x147852780 .part v0x147849ee0_0, 7, 1;
LS_0x1478528a0_0_0 .concat [ 64 64 64 64], v0x14784f130_0, v0x14784e520_0, v0x14784db40_0, v0x14784d160_0;
LS_0x1478528a0_0_4 .concat [ 64 64 64 64], v0x14784c740_0, v0x14784bcc0_0, v0x14784b2b0_0, v0x14784a870_0;
L_0x1478528a0 .concat [ 256 256 0 0], LS_0x1478528a0_0_0, LS_0x1478528a0_0_4;
S_0x147849b00 .scope module, "dec0" "dec" 2 42, 2 1 0, S_0x147849640;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "s";
    .port_info 1 /INPUT 1 "e";
    .port_info 2 /OUTPUT 8 "o";
P_0x147849cc0 .param/l "w" 0 2 1, +C4<00000000000000000000000000000011>;
v0x147849e20_0 .net "e", 0 0, v0x147851980_0;  alias, 1 drivers
v0x147849ee0_0 .var "o", 7 0;
v0x147849f70_0 .net "s", 2 0, v0x147848a90_0;  alias, 1 drivers
E_0x147849dd0 .event anyedge, v0x147811520_0, v0x147848a90_0;
S_0x14784a010 .scope generate, "reg_inst[0]" "reg_inst[0]" 2 51, 2 51 0, S_0x147849640;
 .timescale 0 0;
P_0x14784a1f0 .param/l "i" 1 2 51, +C4<00>;
S_0x14784a270 .scope module, "reg_inst" "rgst" 2 52, 2 13 0, S_0x14784a010;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14784a430 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14784a610_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
L_0x138068058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14784a6c0_0 .net "clr", 0 0, L_0x138068058;  1 drivers
v0x14784a750_0 .net "d", 63 0, v0x1478491d0_0;  alias, 1 drivers
v0x14784a7e0_0 .net "ld", 0 0, L_0x147851f90;  1 drivers
v0x14784a870_0 .var "q", 63 0;
v0x14784a920_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
S_0x14784aa30 .scope generate, "reg_inst[1]" "reg_inst[1]" 2 51, 2 51 0, S_0x147849640;
 .timescale 0 0;
P_0x14784ac20 .param/l "i" 1 2 51, +C4<01>;
S_0x14784aca0 .scope module, "reg_inst" "rgst" 2 52, 2 13 0, S_0x14784aa30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14784ae60 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14784b020_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
L_0x1380680a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14784b100_0 .net "clr", 0 0, L_0x1380680a0;  1 drivers
v0x14784b190_0 .net "d", 63 0, v0x1478491d0_0;  alias, 1 drivers
v0x14784b220_0 .net "ld", 0 0, L_0x147852070;  1 drivers
v0x14784b2b0_0 .var "q", 63 0;
v0x14784b380_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
S_0x14784b4a0 .scope generate, "reg_inst[2]" "reg_inst[2]" 2 51, 2 51 0, S_0x147849640;
 .timescale 0 0;
P_0x14784b660 .param/l "i" 1 2 51, +C4<010>;
S_0x14784b6f0 .scope module, "reg_inst" "rgst" 2 52, 2 13 0, S_0x14784b4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14784b8b0 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14784ba70_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
L_0x1380680e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14784bb00_0 .net "clr", 0 0, L_0x1380680e8;  1 drivers
v0x14784bba0_0 .net "d", 63 0, v0x1478491d0_0;  alias, 1 drivers
v0x14784bc30_0 .net "ld", 0 0, L_0x147852170;  1 drivers
v0x14784bcc0_0 .var "q", 63 0;
v0x14784bd60_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
S_0x14784be80 .scope generate, "reg_inst[3]" "reg_inst[3]" 2 51, 2 51 0, S_0x147849640;
 .timescale 0 0;
P_0x14784c080 .param/l "i" 1 2 51, +C4<011>;
S_0x14784c100 .scope module, "reg_inst" "rgst" 2 52, 2 13 0, S_0x14784be80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14784c2c0 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14784c480_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
L_0x138068130 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14784c510_0 .net "clr", 0 0, L_0x138068130;  1 drivers
v0x14784c5a0_0 .net "d", 63 0, v0x1478491d0_0;  alias, 1 drivers
v0x14784c6b0_0 .net "ld", 0 0, L_0x1478522d0;  1 drivers
v0x14784c740_0 .var "q", 63 0;
v0x14784c7e0_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
S_0x14784c960 .scope generate, "reg_inst[4]" "reg_inst[4]" 2 51, 2 51 0, S_0x147849640;
 .timescale 0 0;
P_0x14784cb20 .param/l "i" 1 2 51, +C4<0100>;
S_0x14784cba0 .scope module, "reg_inst" "rgst" 2 52, 2 13 0, S_0x14784c960;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14784cd60 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14784cf20_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
L_0x138068178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14784cfb0_0 .net "clr", 0 0, L_0x138068178;  1 drivers
v0x14784d040_0 .net "d", 63 0, v0x1478491d0_0;  alias, 1 drivers
v0x14784d0d0_0 .net "ld", 0 0, L_0x1478523d0;  1 drivers
v0x14784d160_0 .var "q", 63 0;
v0x14784d200_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
S_0x14784d320 .scope generate, "reg_inst[5]" "reg_inst[5]" 2 51, 2 51 0, S_0x147849640;
 .timescale 0 0;
P_0x14784d4e0 .param/l "i" 1 2 51, +C4<0101>;
S_0x14784d570 .scope module, "reg_inst" "rgst" 2 52, 2 13 0, S_0x14784d320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14784d730 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14784d8f0_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
L_0x1380681c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14784d980_0 .net "clr", 0 0, L_0x1380681c0;  1 drivers
v0x14784da20_0 .net "d", 63 0, v0x1478491d0_0;  alias, 1 drivers
v0x14784dab0_0 .net "ld", 0 0, L_0x1478524a0;  1 drivers
v0x14784db40_0 .var "q", 63 0;
v0x14784dbe0_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
S_0x14784dd00 .scope generate, "reg_inst[6]" "reg_inst[6]" 2 51, 2 51 0, S_0x147849640;
 .timescale 0 0;
P_0x14784dec0 .param/l "i" 1 2 51, +C4<0110>;
S_0x14784df50 .scope module, "reg_inst" "rgst" 2 52, 2 13 0, S_0x14784dd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14784e110 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14784e2d0_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
L_0x138068208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14784e360_0 .net "clr", 0 0, L_0x138068208;  1 drivers
v0x14784e400_0 .net "d", 63 0, v0x1478491d0_0;  alias, 1 drivers
v0x14784e490_0 .net "ld", 0 0, L_0x147852580;  1 drivers
v0x14784e520_0 .var "q", 63 0;
v0x14784e5c0_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
S_0x14784e6e0 .scope generate, "reg_inst[7]" "reg_inst[7]" 2 51, 2 51 0, S_0x147849640;
 .timescale 0 0;
P_0x14784c040 .param/l "i" 1 2 51, +C4<0111>;
S_0x14784e960 .scope module, "reg_inst" "rgst" 2 52, 2 13 0, S_0x14784e6e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14784eb20 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14784ece0_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
L_0x138068250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14784ee80_0 .net "clr", 0 0, L_0x138068250;  1 drivers
v0x14784ef10_0 .net "d", 63 0, v0x1478491d0_0;  alias, 1 drivers
v0x14784f0a0_0 .net "ld", 0 0, L_0x147852780;  1 drivers
v0x14784f130_0 .var "q", 63 0;
v0x14784f1c0_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
S_0x14784f930 .scope module, "rgst0" "rgst" 2 144, 2 13 0, S_0x14783ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "ld";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 64 "d";
    .port_info 5 /OUTPUT 64 "q";
P_0x14784faf0 .param/l "w" 0 2 14, +C4<00000000000000000000000001000000>;
v0x14784fc80_0 .net "clk", 0 0, v0x147851440_0;  alias, 1 drivers
v0x14784fd10_0 .net "clr", 0 0, v0x1478514e0_0;  alias, 1 drivers
v0x14784fda0_0 .net "d", 63 0, L_0x147851bf0;  alias, 1 drivers
v0x14784fe30_0 .net "ld", 0 0, L_0x147851ec0;  1 drivers
v0x14784fec0_0 .var "q", 63 0;
v0x14784ff60_0 .net "rst_b", 0 0, v0x1478518f0_0;  alias, 1 drivers
S_0x147850070 .scope module, "sumator0" "sumator" 2 137, 2 77 0, S_0x14783ced0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "i";
    .port_info 1 /OUTPUT 64 "o";
P_0x147850270 .param/l "w" 0 2 78, +C4<00000000000000000000000001000000>;
L_0x138068010 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000001000000>, C4<0>, C4<0>, C4<0>;
v0x1478503a0_0 .net/2u *"_ivl_0", 63 0, L_0x138068010;  1 drivers
v0x147850440_0 .net "i", 63 0, v0x14784fec0_0;  alias, 1 drivers
v0x1478504e0_0 .net "o", 63 0, L_0x147851bf0;  alias, 1 drivers
L_0x147851bf0 .arith/sum 64, v0x14784fec0_0, L_0x138068010;
S_0x147851120 .scope task, "urand64" "urand64" 2 213, 2 213 0, S_0x14783cb90;
 .timescale 0 0;
v0x1478512a0_0 .var "r", 63 0;
TD_sha2indpath_tb.urand64 ;
    %vpi_func 2 215 "$urandom" 32 {0 0 0};
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1478512a0_0, 4, 32;
    %vpi_func 2 216 "$urandom" 32 {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1478512a0_0, 4, 32;
    %end;
    .scope S_0x14784f930;
T_1 ;
    %wait E_0x147837ec0;
    %load/vec4 v0x14784ff60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784fec0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14784fd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784fec0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x14784fe30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14784fda0_0;
    %assign/vec4 v0x14784fec0_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x147848ca0;
T_2 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x147849460_0, 0, 64;
    %pushi/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 32;
    %store/vec4 v0x1478492f0_0, 0, 64;
    %end;
    .thread T_2;
    .scope S_0x147848ca0;
T_3 ;
    %wait E_0x147849020;
    %load/vec4 v0x147849260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x1478492f0_0;
    %store/vec4 v0x1478491d0_0, 0, 64;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x147849510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x147849460_0;
    %store/vec4 v0x1478491d0_0, 0, 64;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x1478490a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x147849130_0;
    %store/vec4 v0x1478491d0_0, 0, 64;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x1478493c0_0;
    %store/vec4 v0x1478491d0_0, 0, 64;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14783cd30;
T_4 ;
    %wait E_0x147837ec0;
    %load/vec4 v0x147848b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x147848a90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1478489e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x147848a90_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x147811520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x147848a90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x147848a90_0, 0;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14784a270;
T_5 ;
    %wait E_0x147837ec0;
    %load/vec4 v0x14784a920_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784a870_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14784a6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784a870_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x14784a7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x14784a750_0;
    %assign/vec4 v0x14784a870_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14784aca0;
T_6 ;
    %wait E_0x147837ec0;
    %load/vec4 v0x14784b380_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784b2b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x14784b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784b2b0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x14784b220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x14784b190_0;
    %assign/vec4 v0x14784b2b0_0, 0;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14784b6f0;
T_7 ;
    %wait E_0x147837ec0;
    %load/vec4 v0x14784bd60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784bcc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x14784bb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784bcc0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x14784bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x14784bba0_0;
    %assign/vec4 v0x14784bcc0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14784c100;
T_8 ;
    %wait E_0x147837ec0;
    %load/vec4 v0x14784c7e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784c740_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14784c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784c740_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x14784c6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14784c5a0_0;
    %assign/vec4 v0x14784c740_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14784cba0;
T_9 ;
    %wait E_0x147837ec0;
    %load/vec4 v0x14784d200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784d160_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x14784cfb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784d160_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x14784d0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x14784d040_0;
    %assign/vec4 v0x14784d160_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14784d570;
T_10 ;
    %wait E_0x147837ec0;
    %load/vec4 v0x14784dbe0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784db40_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x14784d980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784db40_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x14784dab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x14784da20_0;
    %assign/vec4 v0x14784db40_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14784df50;
T_11 ;
    %wait E_0x147837ec0;
    %load/vec4 v0x14784e5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784e520_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x14784e360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784e520_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x14784e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x14784e400_0;
    %assign/vec4 v0x14784e520_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14784e960;
T_12 ;
    %wait E_0x147837ec0;
    %load/vec4 v0x14784f1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784f130_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14784ee80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x14784f130_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x14784f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x14784ef10_0;
    %assign/vec4 v0x14784f130_0, 0;
T_12.4 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x147849b00;
T_13 ;
    %wait E_0x147849dd0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x147849ee0_0, 0, 8;
    %load/vec4 v0x147849e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v0x147849f70_0;
    %store/vec4 v0x147849ee0_0, 4, 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x14783cb90;
T_14 ;
    %pushi/vec4 13, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 100, 0;
    %fork TD_sha2indpath_tb.urand64, S_0x147851120;
    %join;
    %load/vec4 v0x1478512a0_0;
    %store/vec4 v0x147851820_0, 0, 64;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %end;
    .thread T_14;
    .scope S_0x14783cb90;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147851440_0, 0, 1;
    %pushi/vec4 26, 0, 32;
T_15.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_15.1, 5;
    %jmp/1 T_15.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0x147851440_0;
    %inv;
    %store/vec4 v0x147851440_0, 0, 1;
    %jmp T_15.0;
T_15.1 ;
    %pop/vec4 1;
    %end;
    .thread T_15;
    .scope S_0x14783cb90;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1478518f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1478518f0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x14783cb90;
T_17 ;
    %vpi_call 2 239 "$display", "st_pkt | clr | pad_pkt | zero_pkt | mgln_pkt | pkt | idx | blk" {0 0 0};
    %vpi_call 2 240 "$display", "-----------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 241 "$monitor", "%d | %d | %d | %d | %d | %h | %h | %h", v0x147851980_0, v0x1478514e0_0, v0x147851750_0, v0x147851b10_0, v0x147851680_0, v0x147851820_0, v0x147851570_0, v0x147851350_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1478514e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147851980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147851750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147851b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147851680_0, 0, 1;
    %fork TD_sha2indpath_tb.urand64, S_0x147851120;
    %join;
    %load/vec4 v0x1478512a0_0;
    %store/vec4 v0x147851820_0, 0, 64;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1478514e0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1478514e0_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147851980_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147851980_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147851750_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147851750_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147851b10_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147851b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x147851680_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x147851680_0, 0, 1;
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sha2indpath.v";
