C:/Users/ppatel/Documents/SOC_FPGA_Codes/Clock_Divider/tb_clock_divider.vhd {1 {vcom -work work -2002 -explicit C:/Users/ppatel/Documents/SOC_FPGA_Codes/Clock_Divider/tb_clock_divider.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Loading package NUMERIC_STD
-- Compiling entity tb_clock_divider
-- Compiling architecture behavior of tb_clock_divider

} {} {}}
