/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * $Id: $
 * $Copyright: (c) 2016 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * File:	ddrc28.c
 * Purpose:	PHY info for ddrc28
 */

#include <soc/field.h>
#include <soc/types.h>
#include <soc/ddrc28.h>

#if !defined(SOC_NO_NAMES)
char *soc_phy_ddrc28_fieldnames[] = {
    "ACCU_LOAD",
    "ACCU_LOAD_VALUE",
    "ACCU_POS_THRESHOLD",
    "ACCU_VALUE",
    "AQ_L_FLIP_RDATA_UI",
    "AQ_L_LOOPBACK_WR_RESET_N",
    "AQ_L_TEST_UPPER_HALF",
    "AQ_U_FLIP_RDATA_UI",
    "AQ_U_LOOPBACK_WR_RESET_N",
    "AQ_U_TEST_UPPER_HALF",
    "A_0",
    "A_MINUS_1",
    "A_MINUS_2",
    "A_MINUS_3",
    "A_PLUS_1",
    "A_PLUS_2",
    "BIAS_CTRL",
    "BYPASS",
    "CDR_RESET_N",
    "CK_ENABLE",
    "CLK_DIV_RATIO",
    "COMP_ACK",
    "COMP_DONE",
    "COMP_EN",
    "COMP_ERROR",
    "COMP_INIT_FDEPTH",
    "COMP_INIT_OFFSET",
    "COMP_OFFSET_EN",
    "COMP_OFFSET_OP",
    "CTRL",
    "CUR_STATE",
    "CUR_WCOUNT",
    "DATA",
    "DATAPATH_ADDITIONAL_LATENCY",
    "DATAPATH_SHIFT_ENABLE",
    "DATA_SOURCE",
    "DCOUNT",
    "DDR4_CK_PATTERN",
    "DDR4_GLUE_RESET_N",
    "DQ_BYTE0_RD2_2G_DELAY_DEC",
    "DQ_BYTE0_RD2_2G_DELAY_INC",
    "DQ_BYTE0_RD2_2G_DELAY_IN_USE",
    "DQ_BYTE0_RD2_2G_SELECT",
    "DQ_BYTE0_WRITE_ENABLE",
    "DQ_BYTE1_RD2_2G_DELAY_DEC",
    "DQ_BYTE1_RD2_2G_DELAY_INC",
    "DQ_BYTE1_RD2_2G_DELAY_IN_USE",
    "DQ_BYTE1_RD2_2G_SELECT",
    "DQ_BYTE1_WRITE_ENABLE",
    "DQ_BYTE2_RD2_2G_DELAY_DEC",
    "DQ_BYTE2_RD2_2G_DELAY_INC",
    "DQ_BYTE2_RD2_2G_DELAY_IN_USE",
    "DQ_BYTE2_RD2_2G_SELECT",
    "DQ_BYTE2_WRITE_ENABLE",
    "DQ_BYTE3_RD2_2G_DELAY_DEC",
    "DQ_BYTE3_RD2_2G_DELAY_INC",
    "DQ_BYTE3_RD2_2G_DELAY_IN_USE",
    "DQ_BYTE3_RD2_2G_SELECT",
    "DQ_BYTE3_WRITE_ENABLE",
    "DRC_1G_RESET_N",
    "ENABLE",
    "EN_NLDL_CLKOUT_BAR",
    "ERR1_CLEAR",
    "ERR2_CLEAR",
    "ERROR",
    "EXP_RCMD_ID",
    "FREE_RUNNING_MODE",
    "FREQ_CNTR_FC_RESET_N",
    "FREQ_CNTR_RO_RESET_N",
    "GDDR5_CK_PATTERN",
    "GDDR5_MODE",
    "IB_VDL_LOAD_VALUE",
    "IB_VDL_VALUE",
    "ID4",
    "ID8",
    "INIT_LOCK_OPTIONS",
    "INIT_LOCK_STATUS",
    "INIT_LOCK_TRANSITION",
    "I_VDL_LOAD_VALUE",
    "I_VDL_VALUE",
    "LOCK_STATUS",
    "MAJOR",
    "MANUAL_OVERRIDE_EN",
    "MAX_VDL_STEP",
    "MAX_WCOUNT",
    "MINOR",
    "MIN_VDL_STEP",
    "NCOMP_CODE_2CORE",
    "NCOMP_DIN",
    "NCOMP_ENB_2CORE",
    "NCOMP_INIT_CODE",
    "ND",
    "NDONE_2CORE",
    "NTERM",
    "NXT_RCMD_FIFO_WDATA0",
    "NXT_RCMD_FIFO_WDATA1",
    "NXT_RCMD_FIFO_WR0",
    "NXT_RCMD_FIFO_WR1",
    "NXT_RD_EN_UI01",
    "NXT_RD_EN_UI23",
    "NXT_STATE",
    "N_VDL_LOAD_VALUE",
    "N_VDL_VALUE",
    "OBS_INTERVAL",
    "OBS_RCMD_ID",
    "OVERRIDE_EN",
    "OVERRIDE_MODE",
    "OVERRIDE_VALUE",
    "PAST_STATE0",
    "PAST_STATE1",
    "PAST_STATE2",
    "PAST_STATE3",
    "PAST_STATE4",
    "PAST_STATE5",
    "PAST_STATE6",
    "PAST_STATE7",
    "PCOMP_CODE_2CORE",
    "PCOMP_DIN",
    "PCOMP_ENB_2CORE",
    "PCOMP_INIT_CODE",
    "PD",
    "PDONE_2CORE",
    "PHY_1G_RESET_N",
    "PHY_2G_RESET_N",
    "PNCOMP_INIT_DIFF",
    "POWERSAVE_EN",
    "PTERM",
    "PWRDN",
    "P_VDL_LOAD_VALUE",
    "P_VDL_VALUE",
    "Q_VDL_LOAD_VALUE",
    "Q_VDL_VALUE",
    "RCMD_ADDITIONAL_LATENCY",
    "RCMD_FIFO_RD",
    "RCMD_FIFO_RDATA",
    "RCMD_FIFO_RESET_N",
    "RCMD_PAIR",
    "RCMD_SHIFT_ENABLE",
    "RD2_2G_DELAY",
    "RD_2G_DELAY",
    "RD_2G_DELAY_DEC",
    "RD_2G_DELAY_INC",
    "RD_DELAY",
    "RD_EN_UI01",
    "RD_EN_UI23",
    "RD_SEL",
    "READ_FIFO_RESET_N",
    "READ_FSM_CLOCK_SOURCE",
    "REF_CTRL",
    "REF_EXT",
    "REF_SEL_EXT",
    "RESCAL_RESET_N",
    "RESERVED",
    "RO_OVERFLOW",
    "RO_UCOUNT",
    "RO_VDL_STEP",
    "RP",
    "RP0",
    "RP0_XMSB",
    "RP1",
    "RP1_XMSB",
    "RP_1G",
    "RP_1G_XMSB",
    "RP_2G",
    "RP_2G_XMSB",
    "RP_XMSB",
    "RXENB",
    "RXENB_ALERT_N",
    "RX_MODE",
    "SEL_FC_REFCLK",
    "SLEW",
    "START_OBS",
    "STATE",
    "TEST_PIN_DIV_SEL",
    "TX_MODE",
    "UI_SHIFT",
    "UPDATE_GAP",
    "UPDATE_MODE",
    "VDL_LOAD",
    "VDL_SWITCH",
    "VDL_VALUE_CAP",
    "W2R_MIN_DELAY_2",
    "WCLK_SEL",
    "WFULL",
    "WP",
    "WP0",
    "WP0_XMSB",
    "WP1",
    "WP1_XMSB",
    "WP_XMSB",
    "WRITE_ERROR",
    "WRITE_LEVELING_MODE",
};
#endif /* SOC_NO_NAMES */

soc_field_info_t soc_phy_ddrc28_AQ_IO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_NDf, 5, 0, 0 },
    { SOC_PHY_FLD_NTERMf, 5, 19, 0 },
    { SOC_PHY_FLD_PDf, 5, 5, 0 },
    { SOC_PHY_FLD_PTERMf, 5, 24, 0 },
    { SOC_PHY_FLD_RXENBf, 1, 10, 0 },
    { SOC_PHY_FLD_RXENB_ALERT_Nf, 1, 29, 0 },
    { SOC_PHY_FLD_RX_MODEf, 3, 11, 0 },
    { SOC_PHY_FLD_SLEWf, 1, 18, 0 },
    { SOC_PHY_FLD_TX_MODEf, 4, 14, 0 },
};

soc_field_info_t soc_phy_ddrc28_AQ_LDO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_BIAS_CTRLf, 2, 0, 0 },
    { SOC_PHY_FLD_BYPASSf, 1, 2, 0 },
    { SOC_PHY_FLD_CTRLf, 6, 3, 0 },
    { SOC_PHY_FLD_PWRDNf, 1, 9, 0 },
    { SOC_PHY_FLD_REF_CTRLf, 2, 10, 0 },
    { SOC_PHY_FLD_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_FLD_REF_SEL_EXTf, 1, 13, 0 },
};

soc_field_info_t soc_phy_ddrc28_AQ_LOOPBACK_CONFIGr_fields[] = {
    { SOC_PHY_FLD_AQ_L_FLIP_RDATA_UIf, 1, 4, 0 },
    { SOC_PHY_FLD_AQ_L_TEST_UPPER_HALFf, 1, 6, 0 },
    { SOC_PHY_FLD_AQ_U_FLIP_RDATA_UIf, 1, 5, 0 },
    { SOC_PHY_FLD_AQ_U_TEST_UPPER_HALFf, 1, 7, 0 },
    { SOC_PHY_FLD_ENABLEf, 1, 1, 0 },
    { SOC_PHY_FLD_RD_DELAYf, 1, 3, 0 },
    { SOC_PHY_FLD_RD_SELf, 1, 2, 0 },
    { SOC_PHY_FLD_WCLK_SELf, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_AQ_L_MACRO_RESERVED_REGr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_AQ_L_MAX_VDL_ADDRr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_AQ_L_MAX_VDL_CTRLr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_AQ_L_STATUS_MACRO_RESERVEDr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_AQ_U_MACRO_RESERVED_REGr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_AQ_U_MAX_VDL_ADDRr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_AQ_U_MAX_VDL_CTRLr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_AQ_U_STATUS_MACRO_RESERVEDr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_COMMON_CK_CONFIGr_fields[] = {
    { SOC_PHY_FLD_CK_ENABLEf, 1, 9, 0 },
    { SOC_PHY_FLD_DDR4_CK_PATTERNf, 4, 0, 0 },
    { SOC_PHY_FLD_GDDR5_CK_PATTERNf, 4, 4, 0 },
    { SOC_PHY_FLD_GDDR5_MODEf, 1, 8, 0 },
};

soc_field_info_t soc_phy_ddrc28_COMMON_IO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_NDf, 5, 0, 0 },
    { SOC_PHY_FLD_NTERMf, 5, 19, 0 },
    { SOC_PHY_FLD_PDf, 5, 5, 0 },
    { SOC_PHY_FLD_PTERMf, 5, 24, 0 },
    { SOC_PHY_FLD_RXENBf, 1, 10, 0 },
    { SOC_PHY_FLD_RX_MODEf, 3, 11, 0 },
    { SOC_PHY_FLD_SLEWf, 1, 18, 0 },
    { SOC_PHY_FLD_TX_MODEf, 4, 14, 0 },
};

soc_field_info_t soc_phy_ddrc28_COMMON_LDO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_BIAS_CTRLf, 2, 0, 0 },
    { SOC_PHY_FLD_BYPASSf, 1, 2, 0 },
    { SOC_PHY_FLD_CTRLf, 6, 3, 0 },
    { SOC_PHY_FLD_PWRDNf, 1, 9, 0 },
    { SOC_PHY_FLD_REF_CTRLf, 2, 10, 0 },
    { SOC_PHY_FLD_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_FLD_REF_SEL_EXTf, 1, 13, 0 },
};

soc_field_info_t soc_phy_ddrc28_COMMON_MACRO_RESERVED_REGr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_COMMON_MAX_VDL_CKr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_COMMON_RESCAL_INIT_CONFIGr_fields[] = {
    { SOC_PHY_FLD_CLK_DIV_RATIOf, 3, 24, 0 },
    { SOC_PHY_FLD_COMP_INIT_FDEPTHf, 4, 20, 0 },
    { SOC_PHY_FLD_COMP_INIT_OFFSETf, 5, 15, 0 },
    { SOC_PHY_FLD_NCOMP_INIT_CODEf, 5, 5, 0 },
    { SOC_PHY_FLD_PCOMP_INIT_CODEf, 5, 0, 0 },
    { SOC_PHY_FLD_PNCOMP_INIT_DIFFf, 5, 10, 0 },
};

soc_field_info_t soc_phy_ddrc28_COMMON_RESCAL_OPERATION_CONFIGr_fields[] = {
    { SOC_PHY_FLD_COMP_ENf, 1, 11, 0 },
    { SOC_PHY_FLD_COMP_OFFSET_ENf, 1, 10, 0 },
    { SOC_PHY_FLD_COMP_OFFSET_OPf, 1, 9, 0 },
    { SOC_PHY_FLD_MANUAL_OVERRIDE_ENf, 1, 13, 0 },
    { SOC_PHY_FLD_OVERRIDE_ENf, 1, 8, 0 },
    { SOC_PHY_FLD_OVERRIDE_MODEf, 3, 5, 0 },
    { SOC_PHY_FLD_OVERRIDE_VALUEf, 5, 0, 0 },
    { SOC_PHY_FLD_POWERSAVE_ENf, 1, 12, 0 },
};

soc_field_info_t soc_phy_ddrc28_COMMON_STATUS_MACRO_RESERVEDr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_COMMON_STATUS_RESCALr_fields[] = {
    { SOC_PHY_FLD_COMP_ACKf, 1, 0, 0 },
    { SOC_PHY_FLD_COMP_DONEf, 1, 1, 0 },
    { SOC_PHY_FLD_COMP_ERRORf, 6, 2, 0 },
    { SOC_PHY_FLD_NCOMP_CODE_2COREf, 5, 17, 0 },
    { SOC_PHY_FLD_NCOMP_DINf, 1, 23, 0 },
    { SOC_PHY_FLD_NCOMP_ENB_2COREf, 1, 9, 0 },
    { SOC_PHY_FLD_NDONE_2COREf, 1, 11, 0 },
    { SOC_PHY_FLD_PCOMP_CODE_2COREf, 5, 12, 0 },
    { SOC_PHY_FLD_PCOMP_DINf, 1, 22, 0 },
    { SOC_PHY_FLD_PCOMP_ENB_2COREf, 1, 8, 0 },
    { SOC_PHY_FLD_PDONE_2COREf, 1, 10, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_EDCEN_FIFO_CENTRAL_INITIALIZERr_fields[] = {
    { SOC_PHY_FLD_DQ_BYTE0_RD2_2G_SELECTf, 2, 4, 0 },
    { SOC_PHY_FLD_DQ_BYTE0_WRITE_ENABLEf, 1, 0, 0 },
    { SOC_PHY_FLD_DQ_BYTE1_RD2_2G_SELECTf, 2, 6, 0 },
    { SOC_PHY_FLD_DQ_BYTE1_WRITE_ENABLEf, 1, 1, 0 },
    { SOC_PHY_FLD_DQ_BYTE2_RD2_2G_SELECTf, 2, 8, 0 },
    { SOC_PHY_FLD_DQ_BYTE2_WRITE_ENABLEf, 1, 2, 0 },
    { SOC_PHY_FLD_DQ_BYTE3_RD2_2G_SELECTf, 2, 10, 0 },
    { SOC_PHY_FLD_DQ_BYTE3_WRITE_ENABLEf, 1, 3, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_EDCEN_FIFO_CENTRAL_MODIFIERr_fields[] = {
    { SOC_PHY_FLD_DQ_BYTE0_RD2_2G_DELAY_DECf, 1, 6, 0 },
    { SOC_PHY_FLD_DQ_BYTE0_RD2_2G_DELAY_INCf, 1, 5, 0 },
    { SOC_PHY_FLD_DQ_BYTE0_RD2_2G_DELAY_IN_USEf, 5, 0, 0 },
    { SOC_PHY_FLD_DQ_BYTE1_RD2_2G_DELAY_DECf, 1, 14, 0 },
    { SOC_PHY_FLD_DQ_BYTE1_RD2_2G_DELAY_INCf, 1, 13, 0 },
    { SOC_PHY_FLD_DQ_BYTE1_RD2_2G_DELAY_IN_USEf, 5, 8, 0 },
    { SOC_PHY_FLD_DQ_BYTE2_RD2_2G_DELAY_DECf, 1, 22, 0 },
    { SOC_PHY_FLD_DQ_BYTE2_RD2_2G_DELAY_INCf, 1, 21, 0 },
    { SOC_PHY_FLD_DQ_BYTE2_RD2_2G_DELAY_IN_USEf, 5, 16, 0 },
    { SOC_PHY_FLD_DQ_BYTE3_RD2_2G_DELAY_DECf, 1, 30, 0 },
    { SOC_PHY_FLD_DQ_BYTE3_RD2_2G_DELAY_INCf, 1, 29, 0 },
    { SOC_PHY_FLD_DQ_BYTE3_RD2_2G_DELAY_IN_USEf, 5, 24, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_FREQ_CNTR_CONFIGr_fields[] = {
    { SOC_PHY_FLD_EN_NLDL_CLKOUT_BARf, 1, 26, 0 },
    { SOC_PHY_FLD_OBS_INTERVALf, 16, 0, 0 },
    { SOC_PHY_FLD_RO_VDL_STEPf, 9, 16, 0 },
    { SOC_PHY_FLD_SEL_FC_REFCLKf, 1, 25, 0 },
    { SOC_PHY_FLD_START_OBSf, 1, 27, 0 },
    { SOC_PHY_FLD_TEST_PIN_DIV_SELf, 3, 28, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_INPUT_SHIFT_CTRLr_fields[] = {
    { SOC_PHY_FLD_DATAPATH_ADDITIONAL_LATENCYf, 3, 1, 0 },
    { SOC_PHY_FLD_DATAPATH_SHIFT_ENABLEf, 1, 0, 0 },
    { SOC_PHY_FLD_RCMD_ADDITIONAL_LATENCYf, 5, 5, 0 },
    { SOC_PHY_FLD_RCMD_SHIFT_ENABLEf, 1, 4, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_READ_CLOCK_CONFIGr_fields[] = {
    { SOC_PHY_FLD_FREE_RUNNING_MODEf, 1, 0, 0 },
    { SOC_PHY_FLD_READ_FSM_CLOCK_SOURCEf, 1, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_READ_FIFO_CTRLr_fields[] = {
    { SOC_PHY_FLD_ENABLEf, 1, 1, 0 },
    { SOC_PHY_FLD_W2R_MIN_DELAY_2f, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_REN_FIFO_CENTRAL_INITIALIZERr_fields[] = {
    { SOC_PHY_FLD_DQ_BYTE0_RD2_2G_SELECTf, 2, 4, 0 },
    { SOC_PHY_FLD_DQ_BYTE0_WRITE_ENABLEf, 1, 0, 0 },
    { SOC_PHY_FLD_DQ_BYTE1_RD2_2G_SELECTf, 2, 6, 0 },
    { SOC_PHY_FLD_DQ_BYTE1_WRITE_ENABLEf, 1, 1, 0 },
    { SOC_PHY_FLD_DQ_BYTE2_RD2_2G_SELECTf, 2, 8, 0 },
    { SOC_PHY_FLD_DQ_BYTE2_WRITE_ENABLEf, 1, 2, 0 },
    { SOC_PHY_FLD_DQ_BYTE3_RD2_2G_SELECTf, 2, 10, 0 },
    { SOC_PHY_FLD_DQ_BYTE3_WRITE_ENABLEf, 1, 3, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_REN_FIFO_CENTRAL_MODIFIERr_fields[] = {
    { SOC_PHY_FLD_DQ_BYTE0_RD2_2G_DELAY_DECf, 1, 6, 0 },
    { SOC_PHY_FLD_DQ_BYTE0_RD2_2G_DELAY_INCf, 1, 5, 0 },
    { SOC_PHY_FLD_DQ_BYTE0_RD2_2G_DELAY_IN_USEf, 5, 0, 0 },
    { SOC_PHY_FLD_DQ_BYTE1_RD2_2G_DELAY_DECf, 1, 14, 0 },
    { SOC_PHY_FLD_DQ_BYTE1_RD2_2G_DELAY_INCf, 1, 13, 0 },
    { SOC_PHY_FLD_DQ_BYTE1_RD2_2G_DELAY_IN_USEf, 5, 8, 0 },
    { SOC_PHY_FLD_DQ_BYTE2_RD2_2G_DELAY_DECf, 1, 22, 0 },
    { SOC_PHY_FLD_DQ_BYTE2_RD2_2G_DELAY_INCf, 1, 21, 0 },
    { SOC_PHY_FLD_DQ_BYTE2_RD2_2G_DELAY_IN_USEf, 5, 16, 0 },
    { SOC_PHY_FLD_DQ_BYTE3_RD2_2G_DELAY_DECf, 1, 30, 0 },
    { SOC_PHY_FLD_DQ_BYTE3_RD2_2G_DELAY_INCf, 1, 29, 0 },
    { SOC_PHY_FLD_DQ_BYTE3_RD2_2G_DELAY_IN_USEf, 5, 24, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_RESERVED_REGr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_RESET_CTRLr_fields[] = {
    { SOC_PHY_FLD_AQ_L_LOOPBACK_WR_RESET_Nf, 1, 10, 0 },
    { SOC_PHY_FLD_AQ_U_LOOPBACK_WR_RESET_Nf, 1, 11, 0 },
    { SOC_PHY_FLD_CDR_RESET_Nf, 1, 6, 0 },
    { SOC_PHY_FLD_DDR4_GLUE_RESET_Nf, 1, 3, 0 },
    { SOC_PHY_FLD_DRC_1G_RESET_Nf, 1, 0, 0 },
    { SOC_PHY_FLD_FREQ_CNTR_FC_RESET_Nf, 1, 8, 0 },
    { SOC_PHY_FLD_FREQ_CNTR_RO_RESET_Nf, 1, 9, 0 },
    { SOC_PHY_FLD_PHY_1G_RESET_Nf, 1, 1, 0 },
    { SOC_PHY_FLD_PHY_2G_RESET_Nf, 1, 2, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RESET_Nf, 1, 4, 0 },
    { SOC_PHY_FLD_READ_FIFO_RESET_Nf, 1, 5, 0 },
    { SOC_PHY_FLD_RESCAL_RESET_Nf, 1, 7, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_REVISIONr_fields[] = {
    { SOC_PHY_FLD_MAJORf, 8, 8, 0 },
    { SOC_PHY_FLD_MINORf, 8, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr_fields[] = {
    { SOC_PHY_FLD_CTRLf, 16, 0, 0 },
    { SOC_PHY_FLD_DATAf, 8, 16, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr_fields[] = {
    { SOC_PHY_FLD_DCOUNTf, 16, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr_fields[] = {
    { SOC_PHY_FLD_RO_OVERFLOWf, 3, 24, 0 },
    { SOC_PHY_FLD_RO_UCOUNTf, 24, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_STATUS_MACRO_RESERVEDr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_CONTROL_REGS_WRITE_FIFO_CTRLr_fields[] = {
    { SOC_PHY_FLD_W2R_MIN_DELAY_2f, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_CDR_IQ_VDL_CONFIGr_fields[] = {
    { SOC_PHY_FLD_IB_VDL_LOAD_VALUEf, 9, 18, 0 },
    { SOC_PHY_FLD_I_VDL_LOAD_VALUEf, 9, 0, 0 },
    { SOC_PHY_FLD_Q_VDL_LOAD_VALUEf, 9, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_CDR_OPERATION_CONFIGr_fields[] = {
    { SOC_PHY_FLD_ACCU_LOADf, 1, 3, 0 },
    { SOC_PHY_FLD_ACCU_LOAD_VALUEf, 6, 8, 0 },
    { SOC_PHY_FLD_ACCU_POS_THRESHOLDf, 6, 14, 0 },
    { SOC_PHY_FLD_DATA_SOURCEf, 1, 23, 0 },
    { SOC_PHY_FLD_ENABLEf, 1, 0, 0 },
    { SOC_PHY_FLD_INIT_LOCK_OPTIONSf, 2, 21, 0 },
    { SOC_PHY_FLD_INIT_LOCK_TRANSITIONf, 1, 20, 0 },
    { SOC_PHY_FLD_UPDATE_GAPf, 4, 4, 0 },
    { SOC_PHY_FLD_UPDATE_MODEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_CDR_PN_VDL_CONFIGr_fields[] = {
    { SOC_PHY_FLD_N_VDL_LOAD_VALUEf, 9, 16, 0 },
    { SOC_PHY_FLD_P_VDL_LOAD_VALUEf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_CDR_VDL_COMMON_CONFIGr_fields[] = {
    { SOC_PHY_FLD_VDL_LOADf, 1, 0, 0 },
    { SOC_PHY_FLD_VDL_SWITCHf, 1, 10, 0 },
    { SOC_PHY_FLD_VDL_VALUE_CAPf, 9, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_DATA_IO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_NDf, 5, 0, 0 },
    { SOC_PHY_FLD_NTERMf, 5, 19, 0 },
    { SOC_PHY_FLD_PDf, 5, 5, 0 },
    { SOC_PHY_FLD_PTERMf, 5, 24, 0 },
    { SOC_PHY_FLD_RXENBf, 1, 10, 0 },
    { SOC_PHY_FLD_RX_MODEf, 3, 11, 0 },
    { SOC_PHY_FLD_SLEWf, 1, 18, 0 },
    { SOC_PHY_FLD_TX_MODEf, 4, 14, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_DQS_IO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_NDf, 5, 0, 0 },
    { SOC_PHY_FLD_NTERMf, 5, 19, 0 },
    { SOC_PHY_FLD_PDf, 5, 5, 0 },
    { SOC_PHY_FLD_PTERMf, 5, 24, 0 },
    { SOC_PHY_FLD_RXENBf, 1, 10, 0 },
    { SOC_PHY_FLD_RX_MODEf, 3, 11, 0 },
    { SOC_PHY_FLD_SLEWf, 1, 18, 0 },
    { SOC_PHY_FLD_TX_MODEf, 4, 14, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_EDCEN_FIFO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_RD2_2G_DELAYf, 5, 5, 0 },
    { SOC_PHY_FLD_RD_2G_DELAYf, 5, 0, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_DECf, 1, 11, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_INCf, 1, 10, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_LDO_R_CONFIGr_fields[] = {
    { SOC_PHY_FLD_BIAS_CTRLf, 2, 0, 0 },
    { SOC_PHY_FLD_BYPASSf, 1, 2, 0 },
    { SOC_PHY_FLD_CTRLf, 6, 3, 0 },
    { SOC_PHY_FLD_PWRDNf, 1, 9, 0 },
    { SOC_PHY_FLD_REF_CTRLf, 2, 10, 0 },
    { SOC_PHY_FLD_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_FLD_REF_SEL_EXTf, 1, 13, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_LDO_W_CONFIGr_fields[] = {
    { SOC_PHY_FLD_BIAS_CTRLf, 2, 0, 0 },
    { SOC_PHY_FLD_BYPASSf, 1, 2, 0 },
    { SOC_PHY_FLD_CTRLf, 6, 3, 0 },
    { SOC_PHY_FLD_PWRDNf, 1, 9, 0 },
    { SOC_PHY_FLD_REF_CTRLf, 2, 10, 0 },
    { SOC_PHY_FLD_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_FLD_REF_SEL_EXTf, 1, 13, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_MACRO_RESERVED_REGr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MAX_VDL_DQSNr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MAX_VDL_DQSPr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MAX_VDL_FSMr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT1r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT2r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT3r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT4r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT5r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT6r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT7r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_DBIr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_EDCr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_REN_FIFO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_RD2_2G_DELAYf, 5, 5, 0 },
    { SOC_PHY_FLD_RD_2G_DELAYf, 5, 0, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_DECf, 1, 11, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_INCf, 1, 10, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_REN_GEN_ERR_CTRLr_fields[] = {
    { SOC_PHY_FLD_ERR1_CLEARf, 1, 0, 0 },
    { SOC_PHY_FLD_ERR2_CLEARf, 1, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_REN_STRETCH_CONFIGr_fields[] = {
    { SOC_PHY_FLD_A_0f, 1, 3, 0 },
    { SOC_PHY_FLD_A_MINUS_1f, 1, 2, 0 },
    { SOC_PHY_FLD_A_MINUS_2f, 1, 1, 0 },
    { SOC_PHY_FLD_A_MINUS_3f, 1, 0, 0 },
    { SOC_PHY_FLD_A_PLUS_1f, 1, 4, 0 },
    { SOC_PHY_FLD_A_PLUS_2f, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_CDR_IQ_VDLr_fields[] = {
    { SOC_PHY_FLD_IB_VDL_VALUEf, 9, 18, 0 },
    { SOC_PHY_FLD_I_VDL_VALUEf, 9, 0, 0 },
    { SOC_PHY_FLD_Q_VDL_VALUEf, 9, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_CDR_OPERATIONr_fields[] = {
    { SOC_PHY_FLD_ACCU_VALUEf, 6, 0, 0 },
    { SOC_PHY_FLD_INIT_LOCK_STATUSf, 1, 6, 0 },
    { SOC_PHY_FLD_LOCK_STATUSf, 1, 7, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_CDR_PN_VDLr_fields[] = {
    { SOC_PHY_FLD_N_VDL_VALUEf, 9, 16, 0 },
    { SOC_PHY_FLD_P_VDL_VALUEf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_EDCEN_FIFOr_fields[] = {
    { SOC_PHY_FLD_RPf, 5, 6, 0 },
    { SOC_PHY_FLD_RP_XMSBf, 1, 11, 0 },
    { SOC_PHY_FLD_WPf, 5, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_EDCRDATA_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP0f, 4, 5, 0 },
    { SOC_PHY_FLD_RP0_XMSBf, 1, 9, 0 },
    { SOC_PHY_FLD_RP1f, 4, 10, 0 },
    { SOC_PHY_FLD_RP1_XMSBf, 1, 14, 0 },
    { SOC_PHY_FLD_WPf, 4, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 4, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_MACRO_RESERVEDr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_FIFO_CTRr_fields[] = {
    { SOC_PHY_FLD_CUR_WCOUNTf, 6, 2, 0 },
    { SOC_PHY_FLD_MAX_WCOUNTf, 6, 8, 0 },
    { SOC_PHY_FLD_WFULLf, 1, 1, 0 },
    { SOC_PHY_FLD_WRITE_ERRORf, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_FIFO_PTRr_fields[] = {
    { SOC_PHY_FLD_RPf, 5, 12, 0 },
    { SOC_PHY_FLD_RP_XMSBf, 1, 17, 0 },
    { SOC_PHY_FLD_WP0f, 5, 0, 0 },
    { SOC_PHY_FLD_WP0_XMSBf, 1, 5, 0 },
    { SOC_PHY_FLD_WP1f, 5, 6, 0 },
    { SOC_PHY_FLD_WP1_XMSBf, 1, 11, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_MACHr_fields[] = {
    { SOC_PHY_FLD_CUR_STATEf, 3, 0, 0 },
    { SOC_PHY_FLD_PAST_STATE0f, 3, 3, 0 },
    { SOC_PHY_FLD_PAST_STATE1f, 3, 6, 0 },
    { SOC_PHY_FLD_PAST_STATE2f, 3, 9, 0 },
    { SOC_PHY_FLD_PAST_STATE3f, 3, 12, 0 },
    { SOC_PHY_FLD_PAST_STATE4f, 3, 15, 0 },
    { SOC_PHY_FLD_PAST_STATE5f, 3, 18, 0 },
    { SOC_PHY_FLD_PAST_STATE6f, 3, 21, 0 },
    { SOC_PHY_FLD_PAST_STATE7f, 3, 24, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_MACH_ERR1r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDf, 1, 12, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDATAf, 8, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_MACH_ERR2r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDf, 1, 12, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDATAf, 8, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_MACH_ERR3r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_EXP_RCMD_IDf, 6, 10, 0 },
    { SOC_PHY_FLD_OBS_RCMD_IDf, 6, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_MACH_RCMD_IDr_fields[] = {
    { SOC_PHY_FLD_ID4f, 6, 0, 0 },
    { SOC_PHY_FLD_ID8f, 6, 6, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_RDATA_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP0f, 4, 5, 0 },
    { SOC_PHY_FLD_RP0_XMSBf, 1, 9, 0 },
    { SOC_PHY_FLD_RP1f, 4, 10, 0 },
    { SOC_PHY_FLD_RP1_XMSBf, 1, 14, 0 },
    { SOC_PHY_FLD_WPf, 4, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 4, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_REN_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP_1Gf, 5, 6, 0 },
    { SOC_PHY_FLD_RP_1G_XMSBf, 1, 11, 0 },
    { SOC_PHY_FLD_RP_2Gf, 5, 12, 0 },
    { SOC_PHY_FLD_RP_2G_XMSBf, 1, 17, 0 },
    { SOC_PHY_FLD_WPf, 5, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_REN_GEN_ERR1r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA0f, 8, 15, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA1f, 8, 23, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR0f, 1, 13, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR1f, 1, 14, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI01f, 1, 11, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI23f, 1, 12, 0 },
    { SOC_PHY_FLD_NXT_STATEf, 2, 9, 0 },
    { SOC_PHY_FLD_RCMD_PAIRf, 4, 5, 0 },
    { SOC_PHY_FLD_RD_EN_UI01f, 1, 3, 0 },
    { SOC_PHY_FLD_RD_EN_UI23f, 1, 4, 0 },
    { SOC_PHY_FLD_STATEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_REN_GEN_ERR2r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA0f, 8, 15, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA1f, 8, 23, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR0f, 1, 13, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR1f, 1, 14, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI01f, 1, 11, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI23f, 1, 12, 0 },
    { SOC_PHY_FLD_NXT_STATEf, 2, 9, 0 },
    { SOC_PHY_FLD_RCMD_PAIRf, 4, 5, 0 },
    { SOC_PHY_FLD_RD_EN_UI01f, 1, 3, 0 },
    { SOC_PHY_FLD_RD_EN_UI23f, 1, 4, 0 },
    { SOC_PHY_FLD_STATEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_REN_GEN_RCMD_IDr_fields[] = {
    { SOC_PHY_FLD_ID4f, 6, 0, 0 },
    { SOC_PHY_FLD_ID8f, 6, 6, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_STATUS_WRITE_LEVELINGr_fields[] = {
    { SOC_PHY_FLD_DATAf, 10, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_VREF_DAC_CONFIGr_fields[] = {
    { SOC_PHY_FLD_CTRLf, 16, 0, 0 },
    { SOC_PHY_FLD_DATAf, 8, 16, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_LEVELING_CONFIGr_fields[] = {
    { SOC_PHY_FLD_WRITE_LEVELING_MODEf, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MAX_VDL_DQSr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT0r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT1r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT2r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT3r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT4r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT5r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT6r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT7r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_DBIr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_EDCr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_CDR_IQ_VDL_CONFIGr_fields[] = {
    { SOC_PHY_FLD_IB_VDL_LOAD_VALUEf, 9, 18, 0 },
    { SOC_PHY_FLD_I_VDL_LOAD_VALUEf, 9, 0, 0 },
    { SOC_PHY_FLD_Q_VDL_LOAD_VALUEf, 9, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_CDR_OPERATION_CONFIGr_fields[] = {
    { SOC_PHY_FLD_ACCU_LOADf, 1, 3, 0 },
    { SOC_PHY_FLD_ACCU_LOAD_VALUEf, 6, 8, 0 },
    { SOC_PHY_FLD_ACCU_POS_THRESHOLDf, 6, 14, 0 },
    { SOC_PHY_FLD_DATA_SOURCEf, 1, 23, 0 },
    { SOC_PHY_FLD_ENABLEf, 1, 0, 0 },
    { SOC_PHY_FLD_INIT_LOCK_OPTIONSf, 2, 21, 0 },
    { SOC_PHY_FLD_INIT_LOCK_TRANSITIONf, 1, 20, 0 },
    { SOC_PHY_FLD_UPDATE_GAPf, 4, 4, 0 },
    { SOC_PHY_FLD_UPDATE_MODEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_CDR_PN_VDL_CONFIGr_fields[] = {
    { SOC_PHY_FLD_N_VDL_LOAD_VALUEf, 9, 16, 0 },
    { SOC_PHY_FLD_P_VDL_LOAD_VALUEf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_CDR_VDL_COMMON_CONFIGr_fields[] = {
    { SOC_PHY_FLD_VDL_LOADf, 1, 0, 0 },
    { SOC_PHY_FLD_VDL_SWITCHf, 1, 10, 0 },
    { SOC_PHY_FLD_VDL_VALUE_CAPf, 9, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_DATA_IO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_NDf, 5, 0, 0 },
    { SOC_PHY_FLD_NTERMf, 5, 19, 0 },
    { SOC_PHY_FLD_PDf, 5, 5, 0 },
    { SOC_PHY_FLD_PTERMf, 5, 24, 0 },
    { SOC_PHY_FLD_RXENBf, 1, 10, 0 },
    { SOC_PHY_FLD_RX_MODEf, 3, 11, 0 },
    { SOC_PHY_FLD_SLEWf, 1, 18, 0 },
    { SOC_PHY_FLD_TX_MODEf, 4, 14, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_DQS_IO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_NDf, 5, 0, 0 },
    { SOC_PHY_FLD_NTERMf, 5, 19, 0 },
    { SOC_PHY_FLD_PDf, 5, 5, 0 },
    { SOC_PHY_FLD_PTERMf, 5, 24, 0 },
    { SOC_PHY_FLD_RXENBf, 1, 10, 0 },
    { SOC_PHY_FLD_RX_MODEf, 3, 11, 0 },
    { SOC_PHY_FLD_SLEWf, 1, 18, 0 },
    { SOC_PHY_FLD_TX_MODEf, 4, 14, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_EDCEN_FIFO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_RD2_2G_DELAYf, 5, 5, 0 },
    { SOC_PHY_FLD_RD_2G_DELAYf, 5, 0, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_DECf, 1, 11, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_INCf, 1, 10, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_LDO_R_CONFIGr_fields[] = {
    { SOC_PHY_FLD_BIAS_CTRLf, 2, 0, 0 },
    { SOC_PHY_FLD_BYPASSf, 1, 2, 0 },
    { SOC_PHY_FLD_CTRLf, 6, 3, 0 },
    { SOC_PHY_FLD_PWRDNf, 1, 9, 0 },
    { SOC_PHY_FLD_REF_CTRLf, 2, 10, 0 },
    { SOC_PHY_FLD_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_FLD_REF_SEL_EXTf, 1, 13, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_LDO_W_CONFIGr_fields[] = {
    { SOC_PHY_FLD_BIAS_CTRLf, 2, 0, 0 },
    { SOC_PHY_FLD_BYPASSf, 1, 2, 0 },
    { SOC_PHY_FLD_CTRLf, 6, 3, 0 },
    { SOC_PHY_FLD_PWRDNf, 1, 9, 0 },
    { SOC_PHY_FLD_REF_CTRLf, 2, 10, 0 },
    { SOC_PHY_FLD_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_FLD_REF_SEL_EXTf, 1, 13, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_MACRO_RESERVED_REGr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MAX_VDL_DQSNr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MAX_VDL_DQSPr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MAX_VDL_FSMr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT0r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT1r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT2r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT3r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT4r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT5r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT6r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT7r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_DBIr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_EDCr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_REN_FIFO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_RD2_2G_DELAYf, 5, 5, 0 },
    { SOC_PHY_FLD_RD_2G_DELAYf, 5, 0, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_DECf, 1, 11, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_INCf, 1, 10, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_REN_GEN_ERR_CTRLr_fields[] = {
    { SOC_PHY_FLD_ERR1_CLEARf, 1, 0, 0 },
    { SOC_PHY_FLD_ERR2_CLEARf, 1, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_REN_STRETCH_CONFIGr_fields[] = {
    { SOC_PHY_FLD_A_0f, 1, 3, 0 },
    { SOC_PHY_FLD_A_MINUS_1f, 1, 2, 0 },
    { SOC_PHY_FLD_A_MINUS_2f, 1, 1, 0 },
    { SOC_PHY_FLD_A_MINUS_3f, 1, 0, 0 },
    { SOC_PHY_FLD_A_PLUS_1f, 1, 4, 0 },
    { SOC_PHY_FLD_A_PLUS_2f, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_CDR_IQ_VDLr_fields[] = {
    { SOC_PHY_FLD_IB_VDL_VALUEf, 9, 18, 0 },
    { SOC_PHY_FLD_I_VDL_VALUEf, 9, 0, 0 },
    { SOC_PHY_FLD_Q_VDL_VALUEf, 9, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_CDR_OPERATIONr_fields[] = {
    { SOC_PHY_FLD_ACCU_VALUEf, 6, 0, 0 },
    { SOC_PHY_FLD_INIT_LOCK_STATUSf, 1, 6, 0 },
    { SOC_PHY_FLD_LOCK_STATUSf, 1, 7, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_CDR_PN_VDLr_fields[] = {
    { SOC_PHY_FLD_N_VDL_VALUEf, 9, 16, 0 },
    { SOC_PHY_FLD_P_VDL_VALUEf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_EDCEN_FIFOr_fields[] = {
    { SOC_PHY_FLD_RPf, 5, 6, 0 },
    { SOC_PHY_FLD_RP_XMSBf, 1, 11, 0 },
    { SOC_PHY_FLD_WPf, 5, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_EDCRDATA_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP0f, 4, 5, 0 },
    { SOC_PHY_FLD_RP0_XMSBf, 1, 9, 0 },
    { SOC_PHY_FLD_RP1f, 4, 10, 0 },
    { SOC_PHY_FLD_RP1_XMSBf, 1, 14, 0 },
    { SOC_PHY_FLD_WPf, 4, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 4, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_MACRO_RESERVEDr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_FIFO_CTRr_fields[] = {
    { SOC_PHY_FLD_CUR_WCOUNTf, 6, 2, 0 },
    { SOC_PHY_FLD_MAX_WCOUNTf, 6, 8, 0 },
    { SOC_PHY_FLD_WFULLf, 1, 1, 0 },
    { SOC_PHY_FLD_WRITE_ERRORf, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_FIFO_PTRr_fields[] = {
    { SOC_PHY_FLD_RPf, 5, 12, 0 },
    { SOC_PHY_FLD_RP_XMSBf, 1, 17, 0 },
    { SOC_PHY_FLD_WP0f, 5, 0, 0 },
    { SOC_PHY_FLD_WP0_XMSBf, 1, 5, 0 },
    { SOC_PHY_FLD_WP1f, 5, 6, 0 },
    { SOC_PHY_FLD_WP1_XMSBf, 1, 11, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_MACHr_fields[] = {
    { SOC_PHY_FLD_CUR_STATEf, 3, 0, 0 },
    { SOC_PHY_FLD_PAST_STATE0f, 3, 3, 0 },
    { SOC_PHY_FLD_PAST_STATE1f, 3, 6, 0 },
    { SOC_PHY_FLD_PAST_STATE2f, 3, 9, 0 },
    { SOC_PHY_FLD_PAST_STATE3f, 3, 12, 0 },
    { SOC_PHY_FLD_PAST_STATE4f, 3, 15, 0 },
    { SOC_PHY_FLD_PAST_STATE5f, 3, 18, 0 },
    { SOC_PHY_FLD_PAST_STATE6f, 3, 21, 0 },
    { SOC_PHY_FLD_PAST_STATE7f, 3, 24, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_MACH_ERR1r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDf, 1, 12, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDATAf, 8, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_MACH_ERR2r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDf, 1, 12, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDATAf, 8, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_MACH_ERR3r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_EXP_RCMD_IDf, 6, 10, 0 },
    { SOC_PHY_FLD_OBS_RCMD_IDf, 6, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_MACH_RCMD_IDr_fields[] = {
    { SOC_PHY_FLD_ID4f, 6, 0, 0 },
    { SOC_PHY_FLD_ID8f, 6, 6, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_RDATA_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP0f, 4, 5, 0 },
    { SOC_PHY_FLD_RP0_XMSBf, 1, 9, 0 },
    { SOC_PHY_FLD_RP1f, 4, 10, 0 },
    { SOC_PHY_FLD_RP1_XMSBf, 1, 14, 0 },
    { SOC_PHY_FLD_WPf, 4, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 4, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_REN_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP_1Gf, 5, 6, 0 },
    { SOC_PHY_FLD_RP_1G_XMSBf, 1, 11, 0 },
    { SOC_PHY_FLD_RP_2Gf, 5, 12, 0 },
    { SOC_PHY_FLD_RP_2G_XMSBf, 1, 17, 0 },
    { SOC_PHY_FLD_WPf, 5, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_REN_GEN_ERR1r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA0f, 8, 15, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA1f, 8, 23, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR0f, 1, 13, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR1f, 1, 14, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI01f, 1, 11, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI23f, 1, 12, 0 },
    { SOC_PHY_FLD_NXT_STATEf, 2, 9, 0 },
    { SOC_PHY_FLD_RCMD_PAIRf, 4, 5, 0 },
    { SOC_PHY_FLD_RD_EN_UI01f, 1, 3, 0 },
    { SOC_PHY_FLD_RD_EN_UI23f, 1, 4, 0 },
    { SOC_PHY_FLD_STATEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_REN_GEN_ERR2r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA0f, 8, 15, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA1f, 8, 23, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR0f, 1, 13, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR1f, 1, 14, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI01f, 1, 11, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI23f, 1, 12, 0 },
    { SOC_PHY_FLD_NXT_STATEf, 2, 9, 0 },
    { SOC_PHY_FLD_RCMD_PAIRf, 4, 5, 0 },
    { SOC_PHY_FLD_RD_EN_UI01f, 1, 3, 0 },
    { SOC_PHY_FLD_RD_EN_UI23f, 1, 4, 0 },
    { SOC_PHY_FLD_STATEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_REN_GEN_RCMD_IDr_fields[] = {
    { SOC_PHY_FLD_ID4f, 6, 0, 0 },
    { SOC_PHY_FLD_ID8f, 6, 6, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_STATUS_WRITE_LEVELINGr_fields[] = {
    { SOC_PHY_FLD_DATAf, 10, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_VREF_DAC_CONFIGr_fields[] = {
    { SOC_PHY_FLD_CTRLf, 16, 0, 0 },
    { SOC_PHY_FLD_DATAf, 8, 16, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_LEVELING_CONFIGr_fields[] = {
    { SOC_PHY_FLD_WRITE_LEVELING_MODEf, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MAX_VDL_DATAr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MAX_VDL_DQSr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT0r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT1r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT2r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT3r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT4r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT5r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT6r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT7r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_DBIr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_EDCr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_CDR_IQ_VDL_CONFIGr_fields[] = {
    { SOC_PHY_FLD_IB_VDL_LOAD_VALUEf, 9, 18, 0 },
    { SOC_PHY_FLD_I_VDL_LOAD_VALUEf, 9, 0, 0 },
    { SOC_PHY_FLD_Q_VDL_LOAD_VALUEf, 9, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_CDR_OPERATION_CONFIGr_fields[] = {
    { SOC_PHY_FLD_ACCU_LOADf, 1, 3, 0 },
    { SOC_PHY_FLD_ACCU_LOAD_VALUEf, 6, 8, 0 },
    { SOC_PHY_FLD_ACCU_POS_THRESHOLDf, 6, 14, 0 },
    { SOC_PHY_FLD_DATA_SOURCEf, 1, 23, 0 },
    { SOC_PHY_FLD_ENABLEf, 1, 0, 0 },
    { SOC_PHY_FLD_INIT_LOCK_OPTIONSf, 2, 21, 0 },
    { SOC_PHY_FLD_INIT_LOCK_TRANSITIONf, 1, 20, 0 },
    { SOC_PHY_FLD_UPDATE_GAPf, 4, 4, 0 },
    { SOC_PHY_FLD_UPDATE_MODEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_CDR_PN_VDL_CONFIGr_fields[] = {
    { SOC_PHY_FLD_N_VDL_LOAD_VALUEf, 9, 16, 0 },
    { SOC_PHY_FLD_P_VDL_LOAD_VALUEf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_CDR_VDL_COMMON_CONFIGr_fields[] = {
    { SOC_PHY_FLD_VDL_LOADf, 1, 0, 0 },
    { SOC_PHY_FLD_VDL_SWITCHf, 1, 10, 0 },
    { SOC_PHY_FLD_VDL_VALUE_CAPf, 9, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_DATA_IO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_NDf, 5, 0, 0 },
    { SOC_PHY_FLD_NTERMf, 5, 19, 0 },
    { SOC_PHY_FLD_PDf, 5, 5, 0 },
    { SOC_PHY_FLD_PTERMf, 5, 24, 0 },
    { SOC_PHY_FLD_RXENBf, 1, 10, 0 },
    { SOC_PHY_FLD_RX_MODEf, 3, 11, 0 },
    { SOC_PHY_FLD_SLEWf, 1, 18, 0 },
    { SOC_PHY_FLD_TX_MODEf, 4, 14, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_DQS_IO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_NDf, 5, 0, 0 },
    { SOC_PHY_FLD_NTERMf, 5, 19, 0 },
    { SOC_PHY_FLD_PDf, 5, 5, 0 },
    { SOC_PHY_FLD_PTERMf, 5, 24, 0 },
    { SOC_PHY_FLD_RXENBf, 1, 10, 0 },
    { SOC_PHY_FLD_RX_MODEf, 3, 11, 0 },
    { SOC_PHY_FLD_SLEWf, 1, 18, 0 },
    { SOC_PHY_FLD_TX_MODEf, 4, 14, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_EDCEN_FIFO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_RD2_2G_DELAYf, 5, 5, 0 },
    { SOC_PHY_FLD_RD_2G_DELAYf, 5, 0, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_DECf, 1, 11, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_INCf, 1, 10, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_LDO_R_CONFIGr_fields[] = {
    { SOC_PHY_FLD_BIAS_CTRLf, 2, 0, 0 },
    { SOC_PHY_FLD_BYPASSf, 1, 2, 0 },
    { SOC_PHY_FLD_CTRLf, 6, 3, 0 },
    { SOC_PHY_FLD_PWRDNf, 1, 9, 0 },
    { SOC_PHY_FLD_REF_CTRLf, 2, 10, 0 },
    { SOC_PHY_FLD_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_FLD_REF_SEL_EXTf, 1, 13, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_LDO_W_CONFIGr_fields[] = {
    { SOC_PHY_FLD_BIAS_CTRLf, 2, 0, 0 },
    { SOC_PHY_FLD_BYPASSf, 1, 2, 0 },
    { SOC_PHY_FLD_CTRLf, 6, 3, 0 },
    { SOC_PHY_FLD_PWRDNf, 1, 9, 0 },
    { SOC_PHY_FLD_REF_CTRLf, 2, 10, 0 },
    { SOC_PHY_FLD_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_FLD_REF_SEL_EXTf, 1, 13, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_MACRO_RESERVED_REGr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MAX_VDL_DQSNr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MAX_VDL_DQSPr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MAX_VDL_FSMr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT0r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT1r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT2r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT3r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT4r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT5r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT6r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT7r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_DBIr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_EDCr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_REN_FIFO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_RD2_2G_DELAYf, 5, 5, 0 },
    { SOC_PHY_FLD_RD_2G_DELAYf, 5, 0, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_DECf, 1, 11, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_INCf, 1, 10, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_REN_GEN_ERR_CTRLr_fields[] = {
    { SOC_PHY_FLD_ERR1_CLEARf, 1, 0, 0 },
    { SOC_PHY_FLD_ERR2_CLEARf, 1, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_REN_STRETCH_CONFIGr_fields[] = {
    { SOC_PHY_FLD_A_0f, 1, 3, 0 },
    { SOC_PHY_FLD_A_MINUS_1f, 1, 2, 0 },
    { SOC_PHY_FLD_A_MINUS_2f, 1, 1, 0 },
    { SOC_PHY_FLD_A_MINUS_3f, 1, 0, 0 },
    { SOC_PHY_FLD_A_PLUS_1f, 1, 4, 0 },
    { SOC_PHY_FLD_A_PLUS_2f, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_CDR_IQ_VDLr_fields[] = {
    { SOC_PHY_FLD_IB_VDL_VALUEf, 9, 18, 0 },
    { SOC_PHY_FLD_I_VDL_VALUEf, 9, 0, 0 },
    { SOC_PHY_FLD_Q_VDL_VALUEf, 9, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_CDR_OPERATIONr_fields[] = {
    { SOC_PHY_FLD_ACCU_VALUEf, 6, 0, 0 },
    { SOC_PHY_FLD_INIT_LOCK_STATUSf, 1, 6, 0 },
    { SOC_PHY_FLD_LOCK_STATUSf, 1, 7, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_CDR_PN_VDLr_fields[] = {
    { SOC_PHY_FLD_N_VDL_VALUEf, 9, 16, 0 },
    { SOC_PHY_FLD_P_VDL_VALUEf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_EDCEN_FIFOr_fields[] = {
    { SOC_PHY_FLD_RPf, 5, 6, 0 },
    { SOC_PHY_FLD_RP_XMSBf, 1, 11, 0 },
    { SOC_PHY_FLD_WPf, 5, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_EDCRDATA_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP0f, 4, 5, 0 },
    { SOC_PHY_FLD_RP0_XMSBf, 1, 9, 0 },
    { SOC_PHY_FLD_RP1f, 4, 10, 0 },
    { SOC_PHY_FLD_RP1_XMSBf, 1, 14, 0 },
    { SOC_PHY_FLD_WPf, 4, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 4, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_MACRO_RESERVEDr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_FIFO_CTRr_fields[] = {
    { SOC_PHY_FLD_CUR_WCOUNTf, 6, 2, 0 },
    { SOC_PHY_FLD_MAX_WCOUNTf, 6, 8, 0 },
    { SOC_PHY_FLD_WFULLf, 1, 1, 0 },
    { SOC_PHY_FLD_WRITE_ERRORf, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_FIFO_PTRr_fields[] = {
    { SOC_PHY_FLD_RPf, 5, 12, 0 },
    { SOC_PHY_FLD_RP_XMSBf, 1, 17, 0 },
    { SOC_PHY_FLD_WP0f, 5, 0, 0 },
    { SOC_PHY_FLD_WP0_XMSBf, 1, 5, 0 },
    { SOC_PHY_FLD_WP1f, 5, 6, 0 },
    { SOC_PHY_FLD_WP1_XMSBf, 1, 11, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_MACHr_fields[] = {
    { SOC_PHY_FLD_CUR_STATEf, 3, 0, 0 },
    { SOC_PHY_FLD_PAST_STATE0f, 3, 3, 0 },
    { SOC_PHY_FLD_PAST_STATE1f, 3, 6, 0 },
    { SOC_PHY_FLD_PAST_STATE2f, 3, 9, 0 },
    { SOC_PHY_FLD_PAST_STATE3f, 3, 12, 0 },
    { SOC_PHY_FLD_PAST_STATE4f, 3, 15, 0 },
    { SOC_PHY_FLD_PAST_STATE5f, 3, 18, 0 },
    { SOC_PHY_FLD_PAST_STATE6f, 3, 21, 0 },
    { SOC_PHY_FLD_PAST_STATE7f, 3, 24, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_MACH_ERR1r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDf, 1, 12, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDATAf, 8, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_MACH_ERR2r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDf, 1, 12, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDATAf, 8, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_MACH_ERR3r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_EXP_RCMD_IDf, 6, 10, 0 },
    { SOC_PHY_FLD_OBS_RCMD_IDf, 6, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_MACH_RCMD_IDr_fields[] = {
    { SOC_PHY_FLD_ID4f, 6, 0, 0 },
    { SOC_PHY_FLD_ID8f, 6, 6, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_RDATA_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP0f, 4, 5, 0 },
    { SOC_PHY_FLD_RP0_XMSBf, 1, 9, 0 },
    { SOC_PHY_FLD_RP1f, 4, 10, 0 },
    { SOC_PHY_FLD_RP1_XMSBf, 1, 14, 0 },
    { SOC_PHY_FLD_WPf, 4, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 4, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_REN_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP_1Gf, 5, 6, 0 },
    { SOC_PHY_FLD_RP_1G_XMSBf, 1, 11, 0 },
    { SOC_PHY_FLD_RP_2Gf, 5, 12, 0 },
    { SOC_PHY_FLD_RP_2G_XMSBf, 1, 17, 0 },
    { SOC_PHY_FLD_WPf, 5, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_REN_GEN_ERR1r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA0f, 8, 15, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA1f, 8, 23, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR0f, 1, 13, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR1f, 1, 14, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI01f, 1, 11, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI23f, 1, 12, 0 },
    { SOC_PHY_FLD_NXT_STATEf, 2, 9, 0 },
    { SOC_PHY_FLD_RCMD_PAIRf, 4, 5, 0 },
    { SOC_PHY_FLD_RD_EN_UI01f, 1, 3, 0 },
    { SOC_PHY_FLD_RD_EN_UI23f, 1, 4, 0 },
    { SOC_PHY_FLD_STATEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_REN_GEN_ERR2r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA0f, 8, 15, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA1f, 8, 23, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR0f, 1, 13, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR1f, 1, 14, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI01f, 1, 11, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI23f, 1, 12, 0 },
    { SOC_PHY_FLD_NXT_STATEf, 2, 9, 0 },
    { SOC_PHY_FLD_RCMD_PAIRf, 4, 5, 0 },
    { SOC_PHY_FLD_RD_EN_UI01f, 1, 3, 0 },
    { SOC_PHY_FLD_RD_EN_UI23f, 1, 4, 0 },
    { SOC_PHY_FLD_STATEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_REN_GEN_RCMD_IDr_fields[] = {
    { SOC_PHY_FLD_ID4f, 6, 0, 0 },
    { SOC_PHY_FLD_ID8f, 6, 6, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_STATUS_WRITE_LEVELINGr_fields[] = {
    { SOC_PHY_FLD_DATAf, 10, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_VREF_DAC_CONFIGr_fields[] = {
    { SOC_PHY_FLD_CTRLf, 16, 0, 0 },
    { SOC_PHY_FLD_DATAf, 8, 16, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_LEVELING_CONFIGr_fields[] = {
    { SOC_PHY_FLD_WRITE_LEVELING_MODEf, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MAX_VDL_DATAr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MAX_VDL_DQSr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT0r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT1r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT2r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT3r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT4r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT5r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT6r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT7r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_DBIr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_EDCr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_CDR_IQ_VDL_CONFIGr_fields[] = {
    { SOC_PHY_FLD_IB_VDL_LOAD_VALUEf, 9, 18, 0 },
    { SOC_PHY_FLD_I_VDL_LOAD_VALUEf, 9, 0, 0 },
    { SOC_PHY_FLD_Q_VDL_LOAD_VALUEf, 9, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_CDR_OPERATION_CONFIGr_fields[] = {
    { SOC_PHY_FLD_ACCU_LOADf, 1, 3, 0 },
    { SOC_PHY_FLD_ACCU_LOAD_VALUEf, 6, 8, 0 },
    { SOC_PHY_FLD_ACCU_POS_THRESHOLDf, 6, 14, 0 },
    { SOC_PHY_FLD_DATA_SOURCEf, 1, 23, 0 },
    { SOC_PHY_FLD_ENABLEf, 1, 0, 0 },
    { SOC_PHY_FLD_INIT_LOCK_OPTIONSf, 2, 21, 0 },
    { SOC_PHY_FLD_INIT_LOCK_TRANSITIONf, 1, 20, 0 },
    { SOC_PHY_FLD_UPDATE_GAPf, 4, 4, 0 },
    { SOC_PHY_FLD_UPDATE_MODEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_CDR_PN_VDL_CONFIGr_fields[] = {
    { SOC_PHY_FLD_N_VDL_LOAD_VALUEf, 9, 16, 0 },
    { SOC_PHY_FLD_P_VDL_LOAD_VALUEf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_CDR_VDL_COMMON_CONFIGr_fields[] = {
    { SOC_PHY_FLD_VDL_LOADf, 1, 0, 0 },
    { SOC_PHY_FLD_VDL_SWITCHf, 1, 10, 0 },
    { SOC_PHY_FLD_VDL_VALUE_CAPf, 9, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_DATA_IO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_NDf, 5, 0, 0 },
    { SOC_PHY_FLD_NTERMf, 5, 19, 0 },
    { SOC_PHY_FLD_PDf, 5, 5, 0 },
    { SOC_PHY_FLD_PTERMf, 5, 24, 0 },
    { SOC_PHY_FLD_RXENBf, 1, 10, 0 },
    { SOC_PHY_FLD_RX_MODEf, 3, 11, 0 },
    { SOC_PHY_FLD_SLEWf, 1, 18, 0 },
    { SOC_PHY_FLD_TX_MODEf, 4, 14, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_DQS_IO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_NDf, 5, 0, 0 },
    { SOC_PHY_FLD_NTERMf, 5, 19, 0 },
    { SOC_PHY_FLD_PDf, 5, 5, 0 },
    { SOC_PHY_FLD_PTERMf, 5, 24, 0 },
    { SOC_PHY_FLD_RXENBf, 1, 10, 0 },
    { SOC_PHY_FLD_RX_MODEf, 3, 11, 0 },
    { SOC_PHY_FLD_SLEWf, 1, 18, 0 },
    { SOC_PHY_FLD_TX_MODEf, 4, 14, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_EDCEN_FIFO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_RD2_2G_DELAYf, 5, 5, 0 },
    { SOC_PHY_FLD_RD_2G_DELAYf, 5, 0, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_DECf, 1, 11, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_INCf, 1, 10, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_LDO_R_CONFIGr_fields[] = {
    { SOC_PHY_FLD_BIAS_CTRLf, 2, 0, 0 },
    { SOC_PHY_FLD_BYPASSf, 1, 2, 0 },
    { SOC_PHY_FLD_CTRLf, 6, 3, 0 },
    { SOC_PHY_FLD_PWRDNf, 1, 9, 0 },
    { SOC_PHY_FLD_REF_CTRLf, 2, 10, 0 },
    { SOC_PHY_FLD_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_FLD_REF_SEL_EXTf, 1, 13, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_LDO_W_CONFIGr_fields[] = {
    { SOC_PHY_FLD_BIAS_CTRLf, 2, 0, 0 },
    { SOC_PHY_FLD_BYPASSf, 1, 2, 0 },
    { SOC_PHY_FLD_CTRLf, 6, 3, 0 },
    { SOC_PHY_FLD_PWRDNf, 1, 9, 0 },
    { SOC_PHY_FLD_REF_CTRLf, 2, 10, 0 },
    { SOC_PHY_FLD_REF_EXTf, 1, 12, 0 },
    { SOC_PHY_FLD_REF_SEL_EXTf, 1, 13, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_MACRO_RESERVED_REGr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MAX_VDL_DQSNr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MAX_VDL_DQSPr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MAX_VDL_FSMr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT0r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT1r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT2r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT3r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT4r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT5r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT6r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT7r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_DBIr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_EDCr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_REN_FIFO_CONFIGr_fields[] = {
    { SOC_PHY_FLD_RD2_2G_DELAYf, 5, 5, 0 },
    { SOC_PHY_FLD_RD_2G_DELAYf, 5, 0, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_DECf, 1, 11, 0 },
    { SOC_PHY_FLD_RD_2G_DELAY_INCf, 1, 10, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_REN_GEN_ERR_CTRLr_fields[] = {
    { SOC_PHY_FLD_ERR1_CLEARf, 1, 0, 0 },
    { SOC_PHY_FLD_ERR2_CLEARf, 1, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_REN_STRETCH_CONFIGr_fields[] = {
    { SOC_PHY_FLD_A_0f, 1, 3, 0 },
    { SOC_PHY_FLD_A_MINUS_1f, 1, 2, 0 },
    { SOC_PHY_FLD_A_MINUS_2f, 1, 1, 0 },
    { SOC_PHY_FLD_A_MINUS_3f, 1, 0, 0 },
    { SOC_PHY_FLD_A_PLUS_1f, 1, 4, 0 },
    { SOC_PHY_FLD_A_PLUS_2f, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_CDR_IQ_VDLr_fields[] = {
    { SOC_PHY_FLD_IB_VDL_VALUEf, 9, 18, 0 },
    { SOC_PHY_FLD_I_VDL_VALUEf, 9, 0, 0 },
    { SOC_PHY_FLD_Q_VDL_VALUEf, 9, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_CDR_OPERATIONr_fields[] = {
    { SOC_PHY_FLD_ACCU_VALUEf, 6, 0, 0 },
    { SOC_PHY_FLD_INIT_LOCK_STATUSf, 1, 6, 0 },
    { SOC_PHY_FLD_LOCK_STATUSf, 1, 7, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_CDR_PN_VDLr_fields[] = {
    { SOC_PHY_FLD_N_VDL_VALUEf, 9, 16, 0 },
    { SOC_PHY_FLD_P_VDL_VALUEf, 9, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_EDCEN_FIFOr_fields[] = {
    { SOC_PHY_FLD_RPf, 5, 6, 0 },
    { SOC_PHY_FLD_RP_XMSBf, 1, 11, 0 },
    { SOC_PHY_FLD_WPf, 5, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_EDCRDATA_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP0f, 4, 5, 0 },
    { SOC_PHY_FLD_RP0_XMSBf, 1, 9, 0 },
    { SOC_PHY_FLD_RP1f, 4, 10, 0 },
    { SOC_PHY_FLD_RP1_XMSBf, 1, 14, 0 },
    { SOC_PHY_FLD_WPf, 4, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 4, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_MACRO_RESERVEDr_fields[] = {
    { SOC_PHY_FLD_RESERVEDf, 32, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_FIFO_CTRr_fields[] = {
    { SOC_PHY_FLD_CUR_WCOUNTf, 6, 2, 0 },
    { SOC_PHY_FLD_MAX_WCOUNTf, 6, 8, 0 },
    { SOC_PHY_FLD_WFULLf, 1, 1, 0 },
    { SOC_PHY_FLD_WRITE_ERRORf, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_FIFO_PTRr_fields[] = {
    { SOC_PHY_FLD_RPf, 5, 12, 0 },
    { SOC_PHY_FLD_RP_XMSBf, 1, 17, 0 },
    { SOC_PHY_FLD_WP0f, 5, 0, 0 },
    { SOC_PHY_FLD_WP0_XMSBf, 1, 5, 0 },
    { SOC_PHY_FLD_WP1f, 5, 6, 0 },
    { SOC_PHY_FLD_WP1_XMSBf, 1, 11, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_MACHr_fields[] = {
    { SOC_PHY_FLD_CUR_STATEf, 3, 0, 0 },
    { SOC_PHY_FLD_PAST_STATE0f, 3, 3, 0 },
    { SOC_PHY_FLD_PAST_STATE1f, 3, 6, 0 },
    { SOC_PHY_FLD_PAST_STATE2f, 3, 9, 0 },
    { SOC_PHY_FLD_PAST_STATE3f, 3, 12, 0 },
    { SOC_PHY_FLD_PAST_STATE4f, 3, 15, 0 },
    { SOC_PHY_FLD_PAST_STATE5f, 3, 18, 0 },
    { SOC_PHY_FLD_PAST_STATE6f, 3, 21, 0 },
    { SOC_PHY_FLD_PAST_STATE7f, 3, 24, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_MACH_ERR1r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDf, 1, 12, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDATAf, 8, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_MACH_ERR2r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDf, 1, 12, 0 },
    { SOC_PHY_FLD_RCMD_FIFO_RDATAf, 8, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_MACH_ERR3r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_EXP_RCMD_IDf, 6, 10, 0 },
    { SOC_PHY_FLD_OBS_RCMD_IDf, 6, 4, 0 },
    { SOC_PHY_FLD_STATEf, 3, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_MACH_RCMD_IDr_fields[] = {
    { SOC_PHY_FLD_ID4f, 6, 0, 0 },
    { SOC_PHY_FLD_ID8f, 6, 6, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_RDATA_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP0f, 4, 5, 0 },
    { SOC_PHY_FLD_RP0_XMSBf, 1, 9, 0 },
    { SOC_PHY_FLD_RP1f, 4, 10, 0 },
    { SOC_PHY_FLD_RP1_XMSBf, 1, 14, 0 },
    { SOC_PHY_FLD_WPf, 4, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 4, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_REN_FIFOr_fields[] = {
    { SOC_PHY_FLD_RP_1Gf, 5, 6, 0 },
    { SOC_PHY_FLD_RP_1G_XMSBf, 1, 11, 0 },
    { SOC_PHY_FLD_RP_2Gf, 5, 12, 0 },
    { SOC_PHY_FLD_RP_2G_XMSBf, 1, 17, 0 },
    { SOC_PHY_FLD_WPf, 5, 0, 0 },
    { SOC_PHY_FLD_WP_XMSBf, 1, 5, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_REN_GEN_ERR1r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA0f, 8, 15, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA1f, 8, 23, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR0f, 1, 13, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR1f, 1, 14, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI01f, 1, 11, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI23f, 1, 12, 0 },
    { SOC_PHY_FLD_NXT_STATEf, 2, 9, 0 },
    { SOC_PHY_FLD_RCMD_PAIRf, 4, 5, 0 },
    { SOC_PHY_FLD_RD_EN_UI01f, 1, 3, 0 },
    { SOC_PHY_FLD_RD_EN_UI23f, 1, 4, 0 },
    { SOC_PHY_FLD_STATEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_REN_GEN_ERR2r_fields[] = {
    { SOC_PHY_FLD_ERRORf, 1, 0, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA0f, 8, 15, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WDATA1f, 8, 23, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR0f, 1, 13, 0 },
    { SOC_PHY_FLD_NXT_RCMD_FIFO_WR1f, 1, 14, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI01f, 1, 11, 0 },
    { SOC_PHY_FLD_NXT_RD_EN_UI23f, 1, 12, 0 },
    { SOC_PHY_FLD_NXT_STATEf, 2, 9, 0 },
    { SOC_PHY_FLD_RCMD_PAIRf, 4, 5, 0 },
    { SOC_PHY_FLD_RD_EN_UI01f, 1, 3, 0 },
    { SOC_PHY_FLD_RD_EN_UI23f, 1, 4, 0 },
    { SOC_PHY_FLD_STATEf, 2, 1, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_REN_GEN_RCMD_IDr_fields[] = {
    { SOC_PHY_FLD_ID4f, 6, 0, 0 },
    { SOC_PHY_FLD_ID8f, 6, 6, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_STATUS_WRITE_LEVELINGr_fields[] = {
    { SOC_PHY_FLD_DATAf, 10, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_VREF_DAC_CONFIGr_fields[] = {
    { SOC_PHY_FLD_CTRLf, 16, 0, 0 },
    { SOC_PHY_FLD_DATAf, 8, 16, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_LEVELING_CONFIGr_fields[] = {
    { SOC_PHY_FLD_WRITE_LEVELING_MODEf, 1, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MAX_VDL_DATAr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MAX_VDL_DQSr_fields[] = {
    { SOC_PHY_FLD_MAX_VDL_STEPf, 9, 0, 0 },
    { SOC_PHY_FLD_UI_SHIFTf, 2, 9, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT0r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT1r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT2r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT3r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT4r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT5r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT6r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT7r_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_DBIr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_field_info_t soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_EDCr_fields[] = {
    { SOC_PHY_FLD_MIN_VDL_STEPf, 6, 0, 0 },
};

soc_reg_info_t soc_phy_ddrc28_reg_list[] = {
  { /* SOC_PHY_REG_AQ_IO_CONFIGr */
    0,
    0,
    1,
    0xd04,
    0,
    9,
    soc_phy_ddrc28_AQ_IO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x1078060f, 0x00000000)
    SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_AQ_LDO_CONFIGr */
    0,
    0,
    1,
    0xd05,
    0,
    7,
    soc_phy_ddrc28_AQ_LDO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_AQ_LOOPBACK_CONFIGr */
    0,
    0,
    1,
    0xd06,
    0,
    8,
    soc_phy_ddrc28_AQ_LOOPBACK_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_AQ_L_MACRO_RESERVED_REGr */
    0,
    0,
    1,
    0xd07,
    0,
    1,
    soc_phy_ddrc28_AQ_L_MACRO_RESERVED_REGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_AQ_L_MAX_VDL_ADDRr */
    0,
    0,
    1,
    0xd00,
    0,
    2,
    soc_phy_ddrc28_AQ_L_MAX_VDL_ADDRr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_AQ_L_MAX_VDL_CTRLr */
    0,
    0,
    1,
    0xd01,
    0,
    2,
    soc_phy_ddrc28_AQ_L_MAX_VDL_CTRLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_AQ_L_STATUS_MACRO_RESERVEDr */
    0,
    0,
    1,
    0xd08,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_AQ_L_STATUS_MACRO_RESERVEDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_AQ_U_MACRO_RESERVED_REGr */
    0,
    0,
    1,
    0xd09,
    0,
    1,
    soc_phy_ddrc28_AQ_U_MACRO_RESERVED_REGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_AQ_U_MAX_VDL_ADDRr */
    0,
    0,
    1,
    0xd02,
    0,
    2,
    soc_phy_ddrc28_AQ_U_MAX_VDL_ADDRr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_AQ_U_MAX_VDL_CTRLr */
    0,
    0,
    1,
    0xd03,
    0,
    2,
    soc_phy_ddrc28_AQ_U_MAX_VDL_CTRLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_AQ_U_STATUS_MACRO_RESERVEDr */
    0,
    0,
    1,
    0xd0a,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_AQ_U_STATUS_MACRO_RESERVEDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_COMMON_CK_CONFIGr */
    0,
    0,
    1,
    0xe01,
    0,
    4,
    soc_phy_ddrc28_COMMON_CK_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000135, 0x00000000)
    SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_COMMON_IO_CONFIGr */
    0,
    0,
    1,
    0xe02,
    0,
    8,
    soc_phy_ddrc28_COMMON_IO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x1078060f, 0x00000000)
    SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_COMMON_LDO_CONFIGr */
    0,
    0,
    1,
    0xe03,
    0,
    7,
    soc_phy_ddrc28_COMMON_LDO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_COMMON_MACRO_RESERVED_REGr */
    0,
    0,
    1,
    0xe07,
    0,
    1,
    soc_phy_ddrc28_COMMON_MACRO_RESERVED_REGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_COMMON_MAX_VDL_CKr */
    0,
    0,
    1,
    0xe00,
    0,
    2,
    soc_phy_ddrc28_COMMON_MAX_VDL_CKr_fields,
    SOC_RESET_VAL_DEC(0x00000600, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_COMMON_RESCAL_INIT_CONFIGr */
    0,
    0,
    1,
    0xe04,
    0,
    6,
    soc_phy_ddrc28_COMMON_RESCAL_INIT_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x037141f0, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_COMMON_RESCAL_OPERATION_CONFIGr */
    0,
    0,
    1,
    0xe05,
    0,
    8,
    soc_phy_ddrc28_COMMON_RESCAL_OPERATION_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_COMMON_STATUS_MACRO_RESERVEDr */
    0,
    0,
    1,
    0xe08,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_COMMON_STATUS_MACRO_RESERVEDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_COMMON_STATUS_RESCALr */
    0,
    0,
    1,
    0xe06,
    SOC_REG_FLAG_RO,
    11,
    soc_phy_ddrc28_COMMON_STATUS_RESCALr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_EDCEN_FIFO_CENTRAL_INITIALIZERr */
    0,
    0,
    1,
    0xf08,
    0,
    8,
    soc_phy_ddrc28_CONTROL_REGS_EDCEN_FIFO_CENTRAL_INITIALIZERr_fields,
    SOC_RESET_VAL_DEC(0x00000e40, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_EDCEN_FIFO_CENTRAL_MODIFIERr */
    0,
    0,
    1,
    0xf09,
    0,
    12,
    soc_phy_ddrc28_CONTROL_REGS_EDCEN_FIFO_CENTRAL_MODIFIERr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_FREQ_CNTR_CONFIGr */
    0,
    0,
    1,
    0xf0b,
    0,
    6,
    soc_phy_ddrc28_CONTROL_REGS_FREQ_CNTR_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_INPUT_SHIFT_CTRLr */
    0,
    0,
    1,
    0xf05,
    0,
    4,
    soc_phy_ddrc28_CONTROL_REGS_INPUT_SHIFT_CTRLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_READ_CLOCK_CONFIGr */
    0,
    0,
    1,
    0xf04,
    0,
    2,
    soc_phy_ddrc28_CONTROL_REGS_READ_CLOCK_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_READ_FIFO_CTRLr */
    0,
    0,
    1,
    0xf02,
    0,
    2,
    soc_phy_ddrc28_CONTROL_REGS_READ_FIFO_CTRLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_REN_FIFO_CENTRAL_INITIALIZERr */
    0,
    0,
    1,
    0xf06,
    0,
    8,
    soc_phy_ddrc28_CONTROL_REGS_REN_FIFO_CENTRAL_INITIALIZERr_fields,
    SOC_RESET_VAL_DEC(0x00000e40, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_REN_FIFO_CENTRAL_MODIFIERr */
    0,
    0,
    1,
    0xf07,
    0,
    12,
    soc_phy_ddrc28_CONTROL_REGS_REN_FIFO_CENTRAL_MODIFIERr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7f7f7f7f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_RESERVED_REGr */
    0,
    0,
    1,
    0xf0e,
    0,
    1,
    soc_phy_ddrc28_CONTROL_REGS_RESERVED_REGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_RESET_CTRLr */
    0,
    0,
    1,
    0xf01,
    0,
    12,
    soc_phy_ddrc28_CONTROL_REGS_RESET_CTRLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_REVISIONr */
    0,
    0,
    1,
    0xf00,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_CONTROL_REGS_REVISIONr_fields,
    SOC_RESET_VAL_DEC(0x0000a000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr */
    0,
    0,
    1,
    0xf0a,
    0,
    2,
    soc_phy_ddrc28_CONTROL_REGS_SHARED_VREF_DAC_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00530000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr */
    0,
    0,
    1,
    0xf0c,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_CONTROL_REGS_STATUS_FREQ_CNTR_DCOUNTr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr */
    0,
    0,
    1,
    0xf0d,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_CONTROL_REGS_STATUS_FREQ_CNTR_UCOUNTr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_STATUS_MACRO_RESERVEDr */
    0,
    0,
    1,
    0xf0f,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_CONTROL_REGS_STATUS_MACRO_RESERVEDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_CONTROL_REGS_WRITE_FIFO_CTRLr */
    0,
    0,
    1,
    0xf03,
    0,
    1,
    soc_phy_ddrc28_CONTROL_REGS_WRITE_FIFO_CTRLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_CDR_IQ_VDL_CONFIGr */
    0,
    0,
    1,
    0x26,
    0,
    3,
    soc_phy_ddrc28_DQ_BYTE0_CDR_IQ_VDL_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_CDR_OPERATION_CONFIGr */
    0,
    0,
    1,
    0x23,
    0,
    9,
    soc_phy_ddrc28_DQ_BYTE0_CDR_OPERATION_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00b20010, 0x00000000)
    SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_CDR_PN_VDL_CONFIGr */
    0,
    0,
    1,
    0x25,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE0_CDR_PN_VDL_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_CDR_VDL_COMMON_CONFIGr */
    0,
    0,
    1,
    0x24,
    0,
    3,
    soc_phy_ddrc28_DQ_BYTE0_CDR_VDL_COMMON_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x000003fe, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_DATA_IO_CONFIGr */
    0,
    0,
    1,
    0x1e,
    0,
    8,
    soc_phy_ddrc28_DQ_BYTE0_DATA_IO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x1078020f, 0x00000000)
    SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_DQS_IO_CONFIGr */
    0,
    0,
    1,
    0x1f,
    0,
    8,
    soc_phy_ddrc28_DQ_BYTE0_DQS_IO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x1078020f, 0x00000000)
    SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_EDCEN_FIFO_CONFIGr */
    0,
    0,
    1,
    0x1b,
    0,
    4,
    soc_phy_ddrc28_DQ_BYTE0_EDCEN_FIFO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_LDO_R_CONFIGr */
    0,
    0,
    1,
    0x21,
    0,
    7,
    soc_phy_ddrc28_DQ_BYTE0_LDO_R_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_LDO_W_CONFIGr */
    0,
    0,
    1,
    0x22,
    0,
    7,
    soc_phy_ddrc28_DQ_BYTE0_LDO_W_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_MACRO_RESERVED_REGr */
    0,
    0,
    1,
    0x39,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_MACRO_RESERVED_REGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MAX_VDL_DQSNr */
    0,
    0,
    1,
    0x17,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MAX_VDL_DQSNr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MAX_VDL_DQSPr */
    0,
    0,
    1,
    0x16,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MAX_VDL_DQSPr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MAX_VDL_FSMr */
    0,
    0,
    1,
    0x1d,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MAX_VDL_FSMr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MIN_VDL_BIT0r */
    0,
    0,
    1,
    0xc,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT0r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MIN_VDL_BIT1r */
    0,
    0,
    1,
    0xd,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MIN_VDL_BIT2r */
    0,
    0,
    1,
    0xe,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MIN_VDL_BIT3r */
    0,
    0,
    1,
    0xf,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MIN_VDL_BIT4r */
    0,
    0,
    1,
    0x10,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT4r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MIN_VDL_BIT5r */
    0,
    0,
    1,
    0x11,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT5r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MIN_VDL_BIT6r */
    0,
    0,
    1,
    0x12,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT6r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MIN_VDL_BIT7r */
    0,
    0,
    1,
    0x13,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_BIT7r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MIN_VDL_DBIr */
    0,
    0,
    1,
    0x14,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_DBIr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_READ_MIN_VDL_EDCr */
    0,
    0,
    1,
    0x15,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_READ_MIN_VDL_EDCr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_REN_FIFO_CONFIGr */
    0,
    0,
    1,
    0x1a,
    0,
    4,
    soc_phy_ddrc28_DQ_BYTE0_REN_FIFO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_REN_GEN_ERR_CTRLr */
    0,
    0,
    1,
    0x19,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE0_REN_GEN_ERR_CTRLr_fields,
    SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_REN_STRETCH_CONFIGr */
    0,
    0,
    1,
    0x1c,
    0,
    6,
    soc_phy_ddrc28_DQ_BYTE0_REN_STRETCH_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_CDR_IQ_VDLr */
    0,
    0,
    1,
    0x28,
    SOC_REG_FLAG_RO,
    3,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_CDR_IQ_VDLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_CDR_OPERATIONr */
    0,
    0,
    1,
    0x29,
    SOC_REG_FLAG_RO,
    3,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_CDR_OPERATIONr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_CDR_PN_VDLr */
    0,
    0,
    1,
    0x27,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_CDR_PN_VDLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_EDCEN_FIFOr */
    0,
    0,
    1,
    0x34,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_EDCEN_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_EDCRDATA_FIFOr */
    0,
    0,
    1,
    0x32,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_EDCRDATA_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_MACRO_RESERVEDr */
    0,
    0,
    1,
    0x3a,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_MACRO_RESERVEDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_RCMD_FIFO_CTRr */
    0,
    0,
    1,
    0x2b,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_FIFO_CTRr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_RCMD_FIFO_PTRr */
    0,
    0,
    1,
    0x2a,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_FIFO_PTRr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_RCMD_MACHr */
    0,
    0,
    1,
    0x2c,
    SOC_REG_FLAG_RO,
    9,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_MACHr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_RCMD_MACH_ERR1r */
    0,
    0,
    1,
    0x2d,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_MACH_ERR1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_RCMD_MACH_ERR2r */
    0,
    0,
    1,
    0x2e,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_MACH_ERR2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_RCMD_MACH_ERR3r */
    0,
    0,
    1,
    0x2f,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_MACH_ERR3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_RCMD_MACH_RCMD_IDr */
    0,
    0,
    1,
    0x30,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_RCMD_MACH_RCMD_IDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_RDATA_FIFOr */
    0,
    0,
    1,
    0x31,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_RDATA_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_REN_FIFOr */
    0,
    0,
    1,
    0x33,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_REN_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_REN_GEN_ERR1r */
    0,
    0,
    1,
    0x36,
    SOC_REG_FLAG_RO,
    12,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_REN_GEN_ERR1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_REN_GEN_ERR2r */
    0,
    0,
    1,
    0x37,
    SOC_REG_FLAG_RO,
    12,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_REN_GEN_ERR2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_REN_GEN_RCMD_IDr */
    0,
    0,
    1,
    0x35,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_REN_GEN_RCMD_IDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_STATUS_WRITE_LEVELINGr */
    0,
    0,
    1,
    0x38,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_DQ_BYTE0_STATUS_WRITE_LEVELINGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_VREF_DAC_CONFIGr */
    0,
    0,
    1,
    0x20,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE0_VREF_DAC_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00530000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_LEVELING_CONFIGr */
    0,
    0,
    1,
    0x18,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_LEVELING_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MAX_VDL_DATAr */
    0,
    0,
    1,
    0xa,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MAX_VDL_DATAr_fields,
    SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MAX_VDL_DQSr */
    0,
    0,
    1,
    0xb,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MAX_VDL_DQSr_fields,
    SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT0r */
    0,
    0,
    1,
    0,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT0r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT1r */
    0,
    0,
    1,
    0x1,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT2r */
    0,
    0,
    1,
    0x2,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT3r */
    0,
    0,
    1,
    0x3,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT4r */
    0,
    0,
    1,
    0x4,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT4r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT5r */
    0,
    0,
    1,
    0x5,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT5r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT6r */
    0,
    0,
    1,
    0x6,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT6r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MIN_VDL_BIT7r */
    0,
    0,
    1,
    0x7,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_BIT7r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MIN_VDL_DBIr */
    0,
    0,
    1,
    0x8,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_DBIr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE0_WRITE_MIN_VDL_EDCr */
    0,
    0,
    1,
    0x9,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE0_WRITE_MIN_VDL_EDCr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_CDR_IQ_VDL_CONFIGr */
    0,
    0,
    1,
    0x126,
    0,
    3,
    soc_phy_ddrc28_DQ_BYTE1_CDR_IQ_VDL_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_CDR_OPERATION_CONFIGr */
    0,
    0,
    1,
    0x123,
    0,
    9,
    soc_phy_ddrc28_DQ_BYTE1_CDR_OPERATION_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00b20010, 0x00000000)
    SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_CDR_PN_VDL_CONFIGr */
    0,
    0,
    1,
    0x125,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE1_CDR_PN_VDL_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_CDR_VDL_COMMON_CONFIGr */
    0,
    0,
    1,
    0x124,
    0,
    3,
    soc_phy_ddrc28_DQ_BYTE1_CDR_VDL_COMMON_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x000003fe, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_DATA_IO_CONFIGr */
    0,
    0,
    1,
    0x11e,
    0,
    8,
    soc_phy_ddrc28_DQ_BYTE1_DATA_IO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x1078020f, 0x00000000)
    SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_DQS_IO_CONFIGr */
    0,
    0,
    1,
    0x11f,
    0,
    8,
    soc_phy_ddrc28_DQ_BYTE1_DQS_IO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x1078020f, 0x00000000)
    SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_EDCEN_FIFO_CONFIGr */
    0,
    0,
    1,
    0x11b,
    0,
    4,
    soc_phy_ddrc28_DQ_BYTE1_EDCEN_FIFO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_LDO_R_CONFIGr */
    0,
    0,
    1,
    0x121,
    0,
    7,
    soc_phy_ddrc28_DQ_BYTE1_LDO_R_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_LDO_W_CONFIGr */
    0,
    0,
    1,
    0x122,
    0,
    7,
    soc_phy_ddrc28_DQ_BYTE1_LDO_W_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_MACRO_RESERVED_REGr */
    0,
    0,
    1,
    0x139,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_MACRO_RESERVED_REGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MAX_VDL_DQSNr */
    0,
    0,
    1,
    0x117,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MAX_VDL_DQSNr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MAX_VDL_DQSPr */
    0,
    0,
    1,
    0x116,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MAX_VDL_DQSPr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MAX_VDL_FSMr */
    0,
    0,
    1,
    0x11d,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MAX_VDL_FSMr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MIN_VDL_BIT0r */
    0,
    0,
    1,
    0x10c,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT0r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MIN_VDL_BIT1r */
    0,
    0,
    1,
    0x10d,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MIN_VDL_BIT2r */
    0,
    0,
    1,
    0x10e,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MIN_VDL_BIT3r */
    0,
    0,
    1,
    0x10f,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MIN_VDL_BIT4r */
    0,
    0,
    1,
    0x110,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT4r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MIN_VDL_BIT5r */
    0,
    0,
    1,
    0x111,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT5r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MIN_VDL_BIT6r */
    0,
    0,
    1,
    0x112,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT6r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MIN_VDL_BIT7r */
    0,
    0,
    1,
    0x113,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_BIT7r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MIN_VDL_DBIr */
    0,
    0,
    1,
    0x114,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_DBIr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_READ_MIN_VDL_EDCr */
    0,
    0,
    1,
    0x115,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_READ_MIN_VDL_EDCr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_REN_FIFO_CONFIGr */
    0,
    0,
    1,
    0x11a,
    0,
    4,
    soc_phy_ddrc28_DQ_BYTE1_REN_FIFO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_REN_GEN_ERR_CTRLr */
    0,
    0,
    1,
    0x119,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE1_REN_GEN_ERR_CTRLr_fields,
    SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_REN_STRETCH_CONFIGr */
    0,
    0,
    1,
    0x11c,
    0,
    6,
    soc_phy_ddrc28_DQ_BYTE1_REN_STRETCH_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_CDR_IQ_VDLr */
    0,
    0,
    1,
    0x128,
    SOC_REG_FLAG_RO,
    3,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_CDR_IQ_VDLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_CDR_OPERATIONr */
    0,
    0,
    1,
    0x129,
    SOC_REG_FLAG_RO,
    3,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_CDR_OPERATIONr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_CDR_PN_VDLr */
    0,
    0,
    1,
    0x127,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_CDR_PN_VDLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_EDCEN_FIFOr */
    0,
    0,
    1,
    0x134,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_EDCEN_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_EDCRDATA_FIFOr */
    0,
    0,
    1,
    0x132,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_EDCRDATA_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_MACRO_RESERVEDr */
    0,
    0,
    1,
    0x13a,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_MACRO_RESERVEDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_RCMD_FIFO_CTRr */
    0,
    0,
    1,
    0x12b,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_FIFO_CTRr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_RCMD_FIFO_PTRr */
    0,
    0,
    1,
    0x12a,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_FIFO_PTRr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_RCMD_MACHr */
    0,
    0,
    1,
    0x12c,
    SOC_REG_FLAG_RO,
    9,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_MACHr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_RCMD_MACH_ERR1r */
    0,
    0,
    1,
    0x12d,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_MACH_ERR1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_RCMD_MACH_ERR2r */
    0,
    0,
    1,
    0x12e,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_MACH_ERR2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_RCMD_MACH_ERR3r */
    0,
    0,
    1,
    0x12f,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_MACH_ERR3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_RCMD_MACH_RCMD_IDr */
    0,
    0,
    1,
    0x130,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_RCMD_MACH_RCMD_IDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_RDATA_FIFOr */
    0,
    0,
    1,
    0x131,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_RDATA_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_REN_FIFOr */
    0,
    0,
    1,
    0x133,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_REN_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_REN_GEN_ERR1r */
    0,
    0,
    1,
    0x136,
    SOC_REG_FLAG_RO,
    12,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_REN_GEN_ERR1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_REN_GEN_ERR2r */
    0,
    0,
    1,
    0x137,
    SOC_REG_FLAG_RO,
    12,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_REN_GEN_ERR2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_REN_GEN_RCMD_IDr */
    0,
    0,
    1,
    0x135,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_REN_GEN_RCMD_IDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_STATUS_WRITE_LEVELINGr */
    0,
    0,
    1,
    0x138,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_DQ_BYTE1_STATUS_WRITE_LEVELINGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_VREF_DAC_CONFIGr */
    0,
    0,
    1,
    0x120,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE1_VREF_DAC_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00530000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_LEVELING_CONFIGr */
    0,
    0,
    1,
    0x118,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_LEVELING_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MAX_VDL_DATAr */
    0,
    0,
    1,
    0x10a,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MAX_VDL_DATAr_fields,
    SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MAX_VDL_DQSr */
    0,
    0,
    1,
    0x10b,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MAX_VDL_DQSr_fields,
    SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT0r */
    0,
    0,
    1,
    0x100,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT0r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT1r */
    0,
    0,
    1,
    0x101,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT2r */
    0,
    0,
    1,
    0x102,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT3r */
    0,
    0,
    1,
    0x103,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT4r */
    0,
    0,
    1,
    0x104,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT4r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT5r */
    0,
    0,
    1,
    0x105,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT5r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT6r */
    0,
    0,
    1,
    0x106,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT6r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MIN_VDL_BIT7r */
    0,
    0,
    1,
    0x107,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_BIT7r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MIN_VDL_DBIr */
    0,
    0,
    1,
    0x108,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_DBIr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE1_WRITE_MIN_VDL_EDCr */
    0,
    0,
    1,
    0x109,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE1_WRITE_MIN_VDL_EDCr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_CDR_IQ_VDL_CONFIGr */
    0,
    0,
    1,
    0x226,
    0,
    3,
    soc_phy_ddrc28_DQ_BYTE2_CDR_IQ_VDL_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_CDR_OPERATION_CONFIGr */
    0,
    0,
    1,
    0x223,
    0,
    9,
    soc_phy_ddrc28_DQ_BYTE2_CDR_OPERATION_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00b20010, 0x00000000)
    SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_CDR_PN_VDL_CONFIGr */
    0,
    0,
    1,
    0x225,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE2_CDR_PN_VDL_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_CDR_VDL_COMMON_CONFIGr */
    0,
    0,
    1,
    0x224,
    0,
    3,
    soc_phy_ddrc28_DQ_BYTE2_CDR_VDL_COMMON_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x000003fe, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_DATA_IO_CONFIGr */
    0,
    0,
    1,
    0x21e,
    0,
    8,
    soc_phy_ddrc28_DQ_BYTE2_DATA_IO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x1078020f, 0x00000000)
    SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_DQS_IO_CONFIGr */
    0,
    0,
    1,
    0x21f,
    0,
    8,
    soc_phy_ddrc28_DQ_BYTE2_DQS_IO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x1078020f, 0x00000000)
    SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_EDCEN_FIFO_CONFIGr */
    0,
    0,
    1,
    0x21b,
    0,
    4,
    soc_phy_ddrc28_DQ_BYTE2_EDCEN_FIFO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_LDO_R_CONFIGr */
    0,
    0,
    1,
    0x221,
    0,
    7,
    soc_phy_ddrc28_DQ_BYTE2_LDO_R_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_LDO_W_CONFIGr */
    0,
    0,
    1,
    0x222,
    0,
    7,
    soc_phy_ddrc28_DQ_BYTE2_LDO_W_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_MACRO_RESERVED_REGr */
    0,
    0,
    1,
    0x239,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_MACRO_RESERVED_REGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MAX_VDL_DQSNr */
    0,
    0,
    1,
    0x217,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MAX_VDL_DQSNr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MAX_VDL_DQSPr */
    0,
    0,
    1,
    0x216,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MAX_VDL_DQSPr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MAX_VDL_FSMr */
    0,
    0,
    1,
    0x21d,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MAX_VDL_FSMr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MIN_VDL_BIT0r */
    0,
    0,
    1,
    0x20c,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT0r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MIN_VDL_BIT1r */
    0,
    0,
    1,
    0x20d,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MIN_VDL_BIT2r */
    0,
    0,
    1,
    0x20e,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MIN_VDL_BIT3r */
    0,
    0,
    1,
    0x20f,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MIN_VDL_BIT4r */
    0,
    0,
    1,
    0x210,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT4r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MIN_VDL_BIT5r */
    0,
    0,
    1,
    0x211,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT5r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MIN_VDL_BIT6r */
    0,
    0,
    1,
    0x212,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT6r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MIN_VDL_BIT7r */
    0,
    0,
    1,
    0x213,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_BIT7r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MIN_VDL_DBIr */
    0,
    0,
    1,
    0x214,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_DBIr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_READ_MIN_VDL_EDCr */
    0,
    0,
    1,
    0x215,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_READ_MIN_VDL_EDCr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_REN_FIFO_CONFIGr */
    0,
    0,
    1,
    0x21a,
    0,
    4,
    soc_phy_ddrc28_DQ_BYTE2_REN_FIFO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_REN_GEN_ERR_CTRLr */
    0,
    0,
    1,
    0x219,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE2_REN_GEN_ERR_CTRLr_fields,
    SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_REN_STRETCH_CONFIGr */
    0,
    0,
    1,
    0x21c,
    0,
    6,
    soc_phy_ddrc28_DQ_BYTE2_REN_STRETCH_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_CDR_IQ_VDLr */
    0,
    0,
    1,
    0x228,
    SOC_REG_FLAG_RO,
    3,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_CDR_IQ_VDLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_CDR_OPERATIONr */
    0,
    0,
    1,
    0x229,
    SOC_REG_FLAG_RO,
    3,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_CDR_OPERATIONr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_CDR_PN_VDLr */
    0,
    0,
    1,
    0x227,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_CDR_PN_VDLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_EDCEN_FIFOr */
    0,
    0,
    1,
    0x234,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_EDCEN_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_EDCRDATA_FIFOr */
    0,
    0,
    1,
    0x232,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_EDCRDATA_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_MACRO_RESERVEDr */
    0,
    0,
    1,
    0x23a,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_MACRO_RESERVEDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_RCMD_FIFO_CTRr */
    0,
    0,
    1,
    0x22b,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_FIFO_CTRr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_RCMD_FIFO_PTRr */
    0,
    0,
    1,
    0x22a,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_FIFO_PTRr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_RCMD_MACHr */
    0,
    0,
    1,
    0x22c,
    SOC_REG_FLAG_RO,
    9,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_MACHr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_RCMD_MACH_ERR1r */
    0,
    0,
    1,
    0x22d,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_MACH_ERR1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_RCMD_MACH_ERR2r */
    0,
    0,
    1,
    0x22e,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_MACH_ERR2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_RCMD_MACH_ERR3r */
    0,
    0,
    1,
    0x22f,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_MACH_ERR3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_RCMD_MACH_RCMD_IDr */
    0,
    0,
    1,
    0x230,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_RCMD_MACH_RCMD_IDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_RDATA_FIFOr */
    0,
    0,
    1,
    0x231,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_RDATA_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_REN_FIFOr */
    0,
    0,
    1,
    0x233,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_REN_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_REN_GEN_ERR1r */
    0,
    0,
    1,
    0x236,
    SOC_REG_FLAG_RO,
    12,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_REN_GEN_ERR1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_REN_GEN_ERR2r */
    0,
    0,
    1,
    0x237,
    SOC_REG_FLAG_RO,
    12,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_REN_GEN_ERR2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_REN_GEN_RCMD_IDr */
    0,
    0,
    1,
    0x235,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_REN_GEN_RCMD_IDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_STATUS_WRITE_LEVELINGr */
    0,
    0,
    1,
    0x238,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_DQ_BYTE2_STATUS_WRITE_LEVELINGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_VREF_DAC_CONFIGr */
    0,
    0,
    1,
    0x220,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE2_VREF_DAC_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00530000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_LEVELING_CONFIGr */
    0,
    0,
    1,
    0x218,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_LEVELING_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MAX_VDL_DATAr */
    0,
    0,
    1,
    0x20a,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MAX_VDL_DATAr_fields,
    SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MAX_VDL_DQSr */
    0,
    0,
    1,
    0x20b,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MAX_VDL_DQSr_fields,
    SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT0r */
    0,
    0,
    1,
    0x200,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT0r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT1r */
    0,
    0,
    1,
    0x201,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT2r */
    0,
    0,
    1,
    0x202,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT3r */
    0,
    0,
    1,
    0x203,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT4r */
    0,
    0,
    1,
    0x204,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT4r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT5r */
    0,
    0,
    1,
    0x205,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT5r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT6r */
    0,
    0,
    1,
    0x206,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT6r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MIN_VDL_BIT7r */
    0,
    0,
    1,
    0x207,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_BIT7r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MIN_VDL_DBIr */
    0,
    0,
    1,
    0x208,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_DBIr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE2_WRITE_MIN_VDL_EDCr */
    0,
    0,
    1,
    0x209,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE2_WRITE_MIN_VDL_EDCr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_CDR_IQ_VDL_CONFIGr */
    0,
    0,
    1,
    0x326,
    0,
    3,
    soc_phy_ddrc28_DQ_BYTE3_CDR_IQ_VDL_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_CDR_OPERATION_CONFIGr */
    0,
    0,
    1,
    0x323,
    0,
    9,
    soc_phy_ddrc28_DQ_BYTE3_CDR_OPERATION_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00b20010, 0x00000000)
    SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_CDR_PN_VDL_CONFIGr */
    0,
    0,
    1,
    0x325,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE3_CDR_PN_VDL_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_CDR_VDL_COMMON_CONFIGr */
    0,
    0,
    1,
    0x324,
    0,
    3,
    soc_phy_ddrc28_DQ_BYTE3_CDR_VDL_COMMON_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x000003fe, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_DATA_IO_CONFIGr */
    0,
    0,
    1,
    0x31e,
    0,
    8,
    soc_phy_ddrc28_DQ_BYTE3_DATA_IO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x1078020f, 0x00000000)
    SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_DQS_IO_CONFIGr */
    0,
    0,
    1,
    0x31f,
    0,
    8,
    soc_phy_ddrc28_DQ_BYTE3_DQS_IO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x1078020f, 0x00000000)
    SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_EDCEN_FIFO_CONFIGr */
    0,
    0,
    1,
    0x31b,
    0,
    4,
    soc_phy_ddrc28_DQ_BYTE3_EDCEN_FIFO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_LDO_R_CONFIGr */
    0,
    0,
    1,
    0x321,
    0,
    7,
    soc_phy_ddrc28_DQ_BYTE3_LDO_R_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_LDO_W_CONFIGr */
    0,
    0,
    1,
    0x322,
    0,
    7,
    soc_phy_ddrc28_DQ_BYTE3_LDO_W_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_MACRO_RESERVED_REGr */
    0,
    0,
    1,
    0x339,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_MACRO_RESERVED_REGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MAX_VDL_DQSNr */
    0,
    0,
    1,
    0x317,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MAX_VDL_DQSNr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MAX_VDL_DQSPr */
    0,
    0,
    1,
    0x316,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MAX_VDL_DQSPr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MAX_VDL_FSMr */
    0,
    0,
    1,
    0x31d,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MAX_VDL_FSMr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MIN_VDL_BIT0r */
    0,
    0,
    1,
    0x30c,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT0r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MIN_VDL_BIT1r */
    0,
    0,
    1,
    0x30d,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MIN_VDL_BIT2r */
    0,
    0,
    1,
    0x30e,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MIN_VDL_BIT3r */
    0,
    0,
    1,
    0x30f,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MIN_VDL_BIT4r */
    0,
    0,
    1,
    0x310,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT4r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MIN_VDL_BIT5r */
    0,
    0,
    1,
    0x311,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT5r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MIN_VDL_BIT6r */
    0,
    0,
    1,
    0x312,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT6r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MIN_VDL_BIT7r */
    0,
    0,
    1,
    0x313,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_BIT7r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MIN_VDL_DBIr */
    0,
    0,
    1,
    0x314,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_DBIr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_READ_MIN_VDL_EDCr */
    0,
    0,
    1,
    0x315,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_READ_MIN_VDL_EDCr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_REN_FIFO_CONFIGr */
    0,
    0,
    1,
    0x31a,
    0,
    4,
    soc_phy_ddrc28_DQ_BYTE3_REN_FIFO_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_REN_GEN_ERR_CTRLr */
    0,
    0,
    1,
    0x319,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE3_REN_GEN_ERR_CTRLr_fields,
    SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_REN_STRETCH_CONFIGr */
    0,
    0,
    1,
    0x31c,
    0,
    6,
    soc_phy_ddrc28_DQ_BYTE3_REN_STRETCH_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x0000001e, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_CDR_IQ_VDLr */
    0,
    0,
    1,
    0x328,
    SOC_REG_FLAG_RO,
    3,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_CDR_IQ_VDLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_CDR_OPERATIONr */
    0,
    0,
    1,
    0x329,
    SOC_REG_FLAG_RO,
    3,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_CDR_OPERATIONr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_CDR_PN_VDLr */
    0,
    0,
    1,
    0x327,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_CDR_PN_VDLr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x01ff01ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_EDCEN_FIFOr */
    0,
    0,
    1,
    0x334,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_EDCEN_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_EDCRDATA_FIFOr */
    0,
    0,
    1,
    0x332,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_EDCRDATA_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_MACRO_RESERVEDr */
    0,
    0,
    1,
    0x33a,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_MACRO_RESERVEDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_RCMD_FIFO_CTRr */
    0,
    0,
    1,
    0x32b,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_FIFO_CTRr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_RCMD_FIFO_PTRr */
    0,
    0,
    1,
    0x32a,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_FIFO_PTRr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_RCMD_MACHr */
    0,
    0,
    1,
    0x32c,
    SOC_REG_FLAG_RO,
    9,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_MACHr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_RCMD_MACH_ERR1r */
    0,
    0,
    1,
    0x32d,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_MACH_ERR1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_RCMD_MACH_ERR2r */
    0,
    0,
    1,
    0x32e,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_MACH_ERR2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_RCMD_MACH_ERR3r */
    0,
    0,
    1,
    0x32f,
    SOC_REG_FLAG_RO,
    4,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_MACH_ERR3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_RCMD_MACH_RCMD_IDr */
    0,
    0,
    1,
    0x330,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_RCMD_MACH_RCMD_IDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_RDATA_FIFOr */
    0,
    0,
    1,
    0x331,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_RDATA_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_REN_FIFOr */
    0,
    0,
    1,
    0x333,
    SOC_REG_FLAG_RO,
    6,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_REN_FIFOr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_REN_GEN_ERR1r */
    0,
    0,
    1,
    0x336,
    SOC_REG_FLAG_RO,
    12,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_REN_GEN_ERR1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_REN_GEN_ERR2r */
    0,
    0,
    1,
    0x337,
    SOC_REG_FLAG_RO,
    12,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_REN_GEN_ERR2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_REN_GEN_RCMD_IDr */
    0,
    0,
    1,
    0x335,
    SOC_REG_FLAG_RO,
    2,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_REN_GEN_RCMD_IDr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_STATUS_WRITE_LEVELINGr */
    0,
    0,
    1,
    0x338,
    SOC_REG_FLAG_RO,
    1,
    soc_phy_ddrc28_DQ_BYTE3_STATUS_WRITE_LEVELINGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_VREF_DAC_CONFIGr */
    0,
    0,
    1,
    0x320,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE3_VREF_DAC_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00530000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_LEVELING_CONFIGr */
    0,
    0,
    1,
    0x318,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_LEVELING_CONFIGr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MAX_VDL_DATAr */
    0,
    0,
    1,
    0x30a,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MAX_VDL_DATAr_fields,
    SOC_RESET_VAL_DEC(0x00000200, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MAX_VDL_DQSr */
    0,
    0,
    1,
    0x30b,
    0,
    2,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MAX_VDL_DQSr_fields,
    SOC_RESET_VAL_DEC(0x00000400, 0x00000000)
    SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT0r */
    0,
    0,
    1,
    0x300,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT0r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT1r */
    0,
    0,
    1,
    0x301,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT1r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT2r */
    0,
    0,
    1,
    0x302,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT2r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT3r */
    0,
    0,
    1,
    0x303,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT3r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT4r */
    0,
    0,
    1,
    0x304,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT4r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT5r */
    0,
    0,
    1,
    0x305,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT5r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT6r */
    0,
    0,
    1,
    0x306,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT6r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MIN_VDL_BIT7r */
    0,
    0,
    1,
    0x307,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_BIT7r_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MIN_VDL_DBIr */
    0,
    0,
    1,
    0x308,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_DBIr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
  { /* SOC_PHY_REG_DQ_BYTE3_WRITE_MIN_VDL_EDCr */
    0,
    0,
    1,
    0x309,
    0,
    1,
    soc_phy_ddrc28_DQ_BYTE3_WRITE_MIN_VDL_EDCr_fields,
    SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
    SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
    -1,
    -1,
  },
}; /* soc_reg_list array */
