{"lc": 1, "type": "constructor", "id": ["langchain", "schema", "document", "Document"], "kwargs": {"metadata": {"source": "/home/guanzhideng145/research/ip_portal/patent_kg/patents/221 re (Done on website already).pdf"}, "page_content": "25\n\n30\n\n35\n\n40\n\n45\n\n50\n\n55\n\n60\n\n65\n\nfor\n\nIn an aspect, capacitors Ci and C, can be charged up as the\n\nstate (e.g., steady state operation).\n\nReferring briefly to FIGS. 3A through 3I (along with FIG.\n\nto an on state to gate-source voltage the switch 204 ata low level, which can thereby turn or switch the switch 204 to an off state.\n\nUS 8,913,409 B2\n\n13\n\n14\n\nTurning to FIG.3B, depicted is operation of the system 300\n\nthe time interval, time ts to time to the Voltage Vs can reach\n\nduring the time period of time t to time t, when the input\n\na defined high level and the switch 204 can be turned from an\n\nVoltage signal, v, becomes a lower Voltage level than the\n\noff state to an on state.\n\nWith regard to FIG. 3H, illustrated is operation of the\n\nVoltage V after time t, the current in the resistor R can\n\nchange its direction. Consequently, the transistor Q can be\n\nsystem 300 during the time period of time t to time tz, at or\n\n5\n\nnear time to the Voltage vs can drop down below the\n\nturned to an on state, and the transistor Qs can be turned to an\n\ndefined gate threshold switching Voltage of the Switch Ms.\n\noff state. The Voltage vs can begin to increase from a Zero\n\nVoltage level. At or near the end of this time interval (e.g., time\n\nand the switch Ms can be switched to from an on state to an off\n\nperiod of t to time t), the Voltage vs can reach (e.g.,\n\nstate, and the Voltage vs can continue to decrease in Voltage\n\nincrease to) the predefined gate threshold Switching Voltage\n\nlevel. The time interval of time t to time t, can end, for\n\n10\n\nexample, when the Voltage vs reaches, or is Substantially\n\nof the switch M.\n\nReferring to FIG. 3C, illustrated is operation of the system\n\nclose to, a Zero Voltage level.\n\nFIG. 3I presents operation of the system 300 during the\n\n300 during the time period of time t to time t, when the\n\nVoltage vs can reach the applicable predefined gate thresh\n\ntime period after time t, the Voltage V can be at a lower", "type": "Document"}}