m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dF:/Git/Sonar/FPGA/TestBoard1/simulation/modelsim
valtera_avalon_sc_fifo
Z1 !s110 1508037160
!i10b 1
!s100 4mK@em][G=j]om3zJIhOc0
IS07FhGKL2LinYCLO3`<030
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1507642662
8F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/altera_avalon_sc_fifo.v
FF:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/altera_avalon_sc_fifo.v
L0 21
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1508037160.000000
!s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|FIR|+incdir+F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules|F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z6 o-vlog01compat -work FIR
!s92 -vlog01compat -work FIR +incdir+F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/submodules
Z7 tCvgOpt 0
vFIR
R1
!i10b 1
!s100 XJ4W_<Rl>8]Ib6CgYz^FT2
I<AmN^WQ9n;U0X6Fc9`Q3;2
R2
R0
R3
8F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/FIR.v
FF:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/FIR.v
L0 6
R4
r1
!s85 0
31
R5
!s107 F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/FIR.v|
!s90 -reportprogress|300|-vlog01compat|-work|FIR|+incdir+F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis|F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis/FIR.v|
!i113 1
R6
!s92 -vlog01compat -work FIR +incdir+F:/Git/Sonar/FPGA/TestBoard1/FIR/synthesis
R7
n@f@i@r
