0.7
2020.2
Oct 14 2022
05:07:14
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU/test/cpu_proto.v,1678937775,verilog,,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/decoder.v,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/config.vh,cpu_proto,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU/test/debounce_tb.sv,1678951855,systemVerilog,,,,debounce_tb,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU/test/regn_proto.v,1678937739,verilog,,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU/test/upcount_proto.v,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/config.vh,regn_proto,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU/test/upcount_proto.v,1678937756,verilog,,,,upcount_proto,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/proj/simple_cpu.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/alu.v,1678848315,verilog,,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/busmux.v,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/config.vh,alu,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/busmux.v,1678876443,verilog,,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU/test/cpu_proto.v,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/config.vh,busmux,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/config.vh,1678848474,verilog,,,,,,,,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/debounce.v,1678951906,verilog,,,,debounce,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/decoder.v,1678848453,verilog,,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/proc.v,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/config.vh,decoder,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/proc.v,1678883053,verilog,,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU/test/regn_proto.v,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/config.vh,proc,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/regn.v,1678799014,verilog,,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/upcount.v,/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/config.vh,regn,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
/home/kafcoppelia/WORK/PKU/School/Courses/FPGADesign/PROJECTS/SimpleCPU_on_Gen2/rtl/upcount.v,1678846795,verilog,,,,upcount,,uvm,../../../../../rtl;../../../../simple_cpu.gen/sources_1/ip/clk_wiz_0,,,,,
