Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Wed Jan 15 19:10:25 2020
| Host         : SIDNEY-JOSE running 64-bit major release  (build 9200)
| Command      : report_drc -file DVI_wrapper_drc_opted.rpt -pb DVI_wrapper_drc_opted.pb -rpx DVI_wrapper_drc_opted.rpx
| Design       : DVI_wrapper
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-----------------+------------+
| Rule      | Severity | Description     | Violations |
+-----------+----------+-----------------+------------+
| REQP-1580 | Warning  | Phase alignment | 6          |
+-----------+----------+-----------------+------------+

2. REPORT DETAILS
-----------------
REQP-1580#1 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_master. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_master/CLK / DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#2 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_slave. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_slave/CLK / DVI_i/TMDS/selectio_wiz_0/inst/pins[0].oserdese2_slave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#3 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_master. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_master/CLK / DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#4 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_slave. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_slave/CLK / DVI_i/TMDS/selectio_wiz_1/inst/pins[0].oserdese2_slave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#5 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_master. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_master/CLK / DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_master/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>

REQP-1580#6 Warning
Phase alignment  
Unsupported clocking topology used for OSERDESE2 DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_slave. This can result in corrupted data. The DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_slave/CLK / DVI_i/TMDS/selectio_wiz_2/inst/pins[0].oserdese2_slave/CLKDIV pins should be driven by the same source through the same buffer type or by a BUFIO / BUFR combination in order to have a proper phase relationship. Please refer to the Select I/O User Guide for supported clocking topologies of the chosen INTERFACE_TYPE mode.
Related violations: <none>


