Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Dec 15 17:37:41 2020
| Host         : alvaro-Latitude-3480 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_control_sets -verbose -file radar_control_sets_placed.rpt
| Design       : radar
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    21 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           18 |
| Yes          | No                    | No                     |              16 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              33 |            9 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                   | servo/PWM_i_1_n_0                 |                1 |              1 |
|  clk_IBUF_BUFG |                                   | echo_IBUF                         |                1 |              1 |
|  clk_IBUF_BUFG | ultrasonido2/trigger_i_1_n_0      | ultra_IBUF                        |                1 |              1 |
|  clk_IBUF_BUFG | ultrasonido2/distance[15]_i_1_n_0 |                                   |                8 |             16 |
|  clk_IBUF_BUFG |                                   | ultrasonido2/countEcho[0]_i_1_n_0 |                8 |             32 |
|  clk_IBUF_BUFG |                                   | ultrasonido2/countF[0]_i_1_n_0    |                8 |             32 |
|  clk_IBUF_BUFG | servo/contador[0]_i_1_n_0         | servo/clear                       |                8 |             32 |
+----------------+-----------------------------------+-----------------------------------+------------------+----------------+


