$date
	[ELIDED]
$end
$version
	ucsim
$end
$timescale 1ns $end
$scope module ucsim_vcd_0 $end
$var wire 1 ! loc1.0 $end
$var wire 1 " loc1.1 $end
$var wire 1 # loc1.2 $end
$var wire 1 $ loc1.3 $end
$var wire 1 % loc1.4 $end
$var wire 1 & loc1.5 $end
$var wire 1 ' loc1.6 $end
$var wire 1 ( loc1.7 $end
$var wire 8 ) loc2 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
0'
0(
b00000000 )
$end
#250
1!
0"
0#
0$
0%
0&
0'
0(
#500
1!
0"
0#
0$
0%
0&
0'
0(
#750
b00000001 )
#1000
1!
1"
0#
0$
0%
0&
0'
0(
#1250
0!
1"
0#
0$
0%
0&
0'
0(
#1500
b00000010 )
#1750
0!
1"
1#
0$
0%
0&
0'
0(
#2000
0!
0"
1#
0$
0%
0&
0'
0(
#2250
b00000011 )
#2500
0!
0"
1#
1$
0%
0&
0'
0(
#2750
0!
0"
0#
1$
0%
0&
0'
0(
#3000
b00000100 )
#3250
0!
0"
0#
1$
1%
0&
0'
0(
#3500
0!
0"
0#
0$
1%
0&
0'
0(
#3750
b00000101 )
#4000
0!
0"
0#
0$
1%
1&
0'
0(
#4250
0!
0"
0#
0$
0%
1&
0'
0(
#4500
b00000110 )
#4750
0!
0"
0#
0$
0%
1&
1'
0(
#5000
0!
0"
0#
0$
0%
0&
1'
0(
#5250
b00000111 )
#5500
0!
0"
0#
0$
0%
0&
1'
1(
#5750
0!
0"
0#
0$
0%
0&
0'
1(
#6000
b00001000 )
#6375
1!
0#
0%
0'
#6625
1!
0#
0%
0'
#6875
b00001001 )
#7125
1!
0#
0%
0'
#7375
0!
0#
0%
0'
#7625
b00001010 )
#7875
0!
1#
0%
0'
#8125
0!
1#
0%
0'
#8375
b00001011 )
#8625
0!
1#
0%
0'
#8875
0!
0#
0%
0'
#9125
b00001100 )
#9375
0!
0#
1%
0'
#9625
0!
0#
1%
0'
#9875
b00001101 )
#10125
0!
0#
1%
0'
#10375
0!
0#
0%
0'
#10625
b00001110 )
#10875
0!
0#
0%
1'
#11125
0!
0#
0%
1'
#11375
b00001111 )
#11625
0!
0#
0%
1'
#11875
0!
0#
0%
0'
#12125
b00010000 )
#12375
