Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Oct 18 14:52:16 2022
| Host         : LAPTOP-3B46U8B5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     97          
LUTAR-1    Warning           LUT drives async reset alert    1           
TIMING-20  Warning           Non-clocked latch               65          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (649)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (322)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (64)

1. checking no_clock (649)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: GCLK (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: DUT/clk_div_reg/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: DUT/count0_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: DUT/count0_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: DUT/count0_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: DUT/count0_reg[3]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: DUT/count1_reg[0]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: DUT/count1_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: DUT/count1_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: DUT/count1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_width_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (322)
--------------------------------------------------
 There are 322 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (64)
-----------------------------
 There are 64 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  327          inf        0.000                      0                  327           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           327 Endpoints
Min Delay           327 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/count0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_width_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.654ns  (logic 1.262ns (13.073%)  route 8.392ns (86.927%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE                         0.000     0.000 r  DUT/count0_reg[0]/C
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DUT/count0_reg[0]/Q
                         net (fo=10, routed)          1.328     1.846    DUT/LD0_OBUF
    SLICE_X107Y46        LUT4 (Prop_lut4_I1_O)        0.124     1.970 f  DUT/n_0_212_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.154     2.124    DUT/n_0_212_BUFG_inst_i_3_n_2
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.248 r  DUT/n_0_212_BUFG_inst_i_2/O
                         net (fo=6, routed)           2.102     4.350    DUT/n_0_212_BUFG_inst_i_2_n_2
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.124     4.474 f  DUT/pwm_width_reg[31]_i_24/O
                         net (fo=1, routed)           1.004     5.478    DUT/pwm_width_reg[31]_i_24_n_2
    SLICE_X102Y45        LUT6 (Prop_lut6_I5_O)        0.124     5.602 f  DUT/pwm_width_reg[31]_i_13/O
                         net (fo=1, routed)           0.575     6.177    DUT/pwm_width_reg[31]_i_13_n_2
    SLICE_X102Y41        LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  DUT/pwm_width_reg[31]_i_4/O
                         net (fo=66, routed)          2.409     8.710    DUT/pwm_width_reg[31]_i_4_n_2
    SLICE_X110Y44        LUT6 (Prop_lut6_I2_O)        0.124     8.834 r  DUT/pwm_width_reg[23]_i_1/O
                         net (fo=1, routed)           0.820     9.654    pwm_width__0[23]
    SLICE_X109Y44        LDCE                                         r  pwm_width_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/count0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_width_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.593ns  (logic 1.262ns (13.155%)  route 8.331ns (86.845%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE                         0.000     0.000 r  DUT/count0_reg[0]/C
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DUT/count0_reg[0]/Q
                         net (fo=10, routed)          1.328     1.846    DUT/LD0_OBUF
    SLICE_X107Y46        LUT4 (Prop_lut4_I1_O)        0.124     1.970 f  DUT/n_0_212_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.154     2.124    DUT/n_0_212_BUFG_inst_i_3_n_2
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.248 r  DUT/n_0_212_BUFG_inst_i_2/O
                         net (fo=6, routed)           2.102     4.350    DUT/n_0_212_BUFG_inst_i_2_n_2
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.124     4.474 f  DUT/pwm_width_reg[31]_i_24/O
                         net (fo=1, routed)           1.004     5.478    DUT/pwm_width_reg[31]_i_24_n_2
    SLICE_X102Y45        LUT6 (Prop_lut6_I5_O)        0.124     5.602 f  DUT/pwm_width_reg[31]_i_13/O
                         net (fo=1, routed)           0.575     6.177    DUT/pwm_width_reg[31]_i_13_n_2
    SLICE_X102Y41        LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  DUT/pwm_width_reg[31]_i_4/O
                         net (fo=66, routed)          2.447     8.747    DUT/pwm_width_reg[31]_i_4_n_2
    SLICE_X106Y41        LUT6 (Prop_lut6_I2_O)        0.124     8.871 r  DUT/pwm_width_reg[2]_i_1/O
                         net (fo=1, routed)           0.722     9.593    pwm_width__0[2]
    SLICE_X108Y41        LDCE                                         r  pwm_width_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/count1_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LD6
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.568ns  (logic 5.542ns (57.925%)  route 4.026ns (42.075%))
  Logic Levels:           5  (FDCE=1 LDPE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y49        FDCE                         0.000     0.000 r  DUT/count1_reg[0]/C
    SLICE_X104Y49        FDCE (Prop_fdce_C_Q)         0.478     0.478 f  DUT/count1_reg[0]/Q
                         net (fo=8, routed)           1.231     1.709    DUT/sel0__0[4]
    SLICE_X107Y46        LUT4 (Prop_lut4_I2_O)        0.323     2.032 f  DUT/led_pwm_reg_i_7/O
                         net (fo=1, routed)           0.267     2.298    DUT/led_pwm_reg_i_7_n_2
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.328     2.626 r  DUT/led_pwm_reg_i_2/O
                         net (fo=1, routed)           0.665     3.291    led_pwm
    SLICE_X109Y46        LDPE (SetClr_ldpe_PRE_Q)     0.901     4.192 r  led_pwm_reg/Q
                         net (fo=1, routed)           1.864     6.056    LD6_OBUF
    U19                  OBUF (Prop_obuf_I_O)         3.512     9.568 r  LD6_OBUF_inst/O
                         net (fo=0)                   0.000     9.568    LD6
    U19                                                               r  LD6 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/count0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_width_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.504ns  (logic 1.262ns (13.278%)  route 8.242ns (86.722%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE                         0.000     0.000 r  DUT/count0_reg[0]/C
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DUT/count0_reg[0]/Q
                         net (fo=10, routed)          1.328     1.846    DUT/LD0_OBUF
    SLICE_X107Y46        LUT4 (Prop_lut4_I1_O)        0.124     1.970 f  DUT/n_0_212_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.154     2.124    DUT/n_0_212_BUFG_inst_i_3_n_2
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.248 r  DUT/n_0_212_BUFG_inst_i_2/O
                         net (fo=6, routed)           2.102     4.350    DUT/n_0_212_BUFG_inst_i_2_n_2
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.124     4.474 f  DUT/pwm_width_reg[31]_i_24/O
                         net (fo=1, routed)           1.004     5.478    DUT/pwm_width_reg[31]_i_24_n_2
    SLICE_X102Y45        LUT6 (Prop_lut6_I5_O)        0.124     5.602 f  DUT/pwm_width_reg[31]_i_13/O
                         net (fo=1, routed)           0.575     6.177    DUT/pwm_width_reg[31]_i_13_n_2
    SLICE_X102Y41        LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  DUT/pwm_width_reg[31]_i_4/O
                         net (fo=66, routed)          2.281     8.582    DUT/pwm_width_reg[31]_i_4_n_2
    SLICE_X106Y42        LUT6 (Prop_lut6_I2_O)        0.124     8.706 r  DUT/pwm_width_reg[8]_i_1/O
                         net (fo=1, routed)           0.798     9.504    pwm_width__0[8]
    SLICE_X108Y42        LDCE                                         r  pwm_width_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/count0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_width_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.359ns  (logic 1.262ns (13.485%)  route 8.097ns (86.515%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE                         0.000     0.000 r  DUT/count0_reg[0]/C
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DUT/count0_reg[0]/Q
                         net (fo=10, routed)          1.328     1.846    DUT/LD0_OBUF
    SLICE_X107Y46        LUT4 (Prop_lut4_I1_O)        0.124     1.970 f  DUT/n_0_212_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.154     2.124    DUT/n_0_212_BUFG_inst_i_3_n_2
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.248 r  DUT/n_0_212_BUFG_inst_i_2/O
                         net (fo=6, routed)           2.102     4.350    DUT/n_0_212_BUFG_inst_i_2_n_2
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.124     4.474 f  DUT/pwm_width_reg[31]_i_24/O
                         net (fo=1, routed)           1.004     5.478    DUT/pwm_width_reg[31]_i_24_n_2
    SLICE_X102Y45        LUT6 (Prop_lut6_I5_O)        0.124     5.602 f  DUT/pwm_width_reg[31]_i_13/O
                         net (fo=1, routed)           0.575     6.177    DUT/pwm_width_reg[31]_i_13_n_2
    SLICE_X102Y41        LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  DUT/pwm_width_reg[31]_i_4/O
                         net (fo=66, routed)          2.281     8.582    DUT/pwm_width_reg[31]_i_4_n_2
    SLICE_X107Y42        LUT6 (Prop_lut6_I2_O)        0.124     8.706 r  DUT/pwm_width_reg[6]_i_1/O
                         net (fo=1, routed)           0.653     9.359    pwm_width__0[6]
    SLICE_X108Y42        LDCE                                         r  pwm_width_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/count0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_width_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.243ns  (logic 1.262ns (13.654%)  route 7.981ns (86.346%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE                         0.000     0.000 r  DUT/count0_reg[0]/C
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DUT/count0_reg[0]/Q
                         net (fo=10, routed)          1.328     1.846    DUT/LD0_OBUF
    SLICE_X107Y46        LUT4 (Prop_lut4_I1_O)        0.124     1.970 f  DUT/n_0_212_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.154     2.124    DUT/n_0_212_BUFG_inst_i_3_n_2
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.248 r  DUT/n_0_212_BUFG_inst_i_2/O
                         net (fo=6, routed)           2.102     4.350    DUT/n_0_212_BUFG_inst_i_2_n_2
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.124     4.474 f  DUT/pwm_width_reg[31]_i_24/O
                         net (fo=1, routed)           1.004     5.478    DUT/pwm_width_reg[31]_i_24_n_2
    SLICE_X102Y45        LUT6 (Prop_lut6_I5_O)        0.124     5.602 f  DUT/pwm_width_reg[31]_i_13/O
                         net (fo=1, routed)           0.575     6.177    DUT/pwm_width_reg[31]_i_13_n_2
    SLICE_X102Y41        LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  DUT/pwm_width_reg[31]_i_4/O
                         net (fo=66, routed)          2.439     8.740    DUT/pwm_width_reg[31]_i_4_n_2
    SLICE_X107Y41        LUT6 (Prop_lut6_I2_O)        0.124     8.864 r  DUT/pwm_width_reg[3]_i_1/O
                         net (fo=1, routed)           0.379     9.243    pwm_width__0[3]
    SLICE_X107Y41        LDCE                                         r  pwm_width_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/count0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_width_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.115ns  (logic 1.262ns (13.845%)  route 7.853ns (86.155%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE                         0.000     0.000 r  DUT/count0_reg[0]/C
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DUT/count0_reg[0]/Q
                         net (fo=10, routed)          1.328     1.846    DUT/LD0_OBUF
    SLICE_X107Y46        LUT4 (Prop_lut4_I1_O)        0.124     1.970 f  DUT/n_0_212_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.154     2.124    DUT/n_0_212_BUFG_inst_i_3_n_2
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.248 r  DUT/n_0_212_BUFG_inst_i_2/O
                         net (fo=6, routed)           2.102     4.350    DUT/n_0_212_BUFG_inst_i_2_n_2
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.124     4.474 f  DUT/pwm_width_reg[31]_i_24/O
                         net (fo=1, routed)           1.004     5.478    DUT/pwm_width_reg[31]_i_24_n_2
    SLICE_X102Y45        LUT6 (Prop_lut6_I5_O)        0.124     5.602 f  DUT/pwm_width_reg[31]_i_13/O
                         net (fo=1, routed)           0.575     6.177    DUT/pwm_width_reg[31]_i_13_n_2
    SLICE_X102Y41        LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  DUT/pwm_width_reg[31]_i_4/O
                         net (fo=66, routed)          2.272     8.573    DUT/pwm_width_reg[31]_i_4_n_2
    SLICE_X107Y41        LUT6 (Prop_lut6_I2_O)        0.124     8.697 r  DUT/pwm_width_reg[4]_i_1/O
                         net (fo=1, routed)           0.418     9.115    pwm_width__0[4]
    SLICE_X108Y41        LDCE                                         r  pwm_width_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/count0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_width_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.079ns  (logic 1.262ns (13.901%)  route 7.817ns (86.099%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE                         0.000     0.000 r  DUT/count0_reg[0]/C
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DUT/count0_reg[0]/Q
                         net (fo=10, routed)          1.328     1.846    DUT/LD0_OBUF
    SLICE_X107Y46        LUT4 (Prop_lut4_I1_O)        0.124     1.970 f  DUT/n_0_212_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.154     2.124    DUT/n_0_212_BUFG_inst_i_3_n_2
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.248 r  DUT/n_0_212_BUFG_inst_i_2/O
                         net (fo=6, routed)           2.102     4.350    DUT/n_0_212_BUFG_inst_i_2_n_2
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.124     4.474 f  DUT/pwm_width_reg[31]_i_24/O
                         net (fo=1, routed)           1.004     5.478    DUT/pwm_width_reg[31]_i_24_n_2
    SLICE_X102Y45        LUT6 (Prop_lut6_I5_O)        0.124     5.602 f  DUT/pwm_width_reg[31]_i_13/O
                         net (fo=1, routed)           0.575     6.177    DUT/pwm_width_reg[31]_i_13_n_2
    SLICE_X102Y41        LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  DUT/pwm_width_reg[31]_i_4/O
                         net (fo=66, routed)          2.275     8.576    DUT/pwm_width_reg[31]_i_4_n_2
    SLICE_X109Y41        LUT6 (Prop_lut6_I2_O)        0.124     8.700 r  DUT/pwm_width_reg[15]_i_1/O
                         net (fo=1, routed)           0.379     9.079    pwm_width__0[15]
    SLICE_X109Y41        LDCE                                         r  pwm_width_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/count0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_width_reg[14]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.061ns  (logic 1.262ns (13.927%)  route 7.799ns (86.073%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE                         0.000     0.000 r  DUT/count0_reg[0]/C
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DUT/count0_reg[0]/Q
                         net (fo=10, routed)          1.328     1.846    DUT/LD0_OBUF
    SLICE_X107Y46        LUT4 (Prop_lut4_I1_O)        0.124     1.970 f  DUT/n_0_212_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.154     2.124    DUT/n_0_212_BUFG_inst_i_3_n_2
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.248 r  DUT/n_0_212_BUFG_inst_i_2/O
                         net (fo=6, routed)           2.102     4.350    DUT/n_0_212_BUFG_inst_i_2_n_2
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.124     4.474 f  DUT/pwm_width_reg[31]_i_24/O
                         net (fo=1, routed)           1.004     5.478    DUT/pwm_width_reg[31]_i_24_n_2
    SLICE_X102Y45        LUT6 (Prop_lut6_I5_O)        0.124     5.602 f  DUT/pwm_width_reg[31]_i_13/O
                         net (fo=1, routed)           0.575     6.177    DUT/pwm_width_reg[31]_i_13_n_2
    SLICE_X102Y41        LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  DUT/pwm_width_reg[31]_i_4/O
                         net (fo=66, routed)          2.051     8.352    DUT/pwm_width_reg[31]_i_4_n_2
    SLICE_X107Y43        LUT6 (Prop_lut6_I2_O)        0.124     8.476 r  DUT/pwm_width_reg[14]_i_1/O
                         net (fo=1, routed)           0.585     9.061    pwm_width__0[14]
    SLICE_X108Y43        LDCE                                         r  pwm_width_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/count0_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pwm_width_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.024ns  (logic 1.262ns (13.986%)  route 7.762ns (86.014%))
  Logic Levels:           7  (FDCE=1 LUT4=1 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y50        FDCE                         0.000     0.000 r  DUT/count0_reg[0]/C
    SLICE_X112Y50        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  DUT/count0_reg[0]/Q
                         net (fo=10, routed)          1.328     1.846    DUT/LD0_OBUF
    SLICE_X107Y46        LUT4 (Prop_lut4_I1_O)        0.124     1.970 f  DUT/n_0_212_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.154     2.124    DUT/n_0_212_BUFG_inst_i_3_n_2
    SLICE_X107Y46        LUT5 (Prop_lut5_I4_O)        0.124     2.248 r  DUT/n_0_212_BUFG_inst_i_2/O
                         net (fo=6, routed)           2.102     4.350    DUT/n_0_212_BUFG_inst_i_2_n_2
    SLICE_X104Y39        LUT6 (Prop_lut6_I4_O)        0.124     4.474 f  DUT/pwm_width_reg[31]_i_24/O
                         net (fo=1, routed)           1.004     5.478    DUT/pwm_width_reg[31]_i_24_n_2
    SLICE_X102Y45        LUT6 (Prop_lut6_I5_O)        0.124     5.602 f  DUT/pwm_width_reg[31]_i_13/O
                         net (fo=1, routed)           0.575     6.177    DUT/pwm_width_reg[31]_i_13_n_2
    SLICE_X102Y41        LUT6 (Prop_lut6_I4_O)        0.124     6.301 r  DUT/pwm_width_reg[31]_i_4/O
                         net (fo=66, routed)          2.268     8.568    DUT/pwm_width_reg[31]_i_4_n_2
    SLICE_X109Y42        LUT6 (Prop_lut6_I2_O)        0.124     8.692 r  DUT/pwm_width_reg[20]_i_1/O
                         net (fo=1, routed)           0.331     9.024    pwm_width__0[20]
    SLICE_X109Y43        LDCE                                         r  pwm_width_reg[20]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT/clk_div_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/clk_div_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y46         FDRE                         0.000     0.000 r  DUT/clk_div_reg/C
    SLICE_X52Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  DUT/clk_div_reg/Q
                         net (fo=2, routed)           0.185     0.326    DUT/clk_div
    SLICE_X52Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.371 r  DUT/clk_div_i_1/O
                         net (fo=1, routed)           0.000     0.371    DUT/clk_div_i_1_n_2
    SLICE_X52Y46         FDRE                                         r  DUT/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_width_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            pwm_width_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.203ns (51.849%)  route 0.189ns (48.151%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y42        LDCE                         0.000     0.000 r  pwm_width_reg[0]/G
    SLICE_X107Y42        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  pwm_width_reg[0]/Q
                         net (fo=5, routed)           0.133     0.291    DUT/Q[0]
    SLICE_X106Y42        LUT6 (Prop_lut6_I0_O)        0.045     0.336 r  DUT/pwm_width_reg[0]_i_1/O
                         net (fo=1, routed)           0.055     0.392    DUT_n_38
    SLICE_X107Y42        LDCE                                         r  pwm_width_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/counter_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDRE                         0.000     0.000 r  DUT/counter_reg[10]/C
    SLICE_X50Y45         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     0.289    DUT/counter_reg[10]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DUT/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    DUT/counter_reg[8]_i_1_n_7
    SLICE_X50Y45         FDRE                                         r  DUT/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/counter_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/counter_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE                         0.000     0.000 r  DUT/counter_reg[14]/C
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/counter_reg[14]/Q
                         net (fo=2, routed)           0.125     0.289    DUT/counter_reg[14]
    SLICE_X50Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DUT/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    DUT/counter_reg[12]_i_1_n_7
    SLICE_X50Y46         FDRE                                         r  DUT/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE                         0.000     0.000 r  DUT/counter_reg[18]/C
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     0.289    DUT/counter_reg[18]
    SLICE_X50Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DUT/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    DUT/counter_reg[16]_i_1_n_7
    SLICE_X50Y47         FDRE                                         r  DUT/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE                         0.000     0.000 r  DUT/counter_reg[22]/C
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/counter_reg[22]/Q
                         net (fo=2, routed)           0.125     0.289    DUT/counter_reg[22]
    SLICE_X50Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DUT/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    DUT/counter_reg[20]_i_1_n_7
    SLICE_X50Y48         FDRE                                         r  DUT/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y49         FDRE                         0.000     0.000 r  DUT/counter_reg[26]/C
    SLICE_X50Y49         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/counter_reg[26]/Q
                         net (fo=2, routed)           0.125     0.289    DUT/counter_reg[26]
    SLICE_X50Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DUT/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    DUT/counter_reg[24]_i_1_n_7
    SLICE_X50Y49         FDRE                                         r  DUT/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y43         FDRE                         0.000     0.000 r  DUT/counter_reg[2]/C
    SLICE_X50Y43         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/counter_reg[2]/Q
                         net (fo=2, routed)           0.125     0.289    DUT/counter_reg[2]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DUT/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.399    DUT/counter_reg[0]_i_2_n_7
    SLICE_X50Y43         FDRE                                         r  DUT/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/counter_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE                         0.000     0.000 r  DUT/counter_reg[30]/C
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/counter_reg[30]/Q
                         net (fo=2, routed)           0.125     0.289    DUT/counter_reg[30]
    SLICE_X50Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DUT/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    DUT/counter_reg[28]_i_1_n_7
    SLICE_X50Y50         FDRE                                         r  DUT/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DUT/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DUT/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE                         0.000     0.000 r  DUT/counter_reg[6]/C
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  DUT/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     0.289    DUT/counter_reg[6]
    SLICE_X50Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     0.399 r  DUT/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.399    DUT/counter_reg[4]_i_1_n_7
    SLICE_X50Y44         FDRE                                         r  DUT/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------





