
16_SendingCmplxDataWithQueues.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ff4  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  080061c4  080061c4  000071c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062ac  080062ac  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080062ac  080062ac  000072ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062b4  080062b4  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062b4  080062b4  000072b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080062b8  080062b8  000072b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080062bc  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004b5c  2000006c  08006328  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004bc8  08006328  00008bc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000175c8  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003523  00000000  00000000  0001f664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001500  00000000  00000000  00022b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000104c  00000000  00000000  00024088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000496d  00000000  00000000  000250d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016caf  00000000  00000000  00029a41  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dd25d  00000000  00000000  000406f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011d94d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006004  00000000  00000000  0011d990  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  00123994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000006c 	.word	0x2000006c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080061ac 	.word	0x080061ac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000070 	.word	0x20000070
 800020c:	080061ac 	.word	0x080061ac

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <uart2_write>:
void SystemClock_Config(void);
static void MX_GPIO_Init(void);
static void MX_USART2_UART_Init(void);

int uart2_write(int ch)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	/*Make sure the transmit data register is empty*/
	while(!(USART2->SR & USART_SR_TXE)){}
 80005e4:	bf00      	nop
 80005e6:	4b08      	ldr	r3, [pc, #32]	@ (8000608 <uart2_write+0x2c>)
 80005e8:	681b      	ldr	r3, [r3, #0]
 80005ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d0f9      	beq.n	80005e6 <uart2_write+0xa>

	 /*Write to transmit data register*/
	USART2->DR	=  (ch & 0xFF);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	4a04      	ldr	r2, [pc, #16]	@ (8000608 <uart2_write+0x2c>)
 80005f6:	b2db      	uxtb	r3, r3
 80005f8:	6053      	str	r3, [r2, #4]
	return ch;
 80005fa:	687b      	ldr	r3, [r7, #4]
}
 80005fc:	4618      	mov	r0, r3
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr
 8000608:	40004400 	.word	0x40004400

0800060c <main>:

TaskHandle_t hum_task_handle, press_task_handle, receiver_handle;
QueueHandle_t xQueue;

int main(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af02      	add	r7, sp, #8


  HAL_Init(); //hardware abstraction layer
 8000612:	f000 fba3 	bl	8000d5c <HAL_Init>
  SystemClock_Config();
 8000616:	f000 f897 	bl	8000748 <SystemClock_Config>
  MX_GPIO_Init();
 800061a:	f000 f92d 	bl	8000878 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800061e:	f000 f901 	bl	8000824 <MX_USART2_UART_Init>

  //create queue to hold a maximum of 3 structures

  xQueue = xQueueCreate(3,sizeof(Data_t));
 8000622:	2200      	movs	r2, #0
 8000624:	2102      	movs	r1, #2
 8000626:	2003      	movs	r0, #3
 8000628:	f002 fbc3 	bl	8002db2 <xQueueGenericCreate>
 800062c:	4603      	mov	r3, r0
 800062e:	4a13      	ldr	r2, [pc, #76]	@ (800067c <main+0x70>)
 8000630:	6013      	str	r3, [r2, #0]

  //create a receiver task  with a priority of 1
  xTaskCreate(ReceiverTask, "Receiver Task", 100, NULL, 1, &receiver_handle);
 8000632:	4b13      	ldr	r3, [pc, #76]	@ (8000680 <main+0x74>)
 8000634:	9301      	str	r3, [sp, #4]
 8000636:	2301      	movs	r3, #1
 8000638:	9300      	str	r3, [sp, #0]
 800063a:	2300      	movs	r3, #0
 800063c:	2264      	movs	r2, #100	@ 0x64
 800063e:	4911      	ldr	r1, [pc, #68]	@ (8000684 <main+0x78>)
 8000640:	4811      	ldr	r0, [pc, #68]	@ (8000688 <main+0x7c>)
 8000642:	f003 f865 	bl	8003710 <xTaskCreate>


 //Create task to send humidity data with a priority of 2
  xTaskCreate(SenderTask, "Humidity Sender Task ", 100, (void *) &(xStructsToSend[0]), 2, &hum_task_handle);
 8000646:	4b11      	ldr	r3, [pc, #68]	@ (800068c <main+0x80>)
 8000648:	9301      	str	r3, [sp, #4]
 800064a:	2302      	movs	r3, #2
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	4b10      	ldr	r3, [pc, #64]	@ (8000690 <main+0x84>)
 8000650:	2264      	movs	r2, #100	@ 0x64
 8000652:	4910      	ldr	r1, [pc, #64]	@ (8000694 <main+0x88>)
 8000654:	4810      	ldr	r0, [pc, #64]	@ (8000698 <main+0x8c>)
 8000656:	f003 f85b 	bl	8003710 <xTaskCreate>

  //Create task to send pressure data with a priority of 2
  xTaskCreate(SenderTask, "Pressure Sender Task ", 100, (void *) &(xStructsToSend[1]), 2, &press_task_handle);
 800065a:	4b10      	ldr	r3, [pc, #64]	@ (800069c <main+0x90>)
 800065c:	9301      	str	r3, [sp, #4]
 800065e:	2302      	movs	r3, #2
 8000660:	9300      	str	r3, [sp, #0]
 8000662:	4b0f      	ldr	r3, [pc, #60]	@ (80006a0 <main+0x94>)
 8000664:	2264      	movs	r2, #100	@ 0x64
 8000666:	490f      	ldr	r1, [pc, #60]	@ (80006a4 <main+0x98>)
 8000668:	480b      	ldr	r0, [pc, #44]	@ (8000698 <main+0x8c>)
 800066a:	f003 f851 	bl	8003710 <xTaskCreate>

  vTaskStartScheduler();
 800066e:	f003 f995 	bl	800399c <vTaskStartScheduler>

  return 0;
 8000672:	2300      	movs	r3, #0

}
 8000674:	4618      	mov	r0, r3
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	200000dc 	.word	0x200000dc
 8000680:	200000d8 	.word	0x200000d8
 8000684:	080061c4 	.word	0x080061c4
 8000688:	080006a9 	.word	0x080006a9
 800068c:	200000d0 	.word	0x200000d0
 8000690:	0800625c 	.word	0x0800625c
 8000694:	080061d4 	.word	0x080061d4
 8000698:	080006f5 	.word	0x080006f5
 800069c:	200000d4 	.word	0x200000d4
 80006a0:	0800625e 	.word	0x0800625e
 80006a4:	080061ec 	.word	0x080061ec

080006a8 <ReceiverTask>:

void ReceiverTask(void * pvParameters)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b084      	sub	sp, #16
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]

	BaseType_t qStatus;

	while(1)
	{
		qStatus = xQueueReceive(xQueue, &xReceivedStructure, 0);
 80006b0:	4b0d      	ldr	r3, [pc, #52]	@ (80006e8 <ReceiverTask+0x40>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	f107 0108 	add.w	r1, r7, #8
 80006b8:	2200      	movs	r2, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f002 fd78 	bl	80031b0 <xQueueReceive>
 80006c0:	60f8      	str	r0, [r7, #12]

		if(qStatus == pdPASS)
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	2b01      	cmp	r3, #1
 80006c6:	d1f3      	bne.n	80006b0 <ReceiverTask+0x8>
		{
			if(xReceivedStructure.sDataSource == humidity_sensor)
 80006c8:	7a7b      	ldrb	r3, [r7, #9]
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d105      	bne.n	80006da <ReceiverTask+0x32>
			{
				printf("Humidity sensor value = %d \n\r", xReceivedStructure.ucValue);
 80006ce:	7a3b      	ldrb	r3, [r7, #8]
 80006d0:	4619      	mov	r1, r3
 80006d2:	4806      	ldr	r0, [pc, #24]	@ (80006ec <ReceiverTask+0x44>)
 80006d4:	f004 fef2 	bl	80054bc <iprintf>
 80006d8:	e7ea      	b.n	80006b0 <ReceiverTask+0x8>
			}
			else{
				printf("Pressure sensor value = %d \n\r", xReceivedStructure.ucValue);
 80006da:	7a3b      	ldrb	r3, [r7, #8]
 80006dc:	4619      	mov	r1, r3
 80006de:	4804      	ldr	r0, [pc, #16]	@ (80006f0 <ReceiverTask+0x48>)
 80006e0:	f004 feec 	bl	80054bc <iprintf>
		qStatus = xQueueReceive(xQueue, &xReceivedStructure, 0);
 80006e4:	e7e4      	b.n	80006b0 <ReceiverTask+0x8>
 80006e6:	bf00      	nop
 80006e8:	200000dc 	.word	0x200000dc
 80006ec:	08006204 	.word	0x08006204
 80006f0:	08006224 	.word	0x08006224

080006f4 <SenderTask>:
		}
	}
}

void SenderTask(void * pvParameters)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b086      	sub	sp, #24
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
	BaseType_t qStatus;

	const TickType_t wait_time = pdMS_TO_TICKS(200);
 80006fc:	23c8      	movs	r3, #200	@ 0xc8
 80006fe:	613b      	str	r3, [r7, #16]

	while(1)
	{
		qStatus = xQueueSend(xQueue,pvParameters,wait_time);
 8000700:	4b09      	ldr	r3, [pc, #36]	@ (8000728 <SenderTask+0x34>)
 8000702:	6818      	ldr	r0, [r3, #0]
 8000704:	2300      	movs	r3, #0
 8000706:	693a      	ldr	r2, [r7, #16]
 8000708:	6879      	ldr	r1, [r7, #4]
 800070a:	f002 fbb1 	bl	8002e70 <xQueueGenericSend>
 800070e:	60f8      	str	r0, [r7, #12]
		if(qStatus != pdPASS)
		{
			//Do something
		}
		for(int i = 0; i< 100000; i++){}
 8000710:	2300      	movs	r3, #0
 8000712:	617b      	str	r3, [r7, #20]
 8000714:	e002      	b.n	800071c <SenderTask+0x28>
 8000716:	697b      	ldr	r3, [r7, #20]
 8000718:	3301      	adds	r3, #1
 800071a:	617b      	str	r3, [r7, #20]
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	4a03      	ldr	r2, [pc, #12]	@ (800072c <SenderTask+0x38>)
 8000720:	4293      	cmp	r3, r2
 8000722:	ddf8      	ble.n	8000716 <SenderTask+0x22>
		qStatus = xQueueSend(xQueue,pvParameters,wait_time);
 8000724:	e7ec      	b.n	8000700 <SenderTask+0xc>
 8000726:	bf00      	nop
 8000728:	200000dc 	.word	0x200000dc
 800072c:	0001869f 	.word	0x0001869f

08000730 <__io_putchar>:
}



int __io_putchar(int ch)
{
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
	uart2_write(ch); //hover over defined functions to see parameters
 8000738:	6878      	ldr	r0, [r7, #4]
 800073a:	f7ff ff4f 	bl	80005dc <uart2_write>
	return ch; //large timeout in UART transmit so use simple uart transmit funciton
 800073e:	687b      	ldr	r3, [r7, #4]
}
 8000740:	4618      	mov	r0, r3
 8000742:	3708      	adds	r7, #8
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}

08000748 <SystemClock_Config>:


void SystemClock_Config(void)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b094      	sub	sp, #80	@ 0x50
 800074c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800074e:	f107 031c 	add.w	r3, r7, #28
 8000752:	2234      	movs	r2, #52	@ 0x34
 8000754:	2100      	movs	r1, #0
 8000756:	4618      	mov	r0, r3
 8000758:	f004 fec2 	bl	80054e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800075c:	f107 0308 	add.w	r3, r7, #8
 8000760:	2200      	movs	r2, #0
 8000762:	601a      	str	r2, [r3, #0]
 8000764:	605a      	str	r2, [r3, #4]
 8000766:	609a      	str	r2, [r3, #8]
 8000768:	60da      	str	r2, [r3, #12]
 800076a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800076c:	2300      	movs	r3, #0
 800076e:	607b      	str	r3, [r7, #4]
 8000770:	4b2a      	ldr	r3, [pc, #168]	@ (800081c <SystemClock_Config+0xd4>)
 8000772:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000774:	4a29      	ldr	r2, [pc, #164]	@ (800081c <SystemClock_Config+0xd4>)
 8000776:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800077a:	6413      	str	r3, [r2, #64]	@ 0x40
 800077c:	4b27      	ldr	r3, [pc, #156]	@ (800081c <SystemClock_Config+0xd4>)
 800077e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000780:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000784:	607b      	str	r3, [r7, #4]
 8000786:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000788:	2300      	movs	r3, #0
 800078a:	603b      	str	r3, [r7, #0]
 800078c:	4b24      	ldr	r3, [pc, #144]	@ (8000820 <SystemClock_Config+0xd8>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000794:	4a22      	ldr	r2, [pc, #136]	@ (8000820 <SystemClock_Config+0xd8>)
 8000796:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800079a:	6013      	str	r3, [r2, #0]
 800079c:	4b20      	ldr	r3, [pc, #128]	@ (8000820 <SystemClock_Config+0xd8>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007a4:	603b      	str	r3, [r7, #0]
 80007a6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007a8:	2302      	movs	r3, #2
 80007aa:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007ac:	2301      	movs	r3, #1
 80007ae:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007b0:	2310      	movs	r3, #16
 80007b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007b4:	2302      	movs	r3, #2
 80007b6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007b8:	2300      	movs	r3, #0
 80007ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007bc:	2310      	movs	r3, #16
 80007be:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007c0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80007c4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007c6:	2304      	movs	r3, #4
 80007c8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007ca:	2302      	movs	r3, #2
 80007cc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ce:	2302      	movs	r3, #2
 80007d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007d2:	f107 031c 	add.w	r3, r7, #28
 80007d6:	4618      	mov	r0, r3
 80007d8:	f001 f90e 	bl	80019f8 <HAL_RCC_OscConfig>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007e2:	f000 f8c9 	bl	8000978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007e6:	230f      	movs	r3, #15
 80007e8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ea:	2302      	movs	r3, #2
 80007ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007ee:	2300      	movs	r3, #0
 80007f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007f2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007f6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007f8:	2300      	movs	r3, #0
 80007fa:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007fc:	f107 0308 	add.w	r3, r7, #8
 8000800:	2102      	movs	r1, #2
 8000802:	4618      	mov	r0, r3
 8000804:	f000 fd7c 	bl	8001300 <HAL_RCC_ClockConfig>
 8000808:	4603      	mov	r3, r0
 800080a:	2b00      	cmp	r3, #0
 800080c:	d001      	beq.n	8000812 <SystemClock_Config+0xca>
  {
    Error_Handler();
 800080e:	f000 f8b3 	bl	8000978 <Error_Handler>
  }
}
 8000812:	bf00      	nop
 8000814:	3750      	adds	r7, #80	@ 0x50
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
 800081a:	bf00      	nop
 800081c:	40023800 	.word	0x40023800
 8000820:	40007000 	.word	0x40007000

08000824 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000828:	4b11      	ldr	r3, [pc, #68]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800082a:	4a12      	ldr	r2, [pc, #72]	@ (8000874 <MX_USART2_UART_Init+0x50>)
 800082c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800082e:	4b10      	ldr	r3, [pc, #64]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000830:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000834:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000836:	4b0e      	ldr	r3, [pc, #56]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000838:	2200      	movs	r2, #0
 800083a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800083c:	4b0c      	ldr	r3, [pc, #48]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800083e:	2200      	movs	r2, #0
 8000840:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000842:	4b0b      	ldr	r3, [pc, #44]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000844:	2200      	movs	r2, #0
 8000846:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000848:	4b09      	ldr	r3, [pc, #36]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800084a:	220c      	movs	r2, #12
 800084c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800084e:	4b08      	ldr	r3, [pc, #32]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000854:	4b06      	ldr	r3, [pc, #24]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 8000856:	2200      	movs	r2, #0
 8000858:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800085a:	4805      	ldr	r0, [pc, #20]	@ (8000870 <MX_USART2_UART_Init+0x4c>)
 800085c:	f001 fe06 	bl	800246c <HAL_UART_Init>
 8000860:	4603      	mov	r3, r0
 8000862:	2b00      	cmp	r3, #0
 8000864:	d001      	beq.n	800086a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000866:	f000 f887 	bl	8000978 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
 800086e:	bf00      	nop
 8000870:	20000088 	.word	0x20000088
 8000874:	40004400 	.word	0x40004400

08000878 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	@ 0x28
 800087c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800087e:	f107 0314 	add.w	r3, r7, #20
 8000882:	2200      	movs	r2, #0
 8000884:	601a      	str	r2, [r3, #0]
 8000886:	605a      	str	r2, [r3, #4]
 8000888:	609a      	str	r2, [r3, #8]
 800088a:	60da      	str	r2, [r3, #12]
 800088c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800088e:	2300      	movs	r3, #0
 8000890:	613b      	str	r3, [r7, #16]
 8000892:	4b2d      	ldr	r3, [pc, #180]	@ (8000948 <MX_GPIO_Init+0xd0>)
 8000894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000896:	4a2c      	ldr	r2, [pc, #176]	@ (8000948 <MX_GPIO_Init+0xd0>)
 8000898:	f043 0304 	orr.w	r3, r3, #4
 800089c:	6313      	str	r3, [r2, #48]	@ 0x30
 800089e:	4b2a      	ldr	r3, [pc, #168]	@ (8000948 <MX_GPIO_Init+0xd0>)
 80008a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008a2:	f003 0304 	and.w	r3, r3, #4
 80008a6:	613b      	str	r3, [r7, #16]
 80008a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008aa:	2300      	movs	r3, #0
 80008ac:	60fb      	str	r3, [r7, #12]
 80008ae:	4b26      	ldr	r3, [pc, #152]	@ (8000948 <MX_GPIO_Init+0xd0>)
 80008b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008b2:	4a25      	ldr	r2, [pc, #148]	@ (8000948 <MX_GPIO_Init+0xd0>)
 80008b4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ba:	4b23      	ldr	r3, [pc, #140]	@ (8000948 <MX_GPIO_Init+0xd0>)
 80008bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008c2:	60fb      	str	r3, [r7, #12]
 80008c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008c6:	2300      	movs	r3, #0
 80008c8:	60bb      	str	r3, [r7, #8]
 80008ca:	4b1f      	ldr	r3, [pc, #124]	@ (8000948 <MX_GPIO_Init+0xd0>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	4a1e      	ldr	r2, [pc, #120]	@ (8000948 <MX_GPIO_Init+0xd0>)
 80008d0:	f043 0301 	orr.w	r3, r3, #1
 80008d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008d6:	4b1c      	ldr	r3, [pc, #112]	@ (8000948 <MX_GPIO_Init+0xd0>)
 80008d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008da:	f003 0301 	and.w	r3, r3, #1
 80008de:	60bb      	str	r3, [r7, #8]
 80008e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e2:	2300      	movs	r3, #0
 80008e4:	607b      	str	r3, [r7, #4]
 80008e6:	4b18      	ldr	r3, [pc, #96]	@ (8000948 <MX_GPIO_Init+0xd0>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	4a17      	ldr	r2, [pc, #92]	@ (8000948 <MX_GPIO_Init+0xd0>)
 80008ec:	f043 0302 	orr.w	r3, r3, #2
 80008f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80008f2:	4b15      	ldr	r3, [pc, #84]	@ (8000948 <MX_GPIO_Init+0xd0>)
 80008f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f6:	f003 0302 	and.w	r3, r3, #2
 80008fa:	607b      	str	r3, [r7, #4]
 80008fc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008fe:	2200      	movs	r2, #0
 8000900:	2120      	movs	r1, #32
 8000902:	4812      	ldr	r0, [pc, #72]	@ (800094c <MX_GPIO_Init+0xd4>)
 8000904:	f000 fce2 	bl	80012cc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000908:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800090c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800090e:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000912:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000914:	2300      	movs	r3, #0
 8000916:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000918:	f107 0314 	add.w	r3, r7, #20
 800091c:	4619      	mov	r1, r3
 800091e:	480c      	ldr	r0, [pc, #48]	@ (8000950 <MX_GPIO_Init+0xd8>)
 8000920:	f000 fb40 	bl	8000fa4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000924:	2320      	movs	r3, #32
 8000926:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000928:	2301      	movs	r3, #1
 800092a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092c:	2300      	movs	r3, #0
 800092e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000930:	2300      	movs	r3, #0
 8000932:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000934:	f107 0314 	add.w	r3, r7, #20
 8000938:	4619      	mov	r1, r3
 800093a:	4804      	ldr	r0, [pc, #16]	@ (800094c <MX_GPIO_Init+0xd4>)
 800093c:	f000 fb32 	bl	8000fa4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000940:	bf00      	nop
 8000942:	3728      	adds	r7, #40	@ 0x28
 8000944:	46bd      	mov	sp, r7
 8000946:	bd80      	pop	{r7, pc}
 8000948:	40023800 	.word	0x40023800
 800094c:	40020000 	.word	0x40020000
 8000950:	40020800 	.word	0x40020800

08000954 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	4a04      	ldr	r2, [pc, #16]	@ (8000974 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000962:	4293      	cmp	r3, r2
 8000964:	d101      	bne.n	800096a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000966:	f000 fa1b 	bl	8000da0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800096a:	bf00      	nop
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40010000 	.word	0x40010000

08000978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800097c:	b672      	cpsid	i
}
 800097e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000980:	bf00      	nop
 8000982:	e7fd      	b.n	8000980 <Error_Handler+0x8>

08000984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b082      	sub	sp, #8
 8000988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	607b      	str	r3, [r7, #4]
 800098e:	4b12      	ldr	r3, [pc, #72]	@ (80009d8 <HAL_MspInit+0x54>)
 8000990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000992:	4a11      	ldr	r2, [pc, #68]	@ (80009d8 <HAL_MspInit+0x54>)
 8000994:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000998:	6453      	str	r3, [r2, #68]	@ 0x44
 800099a:	4b0f      	ldr	r3, [pc, #60]	@ (80009d8 <HAL_MspInit+0x54>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800099e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80009a2:	607b      	str	r3, [r7, #4]
 80009a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	603b      	str	r3, [r7, #0]
 80009aa:	4b0b      	ldr	r3, [pc, #44]	@ (80009d8 <HAL_MspInit+0x54>)
 80009ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ae:	4a0a      	ldr	r2, [pc, #40]	@ (80009d8 <HAL_MspInit+0x54>)
 80009b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80009b6:	4b08      	ldr	r3, [pc, #32]	@ (80009d8 <HAL_MspInit+0x54>)
 80009b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009be:	603b      	str	r3, [r7, #0]
 80009c0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80009c2:	2200      	movs	r2, #0
 80009c4:	210f      	movs	r1, #15
 80009c6:	f06f 0001 	mvn.w	r0, #1
 80009ca:	f000 fac1 	bl	8000f50 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009ce:	bf00      	nop
 80009d0:	3708      	adds	r7, #8
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bd80      	pop	{r7, pc}
 80009d6:	bf00      	nop
 80009d8:	40023800 	.word	0x40023800

080009dc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009dc:	b580      	push	{r7, lr}
 80009de:	b08a      	sub	sp, #40	@ 0x28
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e4:	f107 0314 	add.w	r3, r7, #20
 80009e8:	2200      	movs	r2, #0
 80009ea:	601a      	str	r2, [r3, #0]
 80009ec:	605a      	str	r2, [r3, #4]
 80009ee:	609a      	str	r2, [r3, #8]
 80009f0:	60da      	str	r2, [r3, #12]
 80009f2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	4a19      	ldr	r2, [pc, #100]	@ (8000a60 <HAL_UART_MspInit+0x84>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d12b      	bne.n	8000a56 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009fe:	2300      	movs	r3, #0
 8000a00:	613b      	str	r3, [r7, #16]
 8000a02:	4b18      	ldr	r3, [pc, #96]	@ (8000a64 <HAL_UART_MspInit+0x88>)
 8000a04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a06:	4a17      	ldr	r2, [pc, #92]	@ (8000a64 <HAL_UART_MspInit+0x88>)
 8000a08:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a0c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000a0e:	4b15      	ldr	r3, [pc, #84]	@ (8000a64 <HAL_UART_MspInit+0x88>)
 8000a10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000a12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a16:	613b      	str	r3, [r7, #16]
 8000a18:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	60fb      	str	r3, [r7, #12]
 8000a1e:	4b11      	ldr	r3, [pc, #68]	@ (8000a64 <HAL_UART_MspInit+0x88>)
 8000a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a22:	4a10      	ldr	r2, [pc, #64]	@ (8000a64 <HAL_UART_MspInit+0x88>)
 8000a24:	f043 0301 	orr.w	r3, r3, #1
 8000a28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a2a:	4b0e      	ldr	r3, [pc, #56]	@ (8000a64 <HAL_UART_MspInit+0x88>)
 8000a2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a2e:	f003 0301 	and.w	r3, r3, #1
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000a36:	230c      	movs	r3, #12
 8000a38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a3a:	2302      	movs	r3, #2
 8000a3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a42:	2303      	movs	r3, #3
 8000a44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a46:	2307      	movs	r3, #7
 8000a48:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a4a:	f107 0314 	add.w	r3, r7, #20
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4805      	ldr	r0, [pc, #20]	@ (8000a68 <HAL_UART_MspInit+0x8c>)
 8000a52:	f000 faa7 	bl	8000fa4 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8000a56:	bf00      	nop
 8000a58:	3728      	adds	r7, #40	@ 0x28
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
 8000a5e:	bf00      	nop
 8000a60:	40004400 	.word	0x40004400
 8000a64:	40023800 	.word	0x40023800
 8000a68:	40020000 	.word	0x40020000

08000a6c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b08c      	sub	sp, #48	@ 0x30
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000a74:	2300      	movs	r3, #0
 8000a76:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	60bb      	str	r3, [r7, #8]
 8000a80:	4b2e      	ldr	r3, [pc, #184]	@ (8000b3c <HAL_InitTick+0xd0>)
 8000a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a84:	4a2d      	ldr	r2, [pc, #180]	@ (8000b3c <HAL_InitTick+0xd0>)
 8000a86:	f043 0301 	orr.w	r3, r3, #1
 8000a8a:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a8c:	4b2b      	ldr	r3, [pc, #172]	@ (8000b3c <HAL_InitTick+0xd0>)
 8000a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a90:	f003 0301 	and.w	r3, r3, #1
 8000a94:	60bb      	str	r3, [r7, #8]
 8000a96:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a98:	f107 020c 	add.w	r2, r7, #12
 8000a9c:	f107 0310 	add.w	r3, r7, #16
 8000aa0:	4611      	mov	r1, r2
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	f000 fd46 	bl	8001534 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000aa8:	f000 fd30 	bl	800150c <HAL_RCC_GetPCLK2Freq>
 8000aac:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000aae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ab0:	4a23      	ldr	r2, [pc, #140]	@ (8000b40 <HAL_InitTick+0xd4>)
 8000ab2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab6:	0c9b      	lsrs	r3, r3, #18
 8000ab8:	3b01      	subs	r3, #1
 8000aba:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000abc:	4b21      	ldr	r3, [pc, #132]	@ (8000b44 <HAL_InitTick+0xd8>)
 8000abe:	4a22      	ldr	r2, [pc, #136]	@ (8000b48 <HAL_InitTick+0xdc>)
 8000ac0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000ac2:	4b20      	ldr	r3, [pc, #128]	@ (8000b44 <HAL_InitTick+0xd8>)
 8000ac4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ac8:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000aca:	4a1e      	ldr	r2, [pc, #120]	@ (8000b44 <HAL_InitTick+0xd8>)
 8000acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ace:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000ad0:	4b1c      	ldr	r3, [pc, #112]	@ (8000b44 <HAL_InitTick+0xd8>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad6:	4b1b      	ldr	r3, [pc, #108]	@ (8000b44 <HAL_InitTick+0xd8>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000adc:	4b19      	ldr	r3, [pc, #100]	@ (8000b44 <HAL_InitTick+0xd8>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000ae2:	4818      	ldr	r0, [pc, #96]	@ (8000b44 <HAL_InitTick+0xd8>)
 8000ae4:	f001 fa26 	bl	8001f34 <HAL_TIM_Base_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000aee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d11b      	bne.n	8000b2e <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000af6:	4813      	ldr	r0, [pc, #76]	@ (8000b44 <HAL_InitTick+0xd8>)
 8000af8:	f001 fa76 	bl	8001fe8 <HAL_TIM_Base_Start_IT>
 8000afc:	4603      	mov	r3, r0
 8000afe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b02:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d111      	bne.n	8000b2e <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000b0a:	2019      	movs	r0, #25
 8000b0c:	f000 fa3c 	bl	8000f88 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2b0f      	cmp	r3, #15
 8000b14:	d808      	bhi.n	8000b28 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000b16:	2200      	movs	r2, #0
 8000b18:	6879      	ldr	r1, [r7, #4]
 8000b1a:	2019      	movs	r0, #25
 8000b1c:	f000 fa18 	bl	8000f50 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b20:	4a0a      	ldr	r2, [pc, #40]	@ (8000b4c <HAL_InitTick+0xe0>)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	6013      	str	r3, [r2, #0]
 8000b26:	e002      	b.n	8000b2e <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b28:	2301      	movs	r3, #1
 8000b2a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	3730      	adds	r7, #48	@ 0x30
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bd80      	pop	{r7, pc}
 8000b3a:	bf00      	nop
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	431bde83 	.word	0x431bde83
 8000b44:	200000e0 	.word	0x200000e0
 8000b48:	40010000 	.word	0x40010000
 8000b4c:	20000004 	.word	0x20000004

08000b50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000b54:	bf00      	nop
 8000b56:	e7fd      	b.n	8000b54 <NMI_Handler+0x4>

08000b58 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b5c:	bf00      	nop
 8000b5e:	e7fd      	b.n	8000b5c <HardFault_Handler+0x4>

08000b60 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b64:	bf00      	nop
 8000b66:	e7fd      	b.n	8000b64 <MemManage_Handler+0x4>

08000b68 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b6c:	bf00      	nop
 8000b6e:	e7fd      	b.n	8000b6c <BusFault_Handler+0x4>

08000b70 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b74:	bf00      	nop
 8000b76:	e7fd      	b.n	8000b74 <UsageFault_Handler+0x4>

08000b78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b78:	b480      	push	{r7}
 8000b7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b7c:	bf00      	nop
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
	...

08000b88 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000b8c:	4802      	ldr	r0, [pc, #8]	@ (8000b98 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000b8e:	f001 fa9b 	bl	80020c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	200000e0 	.word	0x200000e0

08000b9c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b086      	sub	sp, #24
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	60f8      	str	r0, [r7, #12]
 8000ba4:	60b9      	str	r1, [r7, #8]
 8000ba6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ba8:	2300      	movs	r3, #0
 8000baa:	617b      	str	r3, [r7, #20]
 8000bac:	e00a      	b.n	8000bc4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000bae:	f3af 8000 	nop.w
 8000bb2:	4601      	mov	r1, r0
 8000bb4:	68bb      	ldr	r3, [r7, #8]
 8000bb6:	1c5a      	adds	r2, r3, #1
 8000bb8:	60ba      	str	r2, [r7, #8]
 8000bba:	b2ca      	uxtb	r2, r1
 8000bbc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bbe:	697b      	ldr	r3, [r7, #20]
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	617b      	str	r3, [r7, #20]
 8000bc4:	697a      	ldr	r2, [r7, #20]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	429a      	cmp	r2, r3
 8000bca:	dbf0      	blt.n	8000bae <_read+0x12>
  }

  return len;
 8000bcc:	687b      	ldr	r3, [r7, #4]
}
 8000bce:	4618      	mov	r0, r3
 8000bd0:	3718      	adds	r7, #24
 8000bd2:	46bd      	mov	sp, r7
 8000bd4:	bd80      	pop	{r7, pc}

08000bd6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000bd6:	b580      	push	{r7, lr}
 8000bd8:	b086      	sub	sp, #24
 8000bda:	af00      	add	r7, sp, #0
 8000bdc:	60f8      	str	r0, [r7, #12]
 8000bde:	60b9      	str	r1, [r7, #8]
 8000be0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000be2:	2300      	movs	r3, #0
 8000be4:	617b      	str	r3, [r7, #20]
 8000be6:	e009      	b.n	8000bfc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	1c5a      	adds	r2, r3, #1
 8000bec:	60ba      	str	r2, [r7, #8]
 8000bee:	781b      	ldrb	r3, [r3, #0]
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f7ff fd9d 	bl	8000730 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000bf6:	697b      	ldr	r3, [r7, #20]
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	617b      	str	r3, [r7, #20]
 8000bfc:	697a      	ldr	r2, [r7, #20]
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	dbf1      	blt.n	8000be8 <_write+0x12>
  }
  return len;
 8000c04:	687b      	ldr	r3, [r7, #4]
}
 8000c06:	4618      	mov	r0, r3
 8000c08:	3718      	adds	r7, #24
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	bd80      	pop	{r7, pc}

08000c0e <_close>:

int _close(int file)
{
 8000c0e:	b480      	push	{r7}
 8000c10:	b083      	sub	sp, #12
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000c16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr

08000c26 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000c26:	b480      	push	{r7}
 8000c28:	b083      	sub	sp, #12
 8000c2a:	af00      	add	r7, sp, #0
 8000c2c:	6078      	str	r0, [r7, #4]
 8000c2e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000c36:	605a      	str	r2, [r3, #4]
  return 0;
 8000c38:	2300      	movs	r3, #0
}
 8000c3a:	4618      	mov	r0, r3
 8000c3c:	370c      	adds	r7, #12
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c44:	4770      	bx	lr

08000c46 <_isatty>:

int _isatty(int file)
{
 8000c46:	b480      	push	{r7}
 8000c48:	b083      	sub	sp, #12
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000c4e:	2301      	movs	r3, #1
}
 8000c50:	4618      	mov	r0, r3
 8000c52:	370c      	adds	r7, #12
 8000c54:	46bd      	mov	sp, r7
 8000c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5a:	4770      	bx	lr

08000c5c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	60f8      	str	r0, [r7, #12]
 8000c64:	60b9      	str	r1, [r7, #8]
 8000c66:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000c68:	2300      	movs	r3, #0
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3714      	adds	r7, #20
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c74:	4770      	bx	lr
	...

08000c78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c80:	4a14      	ldr	r2, [pc, #80]	@ (8000cd4 <_sbrk+0x5c>)
 8000c82:	4b15      	ldr	r3, [pc, #84]	@ (8000cd8 <_sbrk+0x60>)
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c88:	697b      	ldr	r3, [r7, #20]
 8000c8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c8c:	4b13      	ldr	r3, [pc, #76]	@ (8000cdc <_sbrk+0x64>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	2b00      	cmp	r3, #0
 8000c92:	d102      	bne.n	8000c9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c94:	4b11      	ldr	r3, [pc, #68]	@ (8000cdc <_sbrk+0x64>)
 8000c96:	4a12      	ldr	r2, [pc, #72]	@ (8000ce0 <_sbrk+0x68>)
 8000c98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c9a:	4b10      	ldr	r3, [pc, #64]	@ (8000cdc <_sbrk+0x64>)
 8000c9c:	681a      	ldr	r2, [r3, #0]
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	4413      	add	r3, r2
 8000ca2:	693a      	ldr	r2, [r7, #16]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d207      	bcs.n	8000cb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ca8:	f004 fc22 	bl	80054f0 <__errno>
 8000cac:	4603      	mov	r3, r0
 8000cae:	220c      	movs	r2, #12
 8000cb0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000cb6:	e009      	b.n	8000ccc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cb8:	4b08      	ldr	r3, [pc, #32]	@ (8000cdc <_sbrk+0x64>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cbe:	4b07      	ldr	r3, [pc, #28]	@ (8000cdc <_sbrk+0x64>)
 8000cc0:	681a      	ldr	r2, [r3, #0]
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	4a05      	ldr	r2, [pc, #20]	@ (8000cdc <_sbrk+0x64>)
 8000cc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000cca:	68fb      	ldr	r3, [r7, #12]
}
 8000ccc:	4618      	mov	r0, r3
 8000cce:	3718      	adds	r7, #24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}
 8000cd4:	20020000 	.word	0x20020000
 8000cd8:	00000400 	.word	0x00000400
 8000cdc:	20000128 	.word	0x20000128
 8000ce0:	20004bc8 	.word	0x20004bc8

08000ce4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000ce8:	4b06      	ldr	r3, [pc, #24]	@ (8000d04 <SystemInit+0x20>)
 8000cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000cee:	4a05      	ldr	r2, [pc, #20]	@ (8000d04 <SystemInit+0x20>)
 8000cf0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000cf4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000cf8:	bf00      	nop
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	e000ed00 	.word	0xe000ed00

08000d08 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000d08:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000d40 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000d0c:	f7ff ffea 	bl	8000ce4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d10:	480c      	ldr	r0, [pc, #48]	@ (8000d44 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d12:	490d      	ldr	r1, [pc, #52]	@ (8000d48 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d14:	4a0d      	ldr	r2, [pc, #52]	@ (8000d4c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d18:	e002      	b.n	8000d20 <LoopCopyDataInit>

08000d1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d1e:	3304      	adds	r3, #4

08000d20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d24:	d3f9      	bcc.n	8000d1a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d26:	4a0a      	ldr	r2, [pc, #40]	@ (8000d50 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d28:	4c0a      	ldr	r4, [pc, #40]	@ (8000d54 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d2c:	e001      	b.n	8000d32 <LoopFillZerobss>

08000d2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d30:	3204      	adds	r2, #4

08000d32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d34:	d3fb      	bcc.n	8000d2e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8000d36:	f004 fbe1 	bl	80054fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d3a:	f7ff fc67 	bl	800060c <main>
  bx  lr    
 8000d3e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000d40:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000d44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d48:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000d4c:	080062bc 	.word	0x080062bc
  ldr r2, =_sbss
 8000d50:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000d54:	20004bc8 	.word	0x20004bc8

08000d58 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d58:	e7fe      	b.n	8000d58 <ADC_IRQHandler>
	...

08000d5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000d60:	4b0e      	ldr	r3, [pc, #56]	@ (8000d9c <HAL_Init+0x40>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a0d      	ldr	r2, [pc, #52]	@ (8000d9c <HAL_Init+0x40>)
 8000d66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000d6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000d9c <HAL_Init+0x40>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a0a      	ldr	r2, [pc, #40]	@ (8000d9c <HAL_Init+0x40>)
 8000d72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000d76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d78:	4b08      	ldr	r3, [pc, #32]	@ (8000d9c <HAL_Init+0x40>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	4a07      	ldr	r2, [pc, #28]	@ (8000d9c <HAL_Init+0x40>)
 8000d7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d84:	2003      	movs	r0, #3
 8000d86:	f000 f8d8 	bl	8000f3a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000d8a:	200f      	movs	r0, #15
 8000d8c:	f7ff fe6e 	bl	8000a6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000d90:	f7ff fdf8 	bl	8000984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000d94:	2300      	movs	r3, #0
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40023c00 	.word	0x40023c00

08000da0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000da0:	b480      	push	{r7}
 8000da2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000da4:	4b06      	ldr	r3, [pc, #24]	@ (8000dc0 <HAL_IncTick+0x20>)
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	461a      	mov	r2, r3
 8000daa:	4b06      	ldr	r3, [pc, #24]	@ (8000dc4 <HAL_IncTick+0x24>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4413      	add	r3, r2
 8000db0:	4a04      	ldr	r2, [pc, #16]	@ (8000dc4 <HAL_IncTick+0x24>)
 8000db2:	6013      	str	r3, [r2, #0]
}
 8000db4:	bf00      	nop
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	20000008 	.word	0x20000008
 8000dc4:	2000012c 	.word	0x2000012c

08000dc8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0
  return uwTick;
 8000dcc:	4b03      	ldr	r3, [pc, #12]	@ (8000ddc <HAL_GetTick+0x14>)
 8000dce:	681b      	ldr	r3, [r3, #0]
}
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	46bd      	mov	sp, r7
 8000dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd8:	4770      	bx	lr
 8000dda:	bf00      	nop
 8000ddc:	2000012c 	.word	0x2000012c

08000de0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000de0:	b480      	push	{r7}
 8000de2:	b085      	sub	sp, #20
 8000de4:	af00      	add	r7, sp, #0
 8000de6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	f003 0307 	and.w	r3, r3, #7
 8000dee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000df0:	4b0c      	ldr	r3, [pc, #48]	@ (8000e24 <__NVIC_SetPriorityGrouping+0x44>)
 8000df2:	68db      	ldr	r3, [r3, #12]
 8000df4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000df6:	68ba      	ldr	r2, [r7, #8]
 8000df8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000dfc:	4013      	ands	r3, r2
 8000dfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000e00:	68fb      	ldr	r3, [r7, #12]
 8000e02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000e08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000e0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000e10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e12:	4a04      	ldr	r2, [pc, #16]	@ (8000e24 <__NVIC_SetPriorityGrouping+0x44>)
 8000e14:	68bb      	ldr	r3, [r7, #8]
 8000e16:	60d3      	str	r3, [r2, #12]
}
 8000e18:	bf00      	nop
 8000e1a:	3714      	adds	r7, #20
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	e000ed00 	.word	0xe000ed00

08000e28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e2c:	4b04      	ldr	r3, [pc, #16]	@ (8000e40 <__NVIC_GetPriorityGrouping+0x18>)
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	0a1b      	lsrs	r3, r3, #8
 8000e32:	f003 0307 	and.w	r3, r3, #7
}
 8000e36:	4618      	mov	r0, r3
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3e:	4770      	bx	lr
 8000e40:	e000ed00 	.word	0xe000ed00

08000e44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e44:	b480      	push	{r7}
 8000e46:	b083      	sub	sp, #12
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	db0b      	blt.n	8000e6e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e56:	79fb      	ldrb	r3, [r7, #7]
 8000e58:	f003 021f 	and.w	r2, r3, #31
 8000e5c:	4907      	ldr	r1, [pc, #28]	@ (8000e7c <__NVIC_EnableIRQ+0x38>)
 8000e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e62:	095b      	lsrs	r3, r3, #5
 8000e64:	2001      	movs	r0, #1
 8000e66:	fa00 f202 	lsl.w	r2, r0, r2
 8000e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e6e:	bf00      	nop
 8000e70:	370c      	adds	r7, #12
 8000e72:	46bd      	mov	sp, r7
 8000e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e78:	4770      	bx	lr
 8000e7a:	bf00      	nop
 8000e7c:	e000e100 	.word	0xe000e100

08000e80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e80:	b480      	push	{r7}
 8000e82:	b083      	sub	sp, #12
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	4603      	mov	r3, r0
 8000e88:	6039      	str	r1, [r7, #0]
 8000e8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	db0a      	blt.n	8000eaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	b2da      	uxtb	r2, r3
 8000e98:	490c      	ldr	r1, [pc, #48]	@ (8000ecc <__NVIC_SetPriority+0x4c>)
 8000e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e9e:	0112      	lsls	r2, r2, #4
 8000ea0:	b2d2      	uxtb	r2, r2
 8000ea2:	440b      	add	r3, r1
 8000ea4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ea8:	e00a      	b.n	8000ec0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	b2da      	uxtb	r2, r3
 8000eae:	4908      	ldr	r1, [pc, #32]	@ (8000ed0 <__NVIC_SetPriority+0x50>)
 8000eb0:	79fb      	ldrb	r3, [r7, #7]
 8000eb2:	f003 030f 	and.w	r3, r3, #15
 8000eb6:	3b04      	subs	r3, #4
 8000eb8:	0112      	lsls	r2, r2, #4
 8000eba:	b2d2      	uxtb	r2, r2
 8000ebc:	440b      	add	r3, r1
 8000ebe:	761a      	strb	r2, [r3, #24]
}
 8000ec0:	bf00      	nop
 8000ec2:	370c      	adds	r7, #12
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eca:	4770      	bx	lr
 8000ecc:	e000e100 	.word	0xe000e100
 8000ed0:	e000ed00 	.word	0xe000ed00

08000ed4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b089      	sub	sp, #36	@ 0x24
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	60f8      	str	r0, [r7, #12]
 8000edc:	60b9      	str	r1, [r7, #8]
 8000ede:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	f003 0307 	and.w	r3, r3, #7
 8000ee6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ee8:	69fb      	ldr	r3, [r7, #28]
 8000eea:	f1c3 0307 	rsb	r3, r3, #7
 8000eee:	2b04      	cmp	r3, #4
 8000ef0:	bf28      	it	cs
 8000ef2:	2304      	movcs	r3, #4
 8000ef4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ef6:	69fb      	ldr	r3, [r7, #28]
 8000ef8:	3304      	adds	r3, #4
 8000efa:	2b06      	cmp	r3, #6
 8000efc:	d902      	bls.n	8000f04 <NVIC_EncodePriority+0x30>
 8000efe:	69fb      	ldr	r3, [r7, #28]
 8000f00:	3b03      	subs	r3, #3
 8000f02:	e000      	b.n	8000f06 <NVIC_EncodePriority+0x32>
 8000f04:	2300      	movs	r3, #0
 8000f06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f08:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000f0c:	69bb      	ldr	r3, [r7, #24]
 8000f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f12:	43da      	mvns	r2, r3
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	401a      	ands	r2, r3
 8000f18:	697b      	ldr	r3, [r7, #20]
 8000f1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f1c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	fa01 f303 	lsl.w	r3, r1, r3
 8000f26:	43d9      	mvns	r1, r3
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f2c:	4313      	orrs	r3, r2
         );
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	3724      	adds	r7, #36	@ 0x24
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b082      	sub	sp, #8
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f7ff ff4c 	bl	8000de0 <__NVIC_SetPriorityGrouping>
}
 8000f48:	bf00      	nop
 8000f4a:	3708      	adds	r7, #8
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bd80      	pop	{r7, pc}

08000f50 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	4603      	mov	r3, r0
 8000f58:	60b9      	str	r1, [r7, #8]
 8000f5a:	607a      	str	r2, [r7, #4]
 8000f5c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f62:	f7ff ff61 	bl	8000e28 <__NVIC_GetPriorityGrouping>
 8000f66:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	68b9      	ldr	r1, [r7, #8]
 8000f6c:	6978      	ldr	r0, [r7, #20]
 8000f6e:	f7ff ffb1 	bl	8000ed4 <NVIC_EncodePriority>
 8000f72:	4602      	mov	r2, r0
 8000f74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f78:	4611      	mov	r1, r2
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f7ff ff80 	bl	8000e80 <__NVIC_SetPriority>
}
 8000f80:	bf00      	nop
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}

08000f88 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f96:	4618      	mov	r0, r3
 8000f98:	f7ff ff54 	bl	8000e44 <__NVIC_EnableIRQ>
}
 8000f9c:	bf00      	nop
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b089      	sub	sp, #36	@ 0x24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
 8000fac:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000fba:	2300      	movs	r3, #0
 8000fbc:	61fb      	str	r3, [r7, #28]
 8000fbe:	e165      	b.n	800128c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	69fb      	ldr	r3, [r7, #28]
 8000fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	697a      	ldr	r2, [r7, #20]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000fd4:	693a      	ldr	r2, [r7, #16]
 8000fd6:	697b      	ldr	r3, [r7, #20]
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	f040 8154 	bne.w	8001286 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	685b      	ldr	r3, [r3, #4]
 8000fe2:	f003 0303 	and.w	r3, r3, #3
 8000fe6:	2b01      	cmp	r3, #1
 8000fe8:	d005      	beq.n	8000ff6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d130      	bne.n	8001058 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	689b      	ldr	r3, [r3, #8]
 8000ffa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ffc:	69fb      	ldr	r3, [r7, #28]
 8000ffe:	005b      	lsls	r3, r3, #1
 8001000:	2203      	movs	r2, #3
 8001002:	fa02 f303 	lsl.w	r3, r2, r3
 8001006:	43db      	mvns	r3, r3
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	4013      	ands	r3, r2
 800100c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	68da      	ldr	r2, [r3, #12]
 8001012:	69fb      	ldr	r3, [r7, #28]
 8001014:	005b      	lsls	r3, r3, #1
 8001016:	fa02 f303 	lsl.w	r3, r2, r3
 800101a:	69ba      	ldr	r2, [r7, #24]
 800101c:	4313      	orrs	r3, r2
 800101e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	685b      	ldr	r3, [r3, #4]
 800102a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800102c:	2201      	movs	r2, #1
 800102e:	69fb      	ldr	r3, [r7, #28]
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	43db      	mvns	r3, r3
 8001036:	69ba      	ldr	r2, [r7, #24]
 8001038:	4013      	ands	r3, r2
 800103a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	091b      	lsrs	r3, r3, #4
 8001042:	f003 0201 	and.w	r2, r3, #1
 8001046:	69fb      	ldr	r3, [r7, #28]
 8001048:	fa02 f303 	lsl.w	r3, r2, r3
 800104c:	69ba      	ldr	r2, [r7, #24]
 800104e:	4313      	orrs	r3, r2
 8001050:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	685b      	ldr	r3, [r3, #4]
 800105c:	f003 0303 	and.w	r3, r3, #3
 8001060:	2b03      	cmp	r3, #3
 8001062:	d017      	beq.n	8001094 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	68db      	ldr	r3, [r3, #12]
 8001068:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	005b      	lsls	r3, r3, #1
 800106e:	2203      	movs	r2, #3
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	43db      	mvns	r3, r3
 8001076:	69ba      	ldr	r2, [r7, #24]
 8001078:	4013      	ands	r3, r2
 800107a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800107c:	683b      	ldr	r3, [r7, #0]
 800107e:	689a      	ldr	r2, [r3, #8]
 8001080:	69fb      	ldr	r3, [r7, #28]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	fa02 f303 	lsl.w	r3, r2, r3
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	4313      	orrs	r3, r2
 800108c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	69ba      	ldr	r2, [r7, #24]
 8001092:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	f003 0303 	and.w	r3, r3, #3
 800109c:	2b02      	cmp	r3, #2
 800109e:	d123      	bne.n	80010e8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010a0:	69fb      	ldr	r3, [r7, #28]
 80010a2:	08da      	lsrs	r2, r3, #3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	3208      	adds	r2, #8
 80010a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	f003 0307 	and.w	r3, r3, #7
 80010b4:	009b      	lsls	r3, r3, #2
 80010b6:	220f      	movs	r2, #15
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	43db      	mvns	r3, r3
 80010be:	69ba      	ldr	r2, [r7, #24]
 80010c0:	4013      	ands	r3, r2
 80010c2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	691a      	ldr	r2, [r3, #16]
 80010c8:	69fb      	ldr	r3, [r7, #28]
 80010ca:	f003 0307 	and.w	r3, r3, #7
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	fa02 f303 	lsl.w	r3, r2, r3
 80010d4:	69ba      	ldr	r2, [r7, #24]
 80010d6:	4313      	orrs	r3, r2
 80010d8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	08da      	lsrs	r2, r3, #3
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3208      	adds	r2, #8
 80010e2:	69b9      	ldr	r1, [r7, #24]
 80010e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	005b      	lsls	r3, r3, #1
 80010f2:	2203      	movs	r2, #3
 80010f4:	fa02 f303 	lsl.w	r3, r2, r3
 80010f8:	43db      	mvns	r3, r3
 80010fa:	69ba      	ldr	r2, [r7, #24]
 80010fc:	4013      	ands	r3, r2
 80010fe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001100:	683b      	ldr	r3, [r7, #0]
 8001102:	685b      	ldr	r3, [r3, #4]
 8001104:	f003 0203 	and.w	r2, r3, #3
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	005b      	lsls	r3, r3, #1
 800110c:	fa02 f303 	lsl.w	r3, r2, r3
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	4313      	orrs	r3, r2
 8001114:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	685b      	ldr	r3, [r3, #4]
 8001120:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001124:	2b00      	cmp	r3, #0
 8001126:	f000 80ae 	beq.w	8001286 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800112a:	2300      	movs	r3, #0
 800112c:	60fb      	str	r3, [r7, #12]
 800112e:	4b5d      	ldr	r3, [pc, #372]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 8001130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001132:	4a5c      	ldr	r2, [pc, #368]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 8001134:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001138:	6453      	str	r3, [r2, #68]	@ 0x44
 800113a:	4b5a      	ldr	r3, [pc, #360]	@ (80012a4 <HAL_GPIO_Init+0x300>)
 800113c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800113e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001146:	4a58      	ldr	r2, [pc, #352]	@ (80012a8 <HAL_GPIO_Init+0x304>)
 8001148:	69fb      	ldr	r3, [r7, #28]
 800114a:	089b      	lsrs	r3, r3, #2
 800114c:	3302      	adds	r3, #2
 800114e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001152:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	f003 0303 	and.w	r3, r3, #3
 800115a:	009b      	lsls	r3, r3, #2
 800115c:	220f      	movs	r2, #15
 800115e:	fa02 f303 	lsl.w	r3, r2, r3
 8001162:	43db      	mvns	r3, r3
 8001164:	69ba      	ldr	r2, [r7, #24]
 8001166:	4013      	ands	r3, r2
 8001168:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4a4f      	ldr	r2, [pc, #316]	@ (80012ac <HAL_GPIO_Init+0x308>)
 800116e:	4293      	cmp	r3, r2
 8001170:	d025      	beq.n	80011be <HAL_GPIO_Init+0x21a>
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	4a4e      	ldr	r2, [pc, #312]	@ (80012b0 <HAL_GPIO_Init+0x30c>)
 8001176:	4293      	cmp	r3, r2
 8001178:	d01f      	beq.n	80011ba <HAL_GPIO_Init+0x216>
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4a4d      	ldr	r2, [pc, #308]	@ (80012b4 <HAL_GPIO_Init+0x310>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d019      	beq.n	80011b6 <HAL_GPIO_Init+0x212>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	4a4c      	ldr	r2, [pc, #304]	@ (80012b8 <HAL_GPIO_Init+0x314>)
 8001186:	4293      	cmp	r3, r2
 8001188:	d013      	beq.n	80011b2 <HAL_GPIO_Init+0x20e>
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	4a4b      	ldr	r2, [pc, #300]	@ (80012bc <HAL_GPIO_Init+0x318>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d00d      	beq.n	80011ae <HAL_GPIO_Init+0x20a>
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4a4a      	ldr	r2, [pc, #296]	@ (80012c0 <HAL_GPIO_Init+0x31c>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d007      	beq.n	80011aa <HAL_GPIO_Init+0x206>
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	4a49      	ldr	r2, [pc, #292]	@ (80012c4 <HAL_GPIO_Init+0x320>)
 800119e:	4293      	cmp	r3, r2
 80011a0:	d101      	bne.n	80011a6 <HAL_GPIO_Init+0x202>
 80011a2:	2306      	movs	r3, #6
 80011a4:	e00c      	b.n	80011c0 <HAL_GPIO_Init+0x21c>
 80011a6:	2307      	movs	r3, #7
 80011a8:	e00a      	b.n	80011c0 <HAL_GPIO_Init+0x21c>
 80011aa:	2305      	movs	r3, #5
 80011ac:	e008      	b.n	80011c0 <HAL_GPIO_Init+0x21c>
 80011ae:	2304      	movs	r3, #4
 80011b0:	e006      	b.n	80011c0 <HAL_GPIO_Init+0x21c>
 80011b2:	2303      	movs	r3, #3
 80011b4:	e004      	b.n	80011c0 <HAL_GPIO_Init+0x21c>
 80011b6:	2302      	movs	r3, #2
 80011b8:	e002      	b.n	80011c0 <HAL_GPIO_Init+0x21c>
 80011ba:	2301      	movs	r3, #1
 80011bc:	e000      	b.n	80011c0 <HAL_GPIO_Init+0x21c>
 80011be:	2300      	movs	r3, #0
 80011c0:	69fa      	ldr	r2, [r7, #28]
 80011c2:	f002 0203 	and.w	r2, r2, #3
 80011c6:	0092      	lsls	r2, r2, #2
 80011c8:	4093      	lsls	r3, r2
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4313      	orrs	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80011d0:	4935      	ldr	r1, [pc, #212]	@ (80012a8 <HAL_GPIO_Init+0x304>)
 80011d2:	69fb      	ldr	r3, [r7, #28]
 80011d4:	089b      	lsrs	r3, r3, #2
 80011d6:	3302      	adds	r3, #2
 80011d8:	69ba      	ldr	r2, [r7, #24]
 80011da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80011de:	4b3a      	ldr	r3, [pc, #232]	@ (80012c8 <HAL_GPIO_Init+0x324>)
 80011e0:	689b      	ldr	r3, [r3, #8]
 80011e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d003      	beq.n	8001202 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	4313      	orrs	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001202:	4a31      	ldr	r2, [pc, #196]	@ (80012c8 <HAL_GPIO_Init+0x324>)
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001208:	4b2f      	ldr	r3, [pc, #188]	@ (80012c8 <HAL_GPIO_Init+0x324>)
 800120a:	68db      	ldr	r3, [r3, #12]
 800120c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d003      	beq.n	800122c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	4313      	orrs	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800122c:	4a26      	ldr	r2, [pc, #152]	@ (80012c8 <HAL_GPIO_Init+0x324>)
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001232:	4b25      	ldr	r3, [pc, #148]	@ (80012c8 <HAL_GPIO_Init+0x324>)
 8001234:	685b      	ldr	r3, [r3, #4]
 8001236:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	43db      	mvns	r3, r3
 800123c:	69ba      	ldr	r2, [r7, #24]
 800123e:	4013      	ands	r3, r2
 8001240:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001242:	683b      	ldr	r3, [r7, #0]
 8001244:	685b      	ldr	r3, [r3, #4]
 8001246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800124a:	2b00      	cmp	r3, #0
 800124c:	d003      	beq.n	8001256 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800124e:	69ba      	ldr	r2, [r7, #24]
 8001250:	693b      	ldr	r3, [r7, #16]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001256:	4a1c      	ldr	r2, [pc, #112]	@ (80012c8 <HAL_GPIO_Init+0x324>)
 8001258:	69bb      	ldr	r3, [r7, #24]
 800125a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800125c:	4b1a      	ldr	r3, [pc, #104]	@ (80012c8 <HAL_GPIO_Init+0x324>)
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001262:	693b      	ldr	r3, [r7, #16]
 8001264:	43db      	mvns	r3, r3
 8001266:	69ba      	ldr	r2, [r7, #24]
 8001268:	4013      	ands	r3, r2
 800126a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	685b      	ldr	r3, [r3, #4]
 8001270:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001274:	2b00      	cmp	r3, #0
 8001276:	d003      	beq.n	8001280 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001278:	69ba      	ldr	r2, [r7, #24]
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001280:	4a11      	ldr	r2, [pc, #68]	@ (80012c8 <HAL_GPIO_Init+0x324>)
 8001282:	69bb      	ldr	r3, [r7, #24]
 8001284:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001286:	69fb      	ldr	r3, [r7, #28]
 8001288:	3301      	adds	r3, #1
 800128a:	61fb      	str	r3, [r7, #28]
 800128c:	69fb      	ldr	r3, [r7, #28]
 800128e:	2b0f      	cmp	r3, #15
 8001290:	f67f ae96 	bls.w	8000fc0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001294:	bf00      	nop
 8001296:	bf00      	nop
 8001298:	3724      	adds	r7, #36	@ 0x24
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40013800 	.word	0x40013800
 80012ac:	40020000 	.word	0x40020000
 80012b0:	40020400 	.word	0x40020400
 80012b4:	40020800 	.word	0x40020800
 80012b8:	40020c00 	.word	0x40020c00
 80012bc:	40021000 	.word	0x40021000
 80012c0:	40021400 	.word	0x40021400
 80012c4:	40021800 	.word	0x40021800
 80012c8:	40013c00 	.word	0x40013c00

080012cc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
 80012d4:	460b      	mov	r3, r1
 80012d6:	807b      	strh	r3, [r7, #2]
 80012d8:	4613      	mov	r3, r2
 80012da:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012dc:	787b      	ldrb	r3, [r7, #1]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d003      	beq.n	80012ea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80012e2:	887a      	ldrh	r2, [r7, #2]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012e8:	e003      	b.n	80012f2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012ea:	887b      	ldrh	r3, [r7, #2]
 80012ec:	041a      	lsls	r2, r3, #16
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	619a      	str	r2, [r3, #24]
}
 80012f2:	bf00      	nop
 80012f4:	370c      	adds	r7, #12
 80012f6:	46bd      	mov	sp, r7
 80012f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012fc:	4770      	bx	lr
	...

08001300 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	2b00      	cmp	r3, #0
 800130e:	d101      	bne.n	8001314 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001310:	2301      	movs	r3, #1
 8001312:	e0cc      	b.n	80014ae <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001314:	4b68      	ldr	r3, [pc, #416]	@ (80014b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 030f 	and.w	r3, r3, #15
 800131c:	683a      	ldr	r2, [r7, #0]
 800131e:	429a      	cmp	r2, r3
 8001320:	d90c      	bls.n	800133c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001322:	4b65      	ldr	r3, [pc, #404]	@ (80014b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001324:	683a      	ldr	r2, [r7, #0]
 8001326:	b2d2      	uxtb	r2, r2
 8001328:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800132a:	4b63      	ldr	r3, [pc, #396]	@ (80014b8 <HAL_RCC_ClockConfig+0x1b8>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 030f 	and.w	r3, r3, #15
 8001332:	683a      	ldr	r2, [r7, #0]
 8001334:	429a      	cmp	r2, r3
 8001336:	d001      	beq.n	800133c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001338:	2301      	movs	r3, #1
 800133a:	e0b8      	b.n	80014ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d020      	beq.n	800138a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0304 	and.w	r3, r3, #4
 8001350:	2b00      	cmp	r3, #0
 8001352:	d005      	beq.n	8001360 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001354:	4b59      	ldr	r3, [pc, #356]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	4a58      	ldr	r2, [pc, #352]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 800135a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800135e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f003 0308 	and.w	r3, r3, #8
 8001368:	2b00      	cmp	r3, #0
 800136a:	d005      	beq.n	8001378 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800136c:	4b53      	ldr	r3, [pc, #332]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 800136e:	689b      	ldr	r3, [r3, #8]
 8001370:	4a52      	ldr	r2, [pc, #328]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 8001372:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001376:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001378:	4b50      	ldr	r3, [pc, #320]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 800137a:	689b      	ldr	r3, [r3, #8]
 800137c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	689b      	ldr	r3, [r3, #8]
 8001384:	494d      	ldr	r1, [pc, #308]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 8001386:	4313      	orrs	r3, r2
 8001388:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	f003 0301 	and.w	r3, r3, #1
 8001392:	2b00      	cmp	r3, #0
 8001394:	d044      	beq.n	8001420 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	2b01      	cmp	r3, #1
 800139c:	d107      	bne.n	80013ae <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800139e:	4b47      	ldr	r3, [pc, #284]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d119      	bne.n	80013de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e07f      	b.n	80014ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	685b      	ldr	r3, [r3, #4]
 80013b2:	2b02      	cmp	r3, #2
 80013b4:	d003      	beq.n	80013be <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80013ba:	2b03      	cmp	r3, #3
 80013bc:	d107      	bne.n	80013ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013be:	4b3f      	ldr	r3, [pc, #252]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d109      	bne.n	80013de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e06f      	b.n	80014ae <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013ce:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f003 0302 	and.w	r3, r3, #2
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d101      	bne.n	80013de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e067      	b.n	80014ae <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80013de:	4b37      	ldr	r3, [pc, #220]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	f023 0203 	bic.w	r2, r3, #3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	4934      	ldr	r1, [pc, #208]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 80013ec:	4313      	orrs	r3, r2
 80013ee:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80013f0:	f7ff fcea 	bl	8000dc8 <HAL_GetTick>
 80013f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013f6:	e00a      	b.n	800140e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80013f8:	f7ff fce6 	bl	8000dc8 <HAL_GetTick>
 80013fc:	4602      	mov	r2, r0
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	1ad3      	subs	r3, r2, r3
 8001402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001406:	4293      	cmp	r3, r2
 8001408:	d901      	bls.n	800140e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800140a:	2303      	movs	r3, #3
 800140c:	e04f      	b.n	80014ae <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800140e:	4b2b      	ldr	r3, [pc, #172]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 8001410:	689b      	ldr	r3, [r3, #8]
 8001412:	f003 020c 	and.w	r2, r3, #12
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	009b      	lsls	r3, r3, #2
 800141c:	429a      	cmp	r2, r3
 800141e:	d1eb      	bne.n	80013f8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001420:	4b25      	ldr	r3, [pc, #148]	@ (80014b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	f003 030f 	and.w	r3, r3, #15
 8001428:	683a      	ldr	r2, [r7, #0]
 800142a:	429a      	cmp	r2, r3
 800142c:	d20c      	bcs.n	8001448 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800142e:	4b22      	ldr	r3, [pc, #136]	@ (80014b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001430:	683a      	ldr	r2, [r7, #0]
 8001432:	b2d2      	uxtb	r2, r2
 8001434:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001436:	4b20      	ldr	r3, [pc, #128]	@ (80014b8 <HAL_RCC_ClockConfig+0x1b8>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 030f 	and.w	r3, r3, #15
 800143e:	683a      	ldr	r2, [r7, #0]
 8001440:	429a      	cmp	r2, r3
 8001442:	d001      	beq.n	8001448 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001444:	2301      	movs	r3, #1
 8001446:	e032      	b.n	80014ae <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	f003 0304 	and.w	r3, r3, #4
 8001450:	2b00      	cmp	r3, #0
 8001452:	d008      	beq.n	8001466 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001454:	4b19      	ldr	r3, [pc, #100]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	68db      	ldr	r3, [r3, #12]
 8001460:	4916      	ldr	r1, [pc, #88]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 8001462:	4313      	orrs	r3, r2
 8001464:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0308 	and.w	r3, r3, #8
 800146e:	2b00      	cmp	r3, #0
 8001470:	d009      	beq.n	8001486 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001472:	4b12      	ldr	r3, [pc, #72]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	691b      	ldr	r3, [r3, #16]
 800147e:	00db      	lsls	r3, r3, #3
 8001480:	490e      	ldr	r1, [pc, #56]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 8001482:	4313      	orrs	r3, r2
 8001484:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001486:	f000 f887 	bl	8001598 <HAL_RCC_GetSysClockFreq>
 800148a:	4602      	mov	r2, r0
 800148c:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <HAL_RCC_ClockConfig+0x1bc>)
 800148e:	689b      	ldr	r3, [r3, #8]
 8001490:	091b      	lsrs	r3, r3, #4
 8001492:	f003 030f 	and.w	r3, r3, #15
 8001496:	490a      	ldr	r1, [pc, #40]	@ (80014c0 <HAL_RCC_ClockConfig+0x1c0>)
 8001498:	5ccb      	ldrb	r3, [r1, r3]
 800149a:	fa22 f303 	lsr.w	r3, r2, r3
 800149e:	4a09      	ldr	r2, [pc, #36]	@ (80014c4 <HAL_RCC_ClockConfig+0x1c4>)
 80014a0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80014a2:	4b09      	ldr	r3, [pc, #36]	@ (80014c8 <HAL_RCC_ClockConfig+0x1c8>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff fae0 	bl	8000a6c <HAL_InitTick>

  return HAL_OK;
 80014ac:	2300      	movs	r3, #0
}
 80014ae:	4618      	mov	r0, r3
 80014b0:	3710      	adds	r7, #16
 80014b2:	46bd      	mov	sp, r7
 80014b4:	bd80      	pop	{r7, pc}
 80014b6:	bf00      	nop
 80014b8:	40023c00 	.word	0x40023c00
 80014bc:	40023800 	.word	0x40023800
 80014c0:	08006260 	.word	0x08006260
 80014c4:	20000000 	.word	0x20000000
 80014c8:	20000004 	.word	0x20000004

080014cc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80014cc:	b480      	push	{r7}
 80014ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80014d0:	4b03      	ldr	r3, [pc, #12]	@ (80014e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80014d2:	681b      	ldr	r3, [r3, #0]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	20000000 	.word	0x20000000

080014e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80014e8:	f7ff fff0 	bl	80014cc <HAL_RCC_GetHCLKFreq>
 80014ec:	4602      	mov	r2, r0
 80014ee:	4b05      	ldr	r3, [pc, #20]	@ (8001504 <HAL_RCC_GetPCLK1Freq+0x20>)
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	0a9b      	lsrs	r3, r3, #10
 80014f4:	f003 0307 	and.w	r3, r3, #7
 80014f8:	4903      	ldr	r1, [pc, #12]	@ (8001508 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014fa:	5ccb      	ldrb	r3, [r1, r3]
 80014fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001500:	4618      	mov	r0, r3
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40023800 	.word	0x40023800
 8001508:	08006270 	.word	0x08006270

0800150c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001510:	f7ff ffdc 	bl	80014cc <HAL_RCC_GetHCLKFreq>
 8001514:	4602      	mov	r2, r0
 8001516:	4b05      	ldr	r3, [pc, #20]	@ (800152c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001518:	689b      	ldr	r3, [r3, #8]
 800151a:	0b5b      	lsrs	r3, r3, #13
 800151c:	f003 0307 	and.w	r3, r3, #7
 8001520:	4903      	ldr	r1, [pc, #12]	@ (8001530 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001522:	5ccb      	ldrb	r3, [r1, r3]
 8001524:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001528:	4618      	mov	r0, r3
 800152a:	bd80      	pop	{r7, pc}
 800152c:	40023800 	.word	0x40023800
 8001530:	08006270 	.word	0x08006270

08001534 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	220f      	movs	r2, #15
 8001542:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001544:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <HAL_RCC_GetClockConfig+0x5c>)
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f003 0203 	and.w	r2, r3, #3
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001550:	4b0f      	ldr	r3, [pc, #60]	@ (8001590 <HAL_RCC_GetClockConfig+0x5c>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800155c:	4b0c      	ldr	r3, [pc, #48]	@ (8001590 <HAL_RCC_GetClockConfig+0x5c>)
 800155e:	689b      	ldr	r3, [r3, #8]
 8001560:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001568:	4b09      	ldr	r3, [pc, #36]	@ (8001590 <HAL_RCC_GetClockConfig+0x5c>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	08db      	lsrs	r3, r3, #3
 800156e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001576:	4b07      	ldr	r3, [pc, #28]	@ (8001594 <HAL_RCC_GetClockConfig+0x60>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 020f 	and.w	r2, r3, #15
 800157e:	683b      	ldr	r3, [r7, #0]
 8001580:	601a      	str	r2, [r3, #0]
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	40023800 	.word	0x40023800
 8001594:	40023c00 	.word	0x40023c00

08001598 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001598:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800159c:	b0ae      	sub	sp, #184	@ 0xb8
 800159e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80015a0:	2300      	movs	r3, #0
 80015a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80015a6:	2300      	movs	r3, #0
 80015a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80015ac:	2300      	movs	r3, #0
 80015ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80015b2:	2300      	movs	r3, #0
 80015b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80015b8:	2300      	movs	r3, #0
 80015ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80015be:	4bcb      	ldr	r3, [pc, #812]	@ (80018ec <HAL_RCC_GetSysClockFreq+0x354>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f003 030c 	and.w	r3, r3, #12
 80015c6:	2b0c      	cmp	r3, #12
 80015c8:	f200 8206 	bhi.w	80019d8 <HAL_RCC_GetSysClockFreq+0x440>
 80015cc:	a201      	add	r2, pc, #4	@ (adr r2, 80015d4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80015ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015d2:	bf00      	nop
 80015d4:	08001609 	.word	0x08001609
 80015d8:	080019d9 	.word	0x080019d9
 80015dc:	080019d9 	.word	0x080019d9
 80015e0:	080019d9 	.word	0x080019d9
 80015e4:	08001611 	.word	0x08001611
 80015e8:	080019d9 	.word	0x080019d9
 80015ec:	080019d9 	.word	0x080019d9
 80015f0:	080019d9 	.word	0x080019d9
 80015f4:	08001619 	.word	0x08001619
 80015f8:	080019d9 	.word	0x080019d9
 80015fc:	080019d9 	.word	0x080019d9
 8001600:	080019d9 	.word	0x080019d9
 8001604:	08001809 	.word	0x08001809
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001608:	4bb9      	ldr	r3, [pc, #740]	@ (80018f0 <HAL_RCC_GetSysClockFreq+0x358>)
 800160a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800160e:	e1e7      	b.n	80019e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001610:	4bb8      	ldr	r3, [pc, #736]	@ (80018f4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001612:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001616:	e1e3      	b.n	80019e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001618:	4bb4      	ldr	r3, [pc, #720]	@ (80018ec <HAL_RCC_GetSysClockFreq+0x354>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001620:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001624:	4bb1      	ldr	r3, [pc, #708]	@ (80018ec <HAL_RCC_GetSysClockFreq+0x354>)
 8001626:	685b      	ldr	r3, [r3, #4]
 8001628:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800162c:	2b00      	cmp	r3, #0
 800162e:	d071      	beq.n	8001714 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001630:	4bae      	ldr	r3, [pc, #696]	@ (80018ec <HAL_RCC_GetSysClockFreq+0x354>)
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	099b      	lsrs	r3, r3, #6
 8001636:	2200      	movs	r2, #0
 8001638:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800163c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8001640:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001644:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001648:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800164c:	2300      	movs	r3, #0
 800164e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8001652:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001656:	4622      	mov	r2, r4
 8001658:	462b      	mov	r3, r5
 800165a:	f04f 0000 	mov.w	r0, #0
 800165e:	f04f 0100 	mov.w	r1, #0
 8001662:	0159      	lsls	r1, r3, #5
 8001664:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001668:	0150      	lsls	r0, r2, #5
 800166a:	4602      	mov	r2, r0
 800166c:	460b      	mov	r3, r1
 800166e:	4621      	mov	r1, r4
 8001670:	1a51      	subs	r1, r2, r1
 8001672:	6439      	str	r1, [r7, #64]	@ 0x40
 8001674:	4629      	mov	r1, r5
 8001676:	eb63 0301 	sbc.w	r3, r3, r1
 800167a:	647b      	str	r3, [r7, #68]	@ 0x44
 800167c:	f04f 0200 	mov.w	r2, #0
 8001680:	f04f 0300 	mov.w	r3, #0
 8001684:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8001688:	4649      	mov	r1, r9
 800168a:	018b      	lsls	r3, r1, #6
 800168c:	4641      	mov	r1, r8
 800168e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001692:	4641      	mov	r1, r8
 8001694:	018a      	lsls	r2, r1, #6
 8001696:	4641      	mov	r1, r8
 8001698:	1a51      	subs	r1, r2, r1
 800169a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800169c:	4649      	mov	r1, r9
 800169e:	eb63 0301 	sbc.w	r3, r3, r1
 80016a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80016a4:	f04f 0200 	mov.w	r2, #0
 80016a8:	f04f 0300 	mov.w	r3, #0
 80016ac:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80016b0:	4649      	mov	r1, r9
 80016b2:	00cb      	lsls	r3, r1, #3
 80016b4:	4641      	mov	r1, r8
 80016b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80016ba:	4641      	mov	r1, r8
 80016bc:	00ca      	lsls	r2, r1, #3
 80016be:	4610      	mov	r0, r2
 80016c0:	4619      	mov	r1, r3
 80016c2:	4603      	mov	r3, r0
 80016c4:	4622      	mov	r2, r4
 80016c6:	189b      	adds	r3, r3, r2
 80016c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80016ca:	462b      	mov	r3, r5
 80016cc:	460a      	mov	r2, r1
 80016ce:	eb42 0303 	adc.w	r3, r2, r3
 80016d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	f04f 0300 	mov.w	r3, #0
 80016dc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80016e0:	4629      	mov	r1, r5
 80016e2:	024b      	lsls	r3, r1, #9
 80016e4:	4621      	mov	r1, r4
 80016e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80016ea:	4621      	mov	r1, r4
 80016ec:	024a      	lsls	r2, r1, #9
 80016ee:	4610      	mov	r0, r2
 80016f0:	4619      	mov	r1, r3
 80016f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80016f6:	2200      	movs	r2, #0
 80016f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80016fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001700:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8001704:	f7fe fdd4 	bl	80002b0 <__aeabi_uldivmod>
 8001708:	4602      	mov	r2, r0
 800170a:	460b      	mov	r3, r1
 800170c:	4613      	mov	r3, r2
 800170e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8001712:	e067      	b.n	80017e4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001714:	4b75      	ldr	r3, [pc, #468]	@ (80018ec <HAL_RCC_GetSysClockFreq+0x354>)
 8001716:	685b      	ldr	r3, [r3, #4]
 8001718:	099b      	lsrs	r3, r3, #6
 800171a:	2200      	movs	r2, #0
 800171c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001720:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8001724:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001728:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800172c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800172e:	2300      	movs	r3, #0
 8001730:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8001732:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8001736:	4622      	mov	r2, r4
 8001738:	462b      	mov	r3, r5
 800173a:	f04f 0000 	mov.w	r0, #0
 800173e:	f04f 0100 	mov.w	r1, #0
 8001742:	0159      	lsls	r1, r3, #5
 8001744:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001748:	0150      	lsls	r0, r2, #5
 800174a:	4602      	mov	r2, r0
 800174c:	460b      	mov	r3, r1
 800174e:	4621      	mov	r1, r4
 8001750:	1a51      	subs	r1, r2, r1
 8001752:	62b9      	str	r1, [r7, #40]	@ 0x28
 8001754:	4629      	mov	r1, r5
 8001756:	eb63 0301 	sbc.w	r3, r3, r1
 800175a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800175c:	f04f 0200 	mov.w	r2, #0
 8001760:	f04f 0300 	mov.w	r3, #0
 8001764:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8001768:	4649      	mov	r1, r9
 800176a:	018b      	lsls	r3, r1, #6
 800176c:	4641      	mov	r1, r8
 800176e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001772:	4641      	mov	r1, r8
 8001774:	018a      	lsls	r2, r1, #6
 8001776:	4641      	mov	r1, r8
 8001778:	ebb2 0a01 	subs.w	sl, r2, r1
 800177c:	4649      	mov	r1, r9
 800177e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001782:	f04f 0200 	mov.w	r2, #0
 8001786:	f04f 0300 	mov.w	r3, #0
 800178a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800178e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001792:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001796:	4692      	mov	sl, r2
 8001798:	469b      	mov	fp, r3
 800179a:	4623      	mov	r3, r4
 800179c:	eb1a 0303 	adds.w	r3, sl, r3
 80017a0:	623b      	str	r3, [r7, #32]
 80017a2:	462b      	mov	r3, r5
 80017a4:	eb4b 0303 	adc.w	r3, fp, r3
 80017a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80017aa:	f04f 0200 	mov.w	r2, #0
 80017ae:	f04f 0300 	mov.w	r3, #0
 80017b2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80017b6:	4629      	mov	r1, r5
 80017b8:	028b      	lsls	r3, r1, #10
 80017ba:	4621      	mov	r1, r4
 80017bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80017c0:	4621      	mov	r1, r4
 80017c2:	028a      	lsls	r2, r1, #10
 80017c4:	4610      	mov	r0, r2
 80017c6:	4619      	mov	r1, r3
 80017c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017cc:	2200      	movs	r2, #0
 80017ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80017d0:	677a      	str	r2, [r7, #116]	@ 0x74
 80017d2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80017d6:	f7fe fd6b 	bl	80002b0 <__aeabi_uldivmod>
 80017da:	4602      	mov	r2, r0
 80017dc:	460b      	mov	r3, r1
 80017de:	4613      	mov	r3, r2
 80017e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80017e4:	4b41      	ldr	r3, [pc, #260]	@ (80018ec <HAL_RCC_GetSysClockFreq+0x354>)
 80017e6:	685b      	ldr	r3, [r3, #4]
 80017e8:	0c1b      	lsrs	r3, r3, #16
 80017ea:	f003 0303 	and.w	r3, r3, #3
 80017ee:	3301      	adds	r3, #1
 80017f0:	005b      	lsls	r3, r3, #1
 80017f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80017f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80017fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80017fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001802:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8001806:	e0eb      	b.n	80019e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001808:	4b38      	ldr	r3, [pc, #224]	@ (80018ec <HAL_RCC_GetSysClockFreq+0x354>)
 800180a:	685b      	ldr	r3, [r3, #4]
 800180c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001810:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001814:	4b35      	ldr	r3, [pc, #212]	@ (80018ec <HAL_RCC_GetSysClockFreq+0x354>)
 8001816:	685b      	ldr	r3, [r3, #4]
 8001818:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d06b      	beq.n	80018f8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001820:	4b32      	ldr	r3, [pc, #200]	@ (80018ec <HAL_RCC_GetSysClockFreq+0x354>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	099b      	lsrs	r3, r3, #6
 8001826:	2200      	movs	r2, #0
 8001828:	66bb      	str	r3, [r7, #104]	@ 0x68
 800182a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800182c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800182e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001832:	663b      	str	r3, [r7, #96]	@ 0x60
 8001834:	2300      	movs	r3, #0
 8001836:	667b      	str	r3, [r7, #100]	@ 0x64
 8001838:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800183c:	4622      	mov	r2, r4
 800183e:	462b      	mov	r3, r5
 8001840:	f04f 0000 	mov.w	r0, #0
 8001844:	f04f 0100 	mov.w	r1, #0
 8001848:	0159      	lsls	r1, r3, #5
 800184a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800184e:	0150      	lsls	r0, r2, #5
 8001850:	4602      	mov	r2, r0
 8001852:	460b      	mov	r3, r1
 8001854:	4621      	mov	r1, r4
 8001856:	1a51      	subs	r1, r2, r1
 8001858:	61b9      	str	r1, [r7, #24]
 800185a:	4629      	mov	r1, r5
 800185c:	eb63 0301 	sbc.w	r3, r3, r1
 8001860:	61fb      	str	r3, [r7, #28]
 8001862:	f04f 0200 	mov.w	r2, #0
 8001866:	f04f 0300 	mov.w	r3, #0
 800186a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800186e:	4659      	mov	r1, fp
 8001870:	018b      	lsls	r3, r1, #6
 8001872:	4651      	mov	r1, sl
 8001874:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001878:	4651      	mov	r1, sl
 800187a:	018a      	lsls	r2, r1, #6
 800187c:	4651      	mov	r1, sl
 800187e:	ebb2 0801 	subs.w	r8, r2, r1
 8001882:	4659      	mov	r1, fp
 8001884:	eb63 0901 	sbc.w	r9, r3, r1
 8001888:	f04f 0200 	mov.w	r2, #0
 800188c:	f04f 0300 	mov.w	r3, #0
 8001890:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001894:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001898:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800189c:	4690      	mov	r8, r2
 800189e:	4699      	mov	r9, r3
 80018a0:	4623      	mov	r3, r4
 80018a2:	eb18 0303 	adds.w	r3, r8, r3
 80018a6:	613b      	str	r3, [r7, #16]
 80018a8:	462b      	mov	r3, r5
 80018aa:	eb49 0303 	adc.w	r3, r9, r3
 80018ae:	617b      	str	r3, [r7, #20]
 80018b0:	f04f 0200 	mov.w	r2, #0
 80018b4:	f04f 0300 	mov.w	r3, #0
 80018b8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80018bc:	4629      	mov	r1, r5
 80018be:	024b      	lsls	r3, r1, #9
 80018c0:	4621      	mov	r1, r4
 80018c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80018c6:	4621      	mov	r1, r4
 80018c8:	024a      	lsls	r2, r1, #9
 80018ca:	4610      	mov	r0, r2
 80018cc:	4619      	mov	r1, r3
 80018ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80018d2:	2200      	movs	r2, #0
 80018d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80018d6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80018d8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80018dc:	f7fe fce8 	bl	80002b0 <__aeabi_uldivmod>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4613      	mov	r3, r2
 80018e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80018ea:	e065      	b.n	80019b8 <HAL_RCC_GetSysClockFreq+0x420>
 80018ec:	40023800 	.word	0x40023800
 80018f0:	00f42400 	.word	0x00f42400
 80018f4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018f8:	4b3d      	ldr	r3, [pc, #244]	@ (80019f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	099b      	lsrs	r3, r3, #6
 80018fe:	2200      	movs	r2, #0
 8001900:	4618      	mov	r0, r3
 8001902:	4611      	mov	r1, r2
 8001904:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001908:	653b      	str	r3, [r7, #80]	@ 0x50
 800190a:	2300      	movs	r3, #0
 800190c:	657b      	str	r3, [r7, #84]	@ 0x54
 800190e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8001912:	4642      	mov	r2, r8
 8001914:	464b      	mov	r3, r9
 8001916:	f04f 0000 	mov.w	r0, #0
 800191a:	f04f 0100 	mov.w	r1, #0
 800191e:	0159      	lsls	r1, r3, #5
 8001920:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001924:	0150      	lsls	r0, r2, #5
 8001926:	4602      	mov	r2, r0
 8001928:	460b      	mov	r3, r1
 800192a:	4641      	mov	r1, r8
 800192c:	1a51      	subs	r1, r2, r1
 800192e:	60b9      	str	r1, [r7, #8]
 8001930:	4649      	mov	r1, r9
 8001932:	eb63 0301 	sbc.w	r3, r3, r1
 8001936:	60fb      	str	r3, [r7, #12]
 8001938:	f04f 0200 	mov.w	r2, #0
 800193c:	f04f 0300 	mov.w	r3, #0
 8001940:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001944:	4659      	mov	r1, fp
 8001946:	018b      	lsls	r3, r1, #6
 8001948:	4651      	mov	r1, sl
 800194a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800194e:	4651      	mov	r1, sl
 8001950:	018a      	lsls	r2, r1, #6
 8001952:	4651      	mov	r1, sl
 8001954:	1a54      	subs	r4, r2, r1
 8001956:	4659      	mov	r1, fp
 8001958:	eb63 0501 	sbc.w	r5, r3, r1
 800195c:	f04f 0200 	mov.w	r2, #0
 8001960:	f04f 0300 	mov.w	r3, #0
 8001964:	00eb      	lsls	r3, r5, #3
 8001966:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800196a:	00e2      	lsls	r2, r4, #3
 800196c:	4614      	mov	r4, r2
 800196e:	461d      	mov	r5, r3
 8001970:	4643      	mov	r3, r8
 8001972:	18e3      	adds	r3, r4, r3
 8001974:	603b      	str	r3, [r7, #0]
 8001976:	464b      	mov	r3, r9
 8001978:	eb45 0303 	adc.w	r3, r5, r3
 800197c:	607b      	str	r3, [r7, #4]
 800197e:	f04f 0200 	mov.w	r2, #0
 8001982:	f04f 0300 	mov.w	r3, #0
 8001986:	e9d7 4500 	ldrd	r4, r5, [r7]
 800198a:	4629      	mov	r1, r5
 800198c:	028b      	lsls	r3, r1, #10
 800198e:	4621      	mov	r1, r4
 8001990:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001994:	4621      	mov	r1, r4
 8001996:	028a      	lsls	r2, r1, #10
 8001998:	4610      	mov	r0, r2
 800199a:	4619      	mov	r1, r3
 800199c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80019a0:	2200      	movs	r2, #0
 80019a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80019a4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80019a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80019aa:	f7fe fc81 	bl	80002b0 <__aeabi_uldivmod>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	4613      	mov	r3, r2
 80019b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80019b8:	4b0d      	ldr	r3, [pc, #52]	@ (80019f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	0f1b      	lsrs	r3, r3, #28
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80019c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80019ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80019ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80019d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80019d6:	e003      	b.n	80019e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019d8:	4b06      	ldr	r3, [pc, #24]	@ (80019f4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80019da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80019de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	37b8      	adds	r7, #184	@ 0xb8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019ee:	bf00      	nop
 80019f0:	40023800 	.word	0x40023800
 80019f4:	00f42400 	.word	0x00f42400

080019f8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b086      	sub	sp, #24
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d101      	bne.n	8001a0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a06:	2301      	movs	r3, #1
 8001a08:	e28d      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	f003 0301 	and.w	r3, r3, #1
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	f000 8083 	beq.w	8001b1e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001a18:	4b94      	ldr	r3, [pc, #592]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001a1a:	689b      	ldr	r3, [r3, #8]
 8001a1c:	f003 030c 	and.w	r3, r3, #12
 8001a20:	2b04      	cmp	r3, #4
 8001a22:	d019      	beq.n	8001a58 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a24:	4b91      	ldr	r3, [pc, #580]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	f003 030c 	and.w	r3, r3, #12
        || \
 8001a2c:	2b08      	cmp	r3, #8
 8001a2e:	d106      	bne.n	8001a3e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a30:	4b8e      	ldr	r3, [pc, #568]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001a32:	685b      	ldr	r3, [r3, #4]
 8001a34:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a38:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a3c:	d00c      	beq.n	8001a58 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a3e:	4b8b      	ldr	r3, [pc, #556]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8001a46:	2b0c      	cmp	r3, #12
 8001a48:	d112      	bne.n	8001a70 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a4a:	4b88      	ldr	r3, [pc, #544]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001a52:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001a56:	d10b      	bne.n	8001a70 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a58:	4b84      	ldr	r3, [pc, #528]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d05b      	beq.n	8001b1c <HAL_RCC_OscConfig+0x124>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d157      	bne.n	8001b1c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e25a      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	685b      	ldr	r3, [r3, #4]
 8001a74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001a78:	d106      	bne.n	8001a88 <HAL_RCC_OscConfig+0x90>
 8001a7a:	4b7c      	ldr	r3, [pc, #496]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a7b      	ldr	r2, [pc, #492]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001a80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a84:	6013      	str	r3, [r2, #0]
 8001a86:	e01d      	b.n	8001ac4 <HAL_RCC_OscConfig+0xcc>
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001a90:	d10c      	bne.n	8001aac <HAL_RCC_OscConfig+0xb4>
 8001a92:	4b76      	ldr	r3, [pc, #472]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	4a75      	ldr	r2, [pc, #468]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001a98:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001a9c:	6013      	str	r3, [r2, #0]
 8001a9e:	4b73      	ldr	r3, [pc, #460]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	4a72      	ldr	r2, [pc, #456]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001aa4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	e00b      	b.n	8001ac4 <HAL_RCC_OscConfig+0xcc>
 8001aac:	4b6f      	ldr	r3, [pc, #444]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	4a6e      	ldr	r2, [pc, #440]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001ab2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ab6:	6013      	str	r3, [r2, #0]
 8001ab8:	4b6c      	ldr	r3, [pc, #432]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	4a6b      	ldr	r2, [pc, #428]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001abe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ac2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d013      	beq.n	8001af4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001acc:	f7ff f97c 	bl	8000dc8 <HAL_GetTick>
 8001ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ad2:	e008      	b.n	8001ae6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ad4:	f7ff f978 	bl	8000dc8 <HAL_GetTick>
 8001ad8:	4602      	mov	r2, r0
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	1ad3      	subs	r3, r2, r3
 8001ade:	2b64      	cmp	r3, #100	@ 0x64
 8001ae0:	d901      	bls.n	8001ae6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001ae2:	2303      	movs	r3, #3
 8001ae4:	e21f      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ae6:	4b61      	ldr	r3, [pc, #388]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d0f0      	beq.n	8001ad4 <HAL_RCC_OscConfig+0xdc>
 8001af2:	e014      	b.n	8001b1e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001af4:	f7ff f968 	bl	8000dc8 <HAL_GetTick>
 8001af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001afa:	e008      	b.n	8001b0e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001afc:	f7ff f964 	bl	8000dc8 <HAL_GetTick>
 8001b00:	4602      	mov	r2, r0
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	1ad3      	subs	r3, r2, r3
 8001b06:	2b64      	cmp	r3, #100	@ 0x64
 8001b08:	d901      	bls.n	8001b0e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001b0a:	2303      	movs	r3, #3
 8001b0c:	e20b      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b0e:	4b57      	ldr	r3, [pc, #348]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d1f0      	bne.n	8001afc <HAL_RCC_OscConfig+0x104>
 8001b1a:	e000      	b.n	8001b1e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b1c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	f003 0302 	and.w	r3, r3, #2
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d06f      	beq.n	8001c0a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001b2a:	4b50      	ldr	r3, [pc, #320]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001b2c:	689b      	ldr	r3, [r3, #8]
 8001b2e:	f003 030c 	and.w	r3, r3, #12
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d017      	beq.n	8001b66 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b36:	4b4d      	ldr	r3, [pc, #308]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f003 030c 	and.w	r3, r3, #12
        || \
 8001b3e:	2b08      	cmp	r3, #8
 8001b40:	d105      	bne.n	8001b4e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b42:	4b4a      	ldr	r3, [pc, #296]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d00b      	beq.n	8001b66 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b4e:	4b47      	ldr	r3, [pc, #284]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8001b56:	2b0c      	cmp	r3, #12
 8001b58:	d11c      	bne.n	8001b94 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b5a:	4b44      	ldr	r3, [pc, #272]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d116      	bne.n	8001b94 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b66:	4b41      	ldr	r3, [pc, #260]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d005      	beq.n	8001b7e <HAL_RCC_OscConfig+0x186>
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	68db      	ldr	r3, [r3, #12]
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d001      	beq.n	8001b7e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e1d3      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b7e:	4b3b      	ldr	r3, [pc, #236]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	691b      	ldr	r3, [r3, #16]
 8001b8a:	00db      	lsls	r3, r3, #3
 8001b8c:	4937      	ldr	r1, [pc, #220]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b92:	e03a      	b.n	8001c0a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	68db      	ldr	r3, [r3, #12]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d020      	beq.n	8001bde <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b9c:	4b34      	ldr	r3, [pc, #208]	@ (8001c70 <HAL_RCC_OscConfig+0x278>)
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ba2:	f7ff f911 	bl	8000dc8 <HAL_GetTick>
 8001ba6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ba8:	e008      	b.n	8001bbc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001baa:	f7ff f90d 	bl	8000dc8 <HAL_GetTick>
 8001bae:	4602      	mov	r2, r0
 8001bb0:	693b      	ldr	r3, [r7, #16]
 8001bb2:	1ad3      	subs	r3, r2, r3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d901      	bls.n	8001bbc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e1b4      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0302 	and.w	r3, r3, #2
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d0f0      	beq.n	8001baa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bc8:	4b28      	ldr	r3, [pc, #160]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	691b      	ldr	r3, [r3, #16]
 8001bd4:	00db      	lsls	r3, r3, #3
 8001bd6:	4925      	ldr	r1, [pc, #148]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	600b      	str	r3, [r1, #0]
 8001bdc:	e015      	b.n	8001c0a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bde:	4b24      	ldr	r3, [pc, #144]	@ (8001c70 <HAL_RCC_OscConfig+0x278>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be4:	f7ff f8f0 	bl	8000dc8 <HAL_GetTick>
 8001be8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bea:	e008      	b.n	8001bfe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001bec:	f7ff f8ec 	bl	8000dc8 <HAL_GetTick>
 8001bf0:	4602      	mov	r2, r0
 8001bf2:	693b      	ldr	r3, [r7, #16]
 8001bf4:	1ad3      	subs	r3, r2, r3
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d901      	bls.n	8001bfe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	e193      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bfe:	4b1b      	ldr	r3, [pc, #108]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d1f0      	bne.n	8001bec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f003 0308 	and.w	r3, r3, #8
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d036      	beq.n	8001c84 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	695b      	ldr	r3, [r3, #20]
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d016      	beq.n	8001c4c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c1e:	4b15      	ldr	r3, [pc, #84]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001c20:	2201      	movs	r2, #1
 8001c22:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c24:	f7ff f8d0 	bl	8000dc8 <HAL_GetTick>
 8001c28:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c2a:	e008      	b.n	8001c3e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c2c:	f7ff f8cc 	bl	8000dc8 <HAL_GetTick>
 8001c30:	4602      	mov	r2, r0
 8001c32:	693b      	ldr	r3, [r7, #16]
 8001c34:	1ad3      	subs	r3, r2, r3
 8001c36:	2b02      	cmp	r3, #2
 8001c38:	d901      	bls.n	8001c3e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001c3a:	2303      	movs	r3, #3
 8001c3c:	e173      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c3e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c6c <HAL_RCC_OscConfig+0x274>)
 8001c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c42:	f003 0302 	and.w	r3, r3, #2
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d0f0      	beq.n	8001c2c <HAL_RCC_OscConfig+0x234>
 8001c4a:	e01b      	b.n	8001c84 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c4c:	4b09      	ldr	r3, [pc, #36]	@ (8001c74 <HAL_RCC_OscConfig+0x27c>)
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c52:	f7ff f8b9 	bl	8000dc8 <HAL_GetTick>
 8001c56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c58:	e00e      	b.n	8001c78 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c5a:	f7ff f8b5 	bl	8000dc8 <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d907      	bls.n	8001c78 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c68:	2303      	movs	r3, #3
 8001c6a:	e15c      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
 8001c6c:	40023800 	.word	0x40023800
 8001c70:	42470000 	.word	0x42470000
 8001c74:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c78:	4b8a      	ldr	r3, [pc, #552]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001c7a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d1ea      	bne.n	8001c5a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0304 	and.w	r3, r3, #4
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	f000 8097 	beq.w	8001dc0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c92:	2300      	movs	r3, #0
 8001c94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c96:	4b83      	ldr	r3, [pc, #524]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d10f      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	60bb      	str	r3, [r7, #8]
 8001ca6:	4b7f      	ldr	r3, [pc, #508]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001caa:	4a7e      	ldr	r2, [pc, #504]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001cac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cb2:	4b7c      	ldr	r3, [pc, #496]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001cb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cb6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cba:	60bb      	str	r3, [r7, #8]
 8001cbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001cbe:	2301      	movs	r3, #1
 8001cc0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc2:	4b79      	ldr	r3, [pc, #484]	@ (8001ea8 <HAL_RCC_OscConfig+0x4b0>)
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d118      	bne.n	8001d00 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cce:	4b76      	ldr	r3, [pc, #472]	@ (8001ea8 <HAL_RCC_OscConfig+0x4b0>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4a75      	ldr	r2, [pc, #468]	@ (8001ea8 <HAL_RCC_OscConfig+0x4b0>)
 8001cd4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001cd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cda:	f7ff f875 	bl	8000dc8 <HAL_GetTick>
 8001cde:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce0:	e008      	b.n	8001cf4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ce2:	f7ff f871 	bl	8000dc8 <HAL_GetTick>
 8001ce6:	4602      	mov	r2, r0
 8001ce8:	693b      	ldr	r3, [r7, #16]
 8001cea:	1ad3      	subs	r3, r2, r3
 8001cec:	2b02      	cmp	r3, #2
 8001cee:	d901      	bls.n	8001cf4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001cf0:	2303      	movs	r3, #3
 8001cf2:	e118      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cf4:	4b6c      	ldr	r3, [pc, #432]	@ (8001ea8 <HAL_RCC_OscConfig+0x4b0>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d0f0      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d106      	bne.n	8001d16 <HAL_RCC_OscConfig+0x31e>
 8001d08:	4b66      	ldr	r3, [pc, #408]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d0c:	4a65      	ldr	r2, [pc, #404]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d0e:	f043 0301 	orr.w	r3, r3, #1
 8001d12:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d14:	e01c      	b.n	8001d50 <HAL_RCC_OscConfig+0x358>
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	689b      	ldr	r3, [r3, #8]
 8001d1a:	2b05      	cmp	r3, #5
 8001d1c:	d10c      	bne.n	8001d38 <HAL_RCC_OscConfig+0x340>
 8001d1e:	4b61      	ldr	r3, [pc, #388]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d22:	4a60      	ldr	r2, [pc, #384]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d24:	f043 0304 	orr.w	r3, r3, #4
 8001d28:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d2a:	4b5e      	ldr	r3, [pc, #376]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d2e:	4a5d      	ldr	r2, [pc, #372]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d30:	f043 0301 	orr.w	r3, r3, #1
 8001d34:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d36:	e00b      	b.n	8001d50 <HAL_RCC_OscConfig+0x358>
 8001d38:	4b5a      	ldr	r3, [pc, #360]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d3c:	4a59      	ldr	r2, [pc, #356]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d3e:	f023 0301 	bic.w	r3, r3, #1
 8001d42:	6713      	str	r3, [r2, #112]	@ 0x70
 8001d44:	4b57      	ldr	r3, [pc, #348]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d48:	4a56      	ldr	r2, [pc, #344]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d4a:	f023 0304 	bic.w	r3, r3, #4
 8001d4e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d015      	beq.n	8001d84 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d58:	f7ff f836 	bl	8000dc8 <HAL_GetTick>
 8001d5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d5e:	e00a      	b.n	8001d76 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d60:	f7ff f832 	bl	8000dc8 <HAL_GetTick>
 8001d64:	4602      	mov	r2, r0
 8001d66:	693b      	ldr	r3, [r7, #16]
 8001d68:	1ad3      	subs	r3, r2, r3
 8001d6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e0d7      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d76:	4b4b      	ldr	r3, [pc, #300]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001d78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001d7a:	f003 0302 	and.w	r3, r3, #2
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0ee      	beq.n	8001d60 <HAL_RCC_OscConfig+0x368>
 8001d82:	e014      	b.n	8001dae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d84:	f7ff f820 	bl	8000dc8 <HAL_GetTick>
 8001d88:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d8a:	e00a      	b.n	8001da2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001d8c:	f7ff f81c 	bl	8000dc8 <HAL_GetTick>
 8001d90:	4602      	mov	r2, r0
 8001d92:	693b      	ldr	r3, [r7, #16]
 8001d94:	1ad3      	subs	r3, r2, r3
 8001d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d901      	bls.n	8001da2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d9e:	2303      	movs	r3, #3
 8001da0:	e0c1      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001da2:	4b40      	ldr	r3, [pc, #256]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001da4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001da6:	f003 0302 	and.w	r3, r3, #2
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d1ee      	bne.n	8001d8c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001dae:	7dfb      	ldrb	r3, [r7, #23]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d105      	bne.n	8001dc0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001db4:	4b3b      	ldr	r3, [pc, #236]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001db6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db8:	4a3a      	ldr	r2, [pc, #232]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001dba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001dbe:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f000 80ad 	beq.w	8001f24 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001dca:	4b36      	ldr	r3, [pc, #216]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 030c 	and.w	r3, r3, #12
 8001dd2:	2b08      	cmp	r3, #8
 8001dd4:	d060      	beq.n	8001e98 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	699b      	ldr	r3, [r3, #24]
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d145      	bne.n	8001e6a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dde:	4b33      	ldr	r3, [pc, #204]	@ (8001eac <HAL_RCC_OscConfig+0x4b4>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001de4:	f7fe fff0 	bl	8000dc8 <HAL_GetTick>
 8001de8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dea:	e008      	b.n	8001dfe <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001dec:	f7fe ffec 	bl	8000dc8 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	2b02      	cmp	r3, #2
 8001df8:	d901      	bls.n	8001dfe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001dfa:	2303      	movs	r3, #3
 8001dfc:	e093      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dfe:	4b29      	ldr	r3, [pc, #164]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d1f0      	bne.n	8001dec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	69da      	ldr	r2, [r3, #28]
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	6a1b      	ldr	r3, [r3, #32]
 8001e12:	431a      	orrs	r2, r3
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e18:	019b      	lsls	r3, r3, #6
 8001e1a:	431a      	orrs	r2, r3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e20:	085b      	lsrs	r3, r3, #1
 8001e22:	3b01      	subs	r3, #1
 8001e24:	041b      	lsls	r3, r3, #16
 8001e26:	431a      	orrs	r2, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e2c:	061b      	lsls	r3, r3, #24
 8001e2e:	431a      	orrs	r2, r3
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e34:	071b      	lsls	r3, r3, #28
 8001e36:	491b      	ldr	r1, [pc, #108]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e3c:	4b1b      	ldr	r3, [pc, #108]	@ (8001eac <HAL_RCC_OscConfig+0x4b4>)
 8001e3e:	2201      	movs	r2, #1
 8001e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e42:	f7fe ffc1 	bl	8000dc8 <HAL_GetTick>
 8001e46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e48:	e008      	b.n	8001e5c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e4a:	f7fe ffbd 	bl	8000dc8 <HAL_GetTick>
 8001e4e:	4602      	mov	r2, r0
 8001e50:	693b      	ldr	r3, [r7, #16]
 8001e52:	1ad3      	subs	r3, r2, r3
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e064      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d0f0      	beq.n	8001e4a <HAL_RCC_OscConfig+0x452>
 8001e68:	e05c      	b.n	8001f24 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e6a:	4b10      	ldr	r3, [pc, #64]	@ (8001eac <HAL_RCC_OscConfig+0x4b4>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e70:	f7fe ffaa 	bl	8000dc8 <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001e78:	f7fe ffa6 	bl	8000dc8 <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e04d      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ea4 <HAL_RCC_OscConfig+0x4ac>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d1f0      	bne.n	8001e78 <HAL_RCC_OscConfig+0x480>
 8001e96:	e045      	b.n	8001f24 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	699b      	ldr	r3, [r3, #24]
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d107      	bne.n	8001eb0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001ea0:	2301      	movs	r3, #1
 8001ea2:	e040      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
 8001ea4:	40023800 	.word	0x40023800
 8001ea8:	40007000 	.word	0x40007000
 8001eac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f30 <HAL_RCC_OscConfig+0x538>)
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d030      	beq.n	8001f20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d129      	bne.n	8001f20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d122      	bne.n	8001f20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001eda:	68fa      	ldr	r2, [r7, #12]
 8001edc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001ee0:	4013      	ands	r3, r2
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001ee6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d119      	bne.n	8001f20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001eec:	68fb      	ldr	r3, [r7, #12]
 8001eee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ef6:	085b      	lsrs	r3, r3, #1
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d10f      	bne.n	8001f20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d107      	bne.n	8001f20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001f1c:	429a      	cmp	r2, r3
 8001f1e:	d001      	beq.n	8001f24 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e000      	b.n	8001f26 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001f24:	2300      	movs	r3, #0
}
 8001f26:	4618      	mov	r0, r3
 8001f28:	3718      	adds	r7, #24
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	bf00      	nop
 8001f30:	40023800 	.word	0x40023800

08001f34 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d101      	bne.n	8001f46 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f42:	2301      	movs	r3, #1
 8001f44:	e041      	b.n	8001fca <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f4c:	b2db      	uxtb	r3, r3
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d106      	bne.n	8001f60 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f000 f839 	bl	8001fd2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2202      	movs	r2, #2
 8001f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	3304      	adds	r3, #4
 8001f70:	4619      	mov	r1, r3
 8001f72:	4610      	mov	r0, r2
 8001f74:	f000 f9c0 	bl	80022f8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2201      	movs	r2, #1
 8001f7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	2201      	movs	r2, #1
 8001f94:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2201      	movs	r2, #1
 8001fbc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001fc8:	2300      	movs	r3, #0
}
 8001fca:	4618      	mov	r0, r3
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001fd2:	b480      	push	{r7}
 8001fd4:	b083      	sub	sp, #12
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
	...

08001fe8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b085      	sub	sp, #20
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ff6:	b2db      	uxtb	r3, r3
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d001      	beq.n	8002000 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	e04e      	b.n	800209e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2202      	movs	r2, #2
 8002004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	68da      	ldr	r2, [r3, #12]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 0201 	orr.w	r2, r2, #1
 8002016:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a23      	ldr	r2, [pc, #140]	@ (80020ac <HAL_TIM_Base_Start_IT+0xc4>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d022      	beq.n	8002068 <HAL_TIM_Base_Start_IT+0x80>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800202a:	d01d      	beq.n	8002068 <HAL_TIM_Base_Start_IT+0x80>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a1f      	ldr	r2, [pc, #124]	@ (80020b0 <HAL_TIM_Base_Start_IT+0xc8>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d018      	beq.n	8002068 <HAL_TIM_Base_Start_IT+0x80>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	4a1e      	ldr	r2, [pc, #120]	@ (80020b4 <HAL_TIM_Base_Start_IT+0xcc>)
 800203c:	4293      	cmp	r3, r2
 800203e:	d013      	beq.n	8002068 <HAL_TIM_Base_Start_IT+0x80>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a1c      	ldr	r2, [pc, #112]	@ (80020b8 <HAL_TIM_Base_Start_IT+0xd0>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d00e      	beq.n	8002068 <HAL_TIM_Base_Start_IT+0x80>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	4a1b      	ldr	r2, [pc, #108]	@ (80020bc <HAL_TIM_Base_Start_IT+0xd4>)
 8002050:	4293      	cmp	r3, r2
 8002052:	d009      	beq.n	8002068 <HAL_TIM_Base_Start_IT+0x80>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4a19      	ldr	r2, [pc, #100]	@ (80020c0 <HAL_TIM_Base_Start_IT+0xd8>)
 800205a:	4293      	cmp	r3, r2
 800205c:	d004      	beq.n	8002068 <HAL_TIM_Base_Start_IT+0x80>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a18      	ldr	r2, [pc, #96]	@ (80020c4 <HAL_TIM_Base_Start_IT+0xdc>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d111      	bne.n	800208c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	689b      	ldr	r3, [r3, #8]
 800206e:	f003 0307 	and.w	r3, r3, #7
 8002072:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2b06      	cmp	r3, #6
 8002078:	d010      	beq.n	800209c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f042 0201 	orr.w	r2, r2, #1
 8002088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800208a:	e007      	b.n	800209c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f042 0201 	orr.w	r2, r2, #1
 800209a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800209c:	2300      	movs	r3, #0
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3714      	adds	r7, #20
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	40010000 	.word	0x40010000
 80020b0:	40000400 	.word	0x40000400
 80020b4:	40000800 	.word	0x40000800
 80020b8:	40000c00 	.word	0x40000c00
 80020bc:	40010400 	.word	0x40010400
 80020c0:	40014000 	.word	0x40014000
 80020c4:	40001800 	.word	0x40001800

080020c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b084      	sub	sp, #16
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80020e0:	68bb      	ldr	r3, [r7, #8]
 80020e2:	f003 0302 	and.w	r3, r3, #2
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d020      	beq.n	800212c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	f003 0302 	and.w	r3, r3, #2
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d01b      	beq.n	800212c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f06f 0202 	mvn.w	r2, #2
 80020fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2201      	movs	r2, #1
 8002102:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	699b      	ldr	r3, [r3, #24]
 800210a:	f003 0303 	and.w	r3, r3, #3
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 f8d2 	bl	80022bc <HAL_TIM_IC_CaptureCallback>
 8002118:	e005      	b.n	8002126 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f8c4 	bl	80022a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f000 f8d5 	bl	80022d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2200      	movs	r2, #0
 800212a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	2b00      	cmp	r3, #0
 8002134:	d020      	beq.n	8002178 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b00      	cmp	r3, #0
 800213e:	d01b      	beq.n	8002178 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f06f 0204 	mvn.w	r2, #4
 8002148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2202      	movs	r2, #2
 800214e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800215a:	2b00      	cmp	r3, #0
 800215c:	d003      	beq.n	8002166 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f000 f8ac 	bl	80022bc <HAL_TIM_IC_CaptureCallback>
 8002164:	e005      	b.n	8002172 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002166:	6878      	ldr	r0, [r7, #4]
 8002168:	f000 f89e 	bl	80022a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800216c:	6878      	ldr	r0, [r7, #4]
 800216e:	f000 f8af 	bl	80022d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	2200      	movs	r2, #0
 8002176:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002178:	68bb      	ldr	r3, [r7, #8]
 800217a:	f003 0308 	and.w	r3, r3, #8
 800217e:	2b00      	cmp	r3, #0
 8002180:	d020      	beq.n	80021c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f003 0308 	and.w	r3, r3, #8
 8002188:	2b00      	cmp	r3, #0
 800218a:	d01b      	beq.n	80021c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f06f 0208 	mvn.w	r2, #8
 8002194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2204      	movs	r2, #4
 800219a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	69db      	ldr	r3, [r3, #28]
 80021a2:	f003 0303 	and.w	r3, r3, #3
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d003      	beq.n	80021b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021aa:	6878      	ldr	r0, [r7, #4]
 80021ac:	f000 f886 	bl	80022bc <HAL_TIM_IC_CaptureCallback>
 80021b0:	e005      	b.n	80021be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021b2:	6878      	ldr	r0, [r7, #4]
 80021b4:	f000 f878 	bl	80022a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021b8:	6878      	ldr	r0, [r7, #4]
 80021ba:	f000 f889 	bl	80022d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	2200      	movs	r2, #0
 80021c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80021c4:	68bb      	ldr	r3, [r7, #8]
 80021c6:	f003 0310 	and.w	r3, r3, #16
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d020      	beq.n	8002210 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	f003 0310 	and.w	r3, r3, #16
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d01b      	beq.n	8002210 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f06f 0210 	mvn.w	r2, #16
 80021e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2208      	movs	r2, #8
 80021e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	69db      	ldr	r3, [r3, #28]
 80021ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d003      	beq.n	80021fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021f6:	6878      	ldr	r0, [r7, #4]
 80021f8:	f000 f860 	bl	80022bc <HAL_TIM_IC_CaptureCallback>
 80021fc:	e005      	b.n	800220a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021fe:	6878      	ldr	r0, [r7, #4]
 8002200:	f000 f852 	bl	80022a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002204:	6878      	ldr	r0, [r7, #4]
 8002206:	f000 f863 	bl	80022d0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	f003 0301 	and.w	r3, r3, #1
 8002216:	2b00      	cmp	r3, #0
 8002218:	d00c      	beq.n	8002234 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	f003 0301 	and.w	r3, r3, #1
 8002220:	2b00      	cmp	r3, #0
 8002222:	d007      	beq.n	8002234 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f06f 0201 	mvn.w	r2, #1
 800222c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f7fe fb90 	bl	8000954 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800223a:	2b00      	cmp	r3, #0
 800223c:	d00c      	beq.n	8002258 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002244:	2b00      	cmp	r3, #0
 8002246:	d007      	beq.n	8002258 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002252:	6878      	ldr	r0, [r7, #4]
 8002254:	f000 f900 	bl	8002458 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800225e:	2b00      	cmp	r3, #0
 8002260:	d00c      	beq.n	800227c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002268:	2b00      	cmp	r3, #0
 800226a:	d007      	beq.n	800227c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 f834 	bl	80022e4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	f003 0320 	and.w	r3, r3, #32
 8002282:	2b00      	cmp	r3, #0
 8002284:	d00c      	beq.n	80022a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	f003 0320 	and.w	r3, r3, #32
 800228c:	2b00      	cmp	r3, #0
 800228e:	d007      	beq.n	80022a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f06f 0220 	mvn.w	r2, #32
 8002298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800229a:	6878      	ldr	r0, [r7, #4]
 800229c:	f000 f8d2 	bl	8002444 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022a0:	bf00      	nop
 80022a2:	3710      	adds	r7, #16
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ba:	4770      	bx	lr

080022bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr

080022e4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80022ec:	bf00      	nop
 80022ee:	370c      	adds	r7, #12
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr

080022f8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	4a43      	ldr	r2, [pc, #268]	@ (8002418 <TIM_Base_SetConfig+0x120>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d013      	beq.n	8002338 <TIM_Base_SetConfig+0x40>
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002316:	d00f      	beq.n	8002338 <TIM_Base_SetConfig+0x40>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	4a40      	ldr	r2, [pc, #256]	@ (800241c <TIM_Base_SetConfig+0x124>)
 800231c:	4293      	cmp	r3, r2
 800231e:	d00b      	beq.n	8002338 <TIM_Base_SetConfig+0x40>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	4a3f      	ldr	r2, [pc, #252]	@ (8002420 <TIM_Base_SetConfig+0x128>)
 8002324:	4293      	cmp	r3, r2
 8002326:	d007      	beq.n	8002338 <TIM_Base_SetConfig+0x40>
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	4a3e      	ldr	r2, [pc, #248]	@ (8002424 <TIM_Base_SetConfig+0x12c>)
 800232c:	4293      	cmp	r3, r2
 800232e:	d003      	beq.n	8002338 <TIM_Base_SetConfig+0x40>
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	4a3d      	ldr	r2, [pc, #244]	@ (8002428 <TIM_Base_SetConfig+0x130>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d108      	bne.n	800234a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800233e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	685b      	ldr	r3, [r3, #4]
 8002344:	68fa      	ldr	r2, [r7, #12]
 8002346:	4313      	orrs	r3, r2
 8002348:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	4a32      	ldr	r2, [pc, #200]	@ (8002418 <TIM_Base_SetConfig+0x120>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d02b      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002358:	d027      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	4a2f      	ldr	r2, [pc, #188]	@ (800241c <TIM_Base_SetConfig+0x124>)
 800235e:	4293      	cmp	r3, r2
 8002360:	d023      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	4a2e      	ldr	r2, [pc, #184]	@ (8002420 <TIM_Base_SetConfig+0x128>)
 8002366:	4293      	cmp	r3, r2
 8002368:	d01f      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	4a2d      	ldr	r2, [pc, #180]	@ (8002424 <TIM_Base_SetConfig+0x12c>)
 800236e:	4293      	cmp	r3, r2
 8002370:	d01b      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	4a2c      	ldr	r2, [pc, #176]	@ (8002428 <TIM_Base_SetConfig+0x130>)
 8002376:	4293      	cmp	r3, r2
 8002378:	d017      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	4a2b      	ldr	r2, [pc, #172]	@ (800242c <TIM_Base_SetConfig+0x134>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d013      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	4a2a      	ldr	r2, [pc, #168]	@ (8002430 <TIM_Base_SetConfig+0x138>)
 8002386:	4293      	cmp	r3, r2
 8002388:	d00f      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4a29      	ldr	r2, [pc, #164]	@ (8002434 <TIM_Base_SetConfig+0x13c>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d00b      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a28      	ldr	r2, [pc, #160]	@ (8002438 <TIM_Base_SetConfig+0x140>)
 8002396:	4293      	cmp	r3, r2
 8002398:	d007      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a27      	ldr	r2, [pc, #156]	@ (800243c <TIM_Base_SetConfig+0x144>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d003      	beq.n	80023aa <TIM_Base_SetConfig+0xb2>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a26      	ldr	r2, [pc, #152]	@ (8002440 <TIM_Base_SetConfig+0x148>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d108      	bne.n	80023bc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80023b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80023c2:	683b      	ldr	r3, [r7, #0]
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	689a      	ldr	r2, [r3, #8]
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	681a      	ldr	r2, [r3, #0]
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a0e      	ldr	r2, [pc, #56]	@ (8002418 <TIM_Base_SetConfig+0x120>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d003      	beq.n	80023ea <TIM_Base_SetConfig+0xf2>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a10      	ldr	r2, [pc, #64]	@ (8002428 <TIM_Base_SetConfig+0x130>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d103      	bne.n	80023f2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	691a      	ldr	r2, [r3, #16]
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f043 0204 	orr.w	r2, r3, #4
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2201      	movs	r2, #1
 8002402:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	68fa      	ldr	r2, [r7, #12]
 8002408:	601a      	str	r2, [r3, #0]
}
 800240a:	bf00      	nop
 800240c:	3714      	adds	r7, #20
 800240e:	46bd      	mov	sp, r7
 8002410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002414:	4770      	bx	lr
 8002416:	bf00      	nop
 8002418:	40010000 	.word	0x40010000
 800241c:	40000400 	.word	0x40000400
 8002420:	40000800 	.word	0x40000800
 8002424:	40000c00 	.word	0x40000c00
 8002428:	40010400 	.word	0x40010400
 800242c:	40014000 	.word	0x40014000
 8002430:	40014400 	.word	0x40014400
 8002434:	40014800 	.word	0x40014800
 8002438:	40001800 	.word	0x40001800
 800243c:	40001c00 	.word	0x40001c00
 8002440:	40002000 	.word	0x40002000

08002444 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002444:	b480      	push	{r7}
 8002446:	b083      	sub	sp, #12
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800244c:	bf00      	nop
 800244e:	370c      	adds	r7, #12
 8002450:	46bd      	mov	sp, r7
 8002452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002456:	4770      	bx	lr

08002458 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002460:	bf00      	nop
 8002462:	370c      	adds	r7, #12
 8002464:	46bd      	mov	sp, r7
 8002466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246a:	4770      	bx	lr

0800246c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b082      	sub	sp, #8
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2b00      	cmp	r3, #0
 8002478:	d101      	bne.n	800247e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e042      	b.n	8002504 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002484:	b2db      	uxtb	r3, r3
 8002486:	2b00      	cmp	r3, #0
 8002488:	d106      	bne.n	8002498 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	2200      	movs	r2, #0
 800248e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f7fe faa2 	bl	80009dc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2224      	movs	r2, #36	@ 0x24
 800249c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	68da      	ldr	r2, [r3, #12]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80024ae:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80024b0:	6878      	ldr	r0, [r7, #4]
 80024b2:	f000 f82b 	bl	800250c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	691a      	ldr	r2, [r3, #16]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80024c4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	695a      	ldr	r2, [r3, #20]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80024d4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	68da      	ldr	r2, [r3, #12]
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80024e4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2200      	movs	r2, #0
 80024ea:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2220      	movs	r2, #32
 80024f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2220      	movs	r2, #32
 80024f8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	3708      	adds	r7, #8
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800250c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002510:	b0c0      	sub	sp, #256	@ 0x100
 8002512:	af00      	add	r7, sp, #0
 8002514:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002518:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	691b      	ldr	r3, [r3, #16]
 8002520:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002524:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002528:	68d9      	ldr	r1, [r3, #12]
 800252a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800252e:	681a      	ldr	r2, [r3, #0]
 8002530:	ea40 0301 	orr.w	r3, r0, r1
 8002534:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800253a:	689a      	ldr	r2, [r3, #8]
 800253c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002540:	691b      	ldr	r3, [r3, #16]
 8002542:	431a      	orrs	r2, r3
 8002544:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002548:	695b      	ldr	r3, [r3, #20]
 800254a:	431a      	orrs	r2, r3
 800254c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002550:	69db      	ldr	r3, [r3, #28]
 8002552:	4313      	orrs	r3, r2
 8002554:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	68db      	ldr	r3, [r3, #12]
 8002560:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002564:	f021 010c 	bic.w	r1, r1, #12
 8002568:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800256c:	681a      	ldr	r2, [r3, #0]
 800256e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002572:	430b      	orrs	r3, r1
 8002574:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002576:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	695b      	ldr	r3, [r3, #20]
 800257e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002586:	6999      	ldr	r1, [r3, #24]
 8002588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	ea40 0301 	orr.w	r3, r0, r1
 8002592:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	4b8f      	ldr	r3, [pc, #572]	@ (80027d8 <UART_SetConfig+0x2cc>)
 800259c:	429a      	cmp	r2, r3
 800259e:	d005      	beq.n	80025ac <UART_SetConfig+0xa0>
 80025a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	4b8d      	ldr	r3, [pc, #564]	@ (80027dc <UART_SetConfig+0x2d0>)
 80025a8:	429a      	cmp	r2, r3
 80025aa:	d104      	bne.n	80025b6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80025ac:	f7fe ffae 	bl	800150c <HAL_RCC_GetPCLK2Freq>
 80025b0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80025b4:	e003      	b.n	80025be <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80025b6:	f7fe ff95 	bl	80014e4 <HAL_RCC_GetPCLK1Freq>
 80025ba:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025c2:	69db      	ldr	r3, [r3, #28]
 80025c4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025c8:	f040 810c 	bne.w	80027e4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80025cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80025d0:	2200      	movs	r2, #0
 80025d2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80025d6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80025da:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80025de:	4622      	mov	r2, r4
 80025e0:	462b      	mov	r3, r5
 80025e2:	1891      	adds	r1, r2, r2
 80025e4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80025e6:	415b      	adcs	r3, r3
 80025e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80025ea:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80025ee:	4621      	mov	r1, r4
 80025f0:	eb12 0801 	adds.w	r8, r2, r1
 80025f4:	4629      	mov	r1, r5
 80025f6:	eb43 0901 	adc.w	r9, r3, r1
 80025fa:	f04f 0200 	mov.w	r2, #0
 80025fe:	f04f 0300 	mov.w	r3, #0
 8002602:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002606:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800260a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800260e:	4690      	mov	r8, r2
 8002610:	4699      	mov	r9, r3
 8002612:	4623      	mov	r3, r4
 8002614:	eb18 0303 	adds.w	r3, r8, r3
 8002618:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800261c:	462b      	mov	r3, r5
 800261e:	eb49 0303 	adc.w	r3, r9, r3
 8002622:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002626:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002632:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002636:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800263a:	460b      	mov	r3, r1
 800263c:	18db      	adds	r3, r3, r3
 800263e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002640:	4613      	mov	r3, r2
 8002642:	eb42 0303 	adc.w	r3, r2, r3
 8002646:	657b      	str	r3, [r7, #84]	@ 0x54
 8002648:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800264c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002650:	f7fd fe2e 	bl	80002b0 <__aeabi_uldivmod>
 8002654:	4602      	mov	r2, r0
 8002656:	460b      	mov	r3, r1
 8002658:	4b61      	ldr	r3, [pc, #388]	@ (80027e0 <UART_SetConfig+0x2d4>)
 800265a:	fba3 2302 	umull	r2, r3, r3, r2
 800265e:	095b      	lsrs	r3, r3, #5
 8002660:	011c      	lsls	r4, r3, #4
 8002662:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002666:	2200      	movs	r2, #0
 8002668:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800266c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002670:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002674:	4642      	mov	r2, r8
 8002676:	464b      	mov	r3, r9
 8002678:	1891      	adds	r1, r2, r2
 800267a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800267c:	415b      	adcs	r3, r3
 800267e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002680:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002684:	4641      	mov	r1, r8
 8002686:	eb12 0a01 	adds.w	sl, r2, r1
 800268a:	4649      	mov	r1, r9
 800268c:	eb43 0b01 	adc.w	fp, r3, r1
 8002690:	f04f 0200 	mov.w	r2, #0
 8002694:	f04f 0300 	mov.w	r3, #0
 8002698:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800269c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80026a0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026a4:	4692      	mov	sl, r2
 80026a6:	469b      	mov	fp, r3
 80026a8:	4643      	mov	r3, r8
 80026aa:	eb1a 0303 	adds.w	r3, sl, r3
 80026ae:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80026b2:	464b      	mov	r3, r9
 80026b4:	eb4b 0303 	adc.w	r3, fp, r3
 80026b8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80026bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	2200      	movs	r2, #0
 80026c4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80026c8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80026cc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80026d0:	460b      	mov	r3, r1
 80026d2:	18db      	adds	r3, r3, r3
 80026d4:	643b      	str	r3, [r7, #64]	@ 0x40
 80026d6:	4613      	mov	r3, r2
 80026d8:	eb42 0303 	adc.w	r3, r2, r3
 80026dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80026de:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80026e2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80026e6:	f7fd fde3 	bl	80002b0 <__aeabi_uldivmod>
 80026ea:	4602      	mov	r2, r0
 80026ec:	460b      	mov	r3, r1
 80026ee:	4611      	mov	r1, r2
 80026f0:	4b3b      	ldr	r3, [pc, #236]	@ (80027e0 <UART_SetConfig+0x2d4>)
 80026f2:	fba3 2301 	umull	r2, r3, r3, r1
 80026f6:	095b      	lsrs	r3, r3, #5
 80026f8:	2264      	movs	r2, #100	@ 0x64
 80026fa:	fb02 f303 	mul.w	r3, r2, r3
 80026fe:	1acb      	subs	r3, r1, r3
 8002700:	00db      	lsls	r3, r3, #3
 8002702:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002706:	4b36      	ldr	r3, [pc, #216]	@ (80027e0 <UART_SetConfig+0x2d4>)
 8002708:	fba3 2302 	umull	r2, r3, r3, r2
 800270c:	095b      	lsrs	r3, r3, #5
 800270e:	005b      	lsls	r3, r3, #1
 8002710:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002714:	441c      	add	r4, r3
 8002716:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800271a:	2200      	movs	r2, #0
 800271c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002720:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002724:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002728:	4642      	mov	r2, r8
 800272a:	464b      	mov	r3, r9
 800272c:	1891      	adds	r1, r2, r2
 800272e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002730:	415b      	adcs	r3, r3
 8002732:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002734:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002738:	4641      	mov	r1, r8
 800273a:	1851      	adds	r1, r2, r1
 800273c:	6339      	str	r1, [r7, #48]	@ 0x30
 800273e:	4649      	mov	r1, r9
 8002740:	414b      	adcs	r3, r1
 8002742:	637b      	str	r3, [r7, #52]	@ 0x34
 8002744:	f04f 0200 	mov.w	r2, #0
 8002748:	f04f 0300 	mov.w	r3, #0
 800274c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002750:	4659      	mov	r1, fp
 8002752:	00cb      	lsls	r3, r1, #3
 8002754:	4651      	mov	r1, sl
 8002756:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800275a:	4651      	mov	r1, sl
 800275c:	00ca      	lsls	r2, r1, #3
 800275e:	4610      	mov	r0, r2
 8002760:	4619      	mov	r1, r3
 8002762:	4603      	mov	r3, r0
 8002764:	4642      	mov	r2, r8
 8002766:	189b      	adds	r3, r3, r2
 8002768:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800276c:	464b      	mov	r3, r9
 800276e:	460a      	mov	r2, r1
 8002770:	eb42 0303 	adc.w	r3, r2, r3
 8002774:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002778:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	2200      	movs	r2, #0
 8002780:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002784:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002788:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800278c:	460b      	mov	r3, r1
 800278e:	18db      	adds	r3, r3, r3
 8002790:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002792:	4613      	mov	r3, r2
 8002794:	eb42 0303 	adc.w	r3, r2, r3
 8002798:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800279a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800279e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80027a2:	f7fd fd85 	bl	80002b0 <__aeabi_uldivmod>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	4b0d      	ldr	r3, [pc, #52]	@ (80027e0 <UART_SetConfig+0x2d4>)
 80027ac:	fba3 1302 	umull	r1, r3, r3, r2
 80027b0:	095b      	lsrs	r3, r3, #5
 80027b2:	2164      	movs	r1, #100	@ 0x64
 80027b4:	fb01 f303 	mul.w	r3, r1, r3
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	00db      	lsls	r3, r3, #3
 80027bc:	3332      	adds	r3, #50	@ 0x32
 80027be:	4a08      	ldr	r2, [pc, #32]	@ (80027e0 <UART_SetConfig+0x2d4>)
 80027c0:	fba2 2303 	umull	r2, r3, r2, r3
 80027c4:	095b      	lsrs	r3, r3, #5
 80027c6:	f003 0207 	and.w	r2, r3, #7
 80027ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4422      	add	r2, r4
 80027d2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80027d4:	e106      	b.n	80029e4 <UART_SetConfig+0x4d8>
 80027d6:	bf00      	nop
 80027d8:	40011000 	.word	0x40011000
 80027dc:	40011400 	.word	0x40011400
 80027e0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027e8:	2200      	movs	r2, #0
 80027ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80027ee:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80027f2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80027f6:	4642      	mov	r2, r8
 80027f8:	464b      	mov	r3, r9
 80027fa:	1891      	adds	r1, r2, r2
 80027fc:	6239      	str	r1, [r7, #32]
 80027fe:	415b      	adcs	r3, r3
 8002800:	627b      	str	r3, [r7, #36]	@ 0x24
 8002802:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002806:	4641      	mov	r1, r8
 8002808:	1854      	adds	r4, r2, r1
 800280a:	4649      	mov	r1, r9
 800280c:	eb43 0501 	adc.w	r5, r3, r1
 8002810:	f04f 0200 	mov.w	r2, #0
 8002814:	f04f 0300 	mov.w	r3, #0
 8002818:	00eb      	lsls	r3, r5, #3
 800281a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800281e:	00e2      	lsls	r2, r4, #3
 8002820:	4614      	mov	r4, r2
 8002822:	461d      	mov	r5, r3
 8002824:	4643      	mov	r3, r8
 8002826:	18e3      	adds	r3, r4, r3
 8002828:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800282c:	464b      	mov	r3, r9
 800282e:	eb45 0303 	adc.w	r3, r5, r3
 8002832:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8002836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002842:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002846:	f04f 0200 	mov.w	r2, #0
 800284a:	f04f 0300 	mov.w	r3, #0
 800284e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002852:	4629      	mov	r1, r5
 8002854:	008b      	lsls	r3, r1, #2
 8002856:	4621      	mov	r1, r4
 8002858:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800285c:	4621      	mov	r1, r4
 800285e:	008a      	lsls	r2, r1, #2
 8002860:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8002864:	f7fd fd24 	bl	80002b0 <__aeabi_uldivmod>
 8002868:	4602      	mov	r2, r0
 800286a:	460b      	mov	r3, r1
 800286c:	4b60      	ldr	r3, [pc, #384]	@ (80029f0 <UART_SetConfig+0x4e4>)
 800286e:	fba3 2302 	umull	r2, r3, r3, r2
 8002872:	095b      	lsrs	r3, r3, #5
 8002874:	011c      	lsls	r4, r3, #4
 8002876:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800287a:	2200      	movs	r2, #0
 800287c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002880:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002884:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002888:	4642      	mov	r2, r8
 800288a:	464b      	mov	r3, r9
 800288c:	1891      	adds	r1, r2, r2
 800288e:	61b9      	str	r1, [r7, #24]
 8002890:	415b      	adcs	r3, r3
 8002892:	61fb      	str	r3, [r7, #28]
 8002894:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002898:	4641      	mov	r1, r8
 800289a:	1851      	adds	r1, r2, r1
 800289c:	6139      	str	r1, [r7, #16]
 800289e:	4649      	mov	r1, r9
 80028a0:	414b      	adcs	r3, r1
 80028a2:	617b      	str	r3, [r7, #20]
 80028a4:	f04f 0200 	mov.w	r2, #0
 80028a8:	f04f 0300 	mov.w	r3, #0
 80028ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028b0:	4659      	mov	r1, fp
 80028b2:	00cb      	lsls	r3, r1, #3
 80028b4:	4651      	mov	r1, sl
 80028b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028ba:	4651      	mov	r1, sl
 80028bc:	00ca      	lsls	r2, r1, #3
 80028be:	4610      	mov	r0, r2
 80028c0:	4619      	mov	r1, r3
 80028c2:	4603      	mov	r3, r0
 80028c4:	4642      	mov	r2, r8
 80028c6:	189b      	adds	r3, r3, r2
 80028c8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80028cc:	464b      	mov	r3, r9
 80028ce:	460a      	mov	r2, r1
 80028d0:	eb42 0303 	adc.w	r3, r2, r3
 80028d4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80028d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028dc:	685b      	ldr	r3, [r3, #4]
 80028de:	2200      	movs	r2, #0
 80028e0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80028e2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80028e4:	f04f 0200 	mov.w	r2, #0
 80028e8:	f04f 0300 	mov.w	r3, #0
 80028ec:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80028f0:	4649      	mov	r1, r9
 80028f2:	008b      	lsls	r3, r1, #2
 80028f4:	4641      	mov	r1, r8
 80028f6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028fa:	4641      	mov	r1, r8
 80028fc:	008a      	lsls	r2, r1, #2
 80028fe:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8002902:	f7fd fcd5 	bl	80002b0 <__aeabi_uldivmod>
 8002906:	4602      	mov	r2, r0
 8002908:	460b      	mov	r3, r1
 800290a:	4611      	mov	r1, r2
 800290c:	4b38      	ldr	r3, [pc, #224]	@ (80029f0 <UART_SetConfig+0x4e4>)
 800290e:	fba3 2301 	umull	r2, r3, r3, r1
 8002912:	095b      	lsrs	r3, r3, #5
 8002914:	2264      	movs	r2, #100	@ 0x64
 8002916:	fb02 f303 	mul.w	r3, r2, r3
 800291a:	1acb      	subs	r3, r1, r3
 800291c:	011b      	lsls	r3, r3, #4
 800291e:	3332      	adds	r3, #50	@ 0x32
 8002920:	4a33      	ldr	r2, [pc, #204]	@ (80029f0 <UART_SetConfig+0x4e4>)
 8002922:	fba2 2303 	umull	r2, r3, r2, r3
 8002926:	095b      	lsrs	r3, r3, #5
 8002928:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800292c:	441c      	add	r4, r3
 800292e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002932:	2200      	movs	r2, #0
 8002934:	673b      	str	r3, [r7, #112]	@ 0x70
 8002936:	677a      	str	r2, [r7, #116]	@ 0x74
 8002938:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800293c:	4642      	mov	r2, r8
 800293e:	464b      	mov	r3, r9
 8002940:	1891      	adds	r1, r2, r2
 8002942:	60b9      	str	r1, [r7, #8]
 8002944:	415b      	adcs	r3, r3
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800294c:	4641      	mov	r1, r8
 800294e:	1851      	adds	r1, r2, r1
 8002950:	6039      	str	r1, [r7, #0]
 8002952:	4649      	mov	r1, r9
 8002954:	414b      	adcs	r3, r1
 8002956:	607b      	str	r3, [r7, #4]
 8002958:	f04f 0200 	mov.w	r2, #0
 800295c:	f04f 0300 	mov.w	r3, #0
 8002960:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002964:	4659      	mov	r1, fp
 8002966:	00cb      	lsls	r3, r1, #3
 8002968:	4651      	mov	r1, sl
 800296a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800296e:	4651      	mov	r1, sl
 8002970:	00ca      	lsls	r2, r1, #3
 8002972:	4610      	mov	r0, r2
 8002974:	4619      	mov	r1, r3
 8002976:	4603      	mov	r3, r0
 8002978:	4642      	mov	r2, r8
 800297a:	189b      	adds	r3, r3, r2
 800297c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800297e:	464b      	mov	r3, r9
 8002980:	460a      	mov	r2, r1
 8002982:	eb42 0303 	adc.w	r3, r2, r3
 8002986:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	2200      	movs	r2, #0
 8002990:	663b      	str	r3, [r7, #96]	@ 0x60
 8002992:	667a      	str	r2, [r7, #100]	@ 0x64
 8002994:	f04f 0200 	mov.w	r2, #0
 8002998:	f04f 0300 	mov.w	r3, #0
 800299c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80029a0:	4649      	mov	r1, r9
 80029a2:	008b      	lsls	r3, r1, #2
 80029a4:	4641      	mov	r1, r8
 80029a6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029aa:	4641      	mov	r1, r8
 80029ac:	008a      	lsls	r2, r1, #2
 80029ae:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80029b2:	f7fd fc7d 	bl	80002b0 <__aeabi_uldivmod>
 80029b6:	4602      	mov	r2, r0
 80029b8:	460b      	mov	r3, r1
 80029ba:	4b0d      	ldr	r3, [pc, #52]	@ (80029f0 <UART_SetConfig+0x4e4>)
 80029bc:	fba3 1302 	umull	r1, r3, r3, r2
 80029c0:	095b      	lsrs	r3, r3, #5
 80029c2:	2164      	movs	r1, #100	@ 0x64
 80029c4:	fb01 f303 	mul.w	r3, r1, r3
 80029c8:	1ad3      	subs	r3, r2, r3
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	3332      	adds	r3, #50	@ 0x32
 80029ce:	4a08      	ldr	r2, [pc, #32]	@ (80029f0 <UART_SetConfig+0x4e4>)
 80029d0:	fba2 2303 	umull	r2, r3, r2, r3
 80029d4:	095b      	lsrs	r3, r3, #5
 80029d6:	f003 020f 	and.w	r2, r3, #15
 80029da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4422      	add	r2, r4
 80029e2:	609a      	str	r2, [r3, #8]
}
 80029e4:	bf00      	nop
 80029e6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80029ea:	46bd      	mov	sp, r7
 80029ec:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80029f0:	51eb851f 	.word	0x51eb851f

080029f4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80029f4:	b580      	push	{r7, lr}
 80029f6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80029f8:	4b05      	ldr	r3, [pc, #20]	@ (8002a10 <SysTick_Handler+0x1c>)
 80029fa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80029fc:	f001 fc1c 	bl	8004238 <xTaskGetSchedulerState>
 8002a00:	4603      	mov	r3, r0
 8002a02:	2b01      	cmp	r3, #1
 8002a04:	d001      	beq.n	8002a0a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8002a06:	f002 fa17 	bl	8004e38 <xPortSysTickHandler>
  }
}
 8002a0a:	bf00      	nop
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	e000e010 	.word	0xe000e010

08002a14 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	60f8      	str	r0, [r7, #12]
 8002a1c:	60b9      	str	r1, [r7, #8]
 8002a1e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	4a07      	ldr	r2, [pc, #28]	@ (8002a40 <vApplicationGetIdleTaskMemory+0x2c>)
 8002a24:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002a26:	68bb      	ldr	r3, [r7, #8]
 8002a28:	4a06      	ldr	r2, [pc, #24]	@ (8002a44 <vApplicationGetIdleTaskMemory+0x30>)
 8002a2a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2280      	movs	r2, #128	@ 0x80
 8002a30:	601a      	str	r2, [r3, #0]
}
 8002a32:	bf00      	nop
 8002a34:	3714      	adds	r7, #20
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	20000130 	.word	0x20000130
 8002a44:	2000018c 	.word	0x2000018c

08002a48 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	60f8      	str	r0, [r7, #12]
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	4a07      	ldr	r2, [pc, #28]	@ (8002a74 <vApplicationGetTimerTaskMemory+0x2c>)
 8002a58:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	4a06      	ldr	r2, [pc, #24]	@ (8002a78 <vApplicationGetTimerTaskMemory+0x30>)
 8002a5e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002a66:	601a      	str	r2, [r3, #0]
}
 8002a68:	bf00      	nop
 8002a6a:	3714      	adds	r7, #20
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr
 8002a74:	2000038c 	.word	0x2000038c
 8002a78:	200003e8 	.word	0x200003e8

08002a7c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	f103 0208 	add.w	r2, r3, #8
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002a94:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f103 0208 	add.w	r2, r3, #8
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f103 0208 	add.w	r2, r3, #8
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2200      	movs	r2, #0
 8002aae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002ab0:	bf00      	nop
 8002ab2:	370c      	adds	r7, #12
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	2200      	movs	r2, #0
 8002ac8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002aca:	bf00      	nop
 8002acc:	370c      	adds	r7, #12
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad4:	4770      	bx	lr

08002ad6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002ad6:	b480      	push	{r7}
 8002ad8:	b085      	sub	sp, #20
 8002ada:	af00      	add	r7, sp, #0
 8002adc:	6078      	str	r0, [r7, #4]
 8002ade:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	68fa      	ldr	r2, [r7, #12]
 8002aea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	689a      	ldr	r2, [r3, #8]
 8002af0:	683b      	ldr	r3, [r7, #0]
 8002af2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	683a      	ldr	r2, [r7, #0]
 8002afa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	683a      	ldr	r2, [r7, #0]
 8002b00:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	687a      	ldr	r2, [r7, #4]
 8002b06:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	1c5a      	adds	r2, r3, #1
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	601a      	str	r2, [r3, #0]
}
 8002b12:	bf00      	nop
 8002b14:	3714      	adds	r7, #20
 8002b16:	46bd      	mov	sp, r7
 8002b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1c:	4770      	bx	lr

08002b1e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b1e:	b480      	push	{r7}
 8002b20:	b085      	sub	sp, #20
 8002b22:	af00      	add	r7, sp, #0
 8002b24:	6078      	str	r0, [r7, #4]
 8002b26:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002b34:	d103      	bne.n	8002b3e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	691b      	ldr	r3, [r3, #16]
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	e00c      	b.n	8002b58 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	3308      	adds	r3, #8
 8002b42:	60fb      	str	r3, [r7, #12]
 8002b44:	e002      	b.n	8002b4c <vListInsert+0x2e>
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	60fb      	str	r3, [r7, #12]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	68ba      	ldr	r2, [r7, #8]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	d2f6      	bcs.n	8002b46 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	685a      	ldr	r2, [r3, #4]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	68fa      	ldr	r2, [r7, #12]
 8002b6c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	683a      	ldr	r2, [r7, #0]
 8002b72:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	1c5a      	adds	r2, r3, #1
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	601a      	str	r2, [r3, #0]
}
 8002b84:	bf00      	nop
 8002b86:	3714      	adds	r7, #20
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8e:	4770      	bx	lr

08002b90 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b90:	b480      	push	{r7}
 8002b92:	b085      	sub	sp, #20
 8002b94:	af00      	add	r7, sp, #0
 8002b96:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	6892      	ldr	r2, [r2, #8]
 8002ba6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	687a      	ldr	r2, [r7, #4]
 8002bae:	6852      	ldr	r2, [r2, #4]
 8002bb0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	429a      	cmp	r2, r3
 8002bba:	d103      	bne.n	8002bc4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	689a      	ldr	r2, [r3, #8]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	1e5a      	subs	r2, r3, #1
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	3714      	adds	r7, #20
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b084      	sub	sp, #16
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	d10b      	bne.n	8002c10 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002bf8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002bfc:	f383 8811 	msr	BASEPRI, r3
 8002c00:	f3bf 8f6f 	isb	sy
 8002c04:	f3bf 8f4f 	dsb	sy
 8002c08:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002c0a:	bf00      	nop
 8002c0c:	bf00      	nop
 8002c0e:	e7fd      	b.n	8002c0c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002c10:	f002 f882 	bl	8004d18 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c1c:	68f9      	ldr	r1, [r7, #12]
 8002c1e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002c20:	fb01 f303 	mul.w	r3, r1, r3
 8002c24:	441a      	add	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	681a      	ldr	r2, [r3, #0]
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681a      	ldr	r2, [r3, #0]
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c40:	3b01      	subs	r3, #1
 8002c42:	68f9      	ldr	r1, [r7, #12]
 8002c44:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8002c46:	fb01 f303 	mul.w	r3, r1, r3
 8002c4a:	441a      	add	r2, r3
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	22ff      	movs	r2, #255	@ 0xff
 8002c54:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	22ff      	movs	r2, #255	@ 0xff
 8002c5c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d114      	bne.n	8002c90 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d01a      	beq.n	8002ca4 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	3310      	adds	r3, #16
 8002c72:	4618      	mov	r0, r3
 8002c74:	f001 f920 	bl	8003eb8 <xTaskRemoveFromEventList>
 8002c78:	4603      	mov	r3, r0
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	d012      	beq.n	8002ca4 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb4 <xQueueGenericReset+0xd0>)
 8002c80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	f3bf 8f4f 	dsb	sy
 8002c8a:	f3bf 8f6f 	isb	sy
 8002c8e:	e009      	b.n	8002ca4 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	3310      	adds	r3, #16
 8002c94:	4618      	mov	r0, r3
 8002c96:	f7ff fef1 	bl	8002a7c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	3324      	adds	r3, #36	@ 0x24
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7ff feec 	bl	8002a7c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002ca4:	f002 f86a 	bl	8004d7c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002ca8:	2301      	movs	r3, #1
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3710      	adds	r7, #16
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
 8002cb2:	bf00      	nop
 8002cb4:	e000ed04 	.word	0xe000ed04

08002cb8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b08e      	sub	sp, #56	@ 0x38
 8002cbc:	af02      	add	r7, sp, #8
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	60b9      	str	r1, [r7, #8]
 8002cc2:	607a      	str	r2, [r7, #4]
 8002cc4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d10b      	bne.n	8002ce4 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8002ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cd0:	f383 8811 	msr	BASEPRI, r3
 8002cd4:	f3bf 8f6f 	isb	sy
 8002cd8:	f3bf 8f4f 	dsb	sy
 8002cdc:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002cde:	bf00      	nop
 8002ce0:	bf00      	nop
 8002ce2:	e7fd      	b.n	8002ce0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d10b      	bne.n	8002d02 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8002cea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002cee:	f383 8811 	msr	BASEPRI, r3
 8002cf2:	f3bf 8f6f 	isb	sy
 8002cf6:	f3bf 8f4f 	dsb	sy
 8002cfa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002cfc:	bf00      	nop
 8002cfe:	bf00      	nop
 8002d00:	e7fd      	b.n	8002cfe <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d002      	beq.n	8002d0e <xQueueGenericCreateStatic+0x56>
 8002d08:	68bb      	ldr	r3, [r7, #8]
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d001      	beq.n	8002d12 <xQueueGenericCreateStatic+0x5a>
 8002d0e:	2301      	movs	r3, #1
 8002d10:	e000      	b.n	8002d14 <xQueueGenericCreateStatic+0x5c>
 8002d12:	2300      	movs	r3, #0
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d10b      	bne.n	8002d30 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8002d18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d1c:	f383 8811 	msr	BASEPRI, r3
 8002d20:	f3bf 8f6f 	isb	sy
 8002d24:	f3bf 8f4f 	dsb	sy
 8002d28:	623b      	str	r3, [r7, #32]
}
 8002d2a:	bf00      	nop
 8002d2c:	bf00      	nop
 8002d2e:	e7fd      	b.n	8002d2c <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d102      	bne.n	8002d3c <xQueueGenericCreateStatic+0x84>
 8002d36:	68bb      	ldr	r3, [r7, #8]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d101      	bne.n	8002d40 <xQueueGenericCreateStatic+0x88>
 8002d3c:	2301      	movs	r3, #1
 8002d3e:	e000      	b.n	8002d42 <xQueueGenericCreateStatic+0x8a>
 8002d40:	2300      	movs	r3, #0
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d10b      	bne.n	8002d5e <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8002d46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d4a:	f383 8811 	msr	BASEPRI, r3
 8002d4e:	f3bf 8f6f 	isb	sy
 8002d52:	f3bf 8f4f 	dsb	sy
 8002d56:	61fb      	str	r3, [r7, #28]
}
 8002d58:	bf00      	nop
 8002d5a:	bf00      	nop
 8002d5c:	e7fd      	b.n	8002d5a <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002d5e:	2350      	movs	r3, #80	@ 0x50
 8002d60:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	2b50      	cmp	r3, #80	@ 0x50
 8002d66:	d00b      	beq.n	8002d80 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8002d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002d6c:	f383 8811 	msr	BASEPRI, r3
 8002d70:	f3bf 8f6f 	isb	sy
 8002d74:	f3bf 8f4f 	dsb	sy
 8002d78:	61bb      	str	r3, [r7, #24]
}
 8002d7a:	bf00      	nop
 8002d7c:	bf00      	nop
 8002d7e:	e7fd      	b.n	8002d7c <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002d80:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8002d86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d00d      	beq.n	8002da8 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002d94:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8002d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	4613      	mov	r3, r2
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f000 f840 	bl	8002e28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3730      	adds	r7, #48	@ 0x30
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}

08002db2 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b08a      	sub	sp, #40	@ 0x28
 8002db6:	af02      	add	r7, sp, #8
 8002db8:	60f8      	str	r0, [r7, #12]
 8002dba:	60b9      	str	r1, [r7, #8]
 8002dbc:	4613      	mov	r3, r2
 8002dbe:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d10b      	bne.n	8002dde <xQueueGenericCreate+0x2c>
	__asm volatile
 8002dc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002dca:	f383 8811 	msr	BASEPRI, r3
 8002dce:	f3bf 8f6f 	isb	sy
 8002dd2:	f3bf 8f4f 	dsb	sy
 8002dd6:	613b      	str	r3, [r7, #16]
}
 8002dd8:	bf00      	nop
 8002dda:	bf00      	nop
 8002ddc:	e7fd      	b.n	8002dda <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	fb02 f303 	mul.w	r3, r2, r3
 8002de6:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002de8:	69fb      	ldr	r3, [r7, #28]
 8002dea:	3350      	adds	r3, #80	@ 0x50
 8002dec:	4618      	mov	r0, r3
 8002dee:	f002 f8b5 	bl	8004f5c <pvPortMalloc>
 8002df2:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002df4:	69bb      	ldr	r3, [r7, #24]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d011      	beq.n	8002e1e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002dfa:	69bb      	ldr	r3, [r7, #24]
 8002dfc:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	3350      	adds	r3, #80	@ 0x50
 8002e02:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	2200      	movs	r2, #0
 8002e08:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002e0c:	79fa      	ldrb	r2, [r7, #7]
 8002e0e:	69bb      	ldr	r3, [r7, #24]
 8002e10:	9300      	str	r3, [sp, #0]
 8002e12:	4613      	mov	r3, r2
 8002e14:	697a      	ldr	r2, [r7, #20]
 8002e16:	68b9      	ldr	r1, [r7, #8]
 8002e18:	68f8      	ldr	r0, [r7, #12]
 8002e1a:	f000 f805 	bl	8002e28 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002e1e:	69bb      	ldr	r3, [r7, #24]
	}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3720      	adds	r7, #32
 8002e24:	46bd      	mov	sp, r7
 8002e26:	bd80      	pop	{r7, pc}

08002e28 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	60f8      	str	r0, [r7, #12]
 8002e30:	60b9      	str	r1, [r7, #8]
 8002e32:	607a      	str	r2, [r7, #4]
 8002e34:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002e36:	68bb      	ldr	r3, [r7, #8]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d103      	bne.n	8002e44 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	69ba      	ldr	r2, [r7, #24]
 8002e40:	601a      	str	r2, [r3, #0]
 8002e42:	e002      	b.n	8002e4a <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002e4a:	69bb      	ldr	r3, [r7, #24]
 8002e4c:	68fa      	ldr	r2, [r7, #12]
 8002e4e:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002e50:	69bb      	ldr	r3, [r7, #24]
 8002e52:	68ba      	ldr	r2, [r7, #8]
 8002e54:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002e56:	2101      	movs	r1, #1
 8002e58:	69b8      	ldr	r0, [r7, #24]
 8002e5a:	f7ff fec3 	bl	8002be4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002e5e:	69bb      	ldr	r3, [r7, #24]
 8002e60:	78fa      	ldrb	r2, [r7, #3]
 8002e62:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002e66:	bf00      	nop
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}
	...

08002e70 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002e70:	b580      	push	{r7, lr}
 8002e72:	b08e      	sub	sp, #56	@ 0x38
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	60f8      	str	r0, [r7, #12]
 8002e78:	60b9      	str	r1, [r7, #8]
 8002e7a:	607a      	str	r2, [r7, #4]
 8002e7c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8002e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d10b      	bne.n	8002ea4 <xQueueGenericSend+0x34>
	__asm volatile
 8002e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002e90:	f383 8811 	msr	BASEPRI, r3
 8002e94:	f3bf 8f6f 	isb	sy
 8002e98:	f3bf 8f4f 	dsb	sy
 8002e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8002e9e:	bf00      	nop
 8002ea0:	bf00      	nop
 8002ea2:	e7fd      	b.n	8002ea0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002ea4:	68bb      	ldr	r3, [r7, #8]
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d103      	bne.n	8002eb2 <xQueueGenericSend+0x42>
 8002eaa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002eac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d101      	bne.n	8002eb6 <xQueueGenericSend+0x46>
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e000      	b.n	8002eb8 <xQueueGenericSend+0x48>
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d10b      	bne.n	8002ed4 <xQueueGenericSend+0x64>
	__asm volatile
 8002ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ec0:	f383 8811 	msr	BASEPRI, r3
 8002ec4:	f3bf 8f6f 	isb	sy
 8002ec8:	f3bf 8f4f 	dsb	sy
 8002ecc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8002ece:	bf00      	nop
 8002ed0:	bf00      	nop
 8002ed2:	e7fd      	b.n	8002ed0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	2b02      	cmp	r3, #2
 8002ed8:	d103      	bne.n	8002ee2 <xQueueGenericSend+0x72>
 8002eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002edc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d101      	bne.n	8002ee6 <xQueueGenericSend+0x76>
 8002ee2:	2301      	movs	r3, #1
 8002ee4:	e000      	b.n	8002ee8 <xQueueGenericSend+0x78>
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d10b      	bne.n	8002f04 <xQueueGenericSend+0x94>
	__asm volatile
 8002eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002ef0:	f383 8811 	msr	BASEPRI, r3
 8002ef4:	f3bf 8f6f 	isb	sy
 8002ef8:	f3bf 8f4f 	dsb	sy
 8002efc:	623b      	str	r3, [r7, #32]
}
 8002efe:	bf00      	nop
 8002f00:	bf00      	nop
 8002f02:	e7fd      	b.n	8002f00 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002f04:	f001 f998 	bl	8004238 <xTaskGetSchedulerState>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d102      	bne.n	8002f14 <xQueueGenericSend+0xa4>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d101      	bne.n	8002f18 <xQueueGenericSend+0xa8>
 8002f14:	2301      	movs	r3, #1
 8002f16:	e000      	b.n	8002f1a <xQueueGenericSend+0xaa>
 8002f18:	2300      	movs	r3, #0
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d10b      	bne.n	8002f36 <xQueueGenericSend+0xc6>
	__asm volatile
 8002f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8002f22:	f383 8811 	msr	BASEPRI, r3
 8002f26:	f3bf 8f6f 	isb	sy
 8002f2a:	f3bf 8f4f 	dsb	sy
 8002f2e:	61fb      	str	r3, [r7, #28]
}
 8002f30:	bf00      	nop
 8002f32:	bf00      	nop
 8002f34:	e7fd      	b.n	8002f32 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f36:	f001 feef 	bl	8004d18 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f42:	429a      	cmp	r2, r3
 8002f44:	d302      	bcc.n	8002f4c <xQueueGenericSend+0xdc>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d129      	bne.n	8002fa0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f4c:	683a      	ldr	r2, [r7, #0]
 8002f4e:	68b9      	ldr	r1, [r7, #8]
 8002f50:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8002f52:	f000 fa0f 	bl	8003374 <prvCopyDataToQueue>
 8002f56:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d010      	beq.n	8002f82 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f62:	3324      	adds	r3, #36	@ 0x24
 8002f64:	4618      	mov	r0, r3
 8002f66:	f000 ffa7 	bl	8003eb8 <xTaskRemoveFromEventList>
 8002f6a:	4603      	mov	r3, r0
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d013      	beq.n	8002f98 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002f70:	4b3f      	ldr	r3, [pc, #252]	@ (8003070 <xQueueGenericSend+0x200>)
 8002f72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f76:	601a      	str	r2, [r3, #0]
 8002f78:	f3bf 8f4f 	dsb	sy
 8002f7c:	f3bf 8f6f 	isb	sy
 8002f80:	e00a      	b.n	8002f98 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d007      	beq.n	8002f98 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002f88:	4b39      	ldr	r3, [pc, #228]	@ (8003070 <xQueueGenericSend+0x200>)
 8002f8a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002f8e:	601a      	str	r2, [r3, #0]
 8002f90:	f3bf 8f4f 	dsb	sy
 8002f94:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002f98:	f001 fef0 	bl	8004d7c <vPortExitCritical>
				return pdPASS;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e063      	b.n	8003068 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d103      	bne.n	8002fae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002fa6:	f001 fee9 	bl	8004d7c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002faa:	2300      	movs	r3, #0
 8002fac:	e05c      	b.n	8003068 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002fae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d106      	bne.n	8002fc2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002fb4:	f107 0314 	add.w	r3, r7, #20
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f000 ffe1 	bl	8003f80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002fc2:	f001 fedb 	bl	8004d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002fc6:	f000 fd51 	bl	8003a6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002fca:	f001 fea5 	bl	8004d18 <vPortEnterCritical>
 8002fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002fd4:	b25b      	sxtb	r3, r3
 8002fd6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002fda:	d103      	bne.n	8002fe4 <xQueueGenericSend+0x174>
 8002fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002fe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002fe6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002fea:	b25b      	sxtb	r3, r3
 8002fec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002ff0:	d103      	bne.n	8002ffa <xQueueGenericSend+0x18a>
 8002ff2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ff4:	2200      	movs	r2, #0
 8002ff6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002ffa:	f001 febf 	bl	8004d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ffe:	1d3a      	adds	r2, r7, #4
 8003000:	f107 0314 	add.w	r3, r7, #20
 8003004:	4611      	mov	r1, r2
 8003006:	4618      	mov	r0, r3
 8003008:	f000 ffd0 	bl	8003fac <xTaskCheckForTimeOut>
 800300c:	4603      	mov	r3, r0
 800300e:	2b00      	cmp	r3, #0
 8003010:	d124      	bne.n	800305c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003012:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003014:	f000 faa6 	bl	8003564 <prvIsQueueFull>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d018      	beq.n	8003050 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800301e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003020:	3310      	adds	r3, #16
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	4611      	mov	r1, r2
 8003026:	4618      	mov	r0, r3
 8003028:	f000 fef4 	bl	8003e14 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800302c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800302e:	f000 fa31 	bl	8003494 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003032:	f000 fd29 	bl	8003a88 <xTaskResumeAll>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	f47f af7c 	bne.w	8002f36 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800303e:	4b0c      	ldr	r3, [pc, #48]	@ (8003070 <xQueueGenericSend+0x200>)
 8003040:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003044:	601a      	str	r2, [r3, #0]
 8003046:	f3bf 8f4f 	dsb	sy
 800304a:	f3bf 8f6f 	isb	sy
 800304e:	e772      	b.n	8002f36 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003050:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003052:	f000 fa1f 	bl	8003494 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003056:	f000 fd17 	bl	8003a88 <xTaskResumeAll>
 800305a:	e76c      	b.n	8002f36 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800305c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800305e:	f000 fa19 	bl	8003494 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003062:	f000 fd11 	bl	8003a88 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003066:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003068:	4618      	mov	r0, r3
 800306a:	3738      	adds	r7, #56	@ 0x38
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}
 8003070:	e000ed04 	.word	0xe000ed04

08003074 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003074:	b580      	push	{r7, lr}
 8003076:	b090      	sub	sp, #64	@ 0x40
 8003078:	af00      	add	r7, sp, #0
 800307a:	60f8      	str	r0, [r7, #12]
 800307c:	60b9      	str	r1, [r7, #8]
 800307e:	607a      	str	r2, [r7, #4]
 8003080:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003086:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003088:	2b00      	cmp	r3, #0
 800308a:	d10b      	bne.n	80030a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800308c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003090:	f383 8811 	msr	BASEPRI, r3
 8003094:	f3bf 8f6f 	isb	sy
 8003098:	f3bf 8f4f 	dsb	sy
 800309c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800309e:	bf00      	nop
 80030a0:	bf00      	nop
 80030a2:	e7fd      	b.n	80030a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80030a4:	68bb      	ldr	r3, [r7, #8]
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d103      	bne.n	80030b2 <xQueueGenericSendFromISR+0x3e>
 80030aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d101      	bne.n	80030b6 <xQueueGenericSendFromISR+0x42>
 80030b2:	2301      	movs	r3, #1
 80030b4:	e000      	b.n	80030b8 <xQueueGenericSendFromISR+0x44>
 80030b6:	2300      	movs	r3, #0
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d10b      	bne.n	80030d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80030bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030c0:	f383 8811 	msr	BASEPRI, r3
 80030c4:	f3bf 8f6f 	isb	sy
 80030c8:	f3bf 8f4f 	dsb	sy
 80030cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80030ce:	bf00      	nop
 80030d0:	bf00      	nop
 80030d2:	e7fd      	b.n	80030d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d103      	bne.n	80030e2 <xQueueGenericSendFromISR+0x6e>
 80030da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d101      	bne.n	80030e6 <xQueueGenericSendFromISR+0x72>
 80030e2:	2301      	movs	r3, #1
 80030e4:	e000      	b.n	80030e8 <xQueueGenericSendFromISR+0x74>
 80030e6:	2300      	movs	r3, #0
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d10b      	bne.n	8003104 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80030ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80030f0:	f383 8811 	msr	BASEPRI, r3
 80030f4:	f3bf 8f6f 	isb	sy
 80030f8:	f3bf 8f4f 	dsb	sy
 80030fc:	623b      	str	r3, [r7, #32]
}
 80030fe:	bf00      	nop
 8003100:	bf00      	nop
 8003102:	e7fd      	b.n	8003100 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003104:	f001 fee8 	bl	8004ed8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003108:	f3ef 8211 	mrs	r2, BASEPRI
 800310c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003110:	f383 8811 	msr	BASEPRI, r3
 8003114:	f3bf 8f6f 	isb	sy
 8003118:	f3bf 8f4f 	dsb	sy
 800311c:	61fa      	str	r2, [r7, #28]
 800311e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003120:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003122:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003124:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003126:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003128:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800312a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800312c:	429a      	cmp	r2, r3
 800312e:	d302      	bcc.n	8003136 <xQueueGenericSendFromISR+0xc2>
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	2b02      	cmp	r3, #2
 8003134:	d12f      	bne.n	8003196 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003136:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003138:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800313c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003140:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003144:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003146:	683a      	ldr	r2, [r7, #0]
 8003148:	68b9      	ldr	r1, [r7, #8]
 800314a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800314c:	f000 f912 	bl	8003374 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003150:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003154:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003158:	d112      	bne.n	8003180 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800315a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800315c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315e:	2b00      	cmp	r3, #0
 8003160:	d016      	beq.n	8003190 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003162:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003164:	3324      	adds	r3, #36	@ 0x24
 8003166:	4618      	mov	r0, r3
 8003168:	f000 fea6 	bl	8003eb8 <xTaskRemoveFromEventList>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d00e      	beq.n	8003190 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d00b      	beq.n	8003190 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	e007      	b.n	8003190 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003180:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003184:	3301      	adds	r3, #1
 8003186:	b2db      	uxtb	r3, r3
 8003188:	b25a      	sxtb	r2, r3
 800318a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800318c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003190:	2301      	movs	r3, #1
 8003192:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003194:	e001      	b.n	800319a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003196:	2300      	movs	r3, #0
 8003198:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800319a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800319c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800319e:	697b      	ldr	r3, [r7, #20]
 80031a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80031a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80031a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80031a8:	4618      	mov	r0, r3
 80031aa:	3740      	adds	r7, #64	@ 0x40
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bd80      	pop	{r7, pc}

080031b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b08c      	sub	sp, #48	@ 0x30
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	60f8      	str	r0, [r7, #12]
 80031b8:	60b9      	str	r1, [r7, #8]
 80031ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80031bc:	2300      	movs	r3, #0
 80031be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80031c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d10b      	bne.n	80031e2 <xQueueReceive+0x32>
	__asm volatile
 80031ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031ce:	f383 8811 	msr	BASEPRI, r3
 80031d2:	f3bf 8f6f 	isb	sy
 80031d6:	f3bf 8f4f 	dsb	sy
 80031da:	623b      	str	r3, [r7, #32]
}
 80031dc:	bf00      	nop
 80031de:	bf00      	nop
 80031e0:	e7fd      	b.n	80031de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d103      	bne.n	80031f0 <xQueueReceive+0x40>
 80031e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d101      	bne.n	80031f4 <xQueueReceive+0x44>
 80031f0:	2301      	movs	r3, #1
 80031f2:	e000      	b.n	80031f6 <xQueueReceive+0x46>
 80031f4:	2300      	movs	r3, #0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d10b      	bne.n	8003212 <xQueueReceive+0x62>
	__asm volatile
 80031fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80031fe:	f383 8811 	msr	BASEPRI, r3
 8003202:	f3bf 8f6f 	isb	sy
 8003206:	f3bf 8f4f 	dsb	sy
 800320a:	61fb      	str	r3, [r7, #28]
}
 800320c:	bf00      	nop
 800320e:	bf00      	nop
 8003210:	e7fd      	b.n	800320e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003212:	f001 f811 	bl	8004238 <xTaskGetSchedulerState>
 8003216:	4603      	mov	r3, r0
 8003218:	2b00      	cmp	r3, #0
 800321a:	d102      	bne.n	8003222 <xQueueReceive+0x72>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2b00      	cmp	r3, #0
 8003220:	d101      	bne.n	8003226 <xQueueReceive+0x76>
 8003222:	2301      	movs	r3, #1
 8003224:	e000      	b.n	8003228 <xQueueReceive+0x78>
 8003226:	2300      	movs	r3, #0
 8003228:	2b00      	cmp	r3, #0
 800322a:	d10b      	bne.n	8003244 <xQueueReceive+0x94>
	__asm volatile
 800322c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003230:	f383 8811 	msr	BASEPRI, r3
 8003234:	f3bf 8f6f 	isb	sy
 8003238:	f3bf 8f4f 	dsb	sy
 800323c:	61bb      	str	r3, [r7, #24]
}
 800323e:	bf00      	nop
 8003240:	bf00      	nop
 8003242:	e7fd      	b.n	8003240 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003244:	f001 fd68 	bl	8004d18 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800324a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800324c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	2b00      	cmp	r3, #0
 8003252:	d01f      	beq.n	8003294 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003254:	68b9      	ldr	r1, [r7, #8]
 8003256:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003258:	f000 f8f6 	bl	8003448 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800325c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800325e:	1e5a      	subs	r2, r3, #1
 8003260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003262:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003266:	691b      	ldr	r3, [r3, #16]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d00f      	beq.n	800328c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800326c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800326e:	3310      	adds	r3, #16
 8003270:	4618      	mov	r0, r3
 8003272:	f000 fe21 	bl	8003eb8 <xTaskRemoveFromEventList>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d007      	beq.n	800328c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800327c:	4b3c      	ldr	r3, [pc, #240]	@ (8003370 <xQueueReceive+0x1c0>)
 800327e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	f3bf 8f4f 	dsb	sy
 8003288:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800328c:	f001 fd76 	bl	8004d7c <vPortExitCritical>
				return pdPASS;
 8003290:	2301      	movs	r3, #1
 8003292:	e069      	b.n	8003368 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d103      	bne.n	80032a2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800329a:	f001 fd6f 	bl	8004d7c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800329e:	2300      	movs	r3, #0
 80032a0:	e062      	b.n	8003368 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80032a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d106      	bne.n	80032b6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80032a8:	f107 0310 	add.w	r3, r7, #16
 80032ac:	4618      	mov	r0, r3
 80032ae:	f000 fe67 	bl	8003f80 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80032b2:	2301      	movs	r3, #1
 80032b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80032b6:	f001 fd61 	bl	8004d7c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80032ba:	f000 fbd7 	bl	8003a6c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80032be:	f001 fd2b 	bl	8004d18 <vPortEnterCritical>
 80032c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80032c8:	b25b      	sxtb	r3, r3
 80032ca:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032ce:	d103      	bne.n	80032d8 <xQueueReceive+0x128>
 80032d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80032d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80032de:	b25b      	sxtb	r3, r3
 80032e0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80032e4:	d103      	bne.n	80032ee <xQueueReceive+0x13e>
 80032e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032e8:	2200      	movs	r2, #0
 80032ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80032ee:	f001 fd45 	bl	8004d7c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032f2:	1d3a      	adds	r2, r7, #4
 80032f4:	f107 0310 	add.w	r3, r7, #16
 80032f8:	4611      	mov	r1, r2
 80032fa:	4618      	mov	r0, r3
 80032fc:	f000 fe56 	bl	8003fac <xTaskCheckForTimeOut>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d123      	bne.n	800334e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003306:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003308:	f000 f916 	bl	8003538 <prvIsQueueEmpty>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d017      	beq.n	8003342 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003314:	3324      	adds	r3, #36	@ 0x24
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	4611      	mov	r1, r2
 800331a:	4618      	mov	r0, r3
 800331c:	f000 fd7a 	bl	8003e14 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003320:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003322:	f000 f8b7 	bl	8003494 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003326:	f000 fbaf 	bl	8003a88 <xTaskResumeAll>
 800332a:	4603      	mov	r3, r0
 800332c:	2b00      	cmp	r3, #0
 800332e:	d189      	bne.n	8003244 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003330:	4b0f      	ldr	r3, [pc, #60]	@ (8003370 <xQueueReceive+0x1c0>)
 8003332:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	f3bf 8f4f 	dsb	sy
 800333c:	f3bf 8f6f 	isb	sy
 8003340:	e780      	b.n	8003244 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003342:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003344:	f000 f8a6 	bl	8003494 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003348:	f000 fb9e 	bl	8003a88 <xTaskResumeAll>
 800334c:	e77a      	b.n	8003244 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800334e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003350:	f000 f8a0 	bl	8003494 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003354:	f000 fb98 	bl	8003a88 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003358:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800335a:	f000 f8ed 	bl	8003538 <prvIsQueueEmpty>
 800335e:	4603      	mov	r3, r0
 8003360:	2b00      	cmp	r3, #0
 8003362:	f43f af6f 	beq.w	8003244 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003366:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003368:	4618      	mov	r0, r3
 800336a:	3730      	adds	r7, #48	@ 0x30
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}
 8003370:	e000ed04 	.word	0xe000ed04

08003374 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b086      	sub	sp, #24
 8003378:	af00      	add	r7, sp, #0
 800337a:	60f8      	str	r0, [r7, #12]
 800337c:	60b9      	str	r1, [r7, #8]
 800337e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003380:	2300      	movs	r3, #0
 8003382:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003388:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800338e:	2b00      	cmp	r3, #0
 8003390:	d10d      	bne.n	80033ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d14d      	bne.n	8003436 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	4618      	mov	r0, r3
 80033a0:	f000 ff68 	bl	8004274 <xTaskPriorityDisinherit>
 80033a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2200      	movs	r2, #0
 80033aa:	609a      	str	r2, [r3, #8]
 80033ac:	e043      	b.n	8003436 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d119      	bne.n	80033e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6858      	ldr	r0, [r3, #4]
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033bc:	461a      	mov	r2, r3
 80033be:	68b9      	ldr	r1, [r7, #8]
 80033c0:	f002 f8c3 	bl	800554a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	685a      	ldr	r2, [r3, #4]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033cc:	441a      	add	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	429a      	cmp	r2, r3
 80033dc:	d32b      	bcc.n	8003436 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	605a      	str	r2, [r3, #4]
 80033e6:	e026      	b.n	8003436 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	68d8      	ldr	r0, [r3, #12]
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033f0:	461a      	mov	r2, r3
 80033f2:	68b9      	ldr	r1, [r7, #8]
 80033f4:	f002 f8a9 	bl	800554a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	68da      	ldr	r2, [r3, #12]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003400:	425b      	negs	r3, r3
 8003402:	441a      	add	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	68da      	ldr	r2, [r3, #12]
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	429a      	cmp	r2, r3
 8003412:	d207      	bcs.n	8003424 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	689a      	ldr	r2, [r3, #8]
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800341c:	425b      	negs	r3, r3
 800341e:	441a      	add	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b02      	cmp	r3, #2
 8003428:	d105      	bne.n	8003436 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d002      	beq.n	8003436 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003430:	693b      	ldr	r3, [r7, #16]
 8003432:	3b01      	subs	r3, #1
 8003434:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	1c5a      	adds	r2, r3, #1
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800343e:	697b      	ldr	r3, [r7, #20]
}
 8003440:	4618      	mov	r0, r3
 8003442:	3718      	adds	r7, #24
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003456:	2b00      	cmp	r3, #0
 8003458:	d018      	beq.n	800348c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	68da      	ldr	r2, [r3, #12]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003462:	441a      	add	r2, r3
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	68da      	ldr	r2, [r3, #12]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	429a      	cmp	r2, r3
 8003472:	d303      	bcc.n	800347c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681a      	ldr	r2, [r3, #0]
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	68d9      	ldr	r1, [r3, #12]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003484:	461a      	mov	r2, r3
 8003486:	6838      	ldr	r0, [r7, #0]
 8003488:	f002 f85f 	bl	800554a <memcpy>
	}
}
 800348c:	bf00      	nop
 800348e:	3708      	adds	r7, #8
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}

08003494 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003494:	b580      	push	{r7, lr}
 8003496:	b084      	sub	sp, #16
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800349c:	f001 fc3c 	bl	8004d18 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80034a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80034a8:	e011      	b.n	80034ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d012      	beq.n	80034d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	3324      	adds	r3, #36	@ 0x24
 80034b6:	4618      	mov	r0, r3
 80034b8:	f000 fcfe 	bl	8003eb8 <xTaskRemoveFromEventList>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80034c2:	f000 fdd7 	bl	8004074 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80034c6:	7bfb      	ldrb	r3, [r7, #15]
 80034c8:	3b01      	subs	r3, #1
 80034ca:	b2db      	uxtb	r3, r3
 80034cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80034ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	dce9      	bgt.n	80034aa <prvUnlockQueue+0x16>
 80034d6:	e000      	b.n	80034da <prvUnlockQueue+0x46>
					break;
 80034d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	22ff      	movs	r2, #255	@ 0xff
 80034de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80034e2:	f001 fc4b 	bl	8004d7c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80034e6:	f001 fc17 	bl	8004d18 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80034f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034f2:	e011      	b.n	8003518 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	691b      	ldr	r3, [r3, #16]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d012      	beq.n	8003522 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	3310      	adds	r3, #16
 8003500:	4618      	mov	r0, r3
 8003502:	f000 fcd9 	bl	8003eb8 <xTaskRemoveFromEventList>
 8003506:	4603      	mov	r3, r0
 8003508:	2b00      	cmp	r3, #0
 800350a:	d001      	beq.n	8003510 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800350c:	f000 fdb2 	bl	8004074 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003510:	7bbb      	ldrb	r3, [r7, #14]
 8003512:	3b01      	subs	r3, #1
 8003514:	b2db      	uxtb	r3, r3
 8003516:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003518:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800351c:	2b00      	cmp	r3, #0
 800351e:	dce9      	bgt.n	80034f4 <prvUnlockQueue+0x60>
 8003520:	e000      	b.n	8003524 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003522:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	22ff      	movs	r2, #255	@ 0xff
 8003528:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800352c:	f001 fc26 	bl	8004d7c <vPortExitCritical>
}
 8003530:	bf00      	nop
 8003532:	3710      	adds	r7, #16
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}

08003538 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003540:	f001 fbea 	bl	8004d18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003548:	2b00      	cmp	r3, #0
 800354a:	d102      	bne.n	8003552 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800354c:	2301      	movs	r3, #1
 800354e:	60fb      	str	r3, [r7, #12]
 8003550:	e001      	b.n	8003556 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003552:	2300      	movs	r3, #0
 8003554:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003556:	f001 fc11 	bl	8004d7c <vPortExitCritical>

	return xReturn;
 800355a:	68fb      	ldr	r3, [r7, #12]
}
 800355c:	4618      	mov	r0, r3
 800355e:	3710      	adds	r7, #16
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}

08003564 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b084      	sub	sp, #16
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800356c:	f001 fbd4 	bl	8004d18 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003578:	429a      	cmp	r2, r3
 800357a:	d102      	bne.n	8003582 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800357c:	2301      	movs	r3, #1
 800357e:	60fb      	str	r3, [r7, #12]
 8003580:	e001      	b.n	8003586 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003582:	2300      	movs	r3, #0
 8003584:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003586:	f001 fbf9 	bl	8004d7c <vPortExitCritical>

	return xReturn;
 800358a:	68fb      	ldr	r3, [r7, #12]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003594:	b480      	push	{r7}
 8003596:	b085      	sub	sp, #20
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
 800359c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800359e:	2300      	movs	r3, #0
 80035a0:	60fb      	str	r3, [r7, #12]
 80035a2:	e014      	b.n	80035ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80035a4:	4a0f      	ldr	r2, [pc, #60]	@ (80035e4 <vQueueAddToRegistry+0x50>)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d10b      	bne.n	80035c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80035b0:	490c      	ldr	r1, [pc, #48]	@ (80035e4 <vQueueAddToRegistry+0x50>)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	683a      	ldr	r2, [r7, #0]
 80035b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80035ba:	4a0a      	ldr	r2, [pc, #40]	@ (80035e4 <vQueueAddToRegistry+0x50>)
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	00db      	lsls	r3, r3, #3
 80035c0:	4413      	add	r3, r2
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80035c6:	e006      	b.n	80035d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	3301      	adds	r3, #1
 80035cc:	60fb      	str	r3, [r7, #12]
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	2b07      	cmp	r3, #7
 80035d2:	d9e7      	bls.n	80035a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80035d4:	bf00      	nop
 80035d6:	bf00      	nop
 80035d8:	3714      	adds	r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	200007e8 	.word	0x200007e8

080035e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	60f8      	str	r0, [r7, #12]
 80035f0:	60b9      	str	r1, [r7, #8]
 80035f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80035f8:	f001 fb8e 	bl	8004d18 <vPortEnterCritical>
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003602:	b25b      	sxtb	r3, r3
 8003604:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003608:	d103      	bne.n	8003612 <vQueueWaitForMessageRestricted+0x2a>
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003612:	697b      	ldr	r3, [r7, #20]
 8003614:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003618:	b25b      	sxtb	r3, r3
 800361a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800361e:	d103      	bne.n	8003628 <vQueueWaitForMessageRestricted+0x40>
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	2200      	movs	r2, #0
 8003624:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003628:	f001 fba8 	bl	8004d7c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003630:	2b00      	cmp	r3, #0
 8003632:	d106      	bne.n	8003642 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003634:	697b      	ldr	r3, [r7, #20]
 8003636:	3324      	adds	r3, #36	@ 0x24
 8003638:	687a      	ldr	r2, [r7, #4]
 800363a:	68b9      	ldr	r1, [r7, #8]
 800363c:	4618      	mov	r0, r3
 800363e:	f000 fc0f 	bl	8003e60 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003642:	6978      	ldr	r0, [r7, #20]
 8003644:	f7ff ff26 	bl	8003494 <prvUnlockQueue>
	}
 8003648:	bf00      	nop
 800364a:	3718      	adds	r7, #24
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}

08003650 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003650:	b580      	push	{r7, lr}
 8003652:	b08e      	sub	sp, #56	@ 0x38
 8003654:	af04      	add	r7, sp, #16
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
 800365c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800365e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10b      	bne.n	800367c <xTaskCreateStatic+0x2c>
	__asm volatile
 8003664:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003668:	f383 8811 	msr	BASEPRI, r3
 800366c:	f3bf 8f6f 	isb	sy
 8003670:	f3bf 8f4f 	dsb	sy
 8003674:	623b      	str	r3, [r7, #32]
}
 8003676:	bf00      	nop
 8003678:	bf00      	nop
 800367a:	e7fd      	b.n	8003678 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800367c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800367e:	2b00      	cmp	r3, #0
 8003680:	d10b      	bne.n	800369a <xTaskCreateStatic+0x4a>
	__asm volatile
 8003682:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003686:	f383 8811 	msr	BASEPRI, r3
 800368a:	f3bf 8f6f 	isb	sy
 800368e:	f3bf 8f4f 	dsb	sy
 8003692:	61fb      	str	r3, [r7, #28]
}
 8003694:	bf00      	nop
 8003696:	bf00      	nop
 8003698:	e7fd      	b.n	8003696 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800369a:	235c      	movs	r3, #92	@ 0x5c
 800369c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	2b5c      	cmp	r3, #92	@ 0x5c
 80036a2:	d00b      	beq.n	80036bc <xTaskCreateStatic+0x6c>
	__asm volatile
 80036a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036a8:	f383 8811 	msr	BASEPRI, r3
 80036ac:	f3bf 8f6f 	isb	sy
 80036b0:	f3bf 8f4f 	dsb	sy
 80036b4:	61bb      	str	r3, [r7, #24]
}
 80036b6:	bf00      	nop
 80036b8:	bf00      	nop
 80036ba:	e7fd      	b.n	80036b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80036bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80036be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d01e      	beq.n	8003702 <xTaskCreateStatic+0xb2>
 80036c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d01b      	beq.n	8003702 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80036ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80036cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80036ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80036d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80036d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d6:	2202      	movs	r2, #2
 80036d8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80036dc:	2300      	movs	r3, #0
 80036de:	9303      	str	r3, [sp, #12]
 80036e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036e2:	9302      	str	r3, [sp, #8]
 80036e4:	f107 0314 	add.w	r3, r7, #20
 80036e8:	9301      	str	r3, [sp, #4]
 80036ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80036ec:	9300      	str	r3, [sp, #0]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	68b9      	ldr	r1, [r7, #8]
 80036f4:	68f8      	ldr	r0, [r7, #12]
 80036f6:	f000 f850 	bl	800379a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80036fc:	f000 f8de 	bl	80038bc <prvAddNewTaskToReadyList>
 8003700:	e001      	b.n	8003706 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8003702:	2300      	movs	r3, #0
 8003704:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003706:	697b      	ldr	r3, [r7, #20]
	}
 8003708:	4618      	mov	r0, r3
 800370a:	3728      	adds	r7, #40	@ 0x28
 800370c:	46bd      	mov	sp, r7
 800370e:	bd80      	pop	{r7, pc}

08003710 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8003710:	b580      	push	{r7, lr}
 8003712:	b08c      	sub	sp, #48	@ 0x30
 8003714:	af04      	add	r7, sp, #16
 8003716:	60f8      	str	r0, [r7, #12]
 8003718:	60b9      	str	r1, [r7, #8]
 800371a:	603b      	str	r3, [r7, #0]
 800371c:	4613      	mov	r3, r2
 800371e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003720:	88fb      	ldrh	r3, [r7, #6]
 8003722:	009b      	lsls	r3, r3, #2
 8003724:	4618      	mov	r0, r3
 8003726:	f001 fc19 	bl	8004f5c <pvPortMalloc>
 800372a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00e      	beq.n	8003750 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003732:	205c      	movs	r0, #92	@ 0x5c
 8003734:	f001 fc12 	bl	8004f5c <pvPortMalloc>
 8003738:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d003      	beq.n	8003748 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	697a      	ldr	r2, [r7, #20]
 8003744:	631a      	str	r2, [r3, #48]	@ 0x30
 8003746:	e005      	b.n	8003754 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8003748:	6978      	ldr	r0, [r7, #20]
 800374a:	f001 fcd5 	bl	80050f8 <vPortFree>
 800374e:	e001      	b.n	8003754 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003750:	2300      	movs	r3, #0
 8003752:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	2b00      	cmp	r3, #0
 8003758:	d017      	beq.n	800378a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	2200      	movs	r2, #0
 800375e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003762:	88fa      	ldrh	r2, [r7, #6]
 8003764:	2300      	movs	r3, #0
 8003766:	9303      	str	r3, [sp, #12]
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	9302      	str	r3, [sp, #8]
 800376c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800376e:	9301      	str	r3, [sp, #4]
 8003770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003772:	9300      	str	r3, [sp, #0]
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	68b9      	ldr	r1, [r7, #8]
 8003778:	68f8      	ldr	r0, [r7, #12]
 800377a:	f000 f80e 	bl	800379a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800377e:	69f8      	ldr	r0, [r7, #28]
 8003780:	f000 f89c 	bl	80038bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003784:	2301      	movs	r3, #1
 8003786:	61bb      	str	r3, [r7, #24]
 8003788:	e002      	b.n	8003790 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800378a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800378e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003790:	69bb      	ldr	r3, [r7, #24]
	}
 8003792:	4618      	mov	r0, r3
 8003794:	3720      	adds	r7, #32
 8003796:	46bd      	mov	sp, r7
 8003798:	bd80      	pop	{r7, pc}

0800379a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800379a:	b580      	push	{r7, lr}
 800379c:	b088      	sub	sp, #32
 800379e:	af00      	add	r7, sp, #0
 80037a0:	60f8      	str	r0, [r7, #12]
 80037a2:	60b9      	str	r1, [r7, #8]
 80037a4:	607a      	str	r2, [r7, #4]
 80037a6:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80037a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037aa:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	009b      	lsls	r3, r3, #2
 80037b0:	461a      	mov	r2, r3
 80037b2:	21a5      	movs	r1, #165	@ 0xa5
 80037b4:	f001 fe94 	bl	80054e0 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80037b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80037c2:	3b01      	subs	r3, #1
 80037c4:	009b      	lsls	r3, r3, #2
 80037c6:	4413      	add	r3, r2
 80037c8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	f023 0307 	bic.w	r3, r3, #7
 80037d0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80037d2:	69bb      	ldr	r3, [r7, #24]
 80037d4:	f003 0307 	and.w	r3, r3, #7
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d00b      	beq.n	80037f4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80037dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80037e0:	f383 8811 	msr	BASEPRI, r3
 80037e4:	f3bf 8f6f 	isb	sy
 80037e8:	f3bf 8f4f 	dsb	sy
 80037ec:	617b      	str	r3, [r7, #20]
}
 80037ee:	bf00      	nop
 80037f0:	bf00      	nop
 80037f2:	e7fd      	b.n	80037f0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d01f      	beq.n	800383a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037fa:	2300      	movs	r3, #0
 80037fc:	61fb      	str	r3, [r7, #28]
 80037fe:	e012      	b.n	8003826 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003800:	68ba      	ldr	r2, [r7, #8]
 8003802:	69fb      	ldr	r3, [r7, #28]
 8003804:	4413      	add	r3, r2
 8003806:	7819      	ldrb	r1, [r3, #0]
 8003808:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	4413      	add	r3, r2
 800380e:	3334      	adds	r3, #52	@ 0x34
 8003810:	460a      	mov	r2, r1
 8003812:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003814:	68ba      	ldr	r2, [r7, #8]
 8003816:	69fb      	ldr	r3, [r7, #28]
 8003818:	4413      	add	r3, r2
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	2b00      	cmp	r3, #0
 800381e:	d006      	beq.n	800382e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003820:	69fb      	ldr	r3, [r7, #28]
 8003822:	3301      	adds	r3, #1
 8003824:	61fb      	str	r3, [r7, #28]
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	2b0f      	cmp	r3, #15
 800382a:	d9e9      	bls.n	8003800 <prvInitialiseNewTask+0x66>
 800382c:	e000      	b.n	8003830 <prvInitialiseNewTask+0x96>
			{
				break;
 800382e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003832:	2200      	movs	r2, #0
 8003834:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003838:	e003      	b.n	8003842 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800383a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800383c:	2200      	movs	r2, #0
 800383e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003844:	2b37      	cmp	r3, #55	@ 0x37
 8003846:	d901      	bls.n	800384c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003848:	2337      	movs	r3, #55	@ 0x37
 800384a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800384c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800384e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003850:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003854:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003856:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385a:	2200      	movs	r2, #0
 800385c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800385e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003860:	3304      	adds	r3, #4
 8003862:	4618      	mov	r0, r3
 8003864:	f7ff f92a 	bl	8002abc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800386a:	3318      	adds	r3, #24
 800386c:	4618      	mov	r0, r3
 800386e:	f7ff f925 	bl	8002abc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003874:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003876:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800387a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800387e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003880:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003884:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003886:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003888:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800388a:	2200      	movs	r2, #0
 800388c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800388e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003896:	683a      	ldr	r2, [r7, #0]
 8003898:	68f9      	ldr	r1, [r7, #12]
 800389a:	69b8      	ldr	r0, [r7, #24]
 800389c:	f001 f908 	bl	8004ab0 <pxPortInitialiseStack>
 80038a0:	4602      	mov	r2, r0
 80038a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038a4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80038a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d002      	beq.n	80038b2 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80038ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80038ae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80038b0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038b2:	bf00      	nop
 80038b4:	3720      	adds	r7, #32
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
	...

080038bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b082      	sub	sp, #8
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80038c4:	f001 fa28 	bl	8004d18 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80038c8:	4b2d      	ldr	r3, [pc, #180]	@ (8003980 <prvAddNewTaskToReadyList+0xc4>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	3301      	adds	r3, #1
 80038ce:	4a2c      	ldr	r2, [pc, #176]	@ (8003980 <prvAddNewTaskToReadyList+0xc4>)
 80038d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80038d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003984 <prvAddNewTaskToReadyList+0xc8>)
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d109      	bne.n	80038ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80038da:	4a2a      	ldr	r2, [pc, #168]	@ (8003984 <prvAddNewTaskToReadyList+0xc8>)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80038e0:	4b27      	ldr	r3, [pc, #156]	@ (8003980 <prvAddNewTaskToReadyList+0xc4>)
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	2b01      	cmp	r3, #1
 80038e6:	d110      	bne.n	800390a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80038e8:	f000 fbe8 	bl	80040bc <prvInitialiseTaskLists>
 80038ec:	e00d      	b.n	800390a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80038ee:	4b26      	ldr	r3, [pc, #152]	@ (8003988 <prvAddNewTaskToReadyList+0xcc>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d109      	bne.n	800390a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80038f6:	4b23      	ldr	r3, [pc, #140]	@ (8003984 <prvAddNewTaskToReadyList+0xc8>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003900:	429a      	cmp	r2, r3
 8003902:	d802      	bhi.n	800390a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003904:	4a1f      	ldr	r2, [pc, #124]	@ (8003984 <prvAddNewTaskToReadyList+0xc8>)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800390a:	4b20      	ldr	r3, [pc, #128]	@ (800398c <prvAddNewTaskToReadyList+0xd0>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	3301      	adds	r3, #1
 8003910:	4a1e      	ldr	r2, [pc, #120]	@ (800398c <prvAddNewTaskToReadyList+0xd0>)
 8003912:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003914:	4b1d      	ldr	r3, [pc, #116]	@ (800398c <prvAddNewTaskToReadyList+0xd0>)
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003920:	4b1b      	ldr	r3, [pc, #108]	@ (8003990 <prvAddNewTaskToReadyList+0xd4>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	429a      	cmp	r2, r3
 8003926:	d903      	bls.n	8003930 <prvAddNewTaskToReadyList+0x74>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800392c:	4a18      	ldr	r2, [pc, #96]	@ (8003990 <prvAddNewTaskToReadyList+0xd4>)
 800392e:	6013      	str	r3, [r2, #0]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003934:	4613      	mov	r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	4413      	add	r3, r2
 800393a:	009b      	lsls	r3, r3, #2
 800393c:	4a15      	ldr	r2, [pc, #84]	@ (8003994 <prvAddNewTaskToReadyList+0xd8>)
 800393e:	441a      	add	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3304      	adds	r3, #4
 8003944:	4619      	mov	r1, r3
 8003946:	4610      	mov	r0, r2
 8003948:	f7ff f8c5 	bl	8002ad6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800394c:	f001 fa16 	bl	8004d7c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003950:	4b0d      	ldr	r3, [pc, #52]	@ (8003988 <prvAddNewTaskToReadyList+0xcc>)
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d00e      	beq.n	8003976 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003958:	4b0a      	ldr	r3, [pc, #40]	@ (8003984 <prvAddNewTaskToReadyList+0xc8>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003962:	429a      	cmp	r2, r3
 8003964:	d207      	bcs.n	8003976 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003966:	4b0c      	ldr	r3, [pc, #48]	@ (8003998 <prvAddNewTaskToReadyList+0xdc>)
 8003968:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800396c:	601a      	str	r2, [r3, #0]
 800396e:	f3bf 8f4f 	dsb	sy
 8003972:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003976:	bf00      	nop
 8003978:	3708      	adds	r7, #8
 800397a:	46bd      	mov	sp, r7
 800397c:	bd80      	pop	{r7, pc}
 800397e:	bf00      	nop
 8003980:	20000cfc 	.word	0x20000cfc
 8003984:	20000828 	.word	0x20000828
 8003988:	20000d08 	.word	0x20000d08
 800398c:	20000d18 	.word	0x20000d18
 8003990:	20000d04 	.word	0x20000d04
 8003994:	2000082c 	.word	0x2000082c
 8003998:	e000ed04 	.word	0xe000ed04

0800399c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b08a      	sub	sp, #40	@ 0x28
 80039a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80039a2:	2300      	movs	r3, #0
 80039a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80039a6:	2300      	movs	r3, #0
 80039a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80039aa:	463a      	mov	r2, r7
 80039ac:	1d39      	adds	r1, r7, #4
 80039ae:	f107 0308 	add.w	r3, r7, #8
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff f82e 	bl	8002a14 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80039b8:	6839      	ldr	r1, [r7, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	9202      	str	r2, [sp, #8]
 80039c0:	9301      	str	r3, [sp, #4]
 80039c2:	2300      	movs	r3, #0
 80039c4:	9300      	str	r3, [sp, #0]
 80039c6:	2300      	movs	r3, #0
 80039c8:	460a      	mov	r2, r1
 80039ca:	4922      	ldr	r1, [pc, #136]	@ (8003a54 <vTaskStartScheduler+0xb8>)
 80039cc:	4822      	ldr	r0, [pc, #136]	@ (8003a58 <vTaskStartScheduler+0xbc>)
 80039ce:	f7ff fe3f 	bl	8003650 <xTaskCreateStatic>
 80039d2:	4603      	mov	r3, r0
 80039d4:	4a21      	ldr	r2, [pc, #132]	@ (8003a5c <vTaskStartScheduler+0xc0>)
 80039d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80039d8:	4b20      	ldr	r3, [pc, #128]	@ (8003a5c <vTaskStartScheduler+0xc0>)
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d002      	beq.n	80039e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80039e0:	2301      	movs	r3, #1
 80039e2:	617b      	str	r3, [r7, #20]
 80039e4:	e001      	b.n	80039ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80039e6:	2300      	movs	r3, #0
 80039e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80039ea:	697b      	ldr	r3, [r7, #20]
 80039ec:	2b01      	cmp	r3, #1
 80039ee:	d102      	bne.n	80039f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80039f0:	f000 fd04 	bl	80043fc <xTimerCreateTimerTask>
 80039f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d116      	bne.n	8003a2a <vTaskStartScheduler+0x8e>
	__asm volatile
 80039fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a00:	f383 8811 	msr	BASEPRI, r3
 8003a04:	f3bf 8f6f 	isb	sy
 8003a08:	f3bf 8f4f 	dsb	sy
 8003a0c:	613b      	str	r3, [r7, #16]
}
 8003a0e:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a10:	4b13      	ldr	r3, [pc, #76]	@ (8003a60 <vTaskStartScheduler+0xc4>)
 8003a12:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003a16:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a18:	4b12      	ldr	r3, [pc, #72]	@ (8003a64 <vTaskStartScheduler+0xc8>)
 8003a1a:	2201      	movs	r2, #1
 8003a1c:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003a1e:	4b12      	ldr	r3, [pc, #72]	@ (8003a68 <vTaskStartScheduler+0xcc>)
 8003a20:	2200      	movs	r2, #0
 8003a22:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a24:	f001 f8d4 	bl	8004bd0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a28:	e00f      	b.n	8003a4a <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a30:	d10b      	bne.n	8003a4a <vTaskStartScheduler+0xae>
	__asm volatile
 8003a32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a36:	f383 8811 	msr	BASEPRI, r3
 8003a3a:	f3bf 8f6f 	isb	sy
 8003a3e:	f3bf 8f4f 	dsb	sy
 8003a42:	60fb      	str	r3, [r7, #12]
}
 8003a44:	bf00      	nop
 8003a46:	bf00      	nop
 8003a48:	e7fd      	b.n	8003a46 <vTaskStartScheduler+0xaa>
}
 8003a4a:	bf00      	nop
 8003a4c:	3718      	adds	r7, #24
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd80      	pop	{r7, pc}
 8003a52:	bf00      	nop
 8003a54:	08006244 	.word	0x08006244
 8003a58:	0800408d 	.word	0x0800408d
 8003a5c:	20000d20 	.word	0x20000d20
 8003a60:	20000d1c 	.word	0x20000d1c
 8003a64:	20000d08 	.word	0x20000d08
 8003a68:	20000d00 	.word	0x20000d00

08003a6c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003a70:	4b04      	ldr	r3, [pc, #16]	@ (8003a84 <vTaskSuspendAll+0x18>)
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	3301      	adds	r3, #1
 8003a76:	4a03      	ldr	r2, [pc, #12]	@ (8003a84 <vTaskSuspendAll+0x18>)
 8003a78:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003a7a:	bf00      	nop
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a82:	4770      	bx	lr
 8003a84:	20000d24 	.word	0x20000d24

08003a88 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003a8e:	2300      	movs	r3, #0
 8003a90:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003a92:	2300      	movs	r3, #0
 8003a94:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003a96:	4b42      	ldr	r3, [pc, #264]	@ (8003ba0 <xTaskResumeAll+0x118>)
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d10b      	bne.n	8003ab6 <xTaskResumeAll+0x2e>
	__asm volatile
 8003a9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aa2:	f383 8811 	msr	BASEPRI, r3
 8003aa6:	f3bf 8f6f 	isb	sy
 8003aaa:	f3bf 8f4f 	dsb	sy
 8003aae:	603b      	str	r3, [r7, #0]
}
 8003ab0:	bf00      	nop
 8003ab2:	bf00      	nop
 8003ab4:	e7fd      	b.n	8003ab2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003ab6:	f001 f92f 	bl	8004d18 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003aba:	4b39      	ldr	r3, [pc, #228]	@ (8003ba0 <xTaskResumeAll+0x118>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	4a37      	ldr	r2, [pc, #220]	@ (8003ba0 <xTaskResumeAll+0x118>)
 8003ac2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ac4:	4b36      	ldr	r3, [pc, #216]	@ (8003ba0 <xTaskResumeAll+0x118>)
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d162      	bne.n	8003b92 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003acc:	4b35      	ldr	r3, [pc, #212]	@ (8003ba4 <xTaskResumeAll+0x11c>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d05e      	beq.n	8003b92 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ad4:	e02f      	b.n	8003b36 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ad6:	4b34      	ldr	r3, [pc, #208]	@ (8003ba8 <xTaskResumeAll+0x120>)
 8003ad8:	68db      	ldr	r3, [r3, #12]
 8003ada:	68db      	ldr	r3, [r3, #12]
 8003adc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	3318      	adds	r3, #24
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7ff f854 	bl	8002b90 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	3304      	adds	r3, #4
 8003aec:	4618      	mov	r0, r3
 8003aee:	f7ff f84f 	bl	8002b90 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003af6:	4b2d      	ldr	r3, [pc, #180]	@ (8003bac <xTaskResumeAll+0x124>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d903      	bls.n	8003b06 <xTaskResumeAll+0x7e>
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b02:	4a2a      	ldr	r2, [pc, #168]	@ (8003bac <xTaskResumeAll+0x124>)
 8003b04:	6013      	str	r3, [r2, #0]
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4413      	add	r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	4a27      	ldr	r2, [pc, #156]	@ (8003bb0 <xTaskResumeAll+0x128>)
 8003b14:	441a      	add	r2, r3
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	3304      	adds	r3, #4
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	4610      	mov	r0, r2
 8003b1e:	f7fe ffda 	bl	8002ad6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003b26:	4b23      	ldr	r3, [pc, #140]	@ (8003bb4 <xTaskResumeAll+0x12c>)
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d302      	bcc.n	8003b36 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8003b30:	4b21      	ldr	r3, [pc, #132]	@ (8003bb8 <xTaskResumeAll+0x130>)
 8003b32:	2201      	movs	r2, #1
 8003b34:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b36:	4b1c      	ldr	r3, [pc, #112]	@ (8003ba8 <xTaskResumeAll+0x120>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d1cb      	bne.n	8003ad6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d001      	beq.n	8003b48 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003b44:	f000 fb58 	bl	80041f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b48:	4b1c      	ldr	r3, [pc, #112]	@ (8003bbc <xTaskResumeAll+0x134>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d010      	beq.n	8003b76 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003b54:	f000 f846 	bl	8003be4 <xTaskIncrementTick>
 8003b58:	4603      	mov	r3, r0
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d002      	beq.n	8003b64 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8003b5e:	4b16      	ldr	r3, [pc, #88]	@ (8003bb8 <xTaskResumeAll+0x130>)
 8003b60:	2201      	movs	r2, #1
 8003b62:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	3b01      	subs	r3, #1
 8003b68:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d1f1      	bne.n	8003b54 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8003b70:	4b12      	ldr	r3, [pc, #72]	@ (8003bbc <xTaskResumeAll+0x134>)
 8003b72:	2200      	movs	r2, #0
 8003b74:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003b76:	4b10      	ldr	r3, [pc, #64]	@ (8003bb8 <xTaskResumeAll+0x130>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d009      	beq.n	8003b92 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003b82:	4b0f      	ldr	r3, [pc, #60]	@ (8003bc0 <xTaskResumeAll+0x138>)
 8003b84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	f3bf 8f4f 	dsb	sy
 8003b8e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003b92:	f001 f8f3 	bl	8004d7c <vPortExitCritical>

	return xAlreadyYielded;
 8003b96:	68bb      	ldr	r3, [r7, #8]
}
 8003b98:	4618      	mov	r0, r3
 8003b9a:	3710      	adds	r7, #16
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	bd80      	pop	{r7, pc}
 8003ba0:	20000d24 	.word	0x20000d24
 8003ba4:	20000cfc 	.word	0x20000cfc
 8003ba8:	20000cbc 	.word	0x20000cbc
 8003bac:	20000d04 	.word	0x20000d04
 8003bb0:	2000082c 	.word	0x2000082c
 8003bb4:	20000828 	.word	0x20000828
 8003bb8:	20000d10 	.word	0x20000d10
 8003bbc:	20000d0c 	.word	0x20000d0c
 8003bc0:	e000ed04 	.word	0xe000ed04

08003bc4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003bca:	4b05      	ldr	r3, [pc, #20]	@ (8003be0 <xTaskGetTickCount+0x1c>)
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003bd0:	687b      	ldr	r3, [r7, #4]
}
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bdc:	4770      	bx	lr
 8003bde:	bf00      	nop
 8003be0:	20000d00 	.word	0x20000d00

08003be4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	b086      	sub	sp, #24
 8003be8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003bea:	2300      	movs	r3, #0
 8003bec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bee:	4b4f      	ldr	r3, [pc, #316]	@ (8003d2c <xTaskIncrementTick+0x148>)
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	f040 8090 	bne.w	8003d18 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003bf8:	4b4d      	ldr	r3, [pc, #308]	@ (8003d30 <xTaskIncrementTick+0x14c>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	3301      	adds	r3, #1
 8003bfe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c00:	4a4b      	ldr	r2, [pc, #300]	@ (8003d30 <xTaskIncrementTick+0x14c>)
 8003c02:	693b      	ldr	r3, [r7, #16]
 8003c04:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d121      	bne.n	8003c50 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c0c:	4b49      	ldr	r3, [pc, #292]	@ (8003d34 <xTaskIncrementTick+0x150>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d00b      	beq.n	8003c2e <xTaskIncrementTick+0x4a>
	__asm volatile
 8003c16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c1a:	f383 8811 	msr	BASEPRI, r3
 8003c1e:	f3bf 8f6f 	isb	sy
 8003c22:	f3bf 8f4f 	dsb	sy
 8003c26:	603b      	str	r3, [r7, #0]
}
 8003c28:	bf00      	nop
 8003c2a:	bf00      	nop
 8003c2c:	e7fd      	b.n	8003c2a <xTaskIncrementTick+0x46>
 8003c2e:	4b41      	ldr	r3, [pc, #260]	@ (8003d34 <xTaskIncrementTick+0x150>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	60fb      	str	r3, [r7, #12]
 8003c34:	4b40      	ldr	r3, [pc, #256]	@ (8003d38 <xTaskIncrementTick+0x154>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4a3e      	ldr	r2, [pc, #248]	@ (8003d34 <xTaskIncrementTick+0x150>)
 8003c3a:	6013      	str	r3, [r2, #0]
 8003c3c:	4a3e      	ldr	r2, [pc, #248]	@ (8003d38 <xTaskIncrementTick+0x154>)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6013      	str	r3, [r2, #0]
 8003c42:	4b3e      	ldr	r3, [pc, #248]	@ (8003d3c <xTaskIncrementTick+0x158>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	3301      	adds	r3, #1
 8003c48:	4a3c      	ldr	r2, [pc, #240]	@ (8003d3c <xTaskIncrementTick+0x158>)
 8003c4a:	6013      	str	r3, [r2, #0]
 8003c4c:	f000 fad4 	bl	80041f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003c50:	4b3b      	ldr	r3, [pc, #236]	@ (8003d40 <xTaskIncrementTick+0x15c>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	693a      	ldr	r2, [r7, #16]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d349      	bcc.n	8003cee <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c5a:	4b36      	ldr	r3, [pc, #216]	@ (8003d34 <xTaskIncrementTick+0x150>)
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d104      	bne.n	8003c6e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c64:	4b36      	ldr	r3, [pc, #216]	@ (8003d40 <xTaskIncrementTick+0x15c>)
 8003c66:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003c6a:	601a      	str	r2, [r3, #0]
					break;
 8003c6c:	e03f      	b.n	8003cee <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c6e:	4b31      	ldr	r3, [pc, #196]	@ (8003d34 <xTaskIncrementTick+0x150>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68db      	ldr	r3, [r3, #12]
 8003c74:	68db      	ldr	r3, [r3, #12]
 8003c76:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c78:	68bb      	ldr	r3, [r7, #8]
 8003c7a:	685b      	ldr	r3, [r3, #4]
 8003c7c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003c7e:	693a      	ldr	r2, [r7, #16]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d203      	bcs.n	8003c8e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003c86:	4a2e      	ldr	r2, [pc, #184]	@ (8003d40 <xTaskIncrementTick+0x15c>)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003c8c:	e02f      	b.n	8003cee <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	3304      	adds	r3, #4
 8003c92:	4618      	mov	r0, r3
 8003c94:	f7fe ff7c 	bl	8002b90 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003c98:	68bb      	ldr	r3, [r7, #8]
 8003c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d004      	beq.n	8003caa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	3318      	adds	r3, #24
 8003ca4:	4618      	mov	r0, r3
 8003ca6:	f7fe ff73 	bl	8002b90 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cae:	4b25      	ldr	r3, [pc, #148]	@ (8003d44 <xTaskIncrementTick+0x160>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d903      	bls.n	8003cbe <xTaskIncrementTick+0xda>
 8003cb6:	68bb      	ldr	r3, [r7, #8]
 8003cb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cba:	4a22      	ldr	r2, [pc, #136]	@ (8003d44 <xTaskIncrementTick+0x160>)
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	68bb      	ldr	r3, [r7, #8]
 8003cc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cc2:	4613      	mov	r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	4413      	add	r3, r2
 8003cc8:	009b      	lsls	r3, r3, #2
 8003cca:	4a1f      	ldr	r2, [pc, #124]	@ (8003d48 <xTaskIncrementTick+0x164>)
 8003ccc:	441a      	add	r2, r3
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	3304      	adds	r3, #4
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	4610      	mov	r0, r2
 8003cd6:	f7fe fefe 	bl	8002ad6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003cda:	68bb      	ldr	r3, [r7, #8]
 8003cdc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cde:	4b1b      	ldr	r3, [pc, #108]	@ (8003d4c <xTaskIncrementTick+0x168>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d3b8      	bcc.n	8003c5a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003cec:	e7b5      	b.n	8003c5a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003cee:	4b17      	ldr	r3, [pc, #92]	@ (8003d4c <xTaskIncrementTick+0x168>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003cf4:	4914      	ldr	r1, [pc, #80]	@ (8003d48 <xTaskIncrementTick+0x164>)
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	009b      	lsls	r3, r3, #2
 8003cfa:	4413      	add	r3, r2
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	440b      	add	r3, r1
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2b01      	cmp	r3, #1
 8003d04:	d901      	bls.n	8003d0a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8003d06:	2301      	movs	r3, #1
 8003d08:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003d0a:	4b11      	ldr	r3, [pc, #68]	@ (8003d50 <xTaskIncrementTick+0x16c>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d007      	beq.n	8003d22 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8003d12:	2301      	movs	r3, #1
 8003d14:	617b      	str	r3, [r7, #20]
 8003d16:	e004      	b.n	8003d22 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003d18:	4b0e      	ldr	r3, [pc, #56]	@ (8003d54 <xTaskIncrementTick+0x170>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	3301      	adds	r3, #1
 8003d1e:	4a0d      	ldr	r2, [pc, #52]	@ (8003d54 <xTaskIncrementTick+0x170>)
 8003d20:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003d22:	697b      	ldr	r3, [r7, #20]
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3718      	adds	r7, #24
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	20000d24 	.word	0x20000d24
 8003d30:	20000d00 	.word	0x20000d00
 8003d34:	20000cb4 	.word	0x20000cb4
 8003d38:	20000cb8 	.word	0x20000cb8
 8003d3c:	20000d14 	.word	0x20000d14
 8003d40:	20000d1c 	.word	0x20000d1c
 8003d44:	20000d04 	.word	0x20000d04
 8003d48:	2000082c 	.word	0x2000082c
 8003d4c:	20000828 	.word	0x20000828
 8003d50:	20000d10 	.word	0x20000d10
 8003d54:	20000d0c 	.word	0x20000d0c

08003d58 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003d58:	b480      	push	{r7}
 8003d5a:	b085      	sub	sp, #20
 8003d5c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003d5e:	4b28      	ldr	r3, [pc, #160]	@ (8003e00 <vTaskSwitchContext+0xa8>)
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d003      	beq.n	8003d6e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003d66:	4b27      	ldr	r3, [pc, #156]	@ (8003e04 <vTaskSwitchContext+0xac>)
 8003d68:	2201      	movs	r2, #1
 8003d6a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003d6c:	e042      	b.n	8003df4 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8003d6e:	4b25      	ldr	r3, [pc, #148]	@ (8003e04 <vTaskSwitchContext+0xac>)
 8003d70:	2200      	movs	r2, #0
 8003d72:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d74:	4b24      	ldr	r3, [pc, #144]	@ (8003e08 <vTaskSwitchContext+0xb0>)
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	60fb      	str	r3, [r7, #12]
 8003d7a:	e011      	b.n	8003da0 <vTaskSwitchContext+0x48>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d10b      	bne.n	8003d9a <vTaskSwitchContext+0x42>
	__asm volatile
 8003d82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d86:	f383 8811 	msr	BASEPRI, r3
 8003d8a:	f3bf 8f6f 	isb	sy
 8003d8e:	f3bf 8f4f 	dsb	sy
 8003d92:	607b      	str	r3, [r7, #4]
}
 8003d94:	bf00      	nop
 8003d96:	bf00      	nop
 8003d98:	e7fd      	b.n	8003d96 <vTaskSwitchContext+0x3e>
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	3b01      	subs	r3, #1
 8003d9e:	60fb      	str	r3, [r7, #12]
 8003da0:	491a      	ldr	r1, [pc, #104]	@ (8003e0c <vTaskSwitchContext+0xb4>)
 8003da2:	68fa      	ldr	r2, [r7, #12]
 8003da4:	4613      	mov	r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	4413      	add	r3, r2
 8003daa:	009b      	lsls	r3, r3, #2
 8003dac:	440b      	add	r3, r1
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d0e3      	beq.n	8003d7c <vTaskSwitchContext+0x24>
 8003db4:	68fa      	ldr	r2, [r7, #12]
 8003db6:	4613      	mov	r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4413      	add	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	4a13      	ldr	r2, [pc, #76]	@ (8003e0c <vTaskSwitchContext+0xb4>)
 8003dc0:	4413      	add	r3, r2
 8003dc2:	60bb      	str	r3, [r7, #8]
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	685a      	ldr	r2, [r3, #4]
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	605a      	str	r2, [r3, #4]
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	685a      	ldr	r2, [r3, #4]
 8003dd2:	68bb      	ldr	r3, [r7, #8]
 8003dd4:	3308      	adds	r3, #8
 8003dd6:	429a      	cmp	r2, r3
 8003dd8:	d104      	bne.n	8003de4 <vTaskSwitchContext+0x8c>
 8003dda:	68bb      	ldr	r3, [r7, #8]
 8003ddc:	685b      	ldr	r3, [r3, #4]
 8003dde:	685a      	ldr	r2, [r3, #4]
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	605a      	str	r2, [r3, #4]
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	685b      	ldr	r3, [r3, #4]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	4a09      	ldr	r2, [pc, #36]	@ (8003e10 <vTaskSwitchContext+0xb8>)
 8003dec:	6013      	str	r3, [r2, #0]
 8003dee:	4a06      	ldr	r2, [pc, #24]	@ (8003e08 <vTaskSwitchContext+0xb0>)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6013      	str	r3, [r2, #0]
}
 8003df4:	bf00      	nop
 8003df6:	3714      	adds	r7, #20
 8003df8:	46bd      	mov	sp, r7
 8003dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfe:	4770      	bx	lr
 8003e00:	20000d24 	.word	0x20000d24
 8003e04:	20000d10 	.word	0x20000d10
 8003e08:	20000d04 	.word	0x20000d04
 8003e0c:	2000082c 	.word	0x2000082c
 8003e10:	20000828 	.word	0x20000828

08003e14 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
 8003e1c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d10b      	bne.n	8003e3c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8003e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e28:	f383 8811 	msr	BASEPRI, r3
 8003e2c:	f3bf 8f6f 	isb	sy
 8003e30:	f3bf 8f4f 	dsb	sy
 8003e34:	60fb      	str	r3, [r7, #12]
}
 8003e36:	bf00      	nop
 8003e38:	bf00      	nop
 8003e3a:	e7fd      	b.n	8003e38 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e3c:	4b07      	ldr	r3, [pc, #28]	@ (8003e5c <vTaskPlaceOnEventList+0x48>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	3318      	adds	r3, #24
 8003e42:	4619      	mov	r1, r3
 8003e44:	6878      	ldr	r0, [r7, #4]
 8003e46:	f7fe fe6a 	bl	8002b1e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003e4a:	2101      	movs	r1, #1
 8003e4c:	6838      	ldr	r0, [r7, #0]
 8003e4e:	f000 fa81 	bl	8004354 <prvAddCurrentTaskToDelayedList>
}
 8003e52:	bf00      	nop
 8003e54:	3710      	adds	r7, #16
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	20000828 	.word	0x20000828

08003e60 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b086      	sub	sp, #24
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	60f8      	str	r0, [r7, #12]
 8003e68:	60b9      	str	r1, [r7, #8]
 8003e6a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10b      	bne.n	8003e8a <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8003e72:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e76:	f383 8811 	msr	BASEPRI, r3
 8003e7a:	f3bf 8f6f 	isb	sy
 8003e7e:	f3bf 8f4f 	dsb	sy
 8003e82:	617b      	str	r3, [r7, #20]
}
 8003e84:	bf00      	nop
 8003e86:	bf00      	nop
 8003e88:	e7fd      	b.n	8003e86 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8003eb4 <vTaskPlaceOnEventListRestricted+0x54>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	3318      	adds	r3, #24
 8003e90:	4619      	mov	r1, r3
 8003e92:	68f8      	ldr	r0, [r7, #12]
 8003e94:	f7fe fe1f 	bl	8002ad6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d002      	beq.n	8003ea4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8003e9e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003ea2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003ea4:	6879      	ldr	r1, [r7, #4]
 8003ea6:	68b8      	ldr	r0, [r7, #8]
 8003ea8:	f000 fa54 	bl	8004354 <prvAddCurrentTaskToDelayedList>
	}
 8003eac:	bf00      	nop
 8003eae:	3718      	adds	r7, #24
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	20000828 	.word	0x20000828

08003eb8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	68db      	ldr	r3, [r3, #12]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003ec8:	693b      	ldr	r3, [r7, #16]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d10b      	bne.n	8003ee6 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8003ece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ed2:	f383 8811 	msr	BASEPRI, r3
 8003ed6:	f3bf 8f6f 	isb	sy
 8003eda:	f3bf 8f4f 	dsb	sy
 8003ede:	60fb      	str	r3, [r7, #12]
}
 8003ee0:	bf00      	nop
 8003ee2:	bf00      	nop
 8003ee4:	e7fd      	b.n	8003ee2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	3318      	adds	r3, #24
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7fe fe50 	bl	8002b90 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003ef0:	4b1d      	ldr	r3, [pc, #116]	@ (8003f68 <xTaskRemoveFromEventList+0xb0>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d11d      	bne.n	8003f34 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	3304      	adds	r3, #4
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7fe fe47 	bl	8002b90 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f02:	693b      	ldr	r3, [r7, #16]
 8003f04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f06:	4b19      	ldr	r3, [pc, #100]	@ (8003f6c <xTaskRemoveFromEventList+0xb4>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d903      	bls.n	8003f16 <xTaskRemoveFromEventList+0x5e>
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f12:	4a16      	ldr	r2, [pc, #88]	@ (8003f6c <xTaskRemoveFromEventList+0xb4>)
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	4413      	add	r3, r2
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	4a13      	ldr	r2, [pc, #76]	@ (8003f70 <xTaskRemoveFromEventList+0xb8>)
 8003f24:	441a      	add	r2, r3
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	4610      	mov	r0, r2
 8003f2e:	f7fe fdd2 	bl	8002ad6 <vListInsertEnd>
 8003f32:	e005      	b.n	8003f40 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003f34:	693b      	ldr	r3, [r7, #16]
 8003f36:	3318      	adds	r3, #24
 8003f38:	4619      	mov	r1, r3
 8003f3a:	480e      	ldr	r0, [pc, #56]	@ (8003f74 <xTaskRemoveFromEventList+0xbc>)
 8003f3c:	f7fe fdcb 	bl	8002ad6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f44:	4b0c      	ldr	r3, [pc, #48]	@ (8003f78 <xTaskRemoveFromEventList+0xc0>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f4a:	429a      	cmp	r2, r3
 8003f4c:	d905      	bls.n	8003f5a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003f4e:	2301      	movs	r3, #1
 8003f50:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003f52:	4b0a      	ldr	r3, [pc, #40]	@ (8003f7c <xTaskRemoveFromEventList+0xc4>)
 8003f54:	2201      	movs	r2, #1
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	e001      	b.n	8003f5e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003f5e:	697b      	ldr	r3, [r7, #20]
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3718      	adds	r7, #24
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}
 8003f68:	20000d24 	.word	0x20000d24
 8003f6c:	20000d04 	.word	0x20000d04
 8003f70:	2000082c 	.word	0x2000082c
 8003f74:	20000cbc 	.word	0x20000cbc
 8003f78:	20000828 	.word	0x20000828
 8003f7c:	20000d10 	.word	0x20000d10

08003f80 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003f80:	b480      	push	{r7}
 8003f82:	b083      	sub	sp, #12
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003f88:	4b06      	ldr	r3, [pc, #24]	@ (8003fa4 <vTaskInternalSetTimeOutState+0x24>)
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003f90:	4b05      	ldr	r3, [pc, #20]	@ (8003fa8 <vTaskInternalSetTimeOutState+0x28>)
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	605a      	str	r2, [r3, #4]
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr
 8003fa4:	20000d14 	.word	0x20000d14
 8003fa8:	20000d00 	.word	0x20000d00

08003fac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b088      	sub	sp, #32
 8003fb0:	af00      	add	r7, sp, #0
 8003fb2:	6078      	str	r0, [r7, #4]
 8003fb4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d10b      	bne.n	8003fd4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8003fbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fc0:	f383 8811 	msr	BASEPRI, r3
 8003fc4:	f3bf 8f6f 	isb	sy
 8003fc8:	f3bf 8f4f 	dsb	sy
 8003fcc:	613b      	str	r3, [r7, #16]
}
 8003fce:	bf00      	nop
 8003fd0:	bf00      	nop
 8003fd2:	e7fd      	b.n	8003fd0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d10b      	bne.n	8003ff2 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8003fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003fde:	f383 8811 	msr	BASEPRI, r3
 8003fe2:	f3bf 8f6f 	isb	sy
 8003fe6:	f3bf 8f4f 	dsb	sy
 8003fea:	60fb      	str	r3, [r7, #12]
}
 8003fec:	bf00      	nop
 8003fee:	bf00      	nop
 8003ff0:	e7fd      	b.n	8003fee <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8003ff2:	f000 fe91 	bl	8004d18 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003ff6:	4b1d      	ldr	r3, [pc, #116]	@ (800406c <xTaskCheckForTimeOut+0xc0>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	69ba      	ldr	r2, [r7, #24]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004006:	683b      	ldr	r3, [r7, #0]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800400e:	d102      	bne.n	8004016 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004010:	2300      	movs	r3, #0
 8004012:	61fb      	str	r3, [r7, #28]
 8004014:	e023      	b.n	800405e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681a      	ldr	r2, [r3, #0]
 800401a:	4b15      	ldr	r3, [pc, #84]	@ (8004070 <xTaskCheckForTimeOut+0xc4>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	429a      	cmp	r2, r3
 8004020:	d007      	beq.n	8004032 <xTaskCheckForTimeOut+0x86>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	429a      	cmp	r2, r3
 800402a:	d302      	bcc.n	8004032 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800402c:	2301      	movs	r3, #1
 800402e:	61fb      	str	r3, [r7, #28]
 8004030:	e015      	b.n	800405e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	697a      	ldr	r2, [r7, #20]
 8004038:	429a      	cmp	r2, r3
 800403a:	d20b      	bcs.n	8004054 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	681a      	ldr	r2, [r3, #0]
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	1ad2      	subs	r2, r2, r3
 8004044:	683b      	ldr	r3, [r7, #0]
 8004046:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f7ff ff99 	bl	8003f80 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800404e:	2300      	movs	r3, #0
 8004050:	61fb      	str	r3, [r7, #28]
 8004052:	e004      	b.n	800405e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	2200      	movs	r2, #0
 8004058:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800405a:	2301      	movs	r3, #1
 800405c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800405e:	f000 fe8d 	bl	8004d7c <vPortExitCritical>

	return xReturn;
 8004062:	69fb      	ldr	r3, [r7, #28]
}
 8004064:	4618      	mov	r0, r3
 8004066:	3720      	adds	r7, #32
 8004068:	46bd      	mov	sp, r7
 800406a:	bd80      	pop	{r7, pc}
 800406c:	20000d00 	.word	0x20000d00
 8004070:	20000d14 	.word	0x20000d14

08004074 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004074:	b480      	push	{r7}
 8004076:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004078:	4b03      	ldr	r3, [pc, #12]	@ (8004088 <vTaskMissedYield+0x14>)
 800407a:	2201      	movs	r2, #1
 800407c:	601a      	str	r2, [r3, #0]
}
 800407e:	bf00      	nop
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr
 8004088:	20000d10 	.word	0x20000d10

0800408c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004094:	f000 f852 	bl	800413c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004098:	4b06      	ldr	r3, [pc, #24]	@ (80040b4 <prvIdleTask+0x28>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2b01      	cmp	r3, #1
 800409e:	d9f9      	bls.n	8004094 <prvIdleTask+0x8>
			{
				taskYIELD();
 80040a0:	4b05      	ldr	r3, [pc, #20]	@ (80040b8 <prvIdleTask+0x2c>)
 80040a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040a6:	601a      	str	r2, [r3, #0]
 80040a8:	f3bf 8f4f 	dsb	sy
 80040ac:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80040b0:	e7f0      	b.n	8004094 <prvIdleTask+0x8>
 80040b2:	bf00      	nop
 80040b4:	2000082c 	.word	0x2000082c
 80040b8:	e000ed04 	.word	0xe000ed04

080040bc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80040bc:	b580      	push	{r7, lr}
 80040be:	b082      	sub	sp, #8
 80040c0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040c2:	2300      	movs	r3, #0
 80040c4:	607b      	str	r3, [r7, #4]
 80040c6:	e00c      	b.n	80040e2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80040c8:	687a      	ldr	r2, [r7, #4]
 80040ca:	4613      	mov	r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	4413      	add	r3, r2
 80040d0:	009b      	lsls	r3, r3, #2
 80040d2:	4a12      	ldr	r2, [pc, #72]	@ (800411c <prvInitialiseTaskLists+0x60>)
 80040d4:	4413      	add	r3, r2
 80040d6:	4618      	mov	r0, r3
 80040d8:	f7fe fcd0 	bl	8002a7c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	3301      	adds	r3, #1
 80040e0:	607b      	str	r3, [r7, #4]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2b37      	cmp	r3, #55	@ 0x37
 80040e6:	d9ef      	bls.n	80040c8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80040e8:	480d      	ldr	r0, [pc, #52]	@ (8004120 <prvInitialiseTaskLists+0x64>)
 80040ea:	f7fe fcc7 	bl	8002a7c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80040ee:	480d      	ldr	r0, [pc, #52]	@ (8004124 <prvInitialiseTaskLists+0x68>)
 80040f0:	f7fe fcc4 	bl	8002a7c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80040f4:	480c      	ldr	r0, [pc, #48]	@ (8004128 <prvInitialiseTaskLists+0x6c>)
 80040f6:	f7fe fcc1 	bl	8002a7c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80040fa:	480c      	ldr	r0, [pc, #48]	@ (800412c <prvInitialiseTaskLists+0x70>)
 80040fc:	f7fe fcbe 	bl	8002a7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004100:	480b      	ldr	r0, [pc, #44]	@ (8004130 <prvInitialiseTaskLists+0x74>)
 8004102:	f7fe fcbb 	bl	8002a7c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004106:	4b0b      	ldr	r3, [pc, #44]	@ (8004134 <prvInitialiseTaskLists+0x78>)
 8004108:	4a05      	ldr	r2, [pc, #20]	@ (8004120 <prvInitialiseTaskLists+0x64>)
 800410a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800410c:	4b0a      	ldr	r3, [pc, #40]	@ (8004138 <prvInitialiseTaskLists+0x7c>)
 800410e:	4a05      	ldr	r2, [pc, #20]	@ (8004124 <prvInitialiseTaskLists+0x68>)
 8004110:	601a      	str	r2, [r3, #0]
}
 8004112:	bf00      	nop
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	2000082c 	.word	0x2000082c
 8004120:	20000c8c 	.word	0x20000c8c
 8004124:	20000ca0 	.word	0x20000ca0
 8004128:	20000cbc 	.word	0x20000cbc
 800412c:	20000cd0 	.word	0x20000cd0
 8004130:	20000ce8 	.word	0x20000ce8
 8004134:	20000cb4 	.word	0x20000cb4
 8004138:	20000cb8 	.word	0x20000cb8

0800413c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b082      	sub	sp, #8
 8004140:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004142:	e019      	b.n	8004178 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004144:	f000 fde8 	bl	8004d18 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004148:	4b10      	ldr	r3, [pc, #64]	@ (800418c <prvCheckTasksWaitingTermination+0x50>)
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	3304      	adds	r3, #4
 8004154:	4618      	mov	r0, r3
 8004156:	f7fe fd1b 	bl	8002b90 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800415a:	4b0d      	ldr	r3, [pc, #52]	@ (8004190 <prvCheckTasksWaitingTermination+0x54>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	3b01      	subs	r3, #1
 8004160:	4a0b      	ldr	r2, [pc, #44]	@ (8004190 <prvCheckTasksWaitingTermination+0x54>)
 8004162:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004164:	4b0b      	ldr	r3, [pc, #44]	@ (8004194 <prvCheckTasksWaitingTermination+0x58>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	3b01      	subs	r3, #1
 800416a:	4a0a      	ldr	r2, [pc, #40]	@ (8004194 <prvCheckTasksWaitingTermination+0x58>)
 800416c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800416e:	f000 fe05 	bl	8004d7c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 f810 	bl	8004198 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004178:	4b06      	ldr	r3, [pc, #24]	@ (8004194 <prvCheckTasksWaitingTermination+0x58>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2b00      	cmp	r3, #0
 800417e:	d1e1      	bne.n	8004144 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004180:	bf00      	nop
 8004182:	bf00      	nop
 8004184:	3708      	adds	r7, #8
 8004186:	46bd      	mov	sp, r7
 8004188:	bd80      	pop	{r7, pc}
 800418a:	bf00      	nop
 800418c:	20000cd0 	.word	0x20000cd0
 8004190:	20000cfc 	.word	0x20000cfc
 8004194:	20000ce4 	.word	0x20000ce4

08004198 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d108      	bne.n	80041bc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ae:	4618      	mov	r0, r3
 80041b0:	f000 ffa2 	bl	80050f8 <vPortFree>
				vPortFree( pxTCB );
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f000 ff9f 	bl	80050f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80041ba:	e019      	b.n	80041f0 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d103      	bne.n	80041ce <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f000 ff96 	bl	80050f8 <vPortFree>
	}
 80041cc:	e010      	b.n	80041f0 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80041d4:	2b02      	cmp	r3, #2
 80041d6:	d00b      	beq.n	80041f0 <prvDeleteTCB+0x58>
	__asm volatile
 80041d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041dc:	f383 8811 	msr	BASEPRI, r3
 80041e0:	f3bf 8f6f 	isb	sy
 80041e4:	f3bf 8f4f 	dsb	sy
 80041e8:	60fb      	str	r3, [r7, #12]
}
 80041ea:	bf00      	nop
 80041ec:	bf00      	nop
 80041ee:	e7fd      	b.n	80041ec <prvDeleteTCB+0x54>
	}
 80041f0:	bf00      	nop
 80041f2:	3710      	adds	r7, #16
 80041f4:	46bd      	mov	sp, r7
 80041f6:	bd80      	pop	{r7, pc}

080041f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80041f8:	b480      	push	{r7}
 80041fa:	b083      	sub	sp, #12
 80041fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041fe:	4b0c      	ldr	r3, [pc, #48]	@ (8004230 <prvResetNextTaskUnblockTime+0x38>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d104      	bne.n	8004212 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004208:	4b0a      	ldr	r3, [pc, #40]	@ (8004234 <prvResetNextTaskUnblockTime+0x3c>)
 800420a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800420e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004210:	e008      	b.n	8004224 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004212:	4b07      	ldr	r3, [pc, #28]	@ (8004230 <prvResetNextTaskUnblockTime+0x38>)
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	68db      	ldr	r3, [r3, #12]
 8004218:	68db      	ldr	r3, [r3, #12]
 800421a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	4a04      	ldr	r2, [pc, #16]	@ (8004234 <prvResetNextTaskUnblockTime+0x3c>)
 8004222:	6013      	str	r3, [r2, #0]
}
 8004224:	bf00      	nop
 8004226:	370c      	adds	r7, #12
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr
 8004230:	20000cb4 	.word	0x20000cb4
 8004234:	20000d1c 	.word	0x20000d1c

08004238 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004238:	b480      	push	{r7}
 800423a:	b083      	sub	sp, #12
 800423c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800423e:	4b0b      	ldr	r3, [pc, #44]	@ (800426c <xTaskGetSchedulerState+0x34>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d102      	bne.n	800424c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004246:	2301      	movs	r3, #1
 8004248:	607b      	str	r3, [r7, #4]
 800424a:	e008      	b.n	800425e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800424c:	4b08      	ldr	r3, [pc, #32]	@ (8004270 <xTaskGetSchedulerState+0x38>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	2b00      	cmp	r3, #0
 8004252:	d102      	bne.n	800425a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004254:	2302      	movs	r3, #2
 8004256:	607b      	str	r3, [r7, #4]
 8004258:	e001      	b.n	800425e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800425a:	2300      	movs	r3, #0
 800425c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800425e:	687b      	ldr	r3, [r7, #4]
	}
 8004260:	4618      	mov	r0, r3
 8004262:	370c      	adds	r7, #12
 8004264:	46bd      	mov	sp, r7
 8004266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426a:	4770      	bx	lr
 800426c:	20000d08 	.word	0x20000d08
 8004270:	20000d24 	.word	0x20000d24

08004274 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004274:	b580      	push	{r7, lr}
 8004276:	b086      	sub	sp, #24
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004280:	2300      	movs	r3, #0
 8004282:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2b00      	cmp	r3, #0
 8004288:	d058      	beq.n	800433c <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800428a:	4b2f      	ldr	r3, [pc, #188]	@ (8004348 <xTaskPriorityDisinherit+0xd4>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	693a      	ldr	r2, [r7, #16]
 8004290:	429a      	cmp	r2, r3
 8004292:	d00b      	beq.n	80042ac <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004294:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004298:	f383 8811 	msr	BASEPRI, r3
 800429c:	f3bf 8f6f 	isb	sy
 80042a0:	f3bf 8f4f 	dsb	sy
 80042a4:	60fb      	str	r3, [r7, #12]
}
 80042a6:	bf00      	nop
 80042a8:	bf00      	nop
 80042aa:	e7fd      	b.n	80042a8 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d10b      	bne.n	80042cc <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80042b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042b8:	f383 8811 	msr	BASEPRI, r3
 80042bc:	f3bf 8f6f 	isb	sy
 80042c0:	f3bf 8f4f 	dsb	sy
 80042c4:	60bb      	str	r3, [r7, #8]
}
 80042c6:	bf00      	nop
 80042c8:	bf00      	nop
 80042ca:	e7fd      	b.n	80042c8 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d0:	1e5a      	subs	r2, r3, #1
 80042d2:	693b      	ldr	r3, [r7, #16]
 80042d4:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042de:	429a      	cmp	r2, r3
 80042e0:	d02c      	beq.n	800433c <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d128      	bne.n	800433c <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	3304      	adds	r3, #4
 80042ee:	4618      	mov	r0, r3
 80042f0:	f7fe fc4e 	bl	8002b90 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004300:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004304:	693b      	ldr	r3, [r7, #16]
 8004306:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800430c:	4b0f      	ldr	r3, [pc, #60]	@ (800434c <xTaskPriorityDisinherit+0xd8>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	429a      	cmp	r2, r3
 8004312:	d903      	bls.n	800431c <xTaskPriorityDisinherit+0xa8>
 8004314:	693b      	ldr	r3, [r7, #16]
 8004316:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004318:	4a0c      	ldr	r2, [pc, #48]	@ (800434c <xTaskPriorityDisinherit+0xd8>)
 800431a:	6013      	str	r3, [r2, #0]
 800431c:	693b      	ldr	r3, [r7, #16]
 800431e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004320:	4613      	mov	r3, r2
 8004322:	009b      	lsls	r3, r3, #2
 8004324:	4413      	add	r3, r2
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	4a09      	ldr	r2, [pc, #36]	@ (8004350 <xTaskPriorityDisinherit+0xdc>)
 800432a:	441a      	add	r2, r3
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	3304      	adds	r3, #4
 8004330:	4619      	mov	r1, r3
 8004332:	4610      	mov	r0, r2
 8004334:	f7fe fbcf 	bl	8002ad6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004338:	2301      	movs	r3, #1
 800433a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800433c:	697b      	ldr	r3, [r7, #20]
	}
 800433e:	4618      	mov	r0, r3
 8004340:	3718      	adds	r7, #24
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
 8004346:	bf00      	nop
 8004348:	20000828 	.word	0x20000828
 800434c:	20000d04 	.word	0x20000d04
 8004350:	2000082c 	.word	0x2000082c

08004354 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800435e:	4b21      	ldr	r3, [pc, #132]	@ (80043e4 <prvAddCurrentTaskToDelayedList+0x90>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004364:	4b20      	ldr	r3, [pc, #128]	@ (80043e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	3304      	adds	r3, #4
 800436a:	4618      	mov	r0, r3
 800436c:	f7fe fc10 	bl	8002b90 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004376:	d10a      	bne.n	800438e <prvAddCurrentTaskToDelayedList+0x3a>
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d007      	beq.n	800438e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800437e:	4b1a      	ldr	r3, [pc, #104]	@ (80043e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	3304      	adds	r3, #4
 8004384:	4619      	mov	r1, r3
 8004386:	4819      	ldr	r0, [pc, #100]	@ (80043ec <prvAddCurrentTaskToDelayedList+0x98>)
 8004388:	f7fe fba5 	bl	8002ad6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800438c:	e026      	b.n	80043dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800438e:	68fa      	ldr	r2, [r7, #12]
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4413      	add	r3, r2
 8004394:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004396:	4b14      	ldr	r3, [pc, #80]	@ (80043e8 <prvAddCurrentTaskToDelayedList+0x94>)
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800439e:	68ba      	ldr	r2, [r7, #8]
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	429a      	cmp	r2, r3
 80043a4:	d209      	bcs.n	80043ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043a6:	4b12      	ldr	r3, [pc, #72]	@ (80043f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	4b0f      	ldr	r3, [pc, #60]	@ (80043e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	3304      	adds	r3, #4
 80043b0:	4619      	mov	r1, r3
 80043b2:	4610      	mov	r0, r2
 80043b4:	f7fe fbb3 	bl	8002b1e <vListInsert>
}
 80043b8:	e010      	b.n	80043dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043ba:	4b0e      	ldr	r3, [pc, #56]	@ (80043f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	4b0a      	ldr	r3, [pc, #40]	@ (80043e8 <prvAddCurrentTaskToDelayedList+0x94>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	3304      	adds	r3, #4
 80043c4:	4619      	mov	r1, r3
 80043c6:	4610      	mov	r0, r2
 80043c8:	f7fe fba9 	bl	8002b1e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80043cc:	4b0a      	ldr	r3, [pc, #40]	@ (80043f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	68ba      	ldr	r2, [r7, #8]
 80043d2:	429a      	cmp	r2, r3
 80043d4:	d202      	bcs.n	80043dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80043d6:	4a08      	ldr	r2, [pc, #32]	@ (80043f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	6013      	str	r3, [r2, #0]
}
 80043dc:	bf00      	nop
 80043de:	3710      	adds	r7, #16
 80043e0:	46bd      	mov	sp, r7
 80043e2:	bd80      	pop	{r7, pc}
 80043e4:	20000d00 	.word	0x20000d00
 80043e8:	20000828 	.word	0x20000828
 80043ec:	20000ce8 	.word	0x20000ce8
 80043f0:	20000cb8 	.word	0x20000cb8
 80043f4:	20000cb4 	.word	0x20000cb4
 80043f8:	20000d1c 	.word	0x20000d1c

080043fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80043fc:	b580      	push	{r7, lr}
 80043fe:	b08a      	sub	sp, #40	@ 0x28
 8004400:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004402:	2300      	movs	r3, #0
 8004404:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004406:	f000 fb13 	bl	8004a30 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800440a:	4b1d      	ldr	r3, [pc, #116]	@ (8004480 <xTimerCreateTimerTask+0x84>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d021      	beq.n	8004456 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004412:	2300      	movs	r3, #0
 8004414:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004416:	2300      	movs	r3, #0
 8004418:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800441a:	1d3a      	adds	r2, r7, #4
 800441c:	f107 0108 	add.w	r1, r7, #8
 8004420:	f107 030c 	add.w	r3, r7, #12
 8004424:	4618      	mov	r0, r3
 8004426:	f7fe fb0f 	bl	8002a48 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	68fa      	ldr	r2, [r7, #12]
 8004430:	9202      	str	r2, [sp, #8]
 8004432:	9301      	str	r3, [sp, #4]
 8004434:	2302      	movs	r3, #2
 8004436:	9300      	str	r3, [sp, #0]
 8004438:	2300      	movs	r3, #0
 800443a:	460a      	mov	r2, r1
 800443c:	4911      	ldr	r1, [pc, #68]	@ (8004484 <xTimerCreateTimerTask+0x88>)
 800443e:	4812      	ldr	r0, [pc, #72]	@ (8004488 <xTimerCreateTimerTask+0x8c>)
 8004440:	f7ff f906 	bl	8003650 <xTaskCreateStatic>
 8004444:	4603      	mov	r3, r0
 8004446:	4a11      	ldr	r2, [pc, #68]	@ (800448c <xTimerCreateTimerTask+0x90>)
 8004448:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800444a:	4b10      	ldr	r3, [pc, #64]	@ (800448c <xTimerCreateTimerTask+0x90>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004452:	2301      	movs	r3, #1
 8004454:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	2b00      	cmp	r3, #0
 800445a:	d10b      	bne.n	8004474 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800445c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004460:	f383 8811 	msr	BASEPRI, r3
 8004464:	f3bf 8f6f 	isb	sy
 8004468:	f3bf 8f4f 	dsb	sy
 800446c:	613b      	str	r3, [r7, #16]
}
 800446e:	bf00      	nop
 8004470:	bf00      	nop
 8004472:	e7fd      	b.n	8004470 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004474:	697b      	ldr	r3, [r7, #20]
}
 8004476:	4618      	mov	r0, r3
 8004478:	3718      	adds	r7, #24
 800447a:	46bd      	mov	sp, r7
 800447c:	bd80      	pop	{r7, pc}
 800447e:	bf00      	nop
 8004480:	20000d58 	.word	0x20000d58
 8004484:	0800624c 	.word	0x0800624c
 8004488:	080045c9 	.word	0x080045c9
 800448c:	20000d5c 	.word	0x20000d5c

08004490 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b08a      	sub	sp, #40	@ 0x28
 8004494:	af00      	add	r7, sp, #0
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	607a      	str	r2, [r7, #4]
 800449c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800449e:	2300      	movs	r3, #0
 80044a0:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d10b      	bne.n	80044c0 <xTimerGenericCommand+0x30>
	__asm volatile
 80044a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ac:	f383 8811 	msr	BASEPRI, r3
 80044b0:	f3bf 8f6f 	isb	sy
 80044b4:	f3bf 8f4f 	dsb	sy
 80044b8:	623b      	str	r3, [r7, #32]
}
 80044ba:	bf00      	nop
 80044bc:	bf00      	nop
 80044be:	e7fd      	b.n	80044bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80044c0:	4b19      	ldr	r3, [pc, #100]	@ (8004528 <xTimerGenericCommand+0x98>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d02a      	beq.n	800451e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2b05      	cmp	r3, #5
 80044d8:	dc18      	bgt.n	800450c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80044da:	f7ff fead 	bl	8004238 <xTaskGetSchedulerState>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b02      	cmp	r3, #2
 80044e2:	d109      	bne.n	80044f8 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 80044e4:	4b10      	ldr	r3, [pc, #64]	@ (8004528 <xTimerGenericCommand+0x98>)
 80044e6:	6818      	ldr	r0, [r3, #0]
 80044e8:	f107 0110 	add.w	r1, r7, #16
 80044ec:	2300      	movs	r3, #0
 80044ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044f0:	f7fe fcbe 	bl	8002e70 <xQueueGenericSend>
 80044f4:	6278      	str	r0, [r7, #36]	@ 0x24
 80044f6:	e012      	b.n	800451e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80044f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004528 <xTimerGenericCommand+0x98>)
 80044fa:	6818      	ldr	r0, [r3, #0]
 80044fc:	f107 0110 	add.w	r1, r7, #16
 8004500:	2300      	movs	r3, #0
 8004502:	2200      	movs	r2, #0
 8004504:	f7fe fcb4 	bl	8002e70 <xQueueGenericSend>
 8004508:	6278      	str	r0, [r7, #36]	@ 0x24
 800450a:	e008      	b.n	800451e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800450c:	4b06      	ldr	r3, [pc, #24]	@ (8004528 <xTimerGenericCommand+0x98>)
 800450e:	6818      	ldr	r0, [r3, #0]
 8004510:	f107 0110 	add.w	r1, r7, #16
 8004514:	2300      	movs	r3, #0
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	f7fe fdac 	bl	8003074 <xQueueGenericSendFromISR>
 800451c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800451e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004520:	4618      	mov	r0, r3
 8004522:	3728      	adds	r7, #40	@ 0x28
 8004524:	46bd      	mov	sp, r7
 8004526:	bd80      	pop	{r7, pc}
 8004528:	20000d58 	.word	0x20000d58

0800452c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800452c:	b580      	push	{r7, lr}
 800452e:	b088      	sub	sp, #32
 8004530:	af02      	add	r7, sp, #8
 8004532:	6078      	str	r0, [r7, #4]
 8004534:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004536:	4b23      	ldr	r3, [pc, #140]	@ (80045c4 <prvProcessExpiredTimer+0x98>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	68db      	ldr	r3, [r3, #12]
 800453c:	68db      	ldr	r3, [r3, #12]
 800453e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004540:	697b      	ldr	r3, [r7, #20]
 8004542:	3304      	adds	r3, #4
 8004544:	4618      	mov	r0, r3
 8004546:	f7fe fb23 	bl	8002b90 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800454a:	697b      	ldr	r3, [r7, #20]
 800454c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004550:	f003 0304 	and.w	r3, r3, #4
 8004554:	2b00      	cmp	r3, #0
 8004556:	d023      	beq.n	80045a0 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004558:	697b      	ldr	r3, [r7, #20]
 800455a:	699a      	ldr	r2, [r3, #24]
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	18d1      	adds	r1, r2, r3
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	683a      	ldr	r2, [r7, #0]
 8004564:	6978      	ldr	r0, [r7, #20]
 8004566:	f000 f8d5 	bl	8004714 <prvInsertTimerInActiveList>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d020      	beq.n	80045b2 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004570:	2300      	movs	r3, #0
 8004572:	9300      	str	r3, [sp, #0]
 8004574:	2300      	movs	r3, #0
 8004576:	687a      	ldr	r2, [r7, #4]
 8004578:	2100      	movs	r1, #0
 800457a:	6978      	ldr	r0, [r7, #20]
 800457c:	f7ff ff88 	bl	8004490 <xTimerGenericCommand>
 8004580:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004582:	693b      	ldr	r3, [r7, #16]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d114      	bne.n	80045b2 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8004588:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800458c:	f383 8811 	msr	BASEPRI, r3
 8004590:	f3bf 8f6f 	isb	sy
 8004594:	f3bf 8f4f 	dsb	sy
 8004598:	60fb      	str	r3, [r7, #12]
}
 800459a:	bf00      	nop
 800459c:	bf00      	nop
 800459e:	e7fd      	b.n	800459c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80045a0:	697b      	ldr	r3, [r7, #20]
 80045a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80045a6:	f023 0301 	bic.w	r3, r3, #1
 80045aa:	b2da      	uxtb	r2, r3
 80045ac:	697b      	ldr	r3, [r7, #20]
 80045ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	6a1b      	ldr	r3, [r3, #32]
 80045b6:	6978      	ldr	r0, [r7, #20]
 80045b8:	4798      	blx	r3
}
 80045ba:	bf00      	nop
 80045bc:	3718      	adds	r7, #24
 80045be:	46bd      	mov	sp, r7
 80045c0:	bd80      	pop	{r7, pc}
 80045c2:	bf00      	nop
 80045c4:	20000d50 	.word	0x20000d50

080045c8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80045d0:	f107 0308 	add.w	r3, r7, #8
 80045d4:	4618      	mov	r0, r3
 80045d6:	f000 f859 	bl	800468c <prvGetNextExpireTime>
 80045da:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 80045dc:	68bb      	ldr	r3, [r7, #8]
 80045de:	4619      	mov	r1, r3
 80045e0:	68f8      	ldr	r0, [r7, #12]
 80045e2:	f000 f805 	bl	80045f0 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 80045e6:	f000 f8d7 	bl	8004798 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80045ea:	bf00      	nop
 80045ec:	e7f0      	b.n	80045d0 <prvTimerTask+0x8>
	...

080045f0 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80045fa:	f7ff fa37 	bl	8003a6c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80045fe:	f107 0308 	add.w	r3, r7, #8
 8004602:	4618      	mov	r0, r3
 8004604:	f000 f866 	bl	80046d4 <prvSampleTimeNow>
 8004608:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d130      	bne.n	8004672 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d10a      	bne.n	800462c <prvProcessTimerOrBlockTask+0x3c>
 8004616:	687a      	ldr	r2, [r7, #4]
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	429a      	cmp	r2, r3
 800461c:	d806      	bhi.n	800462c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800461e:	f7ff fa33 	bl	8003a88 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004622:	68f9      	ldr	r1, [r7, #12]
 8004624:	6878      	ldr	r0, [r7, #4]
 8004626:	f7ff ff81 	bl	800452c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800462a:	e024      	b.n	8004676 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d008      	beq.n	8004644 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004632:	4b13      	ldr	r3, [pc, #76]	@ (8004680 <prvProcessTimerOrBlockTask+0x90>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d101      	bne.n	8004640 <prvProcessTimerOrBlockTask+0x50>
 800463c:	2301      	movs	r3, #1
 800463e:	e000      	b.n	8004642 <prvProcessTimerOrBlockTask+0x52>
 8004640:	2300      	movs	r3, #0
 8004642:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004644:	4b0f      	ldr	r3, [pc, #60]	@ (8004684 <prvProcessTimerOrBlockTask+0x94>)
 8004646:	6818      	ldr	r0, [r3, #0]
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	1ad3      	subs	r3, r2, r3
 800464e:	683a      	ldr	r2, [r7, #0]
 8004650:	4619      	mov	r1, r3
 8004652:	f7fe ffc9 	bl	80035e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004656:	f7ff fa17 	bl	8003a88 <xTaskResumeAll>
 800465a:	4603      	mov	r3, r0
 800465c:	2b00      	cmp	r3, #0
 800465e:	d10a      	bne.n	8004676 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004660:	4b09      	ldr	r3, [pc, #36]	@ (8004688 <prvProcessTimerOrBlockTask+0x98>)
 8004662:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004666:	601a      	str	r2, [r3, #0]
 8004668:	f3bf 8f4f 	dsb	sy
 800466c:	f3bf 8f6f 	isb	sy
}
 8004670:	e001      	b.n	8004676 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8004672:	f7ff fa09 	bl	8003a88 <xTaskResumeAll>
}
 8004676:	bf00      	nop
 8004678:	3710      	adds	r7, #16
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	20000d54 	.word	0x20000d54
 8004684:	20000d58 	.word	0x20000d58
 8004688:	e000ed04 	.word	0xe000ed04

0800468c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800468c:	b480      	push	{r7}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004694:	4b0e      	ldr	r3, [pc, #56]	@ (80046d0 <prvGetNextExpireTime+0x44>)
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d101      	bne.n	80046a2 <prvGetNextExpireTime+0x16>
 800469e:	2201      	movs	r2, #1
 80046a0:	e000      	b.n	80046a4 <prvGetNextExpireTime+0x18>
 80046a2:	2200      	movs	r2, #0
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d105      	bne.n	80046bc <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80046b0:	4b07      	ldr	r3, [pc, #28]	@ (80046d0 <prvGetNextExpireTime+0x44>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68db      	ldr	r3, [r3, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	60fb      	str	r3, [r7, #12]
 80046ba:	e001      	b.n	80046c0 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80046bc:	2300      	movs	r3, #0
 80046be:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80046c0:	68fb      	ldr	r3, [r7, #12]
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3714      	adds	r7, #20
 80046c6:	46bd      	mov	sp, r7
 80046c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046cc:	4770      	bx	lr
 80046ce:	bf00      	nop
 80046d0:	20000d50 	.word	0x20000d50

080046d4 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b084      	sub	sp, #16
 80046d8:	af00      	add	r7, sp, #0
 80046da:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 80046dc:	f7ff fa72 	bl	8003bc4 <xTaskGetTickCount>
 80046e0:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 80046e2:	4b0b      	ldr	r3, [pc, #44]	@ (8004710 <prvSampleTimeNow+0x3c>)
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	429a      	cmp	r2, r3
 80046ea:	d205      	bcs.n	80046f8 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80046ec:	f000 f93a 	bl	8004964 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	601a      	str	r2, [r3, #0]
 80046f6:	e002      	b.n	80046fe <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2200      	movs	r2, #0
 80046fc:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80046fe:	4a04      	ldr	r2, [pc, #16]	@ (8004710 <prvSampleTimeNow+0x3c>)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004704:	68fb      	ldr	r3, [r7, #12]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	20000d60 	.word	0x20000d60

08004714 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b086      	sub	sp, #24
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
 8004720:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004722:	2300      	movs	r3, #0
 8004724:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	68ba      	ldr	r2, [r7, #8]
 800472a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8004732:	68ba      	ldr	r2, [r7, #8]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	429a      	cmp	r2, r3
 8004738:	d812      	bhi.n	8004760 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	1ad2      	subs	r2, r2, r3
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	429a      	cmp	r2, r3
 8004746:	d302      	bcc.n	800474e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004748:	2301      	movs	r3, #1
 800474a:	617b      	str	r3, [r7, #20]
 800474c:	e01b      	b.n	8004786 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800474e:	4b10      	ldr	r3, [pc, #64]	@ (8004790 <prvInsertTimerInActiveList+0x7c>)
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	3304      	adds	r3, #4
 8004756:	4619      	mov	r1, r3
 8004758:	4610      	mov	r0, r2
 800475a:	f7fe f9e0 	bl	8002b1e <vListInsert>
 800475e:	e012      	b.n	8004786 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004760:	687a      	ldr	r2, [r7, #4]
 8004762:	683b      	ldr	r3, [r7, #0]
 8004764:	429a      	cmp	r2, r3
 8004766:	d206      	bcs.n	8004776 <prvInsertTimerInActiveList+0x62>
 8004768:	68ba      	ldr	r2, [r7, #8]
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	429a      	cmp	r2, r3
 800476e:	d302      	bcc.n	8004776 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004770:	2301      	movs	r3, #1
 8004772:	617b      	str	r3, [r7, #20]
 8004774:	e007      	b.n	8004786 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004776:	4b07      	ldr	r3, [pc, #28]	@ (8004794 <prvInsertTimerInActiveList+0x80>)
 8004778:	681a      	ldr	r2, [r3, #0]
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	3304      	adds	r3, #4
 800477e:	4619      	mov	r1, r3
 8004780:	4610      	mov	r0, r2
 8004782:	f7fe f9cc 	bl	8002b1e <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004786:	697b      	ldr	r3, [r7, #20]
}
 8004788:	4618      	mov	r0, r3
 800478a:	3718      	adds	r7, #24
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}
 8004790:	20000d54 	.word	0x20000d54
 8004794:	20000d50 	.word	0x20000d50

08004798 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b08e      	sub	sp, #56	@ 0x38
 800479c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800479e:	e0ce      	b.n	800493e <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	da19      	bge.n	80047da <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80047a6:	1d3b      	adds	r3, r7, #4
 80047a8:	3304      	adds	r3, #4
 80047aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80047ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d10b      	bne.n	80047ca <prvProcessReceivedCommands+0x32>
	__asm volatile
 80047b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047b6:	f383 8811 	msr	BASEPRI, r3
 80047ba:	f3bf 8f6f 	isb	sy
 80047be:	f3bf 8f4f 	dsb	sy
 80047c2:	61fb      	str	r3, [r7, #28]
}
 80047c4:	bf00      	nop
 80047c6:	bf00      	nop
 80047c8:	e7fd      	b.n	80047c6 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 80047ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047d0:	6850      	ldr	r0, [r2, #4]
 80047d2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80047d4:	6892      	ldr	r2, [r2, #8]
 80047d6:	4611      	mov	r1, r2
 80047d8:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2b00      	cmp	r3, #0
 80047de:	f2c0 80ae 	blt.w	800493e <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80047e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047e8:	695b      	ldr	r3, [r3, #20]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d004      	beq.n	80047f8 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80047ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047f0:	3304      	adds	r3, #4
 80047f2:	4618      	mov	r0, r3
 80047f4:	f7fe f9cc 	bl	8002b90 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80047f8:	463b      	mov	r3, r7
 80047fa:	4618      	mov	r0, r3
 80047fc:	f7ff ff6a 	bl	80046d4 <prvSampleTimeNow>
 8004800:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2b09      	cmp	r3, #9
 8004806:	f200 8097 	bhi.w	8004938 <prvProcessReceivedCommands+0x1a0>
 800480a:	a201      	add	r2, pc, #4	@ (adr r2, 8004810 <prvProcessReceivedCommands+0x78>)
 800480c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004810:	08004839 	.word	0x08004839
 8004814:	08004839 	.word	0x08004839
 8004818:	08004839 	.word	0x08004839
 800481c:	080048af 	.word	0x080048af
 8004820:	080048c3 	.word	0x080048c3
 8004824:	0800490f 	.word	0x0800490f
 8004828:	08004839 	.word	0x08004839
 800482c:	08004839 	.word	0x08004839
 8004830:	080048af 	.word	0x080048af
 8004834:	080048c3 	.word	0x080048c3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004838:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800483a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800483e:	f043 0301 	orr.w	r3, r3, #1
 8004842:	b2da      	uxtb	r2, r3
 8004844:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004846:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800484a:	68ba      	ldr	r2, [r7, #8]
 800484c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	18d1      	adds	r1, r2, r3
 8004852:	68bb      	ldr	r3, [r7, #8]
 8004854:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004856:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004858:	f7ff ff5c 	bl	8004714 <prvInsertTimerInActiveList>
 800485c:	4603      	mov	r3, r0
 800485e:	2b00      	cmp	r3, #0
 8004860:	d06c      	beq.n	800493c <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004862:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004868:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800486a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800486c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004870:	f003 0304 	and.w	r3, r3, #4
 8004874:	2b00      	cmp	r3, #0
 8004876:	d061      	beq.n	800493c <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004878:	68ba      	ldr	r2, [r7, #8]
 800487a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	441a      	add	r2, r3
 8004880:	2300      	movs	r3, #0
 8004882:	9300      	str	r3, [sp, #0]
 8004884:	2300      	movs	r3, #0
 8004886:	2100      	movs	r1, #0
 8004888:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800488a:	f7ff fe01 	bl	8004490 <xTimerGenericCommand>
 800488e:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004890:	6a3b      	ldr	r3, [r7, #32]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d152      	bne.n	800493c <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8004896:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800489a:	f383 8811 	msr	BASEPRI, r3
 800489e:	f3bf 8f6f 	isb	sy
 80048a2:	f3bf 8f4f 	dsb	sy
 80048a6:	61bb      	str	r3, [r7, #24]
}
 80048a8:	bf00      	nop
 80048aa:	bf00      	nop
 80048ac:	e7fd      	b.n	80048aa <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80048ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048b0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048b4:	f023 0301 	bic.w	r3, r3, #1
 80048b8:	b2da      	uxtb	r2, r3
 80048ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048bc:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80048c0:	e03d      	b.n	800493e <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80048c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80048c8:	f043 0301 	orr.w	r3, r3, #1
 80048cc:	b2da      	uxtb	r2, r3
 80048ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80048d4:	68ba      	ldr	r2, [r7, #8]
 80048d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048d8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80048da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048dc:	699b      	ldr	r3, [r3, #24]
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d10b      	bne.n	80048fa <prvProcessReceivedCommands+0x162>
	__asm volatile
 80048e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e6:	f383 8811 	msr	BASEPRI, r3
 80048ea:	f3bf 8f6f 	isb	sy
 80048ee:	f3bf 8f4f 	dsb	sy
 80048f2:	617b      	str	r3, [r7, #20]
}
 80048f4:	bf00      	nop
 80048f6:	bf00      	nop
 80048f8:	e7fd      	b.n	80048f6 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80048fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048fc:	699a      	ldr	r2, [r3, #24]
 80048fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004900:	18d1      	adds	r1, r2, r3
 8004902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004904:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004906:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004908:	f7ff ff04 	bl	8004714 <prvInsertTimerInActiveList>
					break;
 800490c:	e017      	b.n	800493e <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800490e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004910:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004914:	f003 0302 	and.w	r3, r3, #2
 8004918:	2b00      	cmp	r3, #0
 800491a:	d103      	bne.n	8004924 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800491c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800491e:	f000 fbeb 	bl	80050f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004922:	e00c      	b.n	800493e <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004924:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004926:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800492a:	f023 0301 	bic.w	r3, r3, #1
 800492e:	b2da      	uxtb	r2, r3
 8004930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004932:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8004936:	e002      	b.n	800493e <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8004938:	bf00      	nop
 800493a:	e000      	b.n	800493e <prvProcessReceivedCommands+0x1a6>
					break;
 800493c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800493e:	4b08      	ldr	r3, [pc, #32]	@ (8004960 <prvProcessReceivedCommands+0x1c8>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	1d39      	adds	r1, r7, #4
 8004944:	2200      	movs	r2, #0
 8004946:	4618      	mov	r0, r3
 8004948:	f7fe fc32 	bl	80031b0 <xQueueReceive>
 800494c:	4603      	mov	r3, r0
 800494e:	2b00      	cmp	r3, #0
 8004950:	f47f af26 	bne.w	80047a0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004954:	bf00      	nop
 8004956:	bf00      	nop
 8004958:	3730      	adds	r7, #48	@ 0x30
 800495a:	46bd      	mov	sp, r7
 800495c:	bd80      	pop	{r7, pc}
 800495e:	bf00      	nop
 8004960:	20000d58 	.word	0x20000d58

08004964 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b088      	sub	sp, #32
 8004968:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800496a:	e049      	b.n	8004a00 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800496c:	4b2e      	ldr	r3, [pc, #184]	@ (8004a28 <prvSwitchTimerLists+0xc4>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68db      	ldr	r3, [r3, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004976:	4b2c      	ldr	r3, [pc, #176]	@ (8004a28 <prvSwitchTimerLists+0xc4>)
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	68db      	ldr	r3, [r3, #12]
 800497c:	68db      	ldr	r3, [r3, #12]
 800497e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	3304      	adds	r3, #4
 8004984:	4618      	mov	r0, r3
 8004986:	f7fe f903 	bl	8002b90 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	6a1b      	ldr	r3, [r3, #32]
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004998:	f003 0304 	and.w	r3, r3, #4
 800499c:	2b00      	cmp	r3, #0
 800499e:	d02f      	beq.n	8004a00 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	699b      	ldr	r3, [r3, #24]
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	4413      	add	r3, r2
 80049a8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d90e      	bls.n	80049d0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	68ba      	ldr	r2, [r7, #8]
 80049b6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80049be:	4b1a      	ldr	r3, [pc, #104]	@ (8004a28 <prvSwitchTimerLists+0xc4>)
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	3304      	adds	r3, #4
 80049c6:	4619      	mov	r1, r3
 80049c8:	4610      	mov	r0, r2
 80049ca:	f7fe f8a8 	bl	8002b1e <vListInsert>
 80049ce:	e017      	b.n	8004a00 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80049d0:	2300      	movs	r3, #0
 80049d2:	9300      	str	r3, [sp, #0]
 80049d4:	2300      	movs	r3, #0
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	2100      	movs	r1, #0
 80049da:	68f8      	ldr	r0, [r7, #12]
 80049dc:	f7ff fd58 	bl	8004490 <xTimerGenericCommand>
 80049e0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d10b      	bne.n	8004a00 <prvSwitchTimerLists+0x9c>
	__asm volatile
 80049e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80049ec:	f383 8811 	msr	BASEPRI, r3
 80049f0:	f3bf 8f6f 	isb	sy
 80049f4:	f3bf 8f4f 	dsb	sy
 80049f8:	603b      	str	r3, [r7, #0]
}
 80049fa:	bf00      	nop
 80049fc:	bf00      	nop
 80049fe:	e7fd      	b.n	80049fc <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004a00:	4b09      	ldr	r3, [pc, #36]	@ (8004a28 <prvSwitchTimerLists+0xc4>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d1b0      	bne.n	800496c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004a0a:	4b07      	ldr	r3, [pc, #28]	@ (8004a28 <prvSwitchTimerLists+0xc4>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004a10:	4b06      	ldr	r3, [pc, #24]	@ (8004a2c <prvSwitchTimerLists+0xc8>)
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	4a04      	ldr	r2, [pc, #16]	@ (8004a28 <prvSwitchTimerLists+0xc4>)
 8004a16:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004a18:	4a04      	ldr	r2, [pc, #16]	@ (8004a2c <prvSwitchTimerLists+0xc8>)
 8004a1a:	697b      	ldr	r3, [r7, #20]
 8004a1c:	6013      	str	r3, [r2, #0]
}
 8004a1e:	bf00      	nop
 8004a20:	3718      	adds	r7, #24
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	20000d50 	.word	0x20000d50
 8004a2c:	20000d54 	.word	0x20000d54

08004a30 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b082      	sub	sp, #8
 8004a34:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004a36:	f000 f96f 	bl	8004d18 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004a3a:	4b15      	ldr	r3, [pc, #84]	@ (8004a90 <prvCheckForValidListAndQueue+0x60>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d120      	bne.n	8004a84 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004a42:	4814      	ldr	r0, [pc, #80]	@ (8004a94 <prvCheckForValidListAndQueue+0x64>)
 8004a44:	f7fe f81a 	bl	8002a7c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004a48:	4813      	ldr	r0, [pc, #76]	@ (8004a98 <prvCheckForValidListAndQueue+0x68>)
 8004a4a:	f7fe f817 	bl	8002a7c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004a4e:	4b13      	ldr	r3, [pc, #76]	@ (8004a9c <prvCheckForValidListAndQueue+0x6c>)
 8004a50:	4a10      	ldr	r2, [pc, #64]	@ (8004a94 <prvCheckForValidListAndQueue+0x64>)
 8004a52:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004a54:	4b12      	ldr	r3, [pc, #72]	@ (8004aa0 <prvCheckForValidListAndQueue+0x70>)
 8004a56:	4a10      	ldr	r2, [pc, #64]	@ (8004a98 <prvCheckForValidListAndQueue+0x68>)
 8004a58:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004a5a:	2300      	movs	r3, #0
 8004a5c:	9300      	str	r3, [sp, #0]
 8004a5e:	4b11      	ldr	r3, [pc, #68]	@ (8004aa4 <prvCheckForValidListAndQueue+0x74>)
 8004a60:	4a11      	ldr	r2, [pc, #68]	@ (8004aa8 <prvCheckForValidListAndQueue+0x78>)
 8004a62:	2110      	movs	r1, #16
 8004a64:	200a      	movs	r0, #10
 8004a66:	f7fe f927 	bl	8002cb8 <xQueueGenericCreateStatic>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	4a08      	ldr	r2, [pc, #32]	@ (8004a90 <prvCheckForValidListAndQueue+0x60>)
 8004a6e:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004a70:	4b07      	ldr	r3, [pc, #28]	@ (8004a90 <prvCheckForValidListAndQueue+0x60>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d005      	beq.n	8004a84 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004a78:	4b05      	ldr	r3, [pc, #20]	@ (8004a90 <prvCheckForValidListAndQueue+0x60>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	490b      	ldr	r1, [pc, #44]	@ (8004aac <prvCheckForValidListAndQueue+0x7c>)
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f7fe fd88 	bl	8003594 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a84:	f000 f97a 	bl	8004d7c <vPortExitCritical>
}
 8004a88:	bf00      	nop
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	bd80      	pop	{r7, pc}
 8004a8e:	bf00      	nop
 8004a90:	20000d58 	.word	0x20000d58
 8004a94:	20000d28 	.word	0x20000d28
 8004a98:	20000d3c 	.word	0x20000d3c
 8004a9c:	20000d50 	.word	0x20000d50
 8004aa0:	20000d54 	.word	0x20000d54
 8004aa4:	20000e04 	.word	0x20000e04
 8004aa8:	20000d64 	.word	0x20000d64
 8004aac:	08006254 	.word	0x08006254

08004ab0 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	60f8      	str	r0, [r7, #12]
 8004ab8:	60b9      	str	r1, [r7, #8]
 8004aba:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	3b04      	subs	r3, #4
 8004ac0:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8004ac8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	3b04      	subs	r3, #4
 8004ace:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	f023 0201 	bic.w	r2, r3, #1
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	3b04      	subs	r3, #4
 8004ade:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004ae0:	4a0c      	ldr	r2, [pc, #48]	@ (8004b14 <pxPortInitialiseStack+0x64>)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	3b14      	subs	r3, #20
 8004aea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	3b04      	subs	r3, #4
 8004af6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f06f 0202 	mvn.w	r2, #2
 8004afe:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	3b20      	subs	r3, #32
 8004b04:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004b06:	68fb      	ldr	r3, [r7, #12]
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3714      	adds	r7, #20
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b12:	4770      	bx	lr
 8004b14:	08004b19 	.word	0x08004b19

08004b18 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b085      	sub	sp, #20
 8004b1c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004b22:	4b13      	ldr	r3, [pc, #76]	@ (8004b70 <prvTaskExitError+0x58>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b2a:	d00b      	beq.n	8004b44 <prvTaskExitError+0x2c>
	__asm volatile
 8004b2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b30:	f383 8811 	msr	BASEPRI, r3
 8004b34:	f3bf 8f6f 	isb	sy
 8004b38:	f3bf 8f4f 	dsb	sy
 8004b3c:	60fb      	str	r3, [r7, #12]
}
 8004b3e:	bf00      	nop
 8004b40:	bf00      	nop
 8004b42:	e7fd      	b.n	8004b40 <prvTaskExitError+0x28>
	__asm volatile
 8004b44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b48:	f383 8811 	msr	BASEPRI, r3
 8004b4c:	f3bf 8f6f 	isb	sy
 8004b50:	f3bf 8f4f 	dsb	sy
 8004b54:	60bb      	str	r3, [r7, #8]
}
 8004b56:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004b58:	bf00      	nop
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d0fc      	beq.n	8004b5a <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004b60:	bf00      	nop
 8004b62:	bf00      	nop
 8004b64:	3714      	adds	r7, #20
 8004b66:	46bd      	mov	sp, r7
 8004b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	2000000c 	.word	0x2000000c
	...

08004b80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004b80:	4b07      	ldr	r3, [pc, #28]	@ (8004ba0 <pxCurrentTCBConst2>)
 8004b82:	6819      	ldr	r1, [r3, #0]
 8004b84:	6808      	ldr	r0, [r1, #0]
 8004b86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b8a:	f380 8809 	msr	PSP, r0
 8004b8e:	f3bf 8f6f 	isb	sy
 8004b92:	f04f 0000 	mov.w	r0, #0
 8004b96:	f380 8811 	msr	BASEPRI, r0
 8004b9a:	4770      	bx	lr
 8004b9c:	f3af 8000 	nop.w

08004ba0 <pxCurrentTCBConst2>:
 8004ba0:	20000828 	.word	0x20000828
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004ba4:	bf00      	nop
 8004ba6:	bf00      	nop

08004ba8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004ba8:	4808      	ldr	r0, [pc, #32]	@ (8004bcc <prvPortStartFirstTask+0x24>)
 8004baa:	6800      	ldr	r0, [r0, #0]
 8004bac:	6800      	ldr	r0, [r0, #0]
 8004bae:	f380 8808 	msr	MSP, r0
 8004bb2:	f04f 0000 	mov.w	r0, #0
 8004bb6:	f380 8814 	msr	CONTROL, r0
 8004bba:	b662      	cpsie	i
 8004bbc:	b661      	cpsie	f
 8004bbe:	f3bf 8f4f 	dsb	sy
 8004bc2:	f3bf 8f6f 	isb	sy
 8004bc6:	df00      	svc	0
 8004bc8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004bca:	bf00      	nop
 8004bcc:	e000ed08 	.word	0xe000ed08

08004bd0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b086      	sub	sp, #24
 8004bd4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004bd6:	4b47      	ldr	r3, [pc, #284]	@ (8004cf4 <xPortStartScheduler+0x124>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	4a47      	ldr	r2, [pc, #284]	@ (8004cf8 <xPortStartScheduler+0x128>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d10b      	bne.n	8004bf8 <xPortStartScheduler+0x28>
	__asm volatile
 8004be0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be4:	f383 8811 	msr	BASEPRI, r3
 8004be8:	f3bf 8f6f 	isb	sy
 8004bec:	f3bf 8f4f 	dsb	sy
 8004bf0:	60fb      	str	r3, [r7, #12]
}
 8004bf2:	bf00      	nop
 8004bf4:	bf00      	nop
 8004bf6:	e7fd      	b.n	8004bf4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004bf8:	4b3e      	ldr	r3, [pc, #248]	@ (8004cf4 <xPortStartScheduler+0x124>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a3f      	ldr	r2, [pc, #252]	@ (8004cfc <xPortStartScheduler+0x12c>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d10b      	bne.n	8004c1a <xPortStartScheduler+0x4a>
	__asm volatile
 8004c02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c06:	f383 8811 	msr	BASEPRI, r3
 8004c0a:	f3bf 8f6f 	isb	sy
 8004c0e:	f3bf 8f4f 	dsb	sy
 8004c12:	613b      	str	r3, [r7, #16]
}
 8004c14:	bf00      	nop
 8004c16:	bf00      	nop
 8004c18:	e7fd      	b.n	8004c16 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004c1a:	4b39      	ldr	r3, [pc, #228]	@ (8004d00 <xPortStartScheduler+0x130>)
 8004c1c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004c1e:	697b      	ldr	r3, [r7, #20]
 8004c20:	781b      	ldrb	r3, [r3, #0]
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	22ff      	movs	r2, #255	@ 0xff
 8004c2a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	781b      	ldrb	r3, [r3, #0]
 8004c30:	b2db      	uxtb	r3, r3
 8004c32:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004c34:	78fb      	ldrb	r3, [r7, #3]
 8004c36:	b2db      	uxtb	r3, r3
 8004c38:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8004c3c:	b2da      	uxtb	r2, r3
 8004c3e:	4b31      	ldr	r3, [pc, #196]	@ (8004d04 <xPortStartScheduler+0x134>)
 8004c40:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c42:	4b31      	ldr	r3, [pc, #196]	@ (8004d08 <xPortStartScheduler+0x138>)
 8004c44:	2207      	movs	r2, #7
 8004c46:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c48:	e009      	b.n	8004c5e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8004c4a:	4b2f      	ldr	r3, [pc, #188]	@ (8004d08 <xPortStartScheduler+0x138>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	4a2d      	ldr	r2, [pc, #180]	@ (8004d08 <xPortStartScheduler+0x138>)
 8004c52:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004c54:	78fb      	ldrb	r3, [r7, #3]
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004c5e:	78fb      	ldrb	r3, [r7, #3]
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c66:	2b80      	cmp	r3, #128	@ 0x80
 8004c68:	d0ef      	beq.n	8004c4a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004c6a:	4b27      	ldr	r3, [pc, #156]	@ (8004d08 <xPortStartScheduler+0x138>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f1c3 0307 	rsb	r3, r3, #7
 8004c72:	2b04      	cmp	r3, #4
 8004c74:	d00b      	beq.n	8004c8e <xPortStartScheduler+0xbe>
	__asm volatile
 8004c76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c7a:	f383 8811 	msr	BASEPRI, r3
 8004c7e:	f3bf 8f6f 	isb	sy
 8004c82:	f3bf 8f4f 	dsb	sy
 8004c86:	60bb      	str	r3, [r7, #8]
}
 8004c88:	bf00      	nop
 8004c8a:	bf00      	nop
 8004c8c:	e7fd      	b.n	8004c8a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8004d08 <xPortStartScheduler+0x138>)
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	021b      	lsls	r3, r3, #8
 8004c94:	4a1c      	ldr	r2, [pc, #112]	@ (8004d08 <xPortStartScheduler+0x138>)
 8004c96:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004c98:	4b1b      	ldr	r3, [pc, #108]	@ (8004d08 <xPortStartScheduler+0x138>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8004ca0:	4a19      	ldr	r2, [pc, #100]	@ (8004d08 <xPortStartScheduler+0x138>)
 8004ca2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	b2da      	uxtb	r2, r3
 8004ca8:	697b      	ldr	r3, [r7, #20]
 8004caa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004cac:	4b17      	ldr	r3, [pc, #92]	@ (8004d0c <xPortStartScheduler+0x13c>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4a16      	ldr	r2, [pc, #88]	@ (8004d0c <xPortStartScheduler+0x13c>)
 8004cb2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004cb6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004cb8:	4b14      	ldr	r3, [pc, #80]	@ (8004d0c <xPortStartScheduler+0x13c>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4a13      	ldr	r2, [pc, #76]	@ (8004d0c <xPortStartScheduler+0x13c>)
 8004cbe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8004cc2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004cc4:	f000 f8da 	bl	8004e7c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004cc8:	4b11      	ldr	r3, [pc, #68]	@ (8004d10 <xPortStartScheduler+0x140>)
 8004cca:	2200      	movs	r2, #0
 8004ccc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004cce:	f000 f8f9 	bl	8004ec4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004cd2:	4b10      	ldr	r3, [pc, #64]	@ (8004d14 <xPortStartScheduler+0x144>)
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	4a0f      	ldr	r2, [pc, #60]	@ (8004d14 <xPortStartScheduler+0x144>)
 8004cd8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8004cdc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004cde:	f7ff ff63 	bl	8004ba8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004ce2:	f7ff f839 	bl	8003d58 <vTaskSwitchContext>
	prvTaskExitError();
 8004ce6:	f7ff ff17 	bl	8004b18 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004cea:	2300      	movs	r3, #0
}
 8004cec:	4618      	mov	r0, r3
 8004cee:	3718      	adds	r7, #24
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	e000ed00 	.word	0xe000ed00
 8004cf8:	410fc271 	.word	0x410fc271
 8004cfc:	410fc270 	.word	0x410fc270
 8004d00:	e000e400 	.word	0xe000e400
 8004d04:	20000e54 	.word	0x20000e54
 8004d08:	20000e58 	.word	0x20000e58
 8004d0c:	e000ed20 	.word	0xe000ed20
 8004d10:	2000000c 	.word	0x2000000c
 8004d14:	e000ef34 	.word	0xe000ef34

08004d18 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
	__asm volatile
 8004d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d22:	f383 8811 	msr	BASEPRI, r3
 8004d26:	f3bf 8f6f 	isb	sy
 8004d2a:	f3bf 8f4f 	dsb	sy
 8004d2e:	607b      	str	r3, [r7, #4]
}
 8004d30:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004d32:	4b10      	ldr	r3, [pc, #64]	@ (8004d74 <vPortEnterCritical+0x5c>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	3301      	adds	r3, #1
 8004d38:	4a0e      	ldr	r2, [pc, #56]	@ (8004d74 <vPortEnterCritical+0x5c>)
 8004d3a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8004d74 <vPortEnterCritical+0x5c>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d110      	bne.n	8004d66 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004d44:	4b0c      	ldr	r3, [pc, #48]	@ (8004d78 <vPortEnterCritical+0x60>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d00b      	beq.n	8004d66 <vPortEnterCritical+0x4e>
	__asm volatile
 8004d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d52:	f383 8811 	msr	BASEPRI, r3
 8004d56:	f3bf 8f6f 	isb	sy
 8004d5a:	f3bf 8f4f 	dsb	sy
 8004d5e:	603b      	str	r3, [r7, #0]
}
 8004d60:	bf00      	nop
 8004d62:	bf00      	nop
 8004d64:	e7fd      	b.n	8004d62 <vPortEnterCritical+0x4a>
	}
}
 8004d66:	bf00      	nop
 8004d68:	370c      	adds	r7, #12
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d70:	4770      	bx	lr
 8004d72:	bf00      	nop
 8004d74:	2000000c 	.word	0x2000000c
 8004d78:	e000ed04 	.word	0xe000ed04

08004d7c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b083      	sub	sp, #12
 8004d80:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004d82:	4b12      	ldr	r3, [pc, #72]	@ (8004dcc <vPortExitCritical+0x50>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d10b      	bne.n	8004da2 <vPortExitCritical+0x26>
	__asm volatile
 8004d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d8e:	f383 8811 	msr	BASEPRI, r3
 8004d92:	f3bf 8f6f 	isb	sy
 8004d96:	f3bf 8f4f 	dsb	sy
 8004d9a:	607b      	str	r3, [r7, #4]
}
 8004d9c:	bf00      	nop
 8004d9e:	bf00      	nop
 8004da0:	e7fd      	b.n	8004d9e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004da2:	4b0a      	ldr	r3, [pc, #40]	@ (8004dcc <vPortExitCritical+0x50>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	3b01      	subs	r3, #1
 8004da8:	4a08      	ldr	r2, [pc, #32]	@ (8004dcc <vPortExitCritical+0x50>)
 8004daa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004dac:	4b07      	ldr	r3, [pc, #28]	@ (8004dcc <vPortExitCritical+0x50>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d105      	bne.n	8004dc0 <vPortExitCritical+0x44>
 8004db4:	2300      	movs	r3, #0
 8004db6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	f383 8811 	msr	BASEPRI, r3
}
 8004dbe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	2000000c 	.word	0x2000000c

08004dd0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004dd0:	f3ef 8009 	mrs	r0, PSP
 8004dd4:	f3bf 8f6f 	isb	sy
 8004dd8:	4b15      	ldr	r3, [pc, #84]	@ (8004e30 <pxCurrentTCBConst>)
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	f01e 0f10 	tst.w	lr, #16
 8004de0:	bf08      	it	eq
 8004de2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004de6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004dea:	6010      	str	r0, [r2, #0]
 8004dec:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004df0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8004df4:	f380 8811 	msr	BASEPRI, r0
 8004df8:	f3bf 8f4f 	dsb	sy
 8004dfc:	f3bf 8f6f 	isb	sy
 8004e00:	f7fe ffaa 	bl	8003d58 <vTaskSwitchContext>
 8004e04:	f04f 0000 	mov.w	r0, #0
 8004e08:	f380 8811 	msr	BASEPRI, r0
 8004e0c:	bc09      	pop	{r0, r3}
 8004e0e:	6819      	ldr	r1, [r3, #0]
 8004e10:	6808      	ldr	r0, [r1, #0]
 8004e12:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e16:	f01e 0f10 	tst.w	lr, #16
 8004e1a:	bf08      	it	eq
 8004e1c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004e20:	f380 8809 	msr	PSP, r0
 8004e24:	f3bf 8f6f 	isb	sy
 8004e28:	4770      	bx	lr
 8004e2a:	bf00      	nop
 8004e2c:	f3af 8000 	nop.w

08004e30 <pxCurrentTCBConst>:
 8004e30:	20000828 	.word	0x20000828
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004e34:	bf00      	nop
 8004e36:	bf00      	nop

08004e38 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004e38:	b580      	push	{r7, lr}
 8004e3a:	b082      	sub	sp, #8
 8004e3c:	af00      	add	r7, sp, #0
	__asm volatile
 8004e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e42:	f383 8811 	msr	BASEPRI, r3
 8004e46:	f3bf 8f6f 	isb	sy
 8004e4a:	f3bf 8f4f 	dsb	sy
 8004e4e:	607b      	str	r3, [r7, #4]
}
 8004e50:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004e52:	f7fe fec7 	bl	8003be4 <xTaskIncrementTick>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d003      	beq.n	8004e64 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004e5c:	4b06      	ldr	r3, [pc, #24]	@ (8004e78 <xPortSysTickHandler+0x40>)
 8004e5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e62:	601a      	str	r2, [r3, #0]
 8004e64:	2300      	movs	r3, #0
 8004e66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	f383 8811 	msr	BASEPRI, r3
}
 8004e6e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004e70:	bf00      	nop
 8004e72:	3708      	adds	r7, #8
 8004e74:	46bd      	mov	sp, r7
 8004e76:	bd80      	pop	{r7, pc}
 8004e78:	e000ed04 	.word	0xe000ed04

08004e7c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004e7c:	b480      	push	{r7}
 8004e7e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004e80:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb0 <vPortSetupTimerInterrupt+0x34>)
 8004e82:	2200      	movs	r2, #0
 8004e84:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004e86:	4b0b      	ldr	r3, [pc, #44]	@ (8004eb4 <vPortSetupTimerInterrupt+0x38>)
 8004e88:	2200      	movs	r2, #0
 8004e8a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004e8c:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb8 <vPortSetupTimerInterrupt+0x3c>)
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a0a      	ldr	r2, [pc, #40]	@ (8004ebc <vPortSetupTimerInterrupt+0x40>)
 8004e92:	fba2 2303 	umull	r2, r3, r2, r3
 8004e96:	099b      	lsrs	r3, r3, #6
 8004e98:	4a09      	ldr	r2, [pc, #36]	@ (8004ec0 <vPortSetupTimerInterrupt+0x44>)
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004e9e:	4b04      	ldr	r3, [pc, #16]	@ (8004eb0 <vPortSetupTimerInterrupt+0x34>)
 8004ea0:	2207      	movs	r2, #7
 8004ea2:	601a      	str	r2, [r3, #0]
}
 8004ea4:	bf00      	nop
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	e000e010 	.word	0xe000e010
 8004eb4:	e000e018 	.word	0xe000e018
 8004eb8:	20000000 	.word	0x20000000
 8004ebc:	10624dd3 	.word	0x10624dd3
 8004ec0:	e000e014 	.word	0xe000e014

08004ec4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004ec4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8004ed4 <vPortEnableVFP+0x10>
 8004ec8:	6801      	ldr	r1, [r0, #0]
 8004eca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8004ece:	6001      	str	r1, [r0, #0]
 8004ed0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004ed2:	bf00      	nop
 8004ed4:	e000ed88 	.word	0xe000ed88

08004ed8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004ed8:	b480      	push	{r7}
 8004eda:	b085      	sub	sp, #20
 8004edc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004ede:	f3ef 8305 	mrs	r3, IPSR
 8004ee2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	2b0f      	cmp	r3, #15
 8004ee8:	d915      	bls.n	8004f16 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004eea:	4a18      	ldr	r2, [pc, #96]	@ (8004f4c <vPortValidateInterruptPriority+0x74>)
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	4413      	add	r3, r2
 8004ef0:	781b      	ldrb	r3, [r3, #0]
 8004ef2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004ef4:	4b16      	ldr	r3, [pc, #88]	@ (8004f50 <vPortValidateInterruptPriority+0x78>)
 8004ef6:	781b      	ldrb	r3, [r3, #0]
 8004ef8:	7afa      	ldrb	r2, [r7, #11]
 8004efa:	429a      	cmp	r2, r3
 8004efc:	d20b      	bcs.n	8004f16 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8004efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f02:	f383 8811 	msr	BASEPRI, r3
 8004f06:	f3bf 8f6f 	isb	sy
 8004f0a:	f3bf 8f4f 	dsb	sy
 8004f0e:	607b      	str	r3, [r7, #4]
}
 8004f10:	bf00      	nop
 8004f12:	bf00      	nop
 8004f14:	e7fd      	b.n	8004f12 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004f16:	4b0f      	ldr	r3, [pc, #60]	@ (8004f54 <vPortValidateInterruptPriority+0x7c>)
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004f1e:	4b0e      	ldr	r3, [pc, #56]	@ (8004f58 <vPortValidateInterruptPriority+0x80>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	429a      	cmp	r2, r3
 8004f24:	d90b      	bls.n	8004f3e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8004f26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f2a:	f383 8811 	msr	BASEPRI, r3
 8004f2e:	f3bf 8f6f 	isb	sy
 8004f32:	f3bf 8f4f 	dsb	sy
 8004f36:	603b      	str	r3, [r7, #0]
}
 8004f38:	bf00      	nop
 8004f3a:	bf00      	nop
 8004f3c:	e7fd      	b.n	8004f3a <vPortValidateInterruptPriority+0x62>
	}
 8004f3e:	bf00      	nop
 8004f40:	3714      	adds	r7, #20
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr
 8004f4a:	bf00      	nop
 8004f4c:	e000e3f0 	.word	0xe000e3f0
 8004f50:	20000e54 	.word	0x20000e54
 8004f54:	e000ed0c 	.word	0xe000ed0c
 8004f58:	20000e58 	.word	0x20000e58

08004f5c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b08a      	sub	sp, #40	@ 0x28
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004f64:	2300      	movs	r3, #0
 8004f66:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004f68:	f7fe fd80 	bl	8003a6c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004f6c:	4b5c      	ldr	r3, [pc, #368]	@ (80050e0 <pvPortMalloc+0x184>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d101      	bne.n	8004f78 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004f74:	f000 f924 	bl	80051c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004f78:	4b5a      	ldr	r3, [pc, #360]	@ (80050e4 <pvPortMalloc+0x188>)
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	4013      	ands	r3, r2
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	f040 8095 	bne.w	80050b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d01e      	beq.n	8004fca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8004f8c:	2208      	movs	r2, #8
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	4413      	add	r3, r2
 8004f92:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f003 0307 	and.w	r3, r3, #7
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d015      	beq.n	8004fca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f023 0307 	bic.w	r3, r3, #7
 8004fa4:	3308      	adds	r3, #8
 8004fa6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	f003 0307 	and.w	r3, r3, #7
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00b      	beq.n	8004fca <pvPortMalloc+0x6e>
	__asm volatile
 8004fb2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fb6:	f383 8811 	msr	BASEPRI, r3
 8004fba:	f3bf 8f6f 	isb	sy
 8004fbe:	f3bf 8f4f 	dsb	sy
 8004fc2:	617b      	str	r3, [r7, #20]
}
 8004fc4:	bf00      	nop
 8004fc6:	bf00      	nop
 8004fc8:	e7fd      	b.n	8004fc6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d06f      	beq.n	80050b0 <pvPortMalloc+0x154>
 8004fd0:	4b45      	ldr	r3, [pc, #276]	@ (80050e8 <pvPortMalloc+0x18c>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	429a      	cmp	r2, r3
 8004fd8:	d86a      	bhi.n	80050b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004fda:	4b44      	ldr	r3, [pc, #272]	@ (80050ec <pvPortMalloc+0x190>)
 8004fdc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004fde:	4b43      	ldr	r3, [pc, #268]	@ (80050ec <pvPortMalloc+0x190>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004fe4:	e004      	b.n	8004ff0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8004fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fe8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ff2:	685b      	ldr	r3, [r3, #4]
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d903      	bls.n	8005002 <pvPortMalloc+0xa6>
 8004ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d1f1      	bne.n	8004fe6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005002:	4b37      	ldr	r3, [pc, #220]	@ (80050e0 <pvPortMalloc+0x184>)
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005008:	429a      	cmp	r2, r3
 800500a:	d051      	beq.n	80050b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800500c:	6a3b      	ldr	r3, [r7, #32]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	2208      	movs	r2, #8
 8005012:	4413      	add	r3, r2
 8005014:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	6a3b      	ldr	r3, [r7, #32]
 800501c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800501e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	1ad2      	subs	r2, r2, r3
 8005026:	2308      	movs	r3, #8
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	429a      	cmp	r2, r3
 800502c:	d920      	bls.n	8005070 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800502e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4413      	add	r3, r2
 8005034:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005036:	69bb      	ldr	r3, [r7, #24]
 8005038:	f003 0307 	and.w	r3, r3, #7
 800503c:	2b00      	cmp	r3, #0
 800503e:	d00b      	beq.n	8005058 <pvPortMalloc+0xfc>
	__asm volatile
 8005040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005044:	f383 8811 	msr	BASEPRI, r3
 8005048:	f3bf 8f6f 	isb	sy
 800504c:	f3bf 8f4f 	dsb	sy
 8005050:	613b      	str	r3, [r7, #16]
}
 8005052:	bf00      	nop
 8005054:	bf00      	nop
 8005056:	e7fd      	b.n	8005054 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800505a:	685a      	ldr	r2, [r3, #4]
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	1ad2      	subs	r2, r2, r3
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005066:	687a      	ldr	r2, [r7, #4]
 8005068:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800506a:	69b8      	ldr	r0, [r7, #24]
 800506c:	f000 f90a 	bl	8005284 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005070:	4b1d      	ldr	r3, [pc, #116]	@ (80050e8 <pvPortMalloc+0x18c>)
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005076:	685b      	ldr	r3, [r3, #4]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	4a1b      	ldr	r2, [pc, #108]	@ (80050e8 <pvPortMalloc+0x18c>)
 800507c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800507e:	4b1a      	ldr	r3, [pc, #104]	@ (80050e8 <pvPortMalloc+0x18c>)
 8005080:	681a      	ldr	r2, [r3, #0]
 8005082:	4b1b      	ldr	r3, [pc, #108]	@ (80050f0 <pvPortMalloc+0x194>)
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	429a      	cmp	r2, r3
 8005088:	d203      	bcs.n	8005092 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800508a:	4b17      	ldr	r3, [pc, #92]	@ (80050e8 <pvPortMalloc+0x18c>)
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a18      	ldr	r2, [pc, #96]	@ (80050f0 <pvPortMalloc+0x194>)
 8005090:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005094:	685a      	ldr	r2, [r3, #4]
 8005096:	4b13      	ldr	r3, [pc, #76]	@ (80050e4 <pvPortMalloc+0x188>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	431a      	orrs	r2, r3
 800509c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800509e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80050a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050a2:	2200      	movs	r2, #0
 80050a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80050a6:	4b13      	ldr	r3, [pc, #76]	@ (80050f4 <pvPortMalloc+0x198>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	3301      	adds	r3, #1
 80050ac:	4a11      	ldr	r2, [pc, #68]	@ (80050f4 <pvPortMalloc+0x198>)
 80050ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80050b0:	f7fe fcea 	bl	8003a88 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	f003 0307 	and.w	r3, r3, #7
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d00b      	beq.n	80050d6 <pvPortMalloc+0x17a>
	__asm volatile
 80050be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050c2:	f383 8811 	msr	BASEPRI, r3
 80050c6:	f3bf 8f6f 	isb	sy
 80050ca:	f3bf 8f4f 	dsb	sy
 80050ce:	60fb      	str	r3, [r7, #12]
}
 80050d0:	bf00      	nop
 80050d2:	bf00      	nop
 80050d4:	e7fd      	b.n	80050d2 <pvPortMalloc+0x176>
	return pvReturn;
 80050d6:	69fb      	ldr	r3, [r7, #28]
}
 80050d8:	4618      	mov	r0, r3
 80050da:	3728      	adds	r7, #40	@ 0x28
 80050dc:	46bd      	mov	sp, r7
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	20004a64 	.word	0x20004a64
 80050e4:	20004a78 	.word	0x20004a78
 80050e8:	20004a68 	.word	0x20004a68
 80050ec:	20004a5c 	.word	0x20004a5c
 80050f0:	20004a6c 	.word	0x20004a6c
 80050f4:	20004a70 	.word	0x20004a70

080050f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80050f8:	b580      	push	{r7, lr}
 80050fa:	b086      	sub	sp, #24
 80050fc:	af00      	add	r7, sp, #0
 80050fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d04f      	beq.n	80051aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800510a:	2308      	movs	r3, #8
 800510c:	425b      	negs	r3, r3
 800510e:	697a      	ldr	r2, [r7, #20]
 8005110:	4413      	add	r3, r2
 8005112:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005114:	697b      	ldr	r3, [r7, #20]
 8005116:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	685a      	ldr	r2, [r3, #4]
 800511c:	4b25      	ldr	r3, [pc, #148]	@ (80051b4 <vPortFree+0xbc>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4013      	ands	r3, r2
 8005122:	2b00      	cmp	r3, #0
 8005124:	d10b      	bne.n	800513e <vPortFree+0x46>
	__asm volatile
 8005126:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800512a:	f383 8811 	msr	BASEPRI, r3
 800512e:	f3bf 8f6f 	isb	sy
 8005132:	f3bf 8f4f 	dsb	sy
 8005136:	60fb      	str	r3, [r7, #12]
}
 8005138:	bf00      	nop
 800513a:	bf00      	nop
 800513c:	e7fd      	b.n	800513a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00b      	beq.n	800515e <vPortFree+0x66>
	__asm volatile
 8005146:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800514a:	f383 8811 	msr	BASEPRI, r3
 800514e:	f3bf 8f6f 	isb	sy
 8005152:	f3bf 8f4f 	dsb	sy
 8005156:	60bb      	str	r3, [r7, #8]
}
 8005158:	bf00      	nop
 800515a:	bf00      	nop
 800515c:	e7fd      	b.n	800515a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	685a      	ldr	r2, [r3, #4]
 8005162:	4b14      	ldr	r3, [pc, #80]	@ (80051b4 <vPortFree+0xbc>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4013      	ands	r3, r2
 8005168:	2b00      	cmp	r3, #0
 800516a:	d01e      	beq.n	80051aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800516c:	693b      	ldr	r3, [r7, #16]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	2b00      	cmp	r3, #0
 8005172:	d11a      	bne.n	80051aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	685a      	ldr	r2, [r3, #4]
 8005178:	4b0e      	ldr	r3, [pc, #56]	@ (80051b4 <vPortFree+0xbc>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	43db      	mvns	r3, r3
 800517e:	401a      	ands	r2, r3
 8005180:	693b      	ldr	r3, [r7, #16]
 8005182:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005184:	f7fe fc72 	bl	8003a6c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	685a      	ldr	r2, [r3, #4]
 800518c:	4b0a      	ldr	r3, [pc, #40]	@ (80051b8 <vPortFree+0xc0>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4413      	add	r3, r2
 8005192:	4a09      	ldr	r2, [pc, #36]	@ (80051b8 <vPortFree+0xc0>)
 8005194:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005196:	6938      	ldr	r0, [r7, #16]
 8005198:	f000 f874 	bl	8005284 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800519c:	4b07      	ldr	r3, [pc, #28]	@ (80051bc <vPortFree+0xc4>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	3301      	adds	r3, #1
 80051a2:	4a06      	ldr	r2, [pc, #24]	@ (80051bc <vPortFree+0xc4>)
 80051a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80051a6:	f7fe fc6f 	bl	8003a88 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80051aa:	bf00      	nop
 80051ac:	3718      	adds	r7, #24
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	20004a78 	.word	0x20004a78
 80051b8:	20004a68 	.word	0x20004a68
 80051bc:	20004a74 	.word	0x20004a74

080051c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80051c0:	b480      	push	{r7}
 80051c2:	b085      	sub	sp, #20
 80051c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80051c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80051ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80051cc:	4b27      	ldr	r3, [pc, #156]	@ (800526c <prvHeapInit+0xac>)
 80051ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	f003 0307 	and.w	r3, r3, #7
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d00c      	beq.n	80051f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	3307      	adds	r3, #7
 80051de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	f023 0307 	bic.w	r3, r3, #7
 80051e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	1ad3      	subs	r3, r2, r3
 80051ee:	4a1f      	ldr	r2, [pc, #124]	@ (800526c <prvHeapInit+0xac>)
 80051f0:	4413      	add	r3, r2
 80051f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80051f8:	4a1d      	ldr	r2, [pc, #116]	@ (8005270 <prvHeapInit+0xb0>)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80051fe:	4b1c      	ldr	r3, [pc, #112]	@ (8005270 <prvHeapInit+0xb0>)
 8005200:	2200      	movs	r2, #0
 8005202:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	68ba      	ldr	r2, [r7, #8]
 8005208:	4413      	add	r3, r2
 800520a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800520c:	2208      	movs	r2, #8
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	1a9b      	subs	r3, r3, r2
 8005212:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	f023 0307 	bic.w	r3, r3, #7
 800521a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	4a15      	ldr	r2, [pc, #84]	@ (8005274 <prvHeapInit+0xb4>)
 8005220:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005222:	4b14      	ldr	r3, [pc, #80]	@ (8005274 <prvHeapInit+0xb4>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	2200      	movs	r2, #0
 8005228:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800522a:	4b12      	ldr	r3, [pc, #72]	@ (8005274 <prvHeapInit+0xb4>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	2200      	movs	r2, #0
 8005230:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	68fa      	ldr	r2, [r7, #12]
 800523a:	1ad2      	subs	r2, r2, r3
 800523c:	683b      	ldr	r3, [r7, #0]
 800523e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005240:	4b0c      	ldr	r3, [pc, #48]	@ (8005274 <prvHeapInit+0xb4>)
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005248:	683b      	ldr	r3, [r7, #0]
 800524a:	685b      	ldr	r3, [r3, #4]
 800524c:	4a0a      	ldr	r2, [pc, #40]	@ (8005278 <prvHeapInit+0xb8>)
 800524e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	685b      	ldr	r3, [r3, #4]
 8005254:	4a09      	ldr	r2, [pc, #36]	@ (800527c <prvHeapInit+0xbc>)
 8005256:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005258:	4b09      	ldr	r3, [pc, #36]	@ (8005280 <prvHeapInit+0xc0>)
 800525a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800525e:	601a      	str	r2, [r3, #0]
}
 8005260:	bf00      	nop
 8005262:	3714      	adds	r7, #20
 8005264:	46bd      	mov	sp, r7
 8005266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526a:	4770      	bx	lr
 800526c:	20000e5c 	.word	0x20000e5c
 8005270:	20004a5c 	.word	0x20004a5c
 8005274:	20004a64 	.word	0x20004a64
 8005278:	20004a6c 	.word	0x20004a6c
 800527c:	20004a68 	.word	0x20004a68
 8005280:	20004a78 	.word	0x20004a78

08005284 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005284:	b480      	push	{r7}
 8005286:	b085      	sub	sp, #20
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800528c:	4b28      	ldr	r3, [pc, #160]	@ (8005330 <prvInsertBlockIntoFreeList+0xac>)
 800528e:	60fb      	str	r3, [r7, #12]
 8005290:	e002      	b.n	8005298 <prvInsertBlockIntoFreeList+0x14>
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	60fb      	str	r3, [r7, #12]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	429a      	cmp	r2, r3
 80052a0:	d8f7      	bhi.n	8005292 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	68ba      	ldr	r2, [r7, #8]
 80052ac:	4413      	add	r3, r2
 80052ae:	687a      	ldr	r2, [r7, #4]
 80052b0:	429a      	cmp	r2, r3
 80052b2:	d108      	bne.n	80052c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	685a      	ldr	r2, [r3, #4]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	441a      	add	r2, r3
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	685b      	ldr	r3, [r3, #4]
 80052ce:	68ba      	ldr	r2, [r7, #8]
 80052d0:	441a      	add	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	429a      	cmp	r2, r3
 80052d8:	d118      	bne.n	800530c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681a      	ldr	r2, [r3, #0]
 80052de:	4b15      	ldr	r3, [pc, #84]	@ (8005334 <prvInsertBlockIntoFreeList+0xb0>)
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d00d      	beq.n	8005302 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	685b      	ldr	r3, [r3, #4]
 80052f0:	441a      	add	r2, r3
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	601a      	str	r2, [r3, #0]
 8005300:	e008      	b.n	8005314 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005302:	4b0c      	ldr	r3, [pc, #48]	@ (8005334 <prvInsertBlockIntoFreeList+0xb0>)
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	601a      	str	r2, [r3, #0]
 800530a:	e003      	b.n	8005314 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681a      	ldr	r2, [r3, #0]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005314:	68fa      	ldr	r2, [r7, #12]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	429a      	cmp	r2, r3
 800531a:	d002      	beq.n	8005322 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	687a      	ldr	r2, [r7, #4]
 8005320:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005322:	bf00      	nop
 8005324:	3714      	adds	r7, #20
 8005326:	46bd      	mov	sp, r7
 8005328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532c:	4770      	bx	lr
 800532e:	bf00      	nop
 8005330:	20004a5c 	.word	0x20004a5c
 8005334:	20004a64 	.word	0x20004a64

08005338 <std>:
 8005338:	2300      	movs	r3, #0
 800533a:	b510      	push	{r4, lr}
 800533c:	4604      	mov	r4, r0
 800533e:	e9c0 3300 	strd	r3, r3, [r0]
 8005342:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005346:	6083      	str	r3, [r0, #8]
 8005348:	8181      	strh	r1, [r0, #12]
 800534a:	6643      	str	r3, [r0, #100]	@ 0x64
 800534c:	81c2      	strh	r2, [r0, #14]
 800534e:	6183      	str	r3, [r0, #24]
 8005350:	4619      	mov	r1, r3
 8005352:	2208      	movs	r2, #8
 8005354:	305c      	adds	r0, #92	@ 0x5c
 8005356:	f000 f8c3 	bl	80054e0 <memset>
 800535a:	4b0d      	ldr	r3, [pc, #52]	@ (8005390 <std+0x58>)
 800535c:	6263      	str	r3, [r4, #36]	@ 0x24
 800535e:	4b0d      	ldr	r3, [pc, #52]	@ (8005394 <std+0x5c>)
 8005360:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005362:	4b0d      	ldr	r3, [pc, #52]	@ (8005398 <std+0x60>)
 8005364:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005366:	4b0d      	ldr	r3, [pc, #52]	@ (800539c <std+0x64>)
 8005368:	6323      	str	r3, [r4, #48]	@ 0x30
 800536a:	4b0d      	ldr	r3, [pc, #52]	@ (80053a0 <std+0x68>)
 800536c:	6224      	str	r4, [r4, #32]
 800536e:	429c      	cmp	r4, r3
 8005370:	d006      	beq.n	8005380 <std+0x48>
 8005372:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005376:	4294      	cmp	r4, r2
 8005378:	d002      	beq.n	8005380 <std+0x48>
 800537a:	33d0      	adds	r3, #208	@ 0xd0
 800537c:	429c      	cmp	r4, r3
 800537e:	d105      	bne.n	800538c <std+0x54>
 8005380:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005384:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005388:	f000 b8dc 	b.w	8005544 <__retarget_lock_init_recursive>
 800538c:	bd10      	pop	{r4, pc}
 800538e:	bf00      	nop
 8005390:	08005db5 	.word	0x08005db5
 8005394:	08005dd7 	.word	0x08005dd7
 8005398:	08005e0f 	.word	0x08005e0f
 800539c:	08005e33 	.word	0x08005e33
 80053a0:	20004a7c 	.word	0x20004a7c

080053a4 <stdio_exit_handler>:
 80053a4:	4a02      	ldr	r2, [pc, #8]	@ (80053b0 <stdio_exit_handler+0xc>)
 80053a6:	4903      	ldr	r1, [pc, #12]	@ (80053b4 <stdio_exit_handler+0x10>)
 80053a8:	4803      	ldr	r0, [pc, #12]	@ (80053b8 <stdio_exit_handler+0x14>)
 80053aa:	f000 b869 	b.w	8005480 <_fwalk_sglue>
 80053ae:	bf00      	nop
 80053b0:	20000010 	.word	0x20000010
 80053b4:	08005d4d 	.word	0x08005d4d
 80053b8:	20000020 	.word	0x20000020

080053bc <cleanup_stdio>:
 80053bc:	6841      	ldr	r1, [r0, #4]
 80053be:	4b0c      	ldr	r3, [pc, #48]	@ (80053f0 <cleanup_stdio+0x34>)
 80053c0:	4299      	cmp	r1, r3
 80053c2:	b510      	push	{r4, lr}
 80053c4:	4604      	mov	r4, r0
 80053c6:	d001      	beq.n	80053cc <cleanup_stdio+0x10>
 80053c8:	f000 fcc0 	bl	8005d4c <_fflush_r>
 80053cc:	68a1      	ldr	r1, [r4, #8]
 80053ce:	4b09      	ldr	r3, [pc, #36]	@ (80053f4 <cleanup_stdio+0x38>)
 80053d0:	4299      	cmp	r1, r3
 80053d2:	d002      	beq.n	80053da <cleanup_stdio+0x1e>
 80053d4:	4620      	mov	r0, r4
 80053d6:	f000 fcb9 	bl	8005d4c <_fflush_r>
 80053da:	68e1      	ldr	r1, [r4, #12]
 80053dc:	4b06      	ldr	r3, [pc, #24]	@ (80053f8 <cleanup_stdio+0x3c>)
 80053de:	4299      	cmp	r1, r3
 80053e0:	d004      	beq.n	80053ec <cleanup_stdio+0x30>
 80053e2:	4620      	mov	r0, r4
 80053e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053e8:	f000 bcb0 	b.w	8005d4c <_fflush_r>
 80053ec:	bd10      	pop	{r4, pc}
 80053ee:	bf00      	nop
 80053f0:	20004a7c 	.word	0x20004a7c
 80053f4:	20004ae4 	.word	0x20004ae4
 80053f8:	20004b4c 	.word	0x20004b4c

080053fc <global_stdio_init.part.0>:
 80053fc:	b510      	push	{r4, lr}
 80053fe:	4b0b      	ldr	r3, [pc, #44]	@ (800542c <global_stdio_init.part.0+0x30>)
 8005400:	4c0b      	ldr	r4, [pc, #44]	@ (8005430 <global_stdio_init.part.0+0x34>)
 8005402:	4a0c      	ldr	r2, [pc, #48]	@ (8005434 <global_stdio_init.part.0+0x38>)
 8005404:	601a      	str	r2, [r3, #0]
 8005406:	4620      	mov	r0, r4
 8005408:	2200      	movs	r2, #0
 800540a:	2104      	movs	r1, #4
 800540c:	f7ff ff94 	bl	8005338 <std>
 8005410:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005414:	2201      	movs	r2, #1
 8005416:	2109      	movs	r1, #9
 8005418:	f7ff ff8e 	bl	8005338 <std>
 800541c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005420:	2202      	movs	r2, #2
 8005422:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005426:	2112      	movs	r1, #18
 8005428:	f7ff bf86 	b.w	8005338 <std>
 800542c:	20004bb4 	.word	0x20004bb4
 8005430:	20004a7c 	.word	0x20004a7c
 8005434:	080053a5 	.word	0x080053a5

08005438 <__sfp_lock_acquire>:
 8005438:	4801      	ldr	r0, [pc, #4]	@ (8005440 <__sfp_lock_acquire+0x8>)
 800543a:	f000 b884 	b.w	8005546 <__retarget_lock_acquire_recursive>
 800543e:	bf00      	nop
 8005440:	20004bb9 	.word	0x20004bb9

08005444 <__sfp_lock_release>:
 8005444:	4801      	ldr	r0, [pc, #4]	@ (800544c <__sfp_lock_release+0x8>)
 8005446:	f000 b87f 	b.w	8005548 <__retarget_lock_release_recursive>
 800544a:	bf00      	nop
 800544c:	20004bb9 	.word	0x20004bb9

08005450 <__sinit>:
 8005450:	b510      	push	{r4, lr}
 8005452:	4604      	mov	r4, r0
 8005454:	f7ff fff0 	bl	8005438 <__sfp_lock_acquire>
 8005458:	6a23      	ldr	r3, [r4, #32]
 800545a:	b11b      	cbz	r3, 8005464 <__sinit+0x14>
 800545c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005460:	f7ff bff0 	b.w	8005444 <__sfp_lock_release>
 8005464:	4b04      	ldr	r3, [pc, #16]	@ (8005478 <__sinit+0x28>)
 8005466:	6223      	str	r3, [r4, #32]
 8005468:	4b04      	ldr	r3, [pc, #16]	@ (800547c <__sinit+0x2c>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	2b00      	cmp	r3, #0
 800546e:	d1f5      	bne.n	800545c <__sinit+0xc>
 8005470:	f7ff ffc4 	bl	80053fc <global_stdio_init.part.0>
 8005474:	e7f2      	b.n	800545c <__sinit+0xc>
 8005476:	bf00      	nop
 8005478:	080053bd 	.word	0x080053bd
 800547c:	20004bb4 	.word	0x20004bb4

08005480 <_fwalk_sglue>:
 8005480:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005484:	4607      	mov	r7, r0
 8005486:	4688      	mov	r8, r1
 8005488:	4614      	mov	r4, r2
 800548a:	2600      	movs	r6, #0
 800548c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005490:	f1b9 0901 	subs.w	r9, r9, #1
 8005494:	d505      	bpl.n	80054a2 <_fwalk_sglue+0x22>
 8005496:	6824      	ldr	r4, [r4, #0]
 8005498:	2c00      	cmp	r4, #0
 800549a:	d1f7      	bne.n	800548c <_fwalk_sglue+0xc>
 800549c:	4630      	mov	r0, r6
 800549e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80054a2:	89ab      	ldrh	r3, [r5, #12]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d907      	bls.n	80054b8 <_fwalk_sglue+0x38>
 80054a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80054ac:	3301      	adds	r3, #1
 80054ae:	d003      	beq.n	80054b8 <_fwalk_sglue+0x38>
 80054b0:	4629      	mov	r1, r5
 80054b2:	4638      	mov	r0, r7
 80054b4:	47c0      	blx	r8
 80054b6:	4306      	orrs	r6, r0
 80054b8:	3568      	adds	r5, #104	@ 0x68
 80054ba:	e7e9      	b.n	8005490 <_fwalk_sglue+0x10>

080054bc <iprintf>:
 80054bc:	b40f      	push	{r0, r1, r2, r3}
 80054be:	b507      	push	{r0, r1, r2, lr}
 80054c0:	4906      	ldr	r1, [pc, #24]	@ (80054dc <iprintf+0x20>)
 80054c2:	ab04      	add	r3, sp, #16
 80054c4:	6808      	ldr	r0, [r1, #0]
 80054c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80054ca:	6881      	ldr	r1, [r0, #8]
 80054cc:	9301      	str	r3, [sp, #4]
 80054ce:	f000 f873 	bl	80055b8 <_vfiprintf_r>
 80054d2:	b003      	add	sp, #12
 80054d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80054d8:	b004      	add	sp, #16
 80054da:	4770      	bx	lr
 80054dc:	2000001c 	.word	0x2000001c

080054e0 <memset>:
 80054e0:	4402      	add	r2, r0
 80054e2:	4603      	mov	r3, r0
 80054e4:	4293      	cmp	r3, r2
 80054e6:	d100      	bne.n	80054ea <memset+0xa>
 80054e8:	4770      	bx	lr
 80054ea:	f803 1b01 	strb.w	r1, [r3], #1
 80054ee:	e7f9      	b.n	80054e4 <memset+0x4>

080054f0 <__errno>:
 80054f0:	4b01      	ldr	r3, [pc, #4]	@ (80054f8 <__errno+0x8>)
 80054f2:	6818      	ldr	r0, [r3, #0]
 80054f4:	4770      	bx	lr
 80054f6:	bf00      	nop
 80054f8:	2000001c 	.word	0x2000001c

080054fc <__libc_init_array>:
 80054fc:	b570      	push	{r4, r5, r6, lr}
 80054fe:	4d0d      	ldr	r5, [pc, #52]	@ (8005534 <__libc_init_array+0x38>)
 8005500:	4c0d      	ldr	r4, [pc, #52]	@ (8005538 <__libc_init_array+0x3c>)
 8005502:	1b64      	subs	r4, r4, r5
 8005504:	10a4      	asrs	r4, r4, #2
 8005506:	2600      	movs	r6, #0
 8005508:	42a6      	cmp	r6, r4
 800550a:	d109      	bne.n	8005520 <__libc_init_array+0x24>
 800550c:	4d0b      	ldr	r5, [pc, #44]	@ (800553c <__libc_init_array+0x40>)
 800550e:	4c0c      	ldr	r4, [pc, #48]	@ (8005540 <__libc_init_array+0x44>)
 8005510:	f000 fe4c 	bl	80061ac <_init>
 8005514:	1b64      	subs	r4, r4, r5
 8005516:	10a4      	asrs	r4, r4, #2
 8005518:	2600      	movs	r6, #0
 800551a:	42a6      	cmp	r6, r4
 800551c:	d105      	bne.n	800552a <__libc_init_array+0x2e>
 800551e:	bd70      	pop	{r4, r5, r6, pc}
 8005520:	f855 3b04 	ldr.w	r3, [r5], #4
 8005524:	4798      	blx	r3
 8005526:	3601      	adds	r6, #1
 8005528:	e7ee      	b.n	8005508 <__libc_init_array+0xc>
 800552a:	f855 3b04 	ldr.w	r3, [r5], #4
 800552e:	4798      	blx	r3
 8005530:	3601      	adds	r6, #1
 8005532:	e7f2      	b.n	800551a <__libc_init_array+0x1e>
 8005534:	080062b4 	.word	0x080062b4
 8005538:	080062b4 	.word	0x080062b4
 800553c:	080062b4 	.word	0x080062b4
 8005540:	080062b8 	.word	0x080062b8

08005544 <__retarget_lock_init_recursive>:
 8005544:	4770      	bx	lr

08005546 <__retarget_lock_acquire_recursive>:
 8005546:	4770      	bx	lr

08005548 <__retarget_lock_release_recursive>:
 8005548:	4770      	bx	lr

0800554a <memcpy>:
 800554a:	440a      	add	r2, r1
 800554c:	4291      	cmp	r1, r2
 800554e:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8005552:	d100      	bne.n	8005556 <memcpy+0xc>
 8005554:	4770      	bx	lr
 8005556:	b510      	push	{r4, lr}
 8005558:	f811 4b01 	ldrb.w	r4, [r1], #1
 800555c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005560:	4291      	cmp	r1, r2
 8005562:	d1f9      	bne.n	8005558 <memcpy+0xe>
 8005564:	bd10      	pop	{r4, pc}

08005566 <__sfputc_r>:
 8005566:	6893      	ldr	r3, [r2, #8]
 8005568:	3b01      	subs	r3, #1
 800556a:	2b00      	cmp	r3, #0
 800556c:	b410      	push	{r4}
 800556e:	6093      	str	r3, [r2, #8]
 8005570:	da08      	bge.n	8005584 <__sfputc_r+0x1e>
 8005572:	6994      	ldr	r4, [r2, #24]
 8005574:	42a3      	cmp	r3, r4
 8005576:	db01      	blt.n	800557c <__sfputc_r+0x16>
 8005578:	290a      	cmp	r1, #10
 800557a:	d103      	bne.n	8005584 <__sfputc_r+0x1e>
 800557c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005580:	f000 bc5b 	b.w	8005e3a <__swbuf_r>
 8005584:	6813      	ldr	r3, [r2, #0]
 8005586:	1c58      	adds	r0, r3, #1
 8005588:	6010      	str	r0, [r2, #0]
 800558a:	7019      	strb	r1, [r3, #0]
 800558c:	4608      	mov	r0, r1
 800558e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005592:	4770      	bx	lr

08005594 <__sfputs_r>:
 8005594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005596:	4606      	mov	r6, r0
 8005598:	460f      	mov	r7, r1
 800559a:	4614      	mov	r4, r2
 800559c:	18d5      	adds	r5, r2, r3
 800559e:	42ac      	cmp	r4, r5
 80055a0:	d101      	bne.n	80055a6 <__sfputs_r+0x12>
 80055a2:	2000      	movs	r0, #0
 80055a4:	e007      	b.n	80055b6 <__sfputs_r+0x22>
 80055a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80055aa:	463a      	mov	r2, r7
 80055ac:	4630      	mov	r0, r6
 80055ae:	f7ff ffda 	bl	8005566 <__sfputc_r>
 80055b2:	1c43      	adds	r3, r0, #1
 80055b4:	d1f3      	bne.n	800559e <__sfputs_r+0xa>
 80055b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080055b8 <_vfiprintf_r>:
 80055b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055bc:	460d      	mov	r5, r1
 80055be:	b09d      	sub	sp, #116	@ 0x74
 80055c0:	4614      	mov	r4, r2
 80055c2:	4698      	mov	r8, r3
 80055c4:	4606      	mov	r6, r0
 80055c6:	b118      	cbz	r0, 80055d0 <_vfiprintf_r+0x18>
 80055c8:	6a03      	ldr	r3, [r0, #32]
 80055ca:	b90b      	cbnz	r3, 80055d0 <_vfiprintf_r+0x18>
 80055cc:	f7ff ff40 	bl	8005450 <__sinit>
 80055d0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80055d2:	07d9      	lsls	r1, r3, #31
 80055d4:	d405      	bmi.n	80055e2 <_vfiprintf_r+0x2a>
 80055d6:	89ab      	ldrh	r3, [r5, #12]
 80055d8:	059a      	lsls	r2, r3, #22
 80055da:	d402      	bmi.n	80055e2 <_vfiprintf_r+0x2a>
 80055dc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80055de:	f7ff ffb2 	bl	8005546 <__retarget_lock_acquire_recursive>
 80055e2:	89ab      	ldrh	r3, [r5, #12]
 80055e4:	071b      	lsls	r3, r3, #28
 80055e6:	d501      	bpl.n	80055ec <_vfiprintf_r+0x34>
 80055e8:	692b      	ldr	r3, [r5, #16]
 80055ea:	b99b      	cbnz	r3, 8005614 <_vfiprintf_r+0x5c>
 80055ec:	4629      	mov	r1, r5
 80055ee:	4630      	mov	r0, r6
 80055f0:	f000 fc62 	bl	8005eb8 <__swsetup_r>
 80055f4:	b170      	cbz	r0, 8005614 <_vfiprintf_r+0x5c>
 80055f6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80055f8:	07dc      	lsls	r4, r3, #31
 80055fa:	d504      	bpl.n	8005606 <_vfiprintf_r+0x4e>
 80055fc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005600:	b01d      	add	sp, #116	@ 0x74
 8005602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005606:	89ab      	ldrh	r3, [r5, #12]
 8005608:	0598      	lsls	r0, r3, #22
 800560a:	d4f7      	bmi.n	80055fc <_vfiprintf_r+0x44>
 800560c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800560e:	f7ff ff9b 	bl	8005548 <__retarget_lock_release_recursive>
 8005612:	e7f3      	b.n	80055fc <_vfiprintf_r+0x44>
 8005614:	2300      	movs	r3, #0
 8005616:	9309      	str	r3, [sp, #36]	@ 0x24
 8005618:	2320      	movs	r3, #32
 800561a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800561e:	f8cd 800c 	str.w	r8, [sp, #12]
 8005622:	2330      	movs	r3, #48	@ 0x30
 8005624:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80057d4 <_vfiprintf_r+0x21c>
 8005628:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800562c:	f04f 0901 	mov.w	r9, #1
 8005630:	4623      	mov	r3, r4
 8005632:	469a      	mov	sl, r3
 8005634:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005638:	b10a      	cbz	r2, 800563e <_vfiprintf_r+0x86>
 800563a:	2a25      	cmp	r2, #37	@ 0x25
 800563c:	d1f9      	bne.n	8005632 <_vfiprintf_r+0x7a>
 800563e:	ebba 0b04 	subs.w	fp, sl, r4
 8005642:	d00b      	beq.n	800565c <_vfiprintf_r+0xa4>
 8005644:	465b      	mov	r3, fp
 8005646:	4622      	mov	r2, r4
 8005648:	4629      	mov	r1, r5
 800564a:	4630      	mov	r0, r6
 800564c:	f7ff ffa2 	bl	8005594 <__sfputs_r>
 8005650:	3001      	adds	r0, #1
 8005652:	f000 80a7 	beq.w	80057a4 <_vfiprintf_r+0x1ec>
 8005656:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005658:	445a      	add	r2, fp
 800565a:	9209      	str	r2, [sp, #36]	@ 0x24
 800565c:	f89a 3000 	ldrb.w	r3, [sl]
 8005660:	2b00      	cmp	r3, #0
 8005662:	f000 809f 	beq.w	80057a4 <_vfiprintf_r+0x1ec>
 8005666:	2300      	movs	r3, #0
 8005668:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800566c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005670:	f10a 0a01 	add.w	sl, sl, #1
 8005674:	9304      	str	r3, [sp, #16]
 8005676:	9307      	str	r3, [sp, #28]
 8005678:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800567c:	931a      	str	r3, [sp, #104]	@ 0x68
 800567e:	4654      	mov	r4, sl
 8005680:	2205      	movs	r2, #5
 8005682:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005686:	4853      	ldr	r0, [pc, #332]	@ (80057d4 <_vfiprintf_r+0x21c>)
 8005688:	f7fa fdc2 	bl	8000210 <memchr>
 800568c:	9a04      	ldr	r2, [sp, #16]
 800568e:	b9d8      	cbnz	r0, 80056c8 <_vfiprintf_r+0x110>
 8005690:	06d1      	lsls	r1, r2, #27
 8005692:	bf44      	itt	mi
 8005694:	2320      	movmi	r3, #32
 8005696:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800569a:	0713      	lsls	r3, r2, #28
 800569c:	bf44      	itt	mi
 800569e:	232b      	movmi	r3, #43	@ 0x2b
 80056a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80056a4:	f89a 3000 	ldrb.w	r3, [sl]
 80056a8:	2b2a      	cmp	r3, #42	@ 0x2a
 80056aa:	d015      	beq.n	80056d8 <_vfiprintf_r+0x120>
 80056ac:	9a07      	ldr	r2, [sp, #28]
 80056ae:	4654      	mov	r4, sl
 80056b0:	2000      	movs	r0, #0
 80056b2:	f04f 0c0a 	mov.w	ip, #10
 80056b6:	4621      	mov	r1, r4
 80056b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80056bc:	3b30      	subs	r3, #48	@ 0x30
 80056be:	2b09      	cmp	r3, #9
 80056c0:	d94b      	bls.n	800575a <_vfiprintf_r+0x1a2>
 80056c2:	b1b0      	cbz	r0, 80056f2 <_vfiprintf_r+0x13a>
 80056c4:	9207      	str	r2, [sp, #28]
 80056c6:	e014      	b.n	80056f2 <_vfiprintf_r+0x13a>
 80056c8:	eba0 0308 	sub.w	r3, r0, r8
 80056cc:	fa09 f303 	lsl.w	r3, r9, r3
 80056d0:	4313      	orrs	r3, r2
 80056d2:	9304      	str	r3, [sp, #16]
 80056d4:	46a2      	mov	sl, r4
 80056d6:	e7d2      	b.n	800567e <_vfiprintf_r+0xc6>
 80056d8:	9b03      	ldr	r3, [sp, #12]
 80056da:	1d19      	adds	r1, r3, #4
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	9103      	str	r1, [sp, #12]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	bfbb      	ittet	lt
 80056e4:	425b      	neglt	r3, r3
 80056e6:	f042 0202 	orrlt.w	r2, r2, #2
 80056ea:	9307      	strge	r3, [sp, #28]
 80056ec:	9307      	strlt	r3, [sp, #28]
 80056ee:	bfb8      	it	lt
 80056f0:	9204      	strlt	r2, [sp, #16]
 80056f2:	7823      	ldrb	r3, [r4, #0]
 80056f4:	2b2e      	cmp	r3, #46	@ 0x2e
 80056f6:	d10a      	bne.n	800570e <_vfiprintf_r+0x156>
 80056f8:	7863      	ldrb	r3, [r4, #1]
 80056fa:	2b2a      	cmp	r3, #42	@ 0x2a
 80056fc:	d132      	bne.n	8005764 <_vfiprintf_r+0x1ac>
 80056fe:	9b03      	ldr	r3, [sp, #12]
 8005700:	1d1a      	adds	r2, r3, #4
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	9203      	str	r2, [sp, #12]
 8005706:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800570a:	3402      	adds	r4, #2
 800570c:	9305      	str	r3, [sp, #20]
 800570e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80057e4 <_vfiprintf_r+0x22c>
 8005712:	7821      	ldrb	r1, [r4, #0]
 8005714:	2203      	movs	r2, #3
 8005716:	4650      	mov	r0, sl
 8005718:	f7fa fd7a 	bl	8000210 <memchr>
 800571c:	b138      	cbz	r0, 800572e <_vfiprintf_r+0x176>
 800571e:	9b04      	ldr	r3, [sp, #16]
 8005720:	eba0 000a 	sub.w	r0, r0, sl
 8005724:	2240      	movs	r2, #64	@ 0x40
 8005726:	4082      	lsls	r2, r0
 8005728:	4313      	orrs	r3, r2
 800572a:	3401      	adds	r4, #1
 800572c:	9304      	str	r3, [sp, #16]
 800572e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005732:	4829      	ldr	r0, [pc, #164]	@ (80057d8 <_vfiprintf_r+0x220>)
 8005734:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005738:	2206      	movs	r2, #6
 800573a:	f7fa fd69 	bl	8000210 <memchr>
 800573e:	2800      	cmp	r0, #0
 8005740:	d03f      	beq.n	80057c2 <_vfiprintf_r+0x20a>
 8005742:	4b26      	ldr	r3, [pc, #152]	@ (80057dc <_vfiprintf_r+0x224>)
 8005744:	bb1b      	cbnz	r3, 800578e <_vfiprintf_r+0x1d6>
 8005746:	9b03      	ldr	r3, [sp, #12]
 8005748:	3307      	adds	r3, #7
 800574a:	f023 0307 	bic.w	r3, r3, #7
 800574e:	3308      	adds	r3, #8
 8005750:	9303      	str	r3, [sp, #12]
 8005752:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005754:	443b      	add	r3, r7
 8005756:	9309      	str	r3, [sp, #36]	@ 0x24
 8005758:	e76a      	b.n	8005630 <_vfiprintf_r+0x78>
 800575a:	fb0c 3202 	mla	r2, ip, r2, r3
 800575e:	460c      	mov	r4, r1
 8005760:	2001      	movs	r0, #1
 8005762:	e7a8      	b.n	80056b6 <_vfiprintf_r+0xfe>
 8005764:	2300      	movs	r3, #0
 8005766:	3401      	adds	r4, #1
 8005768:	9305      	str	r3, [sp, #20]
 800576a:	4619      	mov	r1, r3
 800576c:	f04f 0c0a 	mov.w	ip, #10
 8005770:	4620      	mov	r0, r4
 8005772:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005776:	3a30      	subs	r2, #48	@ 0x30
 8005778:	2a09      	cmp	r2, #9
 800577a:	d903      	bls.n	8005784 <_vfiprintf_r+0x1cc>
 800577c:	2b00      	cmp	r3, #0
 800577e:	d0c6      	beq.n	800570e <_vfiprintf_r+0x156>
 8005780:	9105      	str	r1, [sp, #20]
 8005782:	e7c4      	b.n	800570e <_vfiprintf_r+0x156>
 8005784:	fb0c 2101 	mla	r1, ip, r1, r2
 8005788:	4604      	mov	r4, r0
 800578a:	2301      	movs	r3, #1
 800578c:	e7f0      	b.n	8005770 <_vfiprintf_r+0x1b8>
 800578e:	ab03      	add	r3, sp, #12
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	462a      	mov	r2, r5
 8005794:	4b12      	ldr	r3, [pc, #72]	@ (80057e0 <_vfiprintf_r+0x228>)
 8005796:	a904      	add	r1, sp, #16
 8005798:	4630      	mov	r0, r6
 800579a:	f3af 8000 	nop.w
 800579e:	4607      	mov	r7, r0
 80057a0:	1c78      	adds	r0, r7, #1
 80057a2:	d1d6      	bne.n	8005752 <_vfiprintf_r+0x19a>
 80057a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057a6:	07d9      	lsls	r1, r3, #31
 80057a8:	d405      	bmi.n	80057b6 <_vfiprintf_r+0x1fe>
 80057aa:	89ab      	ldrh	r3, [r5, #12]
 80057ac:	059a      	lsls	r2, r3, #22
 80057ae:	d402      	bmi.n	80057b6 <_vfiprintf_r+0x1fe>
 80057b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057b2:	f7ff fec9 	bl	8005548 <__retarget_lock_release_recursive>
 80057b6:	89ab      	ldrh	r3, [r5, #12]
 80057b8:	065b      	lsls	r3, r3, #25
 80057ba:	f53f af1f 	bmi.w	80055fc <_vfiprintf_r+0x44>
 80057be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80057c0:	e71e      	b.n	8005600 <_vfiprintf_r+0x48>
 80057c2:	ab03      	add	r3, sp, #12
 80057c4:	9300      	str	r3, [sp, #0]
 80057c6:	462a      	mov	r2, r5
 80057c8:	4b05      	ldr	r3, [pc, #20]	@ (80057e0 <_vfiprintf_r+0x228>)
 80057ca:	a904      	add	r1, sp, #16
 80057cc:	4630      	mov	r0, r6
 80057ce:	f000 f91b 	bl	8005a08 <_printf_i>
 80057d2:	e7e4      	b.n	800579e <_vfiprintf_r+0x1e6>
 80057d4:	08006278 	.word	0x08006278
 80057d8:	08006282 	.word	0x08006282
 80057dc:	00000000 	.word	0x00000000
 80057e0:	08005595 	.word	0x08005595
 80057e4:	0800627e 	.word	0x0800627e

080057e8 <sbrk_aligned>:
 80057e8:	b570      	push	{r4, r5, r6, lr}
 80057ea:	4e0f      	ldr	r6, [pc, #60]	@ (8005828 <sbrk_aligned+0x40>)
 80057ec:	460c      	mov	r4, r1
 80057ee:	6831      	ldr	r1, [r6, #0]
 80057f0:	4605      	mov	r5, r0
 80057f2:	b911      	cbnz	r1, 80057fa <sbrk_aligned+0x12>
 80057f4:	f000 fc4c 	bl	8006090 <_sbrk_r>
 80057f8:	6030      	str	r0, [r6, #0]
 80057fa:	4621      	mov	r1, r4
 80057fc:	4628      	mov	r0, r5
 80057fe:	f000 fc47 	bl	8006090 <_sbrk_r>
 8005802:	1c43      	adds	r3, r0, #1
 8005804:	d103      	bne.n	800580e <sbrk_aligned+0x26>
 8005806:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800580a:	4620      	mov	r0, r4
 800580c:	bd70      	pop	{r4, r5, r6, pc}
 800580e:	1cc4      	adds	r4, r0, #3
 8005810:	f024 0403 	bic.w	r4, r4, #3
 8005814:	42a0      	cmp	r0, r4
 8005816:	d0f8      	beq.n	800580a <sbrk_aligned+0x22>
 8005818:	1a21      	subs	r1, r4, r0
 800581a:	4628      	mov	r0, r5
 800581c:	f000 fc38 	bl	8006090 <_sbrk_r>
 8005820:	3001      	adds	r0, #1
 8005822:	d1f2      	bne.n	800580a <sbrk_aligned+0x22>
 8005824:	e7ef      	b.n	8005806 <sbrk_aligned+0x1e>
 8005826:	bf00      	nop
 8005828:	20004bbc 	.word	0x20004bbc

0800582c <_malloc_r>:
 800582c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005830:	1ccd      	adds	r5, r1, #3
 8005832:	f025 0503 	bic.w	r5, r5, #3
 8005836:	3508      	adds	r5, #8
 8005838:	2d0c      	cmp	r5, #12
 800583a:	bf38      	it	cc
 800583c:	250c      	movcc	r5, #12
 800583e:	2d00      	cmp	r5, #0
 8005840:	4606      	mov	r6, r0
 8005842:	db01      	blt.n	8005848 <_malloc_r+0x1c>
 8005844:	42a9      	cmp	r1, r5
 8005846:	d904      	bls.n	8005852 <_malloc_r+0x26>
 8005848:	230c      	movs	r3, #12
 800584a:	6033      	str	r3, [r6, #0]
 800584c:	2000      	movs	r0, #0
 800584e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005852:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005928 <_malloc_r+0xfc>
 8005856:	f000 faa1 	bl	8005d9c <__malloc_lock>
 800585a:	f8d8 3000 	ldr.w	r3, [r8]
 800585e:	461c      	mov	r4, r3
 8005860:	bb44      	cbnz	r4, 80058b4 <_malloc_r+0x88>
 8005862:	4629      	mov	r1, r5
 8005864:	4630      	mov	r0, r6
 8005866:	f7ff ffbf 	bl	80057e8 <sbrk_aligned>
 800586a:	1c43      	adds	r3, r0, #1
 800586c:	4604      	mov	r4, r0
 800586e:	d158      	bne.n	8005922 <_malloc_r+0xf6>
 8005870:	f8d8 4000 	ldr.w	r4, [r8]
 8005874:	4627      	mov	r7, r4
 8005876:	2f00      	cmp	r7, #0
 8005878:	d143      	bne.n	8005902 <_malloc_r+0xd6>
 800587a:	2c00      	cmp	r4, #0
 800587c:	d04b      	beq.n	8005916 <_malloc_r+0xea>
 800587e:	6823      	ldr	r3, [r4, #0]
 8005880:	4639      	mov	r1, r7
 8005882:	4630      	mov	r0, r6
 8005884:	eb04 0903 	add.w	r9, r4, r3
 8005888:	f000 fc02 	bl	8006090 <_sbrk_r>
 800588c:	4581      	cmp	r9, r0
 800588e:	d142      	bne.n	8005916 <_malloc_r+0xea>
 8005890:	6821      	ldr	r1, [r4, #0]
 8005892:	1a6d      	subs	r5, r5, r1
 8005894:	4629      	mov	r1, r5
 8005896:	4630      	mov	r0, r6
 8005898:	f7ff ffa6 	bl	80057e8 <sbrk_aligned>
 800589c:	3001      	adds	r0, #1
 800589e:	d03a      	beq.n	8005916 <_malloc_r+0xea>
 80058a0:	6823      	ldr	r3, [r4, #0]
 80058a2:	442b      	add	r3, r5
 80058a4:	6023      	str	r3, [r4, #0]
 80058a6:	f8d8 3000 	ldr.w	r3, [r8]
 80058aa:	685a      	ldr	r2, [r3, #4]
 80058ac:	bb62      	cbnz	r2, 8005908 <_malloc_r+0xdc>
 80058ae:	f8c8 7000 	str.w	r7, [r8]
 80058b2:	e00f      	b.n	80058d4 <_malloc_r+0xa8>
 80058b4:	6822      	ldr	r2, [r4, #0]
 80058b6:	1b52      	subs	r2, r2, r5
 80058b8:	d420      	bmi.n	80058fc <_malloc_r+0xd0>
 80058ba:	2a0b      	cmp	r2, #11
 80058bc:	d917      	bls.n	80058ee <_malloc_r+0xc2>
 80058be:	1961      	adds	r1, r4, r5
 80058c0:	42a3      	cmp	r3, r4
 80058c2:	6025      	str	r5, [r4, #0]
 80058c4:	bf18      	it	ne
 80058c6:	6059      	strne	r1, [r3, #4]
 80058c8:	6863      	ldr	r3, [r4, #4]
 80058ca:	bf08      	it	eq
 80058cc:	f8c8 1000 	streq.w	r1, [r8]
 80058d0:	5162      	str	r2, [r4, r5]
 80058d2:	604b      	str	r3, [r1, #4]
 80058d4:	4630      	mov	r0, r6
 80058d6:	f000 fa67 	bl	8005da8 <__malloc_unlock>
 80058da:	f104 000b 	add.w	r0, r4, #11
 80058de:	1d23      	adds	r3, r4, #4
 80058e0:	f020 0007 	bic.w	r0, r0, #7
 80058e4:	1ac2      	subs	r2, r0, r3
 80058e6:	bf1c      	itt	ne
 80058e8:	1a1b      	subne	r3, r3, r0
 80058ea:	50a3      	strne	r3, [r4, r2]
 80058ec:	e7af      	b.n	800584e <_malloc_r+0x22>
 80058ee:	6862      	ldr	r2, [r4, #4]
 80058f0:	42a3      	cmp	r3, r4
 80058f2:	bf0c      	ite	eq
 80058f4:	f8c8 2000 	streq.w	r2, [r8]
 80058f8:	605a      	strne	r2, [r3, #4]
 80058fa:	e7eb      	b.n	80058d4 <_malloc_r+0xa8>
 80058fc:	4623      	mov	r3, r4
 80058fe:	6864      	ldr	r4, [r4, #4]
 8005900:	e7ae      	b.n	8005860 <_malloc_r+0x34>
 8005902:	463c      	mov	r4, r7
 8005904:	687f      	ldr	r7, [r7, #4]
 8005906:	e7b6      	b.n	8005876 <_malloc_r+0x4a>
 8005908:	461a      	mov	r2, r3
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	42a3      	cmp	r3, r4
 800590e:	d1fb      	bne.n	8005908 <_malloc_r+0xdc>
 8005910:	2300      	movs	r3, #0
 8005912:	6053      	str	r3, [r2, #4]
 8005914:	e7de      	b.n	80058d4 <_malloc_r+0xa8>
 8005916:	230c      	movs	r3, #12
 8005918:	6033      	str	r3, [r6, #0]
 800591a:	4630      	mov	r0, r6
 800591c:	f000 fa44 	bl	8005da8 <__malloc_unlock>
 8005920:	e794      	b.n	800584c <_malloc_r+0x20>
 8005922:	6005      	str	r5, [r0, #0]
 8005924:	e7d6      	b.n	80058d4 <_malloc_r+0xa8>
 8005926:	bf00      	nop
 8005928:	20004bc0 	.word	0x20004bc0

0800592c <_printf_common>:
 800592c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005930:	4616      	mov	r6, r2
 8005932:	4698      	mov	r8, r3
 8005934:	688a      	ldr	r2, [r1, #8]
 8005936:	690b      	ldr	r3, [r1, #16]
 8005938:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800593c:	4293      	cmp	r3, r2
 800593e:	bfb8      	it	lt
 8005940:	4613      	movlt	r3, r2
 8005942:	6033      	str	r3, [r6, #0]
 8005944:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005948:	4607      	mov	r7, r0
 800594a:	460c      	mov	r4, r1
 800594c:	b10a      	cbz	r2, 8005952 <_printf_common+0x26>
 800594e:	3301      	adds	r3, #1
 8005950:	6033      	str	r3, [r6, #0]
 8005952:	6823      	ldr	r3, [r4, #0]
 8005954:	0699      	lsls	r1, r3, #26
 8005956:	bf42      	ittt	mi
 8005958:	6833      	ldrmi	r3, [r6, #0]
 800595a:	3302      	addmi	r3, #2
 800595c:	6033      	strmi	r3, [r6, #0]
 800595e:	6825      	ldr	r5, [r4, #0]
 8005960:	f015 0506 	ands.w	r5, r5, #6
 8005964:	d106      	bne.n	8005974 <_printf_common+0x48>
 8005966:	f104 0a19 	add.w	sl, r4, #25
 800596a:	68e3      	ldr	r3, [r4, #12]
 800596c:	6832      	ldr	r2, [r6, #0]
 800596e:	1a9b      	subs	r3, r3, r2
 8005970:	42ab      	cmp	r3, r5
 8005972:	dc26      	bgt.n	80059c2 <_printf_common+0x96>
 8005974:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005978:	6822      	ldr	r2, [r4, #0]
 800597a:	3b00      	subs	r3, #0
 800597c:	bf18      	it	ne
 800597e:	2301      	movne	r3, #1
 8005980:	0692      	lsls	r2, r2, #26
 8005982:	d42b      	bmi.n	80059dc <_printf_common+0xb0>
 8005984:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005988:	4641      	mov	r1, r8
 800598a:	4638      	mov	r0, r7
 800598c:	47c8      	blx	r9
 800598e:	3001      	adds	r0, #1
 8005990:	d01e      	beq.n	80059d0 <_printf_common+0xa4>
 8005992:	6823      	ldr	r3, [r4, #0]
 8005994:	6922      	ldr	r2, [r4, #16]
 8005996:	f003 0306 	and.w	r3, r3, #6
 800599a:	2b04      	cmp	r3, #4
 800599c:	bf02      	ittt	eq
 800599e:	68e5      	ldreq	r5, [r4, #12]
 80059a0:	6833      	ldreq	r3, [r6, #0]
 80059a2:	1aed      	subeq	r5, r5, r3
 80059a4:	68a3      	ldr	r3, [r4, #8]
 80059a6:	bf0c      	ite	eq
 80059a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80059ac:	2500      	movne	r5, #0
 80059ae:	4293      	cmp	r3, r2
 80059b0:	bfc4      	itt	gt
 80059b2:	1a9b      	subgt	r3, r3, r2
 80059b4:	18ed      	addgt	r5, r5, r3
 80059b6:	2600      	movs	r6, #0
 80059b8:	341a      	adds	r4, #26
 80059ba:	42b5      	cmp	r5, r6
 80059bc:	d11a      	bne.n	80059f4 <_printf_common+0xc8>
 80059be:	2000      	movs	r0, #0
 80059c0:	e008      	b.n	80059d4 <_printf_common+0xa8>
 80059c2:	2301      	movs	r3, #1
 80059c4:	4652      	mov	r2, sl
 80059c6:	4641      	mov	r1, r8
 80059c8:	4638      	mov	r0, r7
 80059ca:	47c8      	blx	r9
 80059cc:	3001      	adds	r0, #1
 80059ce:	d103      	bne.n	80059d8 <_printf_common+0xac>
 80059d0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80059d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059d8:	3501      	adds	r5, #1
 80059da:	e7c6      	b.n	800596a <_printf_common+0x3e>
 80059dc:	18e1      	adds	r1, r4, r3
 80059de:	1c5a      	adds	r2, r3, #1
 80059e0:	2030      	movs	r0, #48	@ 0x30
 80059e2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80059e6:	4422      	add	r2, r4
 80059e8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80059ec:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80059f0:	3302      	adds	r3, #2
 80059f2:	e7c7      	b.n	8005984 <_printf_common+0x58>
 80059f4:	2301      	movs	r3, #1
 80059f6:	4622      	mov	r2, r4
 80059f8:	4641      	mov	r1, r8
 80059fa:	4638      	mov	r0, r7
 80059fc:	47c8      	blx	r9
 80059fe:	3001      	adds	r0, #1
 8005a00:	d0e6      	beq.n	80059d0 <_printf_common+0xa4>
 8005a02:	3601      	adds	r6, #1
 8005a04:	e7d9      	b.n	80059ba <_printf_common+0x8e>
	...

08005a08 <_printf_i>:
 8005a08:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a0c:	7e0f      	ldrb	r7, [r1, #24]
 8005a0e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a10:	2f78      	cmp	r7, #120	@ 0x78
 8005a12:	4691      	mov	r9, r2
 8005a14:	4680      	mov	r8, r0
 8005a16:	460c      	mov	r4, r1
 8005a18:	469a      	mov	sl, r3
 8005a1a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a1e:	d807      	bhi.n	8005a30 <_printf_i+0x28>
 8005a20:	2f62      	cmp	r7, #98	@ 0x62
 8005a22:	d80a      	bhi.n	8005a3a <_printf_i+0x32>
 8005a24:	2f00      	cmp	r7, #0
 8005a26:	f000 80d1 	beq.w	8005bcc <_printf_i+0x1c4>
 8005a2a:	2f58      	cmp	r7, #88	@ 0x58
 8005a2c:	f000 80b8 	beq.w	8005ba0 <_printf_i+0x198>
 8005a30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005a34:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005a38:	e03a      	b.n	8005ab0 <_printf_i+0xa8>
 8005a3a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005a3e:	2b15      	cmp	r3, #21
 8005a40:	d8f6      	bhi.n	8005a30 <_printf_i+0x28>
 8005a42:	a101      	add	r1, pc, #4	@ (adr r1, 8005a48 <_printf_i+0x40>)
 8005a44:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005a48:	08005aa1 	.word	0x08005aa1
 8005a4c:	08005ab5 	.word	0x08005ab5
 8005a50:	08005a31 	.word	0x08005a31
 8005a54:	08005a31 	.word	0x08005a31
 8005a58:	08005a31 	.word	0x08005a31
 8005a5c:	08005a31 	.word	0x08005a31
 8005a60:	08005ab5 	.word	0x08005ab5
 8005a64:	08005a31 	.word	0x08005a31
 8005a68:	08005a31 	.word	0x08005a31
 8005a6c:	08005a31 	.word	0x08005a31
 8005a70:	08005a31 	.word	0x08005a31
 8005a74:	08005bb3 	.word	0x08005bb3
 8005a78:	08005adf 	.word	0x08005adf
 8005a7c:	08005b6d 	.word	0x08005b6d
 8005a80:	08005a31 	.word	0x08005a31
 8005a84:	08005a31 	.word	0x08005a31
 8005a88:	08005bd5 	.word	0x08005bd5
 8005a8c:	08005a31 	.word	0x08005a31
 8005a90:	08005adf 	.word	0x08005adf
 8005a94:	08005a31 	.word	0x08005a31
 8005a98:	08005a31 	.word	0x08005a31
 8005a9c:	08005b75 	.word	0x08005b75
 8005aa0:	6833      	ldr	r3, [r6, #0]
 8005aa2:	1d1a      	adds	r2, r3, #4
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	6032      	str	r2, [r6, #0]
 8005aa8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005aac:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e09c      	b.n	8005bee <_printf_i+0x1e6>
 8005ab4:	6833      	ldr	r3, [r6, #0]
 8005ab6:	6820      	ldr	r0, [r4, #0]
 8005ab8:	1d19      	adds	r1, r3, #4
 8005aba:	6031      	str	r1, [r6, #0]
 8005abc:	0606      	lsls	r6, r0, #24
 8005abe:	d501      	bpl.n	8005ac4 <_printf_i+0xbc>
 8005ac0:	681d      	ldr	r5, [r3, #0]
 8005ac2:	e003      	b.n	8005acc <_printf_i+0xc4>
 8005ac4:	0645      	lsls	r5, r0, #25
 8005ac6:	d5fb      	bpl.n	8005ac0 <_printf_i+0xb8>
 8005ac8:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005acc:	2d00      	cmp	r5, #0
 8005ace:	da03      	bge.n	8005ad8 <_printf_i+0xd0>
 8005ad0:	232d      	movs	r3, #45	@ 0x2d
 8005ad2:	426d      	negs	r5, r5
 8005ad4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ad8:	4858      	ldr	r0, [pc, #352]	@ (8005c3c <_printf_i+0x234>)
 8005ada:	230a      	movs	r3, #10
 8005adc:	e011      	b.n	8005b02 <_printf_i+0xfa>
 8005ade:	6821      	ldr	r1, [r4, #0]
 8005ae0:	6833      	ldr	r3, [r6, #0]
 8005ae2:	0608      	lsls	r0, r1, #24
 8005ae4:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ae8:	d402      	bmi.n	8005af0 <_printf_i+0xe8>
 8005aea:	0649      	lsls	r1, r1, #25
 8005aec:	bf48      	it	mi
 8005aee:	b2ad      	uxthmi	r5, r5
 8005af0:	2f6f      	cmp	r7, #111	@ 0x6f
 8005af2:	4852      	ldr	r0, [pc, #328]	@ (8005c3c <_printf_i+0x234>)
 8005af4:	6033      	str	r3, [r6, #0]
 8005af6:	bf14      	ite	ne
 8005af8:	230a      	movne	r3, #10
 8005afa:	2308      	moveq	r3, #8
 8005afc:	2100      	movs	r1, #0
 8005afe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b02:	6866      	ldr	r6, [r4, #4]
 8005b04:	60a6      	str	r6, [r4, #8]
 8005b06:	2e00      	cmp	r6, #0
 8005b08:	db05      	blt.n	8005b16 <_printf_i+0x10e>
 8005b0a:	6821      	ldr	r1, [r4, #0]
 8005b0c:	432e      	orrs	r6, r5
 8005b0e:	f021 0104 	bic.w	r1, r1, #4
 8005b12:	6021      	str	r1, [r4, #0]
 8005b14:	d04b      	beq.n	8005bae <_printf_i+0x1a6>
 8005b16:	4616      	mov	r6, r2
 8005b18:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b1c:	fb03 5711 	mls	r7, r3, r1, r5
 8005b20:	5dc7      	ldrb	r7, [r0, r7]
 8005b22:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b26:	462f      	mov	r7, r5
 8005b28:	42bb      	cmp	r3, r7
 8005b2a:	460d      	mov	r5, r1
 8005b2c:	d9f4      	bls.n	8005b18 <_printf_i+0x110>
 8005b2e:	2b08      	cmp	r3, #8
 8005b30:	d10b      	bne.n	8005b4a <_printf_i+0x142>
 8005b32:	6823      	ldr	r3, [r4, #0]
 8005b34:	07df      	lsls	r7, r3, #31
 8005b36:	d508      	bpl.n	8005b4a <_printf_i+0x142>
 8005b38:	6923      	ldr	r3, [r4, #16]
 8005b3a:	6861      	ldr	r1, [r4, #4]
 8005b3c:	4299      	cmp	r1, r3
 8005b3e:	bfde      	ittt	le
 8005b40:	2330      	movle	r3, #48	@ 0x30
 8005b42:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005b46:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005b4a:	1b92      	subs	r2, r2, r6
 8005b4c:	6122      	str	r2, [r4, #16]
 8005b4e:	f8cd a000 	str.w	sl, [sp]
 8005b52:	464b      	mov	r3, r9
 8005b54:	aa03      	add	r2, sp, #12
 8005b56:	4621      	mov	r1, r4
 8005b58:	4640      	mov	r0, r8
 8005b5a:	f7ff fee7 	bl	800592c <_printf_common>
 8005b5e:	3001      	adds	r0, #1
 8005b60:	d14a      	bne.n	8005bf8 <_printf_i+0x1f0>
 8005b62:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005b66:	b004      	add	sp, #16
 8005b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b6c:	6823      	ldr	r3, [r4, #0]
 8005b6e:	f043 0320 	orr.w	r3, r3, #32
 8005b72:	6023      	str	r3, [r4, #0]
 8005b74:	4832      	ldr	r0, [pc, #200]	@ (8005c40 <_printf_i+0x238>)
 8005b76:	2778      	movs	r7, #120	@ 0x78
 8005b78:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005b7c:	6823      	ldr	r3, [r4, #0]
 8005b7e:	6831      	ldr	r1, [r6, #0]
 8005b80:	061f      	lsls	r7, r3, #24
 8005b82:	f851 5b04 	ldr.w	r5, [r1], #4
 8005b86:	d402      	bmi.n	8005b8e <_printf_i+0x186>
 8005b88:	065f      	lsls	r7, r3, #25
 8005b8a:	bf48      	it	mi
 8005b8c:	b2ad      	uxthmi	r5, r5
 8005b8e:	6031      	str	r1, [r6, #0]
 8005b90:	07d9      	lsls	r1, r3, #31
 8005b92:	bf44      	itt	mi
 8005b94:	f043 0320 	orrmi.w	r3, r3, #32
 8005b98:	6023      	strmi	r3, [r4, #0]
 8005b9a:	b11d      	cbz	r5, 8005ba4 <_printf_i+0x19c>
 8005b9c:	2310      	movs	r3, #16
 8005b9e:	e7ad      	b.n	8005afc <_printf_i+0xf4>
 8005ba0:	4826      	ldr	r0, [pc, #152]	@ (8005c3c <_printf_i+0x234>)
 8005ba2:	e7e9      	b.n	8005b78 <_printf_i+0x170>
 8005ba4:	6823      	ldr	r3, [r4, #0]
 8005ba6:	f023 0320 	bic.w	r3, r3, #32
 8005baa:	6023      	str	r3, [r4, #0]
 8005bac:	e7f6      	b.n	8005b9c <_printf_i+0x194>
 8005bae:	4616      	mov	r6, r2
 8005bb0:	e7bd      	b.n	8005b2e <_printf_i+0x126>
 8005bb2:	6833      	ldr	r3, [r6, #0]
 8005bb4:	6825      	ldr	r5, [r4, #0]
 8005bb6:	6961      	ldr	r1, [r4, #20]
 8005bb8:	1d18      	adds	r0, r3, #4
 8005bba:	6030      	str	r0, [r6, #0]
 8005bbc:	062e      	lsls	r6, r5, #24
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	d501      	bpl.n	8005bc6 <_printf_i+0x1be>
 8005bc2:	6019      	str	r1, [r3, #0]
 8005bc4:	e002      	b.n	8005bcc <_printf_i+0x1c4>
 8005bc6:	0668      	lsls	r0, r5, #25
 8005bc8:	d5fb      	bpl.n	8005bc2 <_printf_i+0x1ba>
 8005bca:	8019      	strh	r1, [r3, #0]
 8005bcc:	2300      	movs	r3, #0
 8005bce:	6123      	str	r3, [r4, #16]
 8005bd0:	4616      	mov	r6, r2
 8005bd2:	e7bc      	b.n	8005b4e <_printf_i+0x146>
 8005bd4:	6833      	ldr	r3, [r6, #0]
 8005bd6:	1d1a      	adds	r2, r3, #4
 8005bd8:	6032      	str	r2, [r6, #0]
 8005bda:	681e      	ldr	r6, [r3, #0]
 8005bdc:	6862      	ldr	r2, [r4, #4]
 8005bde:	2100      	movs	r1, #0
 8005be0:	4630      	mov	r0, r6
 8005be2:	f7fa fb15 	bl	8000210 <memchr>
 8005be6:	b108      	cbz	r0, 8005bec <_printf_i+0x1e4>
 8005be8:	1b80      	subs	r0, r0, r6
 8005bea:	6060      	str	r0, [r4, #4]
 8005bec:	6863      	ldr	r3, [r4, #4]
 8005bee:	6123      	str	r3, [r4, #16]
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bf6:	e7aa      	b.n	8005b4e <_printf_i+0x146>
 8005bf8:	6923      	ldr	r3, [r4, #16]
 8005bfa:	4632      	mov	r2, r6
 8005bfc:	4649      	mov	r1, r9
 8005bfe:	4640      	mov	r0, r8
 8005c00:	47d0      	blx	sl
 8005c02:	3001      	adds	r0, #1
 8005c04:	d0ad      	beq.n	8005b62 <_printf_i+0x15a>
 8005c06:	6823      	ldr	r3, [r4, #0]
 8005c08:	079b      	lsls	r3, r3, #30
 8005c0a:	d413      	bmi.n	8005c34 <_printf_i+0x22c>
 8005c0c:	68e0      	ldr	r0, [r4, #12]
 8005c0e:	9b03      	ldr	r3, [sp, #12]
 8005c10:	4298      	cmp	r0, r3
 8005c12:	bfb8      	it	lt
 8005c14:	4618      	movlt	r0, r3
 8005c16:	e7a6      	b.n	8005b66 <_printf_i+0x15e>
 8005c18:	2301      	movs	r3, #1
 8005c1a:	4632      	mov	r2, r6
 8005c1c:	4649      	mov	r1, r9
 8005c1e:	4640      	mov	r0, r8
 8005c20:	47d0      	blx	sl
 8005c22:	3001      	adds	r0, #1
 8005c24:	d09d      	beq.n	8005b62 <_printf_i+0x15a>
 8005c26:	3501      	adds	r5, #1
 8005c28:	68e3      	ldr	r3, [r4, #12]
 8005c2a:	9903      	ldr	r1, [sp, #12]
 8005c2c:	1a5b      	subs	r3, r3, r1
 8005c2e:	42ab      	cmp	r3, r5
 8005c30:	dcf2      	bgt.n	8005c18 <_printf_i+0x210>
 8005c32:	e7eb      	b.n	8005c0c <_printf_i+0x204>
 8005c34:	2500      	movs	r5, #0
 8005c36:	f104 0619 	add.w	r6, r4, #25
 8005c3a:	e7f5      	b.n	8005c28 <_printf_i+0x220>
 8005c3c:	08006289 	.word	0x08006289
 8005c40:	0800629a 	.word	0x0800629a

08005c44 <__sflush_r>:
 8005c44:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c4c:	0716      	lsls	r6, r2, #28
 8005c4e:	4605      	mov	r5, r0
 8005c50:	460c      	mov	r4, r1
 8005c52:	d454      	bmi.n	8005cfe <__sflush_r+0xba>
 8005c54:	684b      	ldr	r3, [r1, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	dc02      	bgt.n	8005c60 <__sflush_r+0x1c>
 8005c5a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	dd48      	ble.n	8005cf2 <__sflush_r+0xae>
 8005c60:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c62:	2e00      	cmp	r6, #0
 8005c64:	d045      	beq.n	8005cf2 <__sflush_r+0xae>
 8005c66:	2300      	movs	r3, #0
 8005c68:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005c6c:	682f      	ldr	r7, [r5, #0]
 8005c6e:	6a21      	ldr	r1, [r4, #32]
 8005c70:	602b      	str	r3, [r5, #0]
 8005c72:	d030      	beq.n	8005cd6 <__sflush_r+0x92>
 8005c74:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005c76:	89a3      	ldrh	r3, [r4, #12]
 8005c78:	0759      	lsls	r1, r3, #29
 8005c7a:	d505      	bpl.n	8005c88 <__sflush_r+0x44>
 8005c7c:	6863      	ldr	r3, [r4, #4]
 8005c7e:	1ad2      	subs	r2, r2, r3
 8005c80:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005c82:	b10b      	cbz	r3, 8005c88 <__sflush_r+0x44>
 8005c84:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005c86:	1ad2      	subs	r2, r2, r3
 8005c88:	2300      	movs	r3, #0
 8005c8a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005c8c:	6a21      	ldr	r1, [r4, #32]
 8005c8e:	4628      	mov	r0, r5
 8005c90:	47b0      	blx	r6
 8005c92:	1c43      	adds	r3, r0, #1
 8005c94:	89a3      	ldrh	r3, [r4, #12]
 8005c96:	d106      	bne.n	8005ca6 <__sflush_r+0x62>
 8005c98:	6829      	ldr	r1, [r5, #0]
 8005c9a:	291d      	cmp	r1, #29
 8005c9c:	d82b      	bhi.n	8005cf6 <__sflush_r+0xb2>
 8005c9e:	4a2a      	ldr	r2, [pc, #168]	@ (8005d48 <__sflush_r+0x104>)
 8005ca0:	40ca      	lsrs	r2, r1
 8005ca2:	07d6      	lsls	r6, r2, #31
 8005ca4:	d527      	bpl.n	8005cf6 <__sflush_r+0xb2>
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	6062      	str	r2, [r4, #4]
 8005caa:	04d9      	lsls	r1, r3, #19
 8005cac:	6922      	ldr	r2, [r4, #16]
 8005cae:	6022      	str	r2, [r4, #0]
 8005cb0:	d504      	bpl.n	8005cbc <__sflush_r+0x78>
 8005cb2:	1c42      	adds	r2, r0, #1
 8005cb4:	d101      	bne.n	8005cba <__sflush_r+0x76>
 8005cb6:	682b      	ldr	r3, [r5, #0]
 8005cb8:	b903      	cbnz	r3, 8005cbc <__sflush_r+0x78>
 8005cba:	6560      	str	r0, [r4, #84]	@ 0x54
 8005cbc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005cbe:	602f      	str	r7, [r5, #0]
 8005cc0:	b1b9      	cbz	r1, 8005cf2 <__sflush_r+0xae>
 8005cc2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005cc6:	4299      	cmp	r1, r3
 8005cc8:	d002      	beq.n	8005cd0 <__sflush_r+0x8c>
 8005cca:	4628      	mov	r0, r5
 8005ccc:	f000 fa24 	bl	8006118 <_free_r>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	6363      	str	r3, [r4, #52]	@ 0x34
 8005cd4:	e00d      	b.n	8005cf2 <__sflush_r+0xae>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	4628      	mov	r0, r5
 8005cda:	47b0      	blx	r6
 8005cdc:	4602      	mov	r2, r0
 8005cde:	1c50      	adds	r0, r2, #1
 8005ce0:	d1c9      	bne.n	8005c76 <__sflush_r+0x32>
 8005ce2:	682b      	ldr	r3, [r5, #0]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d0c6      	beq.n	8005c76 <__sflush_r+0x32>
 8005ce8:	2b1d      	cmp	r3, #29
 8005cea:	d001      	beq.n	8005cf0 <__sflush_r+0xac>
 8005cec:	2b16      	cmp	r3, #22
 8005cee:	d11e      	bne.n	8005d2e <__sflush_r+0xea>
 8005cf0:	602f      	str	r7, [r5, #0]
 8005cf2:	2000      	movs	r0, #0
 8005cf4:	e022      	b.n	8005d3c <__sflush_r+0xf8>
 8005cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005cfa:	b21b      	sxth	r3, r3
 8005cfc:	e01b      	b.n	8005d36 <__sflush_r+0xf2>
 8005cfe:	690f      	ldr	r7, [r1, #16]
 8005d00:	2f00      	cmp	r7, #0
 8005d02:	d0f6      	beq.n	8005cf2 <__sflush_r+0xae>
 8005d04:	0793      	lsls	r3, r2, #30
 8005d06:	680e      	ldr	r6, [r1, #0]
 8005d08:	bf08      	it	eq
 8005d0a:	694b      	ldreq	r3, [r1, #20]
 8005d0c:	600f      	str	r7, [r1, #0]
 8005d0e:	bf18      	it	ne
 8005d10:	2300      	movne	r3, #0
 8005d12:	eba6 0807 	sub.w	r8, r6, r7
 8005d16:	608b      	str	r3, [r1, #8]
 8005d18:	f1b8 0f00 	cmp.w	r8, #0
 8005d1c:	dde9      	ble.n	8005cf2 <__sflush_r+0xae>
 8005d1e:	6a21      	ldr	r1, [r4, #32]
 8005d20:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005d22:	4643      	mov	r3, r8
 8005d24:	463a      	mov	r2, r7
 8005d26:	4628      	mov	r0, r5
 8005d28:	47b0      	blx	r6
 8005d2a:	2800      	cmp	r0, #0
 8005d2c:	dc08      	bgt.n	8005d40 <__sflush_r+0xfc>
 8005d2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d36:	81a3      	strh	r3, [r4, #12]
 8005d38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005d3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d40:	4407      	add	r7, r0
 8005d42:	eba8 0800 	sub.w	r8, r8, r0
 8005d46:	e7e7      	b.n	8005d18 <__sflush_r+0xd4>
 8005d48:	20400001 	.word	0x20400001

08005d4c <_fflush_r>:
 8005d4c:	b538      	push	{r3, r4, r5, lr}
 8005d4e:	690b      	ldr	r3, [r1, #16]
 8005d50:	4605      	mov	r5, r0
 8005d52:	460c      	mov	r4, r1
 8005d54:	b913      	cbnz	r3, 8005d5c <_fflush_r+0x10>
 8005d56:	2500      	movs	r5, #0
 8005d58:	4628      	mov	r0, r5
 8005d5a:	bd38      	pop	{r3, r4, r5, pc}
 8005d5c:	b118      	cbz	r0, 8005d66 <_fflush_r+0x1a>
 8005d5e:	6a03      	ldr	r3, [r0, #32]
 8005d60:	b90b      	cbnz	r3, 8005d66 <_fflush_r+0x1a>
 8005d62:	f7ff fb75 	bl	8005450 <__sinit>
 8005d66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d0f3      	beq.n	8005d56 <_fflush_r+0xa>
 8005d6e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005d70:	07d0      	lsls	r0, r2, #31
 8005d72:	d404      	bmi.n	8005d7e <_fflush_r+0x32>
 8005d74:	0599      	lsls	r1, r3, #22
 8005d76:	d402      	bmi.n	8005d7e <_fflush_r+0x32>
 8005d78:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d7a:	f7ff fbe4 	bl	8005546 <__retarget_lock_acquire_recursive>
 8005d7e:	4628      	mov	r0, r5
 8005d80:	4621      	mov	r1, r4
 8005d82:	f7ff ff5f 	bl	8005c44 <__sflush_r>
 8005d86:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d88:	07da      	lsls	r2, r3, #31
 8005d8a:	4605      	mov	r5, r0
 8005d8c:	d4e4      	bmi.n	8005d58 <_fflush_r+0xc>
 8005d8e:	89a3      	ldrh	r3, [r4, #12]
 8005d90:	059b      	lsls	r3, r3, #22
 8005d92:	d4e1      	bmi.n	8005d58 <_fflush_r+0xc>
 8005d94:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d96:	f7ff fbd7 	bl	8005548 <__retarget_lock_release_recursive>
 8005d9a:	e7dd      	b.n	8005d58 <_fflush_r+0xc>

08005d9c <__malloc_lock>:
 8005d9c:	4801      	ldr	r0, [pc, #4]	@ (8005da4 <__malloc_lock+0x8>)
 8005d9e:	f7ff bbd2 	b.w	8005546 <__retarget_lock_acquire_recursive>
 8005da2:	bf00      	nop
 8005da4:	20004bb8 	.word	0x20004bb8

08005da8 <__malloc_unlock>:
 8005da8:	4801      	ldr	r0, [pc, #4]	@ (8005db0 <__malloc_unlock+0x8>)
 8005daa:	f7ff bbcd 	b.w	8005548 <__retarget_lock_release_recursive>
 8005dae:	bf00      	nop
 8005db0:	20004bb8 	.word	0x20004bb8

08005db4 <__sread>:
 8005db4:	b510      	push	{r4, lr}
 8005db6:	460c      	mov	r4, r1
 8005db8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dbc:	f000 f956 	bl	800606c <_read_r>
 8005dc0:	2800      	cmp	r0, #0
 8005dc2:	bfab      	itete	ge
 8005dc4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005dc6:	89a3      	ldrhlt	r3, [r4, #12]
 8005dc8:	181b      	addge	r3, r3, r0
 8005dca:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005dce:	bfac      	ite	ge
 8005dd0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005dd2:	81a3      	strhlt	r3, [r4, #12]
 8005dd4:	bd10      	pop	{r4, pc}

08005dd6 <__swrite>:
 8005dd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005dda:	461f      	mov	r7, r3
 8005ddc:	898b      	ldrh	r3, [r1, #12]
 8005dde:	05db      	lsls	r3, r3, #23
 8005de0:	4605      	mov	r5, r0
 8005de2:	460c      	mov	r4, r1
 8005de4:	4616      	mov	r6, r2
 8005de6:	d505      	bpl.n	8005df4 <__swrite+0x1e>
 8005de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005dec:	2302      	movs	r3, #2
 8005dee:	2200      	movs	r2, #0
 8005df0:	f000 f92a 	bl	8006048 <_lseek_r>
 8005df4:	89a3      	ldrh	r3, [r4, #12]
 8005df6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005dfa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005dfe:	81a3      	strh	r3, [r4, #12]
 8005e00:	4632      	mov	r2, r6
 8005e02:	463b      	mov	r3, r7
 8005e04:	4628      	mov	r0, r5
 8005e06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005e0a:	f000 b951 	b.w	80060b0 <_write_r>

08005e0e <__sseek>:
 8005e0e:	b510      	push	{r4, lr}
 8005e10:	460c      	mov	r4, r1
 8005e12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e16:	f000 f917 	bl	8006048 <_lseek_r>
 8005e1a:	1c43      	adds	r3, r0, #1
 8005e1c:	89a3      	ldrh	r3, [r4, #12]
 8005e1e:	bf15      	itete	ne
 8005e20:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005e22:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005e26:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005e2a:	81a3      	strheq	r3, [r4, #12]
 8005e2c:	bf18      	it	ne
 8005e2e:	81a3      	strhne	r3, [r4, #12]
 8005e30:	bd10      	pop	{r4, pc}

08005e32 <__sclose>:
 8005e32:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005e36:	f000 b94d 	b.w	80060d4 <_close_r>

08005e3a <__swbuf_r>:
 8005e3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e3c:	460e      	mov	r6, r1
 8005e3e:	4614      	mov	r4, r2
 8005e40:	4605      	mov	r5, r0
 8005e42:	b118      	cbz	r0, 8005e4c <__swbuf_r+0x12>
 8005e44:	6a03      	ldr	r3, [r0, #32]
 8005e46:	b90b      	cbnz	r3, 8005e4c <__swbuf_r+0x12>
 8005e48:	f7ff fb02 	bl	8005450 <__sinit>
 8005e4c:	69a3      	ldr	r3, [r4, #24]
 8005e4e:	60a3      	str	r3, [r4, #8]
 8005e50:	89a3      	ldrh	r3, [r4, #12]
 8005e52:	071a      	lsls	r2, r3, #28
 8005e54:	d501      	bpl.n	8005e5a <__swbuf_r+0x20>
 8005e56:	6923      	ldr	r3, [r4, #16]
 8005e58:	b943      	cbnz	r3, 8005e6c <__swbuf_r+0x32>
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	4628      	mov	r0, r5
 8005e5e:	f000 f82b 	bl	8005eb8 <__swsetup_r>
 8005e62:	b118      	cbz	r0, 8005e6c <__swbuf_r+0x32>
 8005e64:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8005e68:	4638      	mov	r0, r7
 8005e6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	6922      	ldr	r2, [r4, #16]
 8005e70:	1a98      	subs	r0, r3, r2
 8005e72:	6963      	ldr	r3, [r4, #20]
 8005e74:	b2f6      	uxtb	r6, r6
 8005e76:	4283      	cmp	r3, r0
 8005e78:	4637      	mov	r7, r6
 8005e7a:	dc05      	bgt.n	8005e88 <__swbuf_r+0x4e>
 8005e7c:	4621      	mov	r1, r4
 8005e7e:	4628      	mov	r0, r5
 8005e80:	f7ff ff64 	bl	8005d4c <_fflush_r>
 8005e84:	2800      	cmp	r0, #0
 8005e86:	d1ed      	bne.n	8005e64 <__swbuf_r+0x2a>
 8005e88:	68a3      	ldr	r3, [r4, #8]
 8005e8a:	3b01      	subs	r3, #1
 8005e8c:	60a3      	str	r3, [r4, #8]
 8005e8e:	6823      	ldr	r3, [r4, #0]
 8005e90:	1c5a      	adds	r2, r3, #1
 8005e92:	6022      	str	r2, [r4, #0]
 8005e94:	701e      	strb	r6, [r3, #0]
 8005e96:	6962      	ldr	r2, [r4, #20]
 8005e98:	1c43      	adds	r3, r0, #1
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d004      	beq.n	8005ea8 <__swbuf_r+0x6e>
 8005e9e:	89a3      	ldrh	r3, [r4, #12]
 8005ea0:	07db      	lsls	r3, r3, #31
 8005ea2:	d5e1      	bpl.n	8005e68 <__swbuf_r+0x2e>
 8005ea4:	2e0a      	cmp	r6, #10
 8005ea6:	d1df      	bne.n	8005e68 <__swbuf_r+0x2e>
 8005ea8:	4621      	mov	r1, r4
 8005eaa:	4628      	mov	r0, r5
 8005eac:	f7ff ff4e 	bl	8005d4c <_fflush_r>
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	d0d9      	beq.n	8005e68 <__swbuf_r+0x2e>
 8005eb4:	e7d6      	b.n	8005e64 <__swbuf_r+0x2a>
	...

08005eb8 <__swsetup_r>:
 8005eb8:	b538      	push	{r3, r4, r5, lr}
 8005eba:	4b29      	ldr	r3, [pc, #164]	@ (8005f60 <__swsetup_r+0xa8>)
 8005ebc:	4605      	mov	r5, r0
 8005ebe:	6818      	ldr	r0, [r3, #0]
 8005ec0:	460c      	mov	r4, r1
 8005ec2:	b118      	cbz	r0, 8005ecc <__swsetup_r+0x14>
 8005ec4:	6a03      	ldr	r3, [r0, #32]
 8005ec6:	b90b      	cbnz	r3, 8005ecc <__swsetup_r+0x14>
 8005ec8:	f7ff fac2 	bl	8005450 <__sinit>
 8005ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ed0:	0719      	lsls	r1, r3, #28
 8005ed2:	d422      	bmi.n	8005f1a <__swsetup_r+0x62>
 8005ed4:	06da      	lsls	r2, r3, #27
 8005ed6:	d407      	bmi.n	8005ee8 <__swsetup_r+0x30>
 8005ed8:	2209      	movs	r2, #9
 8005eda:	602a      	str	r2, [r5, #0]
 8005edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ee0:	81a3      	strh	r3, [r4, #12]
 8005ee2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ee6:	e033      	b.n	8005f50 <__swsetup_r+0x98>
 8005ee8:	0758      	lsls	r0, r3, #29
 8005eea:	d512      	bpl.n	8005f12 <__swsetup_r+0x5a>
 8005eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005eee:	b141      	cbz	r1, 8005f02 <__swsetup_r+0x4a>
 8005ef0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ef4:	4299      	cmp	r1, r3
 8005ef6:	d002      	beq.n	8005efe <__swsetup_r+0x46>
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f000 f90d 	bl	8006118 <_free_r>
 8005efe:	2300      	movs	r3, #0
 8005f00:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f02:	89a3      	ldrh	r3, [r4, #12]
 8005f04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005f08:	81a3      	strh	r3, [r4, #12]
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	6063      	str	r3, [r4, #4]
 8005f0e:	6923      	ldr	r3, [r4, #16]
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	89a3      	ldrh	r3, [r4, #12]
 8005f14:	f043 0308 	orr.w	r3, r3, #8
 8005f18:	81a3      	strh	r3, [r4, #12]
 8005f1a:	6923      	ldr	r3, [r4, #16]
 8005f1c:	b94b      	cbnz	r3, 8005f32 <__swsetup_r+0x7a>
 8005f1e:	89a3      	ldrh	r3, [r4, #12]
 8005f20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f28:	d003      	beq.n	8005f32 <__swsetup_r+0x7a>
 8005f2a:	4621      	mov	r1, r4
 8005f2c:	4628      	mov	r0, r5
 8005f2e:	f000 f83f 	bl	8005fb0 <__smakebuf_r>
 8005f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f36:	f013 0201 	ands.w	r2, r3, #1
 8005f3a:	d00a      	beq.n	8005f52 <__swsetup_r+0x9a>
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	60a2      	str	r2, [r4, #8]
 8005f40:	6962      	ldr	r2, [r4, #20]
 8005f42:	4252      	negs	r2, r2
 8005f44:	61a2      	str	r2, [r4, #24]
 8005f46:	6922      	ldr	r2, [r4, #16]
 8005f48:	b942      	cbnz	r2, 8005f5c <__swsetup_r+0xa4>
 8005f4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005f4e:	d1c5      	bne.n	8005edc <__swsetup_r+0x24>
 8005f50:	bd38      	pop	{r3, r4, r5, pc}
 8005f52:	0799      	lsls	r1, r3, #30
 8005f54:	bf58      	it	pl
 8005f56:	6962      	ldrpl	r2, [r4, #20]
 8005f58:	60a2      	str	r2, [r4, #8]
 8005f5a:	e7f4      	b.n	8005f46 <__swsetup_r+0x8e>
 8005f5c:	2000      	movs	r0, #0
 8005f5e:	e7f7      	b.n	8005f50 <__swsetup_r+0x98>
 8005f60:	2000001c 	.word	0x2000001c

08005f64 <__swhatbuf_r>:
 8005f64:	b570      	push	{r4, r5, r6, lr}
 8005f66:	460c      	mov	r4, r1
 8005f68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f6c:	2900      	cmp	r1, #0
 8005f6e:	b096      	sub	sp, #88	@ 0x58
 8005f70:	4615      	mov	r5, r2
 8005f72:	461e      	mov	r6, r3
 8005f74:	da0d      	bge.n	8005f92 <__swhatbuf_r+0x2e>
 8005f76:	89a3      	ldrh	r3, [r4, #12]
 8005f78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005f7c:	f04f 0100 	mov.w	r1, #0
 8005f80:	bf14      	ite	ne
 8005f82:	2340      	movne	r3, #64	@ 0x40
 8005f84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005f88:	2000      	movs	r0, #0
 8005f8a:	6031      	str	r1, [r6, #0]
 8005f8c:	602b      	str	r3, [r5, #0]
 8005f8e:	b016      	add	sp, #88	@ 0x58
 8005f90:	bd70      	pop	{r4, r5, r6, pc}
 8005f92:	466a      	mov	r2, sp
 8005f94:	f000 f8ae 	bl	80060f4 <_fstat_r>
 8005f98:	2800      	cmp	r0, #0
 8005f9a:	dbec      	blt.n	8005f76 <__swhatbuf_r+0x12>
 8005f9c:	9901      	ldr	r1, [sp, #4]
 8005f9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005fa2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005fa6:	4259      	negs	r1, r3
 8005fa8:	4159      	adcs	r1, r3
 8005faa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005fae:	e7eb      	b.n	8005f88 <__swhatbuf_r+0x24>

08005fb0 <__smakebuf_r>:
 8005fb0:	898b      	ldrh	r3, [r1, #12]
 8005fb2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fb4:	079d      	lsls	r5, r3, #30
 8005fb6:	4606      	mov	r6, r0
 8005fb8:	460c      	mov	r4, r1
 8005fba:	d507      	bpl.n	8005fcc <__smakebuf_r+0x1c>
 8005fbc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005fc0:	6023      	str	r3, [r4, #0]
 8005fc2:	6123      	str	r3, [r4, #16]
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	6163      	str	r3, [r4, #20]
 8005fc8:	b003      	add	sp, #12
 8005fca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fcc:	ab01      	add	r3, sp, #4
 8005fce:	466a      	mov	r2, sp
 8005fd0:	f7ff ffc8 	bl	8005f64 <__swhatbuf_r>
 8005fd4:	9f00      	ldr	r7, [sp, #0]
 8005fd6:	4605      	mov	r5, r0
 8005fd8:	4639      	mov	r1, r7
 8005fda:	4630      	mov	r0, r6
 8005fdc:	f7ff fc26 	bl	800582c <_malloc_r>
 8005fe0:	b948      	cbnz	r0, 8005ff6 <__smakebuf_r+0x46>
 8005fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fe6:	059a      	lsls	r2, r3, #22
 8005fe8:	d4ee      	bmi.n	8005fc8 <__smakebuf_r+0x18>
 8005fea:	f023 0303 	bic.w	r3, r3, #3
 8005fee:	f043 0302 	orr.w	r3, r3, #2
 8005ff2:	81a3      	strh	r3, [r4, #12]
 8005ff4:	e7e2      	b.n	8005fbc <__smakebuf_r+0xc>
 8005ff6:	89a3      	ldrh	r3, [r4, #12]
 8005ff8:	6020      	str	r0, [r4, #0]
 8005ffa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005ffe:	81a3      	strh	r3, [r4, #12]
 8006000:	9b01      	ldr	r3, [sp, #4]
 8006002:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006006:	b15b      	cbz	r3, 8006020 <__smakebuf_r+0x70>
 8006008:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800600c:	4630      	mov	r0, r6
 800600e:	f000 f80b 	bl	8006028 <_isatty_r>
 8006012:	b128      	cbz	r0, 8006020 <__smakebuf_r+0x70>
 8006014:	89a3      	ldrh	r3, [r4, #12]
 8006016:	f023 0303 	bic.w	r3, r3, #3
 800601a:	f043 0301 	orr.w	r3, r3, #1
 800601e:	81a3      	strh	r3, [r4, #12]
 8006020:	89a3      	ldrh	r3, [r4, #12]
 8006022:	431d      	orrs	r5, r3
 8006024:	81a5      	strh	r5, [r4, #12]
 8006026:	e7cf      	b.n	8005fc8 <__smakebuf_r+0x18>

08006028 <_isatty_r>:
 8006028:	b538      	push	{r3, r4, r5, lr}
 800602a:	4d06      	ldr	r5, [pc, #24]	@ (8006044 <_isatty_r+0x1c>)
 800602c:	2300      	movs	r3, #0
 800602e:	4604      	mov	r4, r0
 8006030:	4608      	mov	r0, r1
 8006032:	602b      	str	r3, [r5, #0]
 8006034:	f7fa fe07 	bl	8000c46 <_isatty>
 8006038:	1c43      	adds	r3, r0, #1
 800603a:	d102      	bne.n	8006042 <_isatty_r+0x1a>
 800603c:	682b      	ldr	r3, [r5, #0]
 800603e:	b103      	cbz	r3, 8006042 <_isatty_r+0x1a>
 8006040:	6023      	str	r3, [r4, #0]
 8006042:	bd38      	pop	{r3, r4, r5, pc}
 8006044:	20004bc4 	.word	0x20004bc4

08006048 <_lseek_r>:
 8006048:	b538      	push	{r3, r4, r5, lr}
 800604a:	4d07      	ldr	r5, [pc, #28]	@ (8006068 <_lseek_r+0x20>)
 800604c:	4604      	mov	r4, r0
 800604e:	4608      	mov	r0, r1
 8006050:	4611      	mov	r1, r2
 8006052:	2200      	movs	r2, #0
 8006054:	602a      	str	r2, [r5, #0]
 8006056:	461a      	mov	r2, r3
 8006058:	f7fa fe00 	bl	8000c5c <_lseek>
 800605c:	1c43      	adds	r3, r0, #1
 800605e:	d102      	bne.n	8006066 <_lseek_r+0x1e>
 8006060:	682b      	ldr	r3, [r5, #0]
 8006062:	b103      	cbz	r3, 8006066 <_lseek_r+0x1e>
 8006064:	6023      	str	r3, [r4, #0]
 8006066:	bd38      	pop	{r3, r4, r5, pc}
 8006068:	20004bc4 	.word	0x20004bc4

0800606c <_read_r>:
 800606c:	b538      	push	{r3, r4, r5, lr}
 800606e:	4d07      	ldr	r5, [pc, #28]	@ (800608c <_read_r+0x20>)
 8006070:	4604      	mov	r4, r0
 8006072:	4608      	mov	r0, r1
 8006074:	4611      	mov	r1, r2
 8006076:	2200      	movs	r2, #0
 8006078:	602a      	str	r2, [r5, #0]
 800607a:	461a      	mov	r2, r3
 800607c:	f7fa fd8e 	bl	8000b9c <_read>
 8006080:	1c43      	adds	r3, r0, #1
 8006082:	d102      	bne.n	800608a <_read_r+0x1e>
 8006084:	682b      	ldr	r3, [r5, #0]
 8006086:	b103      	cbz	r3, 800608a <_read_r+0x1e>
 8006088:	6023      	str	r3, [r4, #0]
 800608a:	bd38      	pop	{r3, r4, r5, pc}
 800608c:	20004bc4 	.word	0x20004bc4

08006090 <_sbrk_r>:
 8006090:	b538      	push	{r3, r4, r5, lr}
 8006092:	4d06      	ldr	r5, [pc, #24]	@ (80060ac <_sbrk_r+0x1c>)
 8006094:	2300      	movs	r3, #0
 8006096:	4604      	mov	r4, r0
 8006098:	4608      	mov	r0, r1
 800609a:	602b      	str	r3, [r5, #0]
 800609c:	f7fa fdec 	bl	8000c78 <_sbrk>
 80060a0:	1c43      	adds	r3, r0, #1
 80060a2:	d102      	bne.n	80060aa <_sbrk_r+0x1a>
 80060a4:	682b      	ldr	r3, [r5, #0]
 80060a6:	b103      	cbz	r3, 80060aa <_sbrk_r+0x1a>
 80060a8:	6023      	str	r3, [r4, #0]
 80060aa:	bd38      	pop	{r3, r4, r5, pc}
 80060ac:	20004bc4 	.word	0x20004bc4

080060b0 <_write_r>:
 80060b0:	b538      	push	{r3, r4, r5, lr}
 80060b2:	4d07      	ldr	r5, [pc, #28]	@ (80060d0 <_write_r+0x20>)
 80060b4:	4604      	mov	r4, r0
 80060b6:	4608      	mov	r0, r1
 80060b8:	4611      	mov	r1, r2
 80060ba:	2200      	movs	r2, #0
 80060bc:	602a      	str	r2, [r5, #0]
 80060be:	461a      	mov	r2, r3
 80060c0:	f7fa fd89 	bl	8000bd6 <_write>
 80060c4:	1c43      	adds	r3, r0, #1
 80060c6:	d102      	bne.n	80060ce <_write_r+0x1e>
 80060c8:	682b      	ldr	r3, [r5, #0]
 80060ca:	b103      	cbz	r3, 80060ce <_write_r+0x1e>
 80060cc:	6023      	str	r3, [r4, #0]
 80060ce:	bd38      	pop	{r3, r4, r5, pc}
 80060d0:	20004bc4 	.word	0x20004bc4

080060d4 <_close_r>:
 80060d4:	b538      	push	{r3, r4, r5, lr}
 80060d6:	4d06      	ldr	r5, [pc, #24]	@ (80060f0 <_close_r+0x1c>)
 80060d8:	2300      	movs	r3, #0
 80060da:	4604      	mov	r4, r0
 80060dc:	4608      	mov	r0, r1
 80060de:	602b      	str	r3, [r5, #0]
 80060e0:	f7fa fd95 	bl	8000c0e <_close>
 80060e4:	1c43      	adds	r3, r0, #1
 80060e6:	d102      	bne.n	80060ee <_close_r+0x1a>
 80060e8:	682b      	ldr	r3, [r5, #0]
 80060ea:	b103      	cbz	r3, 80060ee <_close_r+0x1a>
 80060ec:	6023      	str	r3, [r4, #0]
 80060ee:	bd38      	pop	{r3, r4, r5, pc}
 80060f0:	20004bc4 	.word	0x20004bc4

080060f4 <_fstat_r>:
 80060f4:	b538      	push	{r3, r4, r5, lr}
 80060f6:	4d07      	ldr	r5, [pc, #28]	@ (8006114 <_fstat_r+0x20>)
 80060f8:	2300      	movs	r3, #0
 80060fa:	4604      	mov	r4, r0
 80060fc:	4608      	mov	r0, r1
 80060fe:	4611      	mov	r1, r2
 8006100:	602b      	str	r3, [r5, #0]
 8006102:	f7fa fd90 	bl	8000c26 <_fstat>
 8006106:	1c43      	adds	r3, r0, #1
 8006108:	d102      	bne.n	8006110 <_fstat_r+0x1c>
 800610a:	682b      	ldr	r3, [r5, #0]
 800610c:	b103      	cbz	r3, 8006110 <_fstat_r+0x1c>
 800610e:	6023      	str	r3, [r4, #0]
 8006110:	bd38      	pop	{r3, r4, r5, pc}
 8006112:	bf00      	nop
 8006114:	20004bc4 	.word	0x20004bc4

08006118 <_free_r>:
 8006118:	b538      	push	{r3, r4, r5, lr}
 800611a:	4605      	mov	r5, r0
 800611c:	2900      	cmp	r1, #0
 800611e:	d041      	beq.n	80061a4 <_free_r+0x8c>
 8006120:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006124:	1f0c      	subs	r4, r1, #4
 8006126:	2b00      	cmp	r3, #0
 8006128:	bfb8      	it	lt
 800612a:	18e4      	addlt	r4, r4, r3
 800612c:	f7ff fe36 	bl	8005d9c <__malloc_lock>
 8006130:	4a1d      	ldr	r2, [pc, #116]	@ (80061a8 <_free_r+0x90>)
 8006132:	6813      	ldr	r3, [r2, #0]
 8006134:	b933      	cbnz	r3, 8006144 <_free_r+0x2c>
 8006136:	6063      	str	r3, [r4, #4]
 8006138:	6014      	str	r4, [r2, #0]
 800613a:	4628      	mov	r0, r5
 800613c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006140:	f7ff be32 	b.w	8005da8 <__malloc_unlock>
 8006144:	42a3      	cmp	r3, r4
 8006146:	d908      	bls.n	800615a <_free_r+0x42>
 8006148:	6820      	ldr	r0, [r4, #0]
 800614a:	1821      	adds	r1, r4, r0
 800614c:	428b      	cmp	r3, r1
 800614e:	bf01      	itttt	eq
 8006150:	6819      	ldreq	r1, [r3, #0]
 8006152:	685b      	ldreq	r3, [r3, #4]
 8006154:	1809      	addeq	r1, r1, r0
 8006156:	6021      	streq	r1, [r4, #0]
 8006158:	e7ed      	b.n	8006136 <_free_r+0x1e>
 800615a:	461a      	mov	r2, r3
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	b10b      	cbz	r3, 8006164 <_free_r+0x4c>
 8006160:	42a3      	cmp	r3, r4
 8006162:	d9fa      	bls.n	800615a <_free_r+0x42>
 8006164:	6811      	ldr	r1, [r2, #0]
 8006166:	1850      	adds	r0, r2, r1
 8006168:	42a0      	cmp	r0, r4
 800616a:	d10b      	bne.n	8006184 <_free_r+0x6c>
 800616c:	6820      	ldr	r0, [r4, #0]
 800616e:	4401      	add	r1, r0
 8006170:	1850      	adds	r0, r2, r1
 8006172:	4283      	cmp	r3, r0
 8006174:	6011      	str	r1, [r2, #0]
 8006176:	d1e0      	bne.n	800613a <_free_r+0x22>
 8006178:	6818      	ldr	r0, [r3, #0]
 800617a:	685b      	ldr	r3, [r3, #4]
 800617c:	6053      	str	r3, [r2, #4]
 800617e:	4408      	add	r0, r1
 8006180:	6010      	str	r0, [r2, #0]
 8006182:	e7da      	b.n	800613a <_free_r+0x22>
 8006184:	d902      	bls.n	800618c <_free_r+0x74>
 8006186:	230c      	movs	r3, #12
 8006188:	602b      	str	r3, [r5, #0]
 800618a:	e7d6      	b.n	800613a <_free_r+0x22>
 800618c:	6820      	ldr	r0, [r4, #0]
 800618e:	1821      	adds	r1, r4, r0
 8006190:	428b      	cmp	r3, r1
 8006192:	bf04      	itt	eq
 8006194:	6819      	ldreq	r1, [r3, #0]
 8006196:	685b      	ldreq	r3, [r3, #4]
 8006198:	6063      	str	r3, [r4, #4]
 800619a:	bf04      	itt	eq
 800619c:	1809      	addeq	r1, r1, r0
 800619e:	6021      	streq	r1, [r4, #0]
 80061a0:	6054      	str	r4, [r2, #4]
 80061a2:	e7ca      	b.n	800613a <_free_r+0x22>
 80061a4:	bd38      	pop	{r3, r4, r5, pc}
 80061a6:	bf00      	nop
 80061a8:	20004bc0 	.word	0x20004bc0

080061ac <_init>:
 80061ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ae:	bf00      	nop
 80061b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061b2:	bc08      	pop	{r3}
 80061b4:	469e      	mov	lr, r3
 80061b6:	4770      	bx	lr

080061b8 <_fini>:
 80061b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80061ba:	bf00      	nop
 80061bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80061be:	bc08      	pop	{r3}
 80061c0:	469e      	mov	lr, r3
 80061c2:	4770      	bx	lr
