;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-20
	MOV -1, <-20
	CMP #-0, 20
	ADD #270, <0
	ADD #270, <0
	ADD 100, 9
	MOV -125, -100
	ADD #12, @206
	ADD 100, 9
	DAT #0, #-202
	MOV 12, @612
	SPL <-187, 119
	SPL <-187, 119
	JMP 12, #612
	JMP 12, #612
	JMP <121, 106
	MOV -7, <-20
	MOV -7, <-20
	SPL <0, 390
	CMP -207, <-120
	SLT #12, @206
	SPL -700, -601
	JMP 12, #612
	MOV -1, <-26
	ADD 270, 60
	ADD 100, 39
	CMP @-7, @-2
	MOV -1, <-26
	SUB @127, 106
	SPL 0, <2
	SPL 0, <2
	SPL 0, <2
	SPL 0, <2
	SLT #12, @206
	DAT #-125, #-100
	SLT 270, 60
	CMP @0, @2
	SLT #12, @206
	SLT #12, @206
	DAT #0, #-202
	DAT #0, #-202
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	SPL 0, -202
	MOV -7, <-20
	MOV -1, <-26
	MOV -7, <-20
