`timescale 1ns / 1ps

module hot_binary(
input wire [7:0]in,
output wire [2:0]out);

assign out[0] = in[1] | in[3];
assign out[1] = in[2] | in[3];

endmodule
