// Seed: 684873392
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    input tri1 id_6,
    input supply1 id_7
    , id_11,
    output uwire id_8,
    output uwire id_9
);
  assign id_11 = id_7;
endmodule
module module_1 #(
    parameter id_7 = 32'd21
) (
    output wire id_0,
    input wor id_1,
    input uwire id_2,
    output supply1 id_3,
    output wand id_4,
    input wor id_5,
    input uwire id_6,
    input supply0 _id_7,
    input wire id_8,
    input wand id_9,
    input supply0 id_10,
    input tri0 id_11,
    output uwire id_12,
    output tri id_13,
    output supply1 id_14,
    input tri0 id_15,
    input supply0 id_16
    , id_28,
    input uwire id_17,
    input supply0 id_18,
    output tri id_19,
    output supply1 id_20,
    input tri id_21
    , id_29,
    input supply1 id_22,
    input uwire id_23,
    output wand id_24,
    output tri0 id_25,
    output tri0 id_26
);
  assign id_28[-1!=id_7] = id_2;
  assign id_20 = id_28 !== id_11;
  logic id_30;
  wire [-1 : 1 'b0] id_31;
  module_0 modCall_1 (
      id_5,
      id_15,
      id_2,
      id_22,
      id_22,
      id_6,
      id_16,
      id_8,
      id_24,
      id_24
  );
  assign modCall_1.id_6 = 0;
  assign id_13 = -1;
endmodule
