digraph "0_linux_6caabe7f197d3466d238f70915d65301f1716626@array" {
"1000106" [label="(MethodParameterIn,struct net_device *slave[2])"];
"1000230" [label="(Call,hsr_add_port(hsr, slave[0], HSR_PT_SLAVE_A))"];
"1000228" [label="(Call,res = hsr_add_port(hsr, slave[0], HSR_PT_SLAVE_A))"];
"1000270" [label="(Return,return res;)"];
"1000241" [label="(Call,hsr_add_port(hsr, slave[1], HSR_PT_SLAVE_B))"];
"1000239" [label="(Call,res = hsr_add_port(hsr, slave[1], HSR_PT_SLAVE_B))"];
"1000242" [label="(Identifier,hsr)"];
"1000243" [label="(Call,slave[1])"];
"1000221" [label="(Call,res = register_netdevice(hsr_dev))"];
"1000246" [label="(Identifier,HSR_PT_SLAVE_B)"];
"1000232" [label="(Call,slave[0])"];
"1000212" [label="(Call,res = hsr_add_port(hsr, hsr_dev, HSR_PT_MASTER))"];
"1000270" [label="(Return,return res;)"];
"1000248" [label="(Identifier,res)"];
"1000109" [label="(Block,)"];
"1000271" [label="(Identifier,res)"];
"1000214" [label="(Call,hsr_add_port(hsr, hsr_dev, HSR_PT_MASTER))"];
"1000230" [label="(Call,hsr_add_port(hsr, slave[0], HSR_PT_SLAVE_A))"];
"1000237" [label="(Identifier,res)"];
"1000229" [label="(Identifier,res)"];
"1000240" [label="(Identifier,res)"];
"1000235" [label="(Identifier,HSR_PT_SLAVE_A)"];
"1000106" [label="(MethodParameterIn,struct net_device *slave[2])"];
"1000228" [label="(Call,res = hsr_add_port(hsr, slave[0], HSR_PT_SLAVE_A))"];
"1000241" [label="(Call,hsr_add_port(hsr, slave[1], HSR_PT_SLAVE_B))"];
"1000272" [label="(MethodReturn,int)"];
"1000231" [label="(Identifier,hsr)"];
"1000239" [label="(Call,res = hsr_add_port(hsr, slave[1], HSR_PT_SLAVE_B))"];
"1000106" -> "1000104"  [label="AST: "];
"1000106" -> "1000272"  [label="DDG: slave"];
"1000106" -> "1000230"  [label="DDG: slave"];
"1000106" -> "1000241"  [label="DDG: slave"];
"1000230" -> "1000228"  [label="AST: "];
"1000230" -> "1000235"  [label="CFG: "];
"1000231" -> "1000230"  [label="AST: "];
"1000232" -> "1000230"  [label="AST: "];
"1000235" -> "1000230"  [label="AST: "];
"1000228" -> "1000230"  [label="CFG: "];
"1000230" -> "1000272"  [label="DDG: HSR_PT_SLAVE_A"];
"1000230" -> "1000272"  [label="DDG: hsr"];
"1000230" -> "1000272"  [label="DDG: slave[0]"];
"1000230" -> "1000228"  [label="DDG: hsr"];
"1000230" -> "1000228"  [label="DDG: slave[0]"];
"1000230" -> "1000228"  [label="DDG: HSR_PT_SLAVE_A"];
"1000214" -> "1000230"  [label="DDG: hsr"];
"1000230" -> "1000241"  [label="DDG: hsr"];
"1000228" -> "1000109"  [label="AST: "];
"1000229" -> "1000228"  [label="AST: "];
"1000237" -> "1000228"  [label="CFG: "];
"1000228" -> "1000272"  [label="DDG: res"];
"1000228" -> "1000272"  [label="DDG: hsr_add_port(hsr, slave[0], HSR_PT_SLAVE_A)"];
"1000228" -> "1000270"  [label="DDG: res"];
"1000270" -> "1000109"  [label="AST: "];
"1000270" -> "1000271"  [label="CFG: "];
"1000271" -> "1000270"  [label="AST: "];
"1000272" -> "1000270"  [label="CFG: "];
"1000270" -> "1000272"  [label="DDG: <RET>"];
"1000271" -> "1000270"  [label="DDG: res"];
"1000239" -> "1000270"  [label="DDG: res"];
"1000221" -> "1000270"  [label="DDG: res"];
"1000212" -> "1000270"  [label="DDG: res"];
"1000241" -> "1000239"  [label="AST: "];
"1000241" -> "1000246"  [label="CFG: "];
"1000242" -> "1000241"  [label="AST: "];
"1000243" -> "1000241"  [label="AST: "];
"1000246" -> "1000241"  [label="AST: "];
"1000239" -> "1000241"  [label="CFG: "];
"1000241" -> "1000272"  [label="DDG: hsr"];
"1000241" -> "1000272"  [label="DDG: HSR_PT_SLAVE_B"];
"1000241" -> "1000272"  [label="DDG: slave[1]"];
"1000241" -> "1000239"  [label="DDG: hsr"];
"1000241" -> "1000239"  [label="DDG: slave[1]"];
"1000241" -> "1000239"  [label="DDG: HSR_PT_SLAVE_B"];
"1000239" -> "1000109"  [label="AST: "];
"1000240" -> "1000239"  [label="AST: "];
"1000248" -> "1000239"  [label="CFG: "];
"1000239" -> "1000272"  [label="DDG: res"];
"1000239" -> "1000272"  [label="DDG: hsr_add_port(hsr, slave[1], HSR_PT_SLAVE_B)"];
}
