
---------- Begin Simulation Statistics ----------
final_tick                                 5263931000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 165425                       # Simulator instruction rate (inst/s)
host_mem_usage                                 879276                       # Number of bytes of host memory used
host_op_rate                                   184776                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    49.27                       # Real time elapsed on the host
host_tick_rate                              106843159                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8150103                       # Number of instructions simulated
sim_ops                                       9103510                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005264                       # Number of seconds simulated
sim_ticks                                  5263931000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.658116                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  896189                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               917680                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 10                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             67038                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1618400                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              28530                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           31135                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2605                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2156322                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  207755                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5147                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4369962                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4338537                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             61951                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1868928                       # Number of branches committed
system.cpu.commit.bw_lim_events                367731                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             116                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          809586                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              8164178                       # Number of instructions committed
system.cpu.commit.committedOps                9117585                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      9262176                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.984389                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.937444                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      6040714     65.22%     65.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1349339     14.57%     79.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       718933      7.76%     87.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       297974      3.22%     90.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       172592      1.86%     92.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       154918      1.67%     94.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        90173      0.97%     95.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        69802      0.75%     96.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       367731      3.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      9262176                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               194519                       # Number of function calls committed.
system.cpu.commit.int_insts                   8057694                       # Number of committed integer instructions.
system.cpu.commit.loads                       1397081                       # Number of loads committed
system.cpu.commit.membars                          92                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           13      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6838899     75.01%     75.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           25663      0.28%     75.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             9435      0.10%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              39      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              51      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              52      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           3259      0.04%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1397081     15.32%     90.75% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         843093      9.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9117585                       # Class of committed instruction
system.cpu.commit.refs                        2240174                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     84554                       # Number of committed Vector instructions.
system.cpu.committedInsts                     8150103                       # Number of Instructions Simulated
system.cpu.committedOps                       9103510                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.291748                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.291748                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                365819                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  5121                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               886965                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10289011                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  6848901                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2092990                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  62298                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 18487                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 26846                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2156322                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1652764                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2373107                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 42243                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        9423881                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   37                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  134770                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.204820                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            6956204                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1132474                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.895136                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9396854                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.113287                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.347986                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7227702     76.92%     76.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   223455      2.38%     79.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   261408      2.78%     82.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   268360      2.86%     84.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   317814      3.38%     88.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   172703      1.84%     90.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   279390      2.97%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    69242      0.74%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   576780      6.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9396854                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         1131022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                65302                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1948087                       # Number of branches executed
system.cpu.iew.exec_nop                         17901                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.912682                       # Inst execution rate
system.cpu.iew.exec_refs                      2369916                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     870989                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   87499                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1533132                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                149                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             23923                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               889438                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             9927763                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1498927                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             82761                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9608603                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    298                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 49901                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  62298                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 50360                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            16113                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         6217                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       136051                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        46345                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            211                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        37308                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27994                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9699526                       # num instructions consuming a value
system.cpu.iew.wb_count                       9555095                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.532400                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5164026                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.907600                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9567288                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 11182892                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6968496                       # number of integer regfile writes
system.cpu.ipc                               0.774145                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.774145                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7253448     74.84%     74.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                26187      0.27%     75.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11170      0.12%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   45      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   55      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   56      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     75.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                3305      0.03%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1519237     15.68%     90.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              877847      9.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9691364                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       73711                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007606                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   26472     35.91%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     35.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     966      1.31%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     37.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     37.23% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15843     21.49%     58.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 30427     41.28%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9666127                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           28669690                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      9469099                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10625272                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    9909713                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9691364                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 149                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          806351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2713                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             33                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       584935                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9396854                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.031341                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.663652                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5883464     62.61%     62.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              928300      9.88%     72.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              901056      9.59%     82.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              686666      7.31%     89.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              486202      5.17%     94.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              240571      2.56%     97.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              175531      1.87%     98.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               60407      0.64%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               34657      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9396854                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.920543                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  98934                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             186316                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        85996                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             91144                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             17942                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            35563                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1533132                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              889438                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6327342                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    369                       # number of misc regfile writes
system.cpu.numCycles                         10527876                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  146532                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              10715582                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   3655                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  6878810                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2543                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   466                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              16868075                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10179926                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12050587                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2086496                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 185069                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  62298                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                198032                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1335005                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         11862927                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          24686                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1199                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     78549                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            153                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            85156                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     18819042                       # The number of ROB reads
system.cpu.rob.rob_writes                    19989993                       # The number of ROB writes
system.cpu.timesIdled                          215031                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    83246                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    3461                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    23                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       271145                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       543379                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4389                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9440                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9440                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4389                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1324                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       885056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  885056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15153                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15153    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15153                       # Request fanout histogram
system.membus.reqLayer0.occupancy            18626500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           73302250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            261153                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12272                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       257846                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1028                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9744                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9744                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        257911                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3243                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1336                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1336                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       773667                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        41945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                815612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     33008384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      1616576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               34624960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           272235                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000029                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005421                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 272227    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             272235                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          541807500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20216863                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         386873483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               255078                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1990                       # number of demand (read+write) hits
system.l2.demand_hits::total                   257068                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              255078                       # number of overall hits
system.l2.overall_hits::.cpu.data                1990                       # number of overall hits
system.l2.overall_hits::total                  257068                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2833                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              10997                       # number of demand (read+write) misses
system.l2.demand_misses::total                  13830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2833                       # number of overall misses
system.l2.overall_misses::.cpu.data             10997                       # number of overall misses
system.l2.overall_misses::total                 13830                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    223014500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    884327500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1107342000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    223014500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    884327500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1107342000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           257911                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12987                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               270898                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          257911                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12987                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              270898                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010984                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.846770                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.051052                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010984                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.846770                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.051052                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78720.261207                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80415.340547                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80068.112798                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78720.261207                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80415.340547                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80068.112798                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          2833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         10997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             13830                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        10997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13830                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    194694500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    774357001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    969051501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    194694500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    774357001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    969051501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010984                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.846770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.051052                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010984                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.846770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.051052                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68723.791034                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70415.295171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70068.799783                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68723.791034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70415.295171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70068.799783                       # average overall mshr miss latency
system.l2.replacements                              1                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        12272                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12272                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        12272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12272                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       257839                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           257839                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       257839                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       257839                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               304                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   304                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            9440                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9440                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    750540500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     750540500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          9744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9744                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.968801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.968801                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79506.408898                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79506.408898                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         9440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9440                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    656140001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    656140001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.968801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.968801                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69506.356038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69506.356038                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         255078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             255078                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    223014500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    223014500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       257911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         257911                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010984                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78720.261207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78720.261207                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2833                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    194694500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    194694500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010984                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010984                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68723.791034                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68723.791034                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1686                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1557                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    133787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    133787000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3243                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.480111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.480111                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85926.140013                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85926.140013                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1557                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    118217000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    118217000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.480111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.480111                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75926.140013                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75926.140013                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data            12                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                12                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data         1324                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1324                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data         1336                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1336                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.991018                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.991018                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data         1324                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1324                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     25219500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25219500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.991018                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.991018                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19047.960725                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19047.960725                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  6683.968795                       # Cycle average of tags in use
system.l2.tags.total_refs                      542046                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     35.880453                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     455.091562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1501.206176                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4727.671057                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.013888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.045813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.144277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.203979                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         15094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          669                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3842                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10415                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.460632                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4362075                       # Number of tag accesses
system.l2.tags.data_accesses                  4362075                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         181248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         703808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             885056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       181248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        181248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            2832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           10997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13829                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          34432062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         133703880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             168135943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     34432062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34432062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         34432062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        133703880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            168135943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      2832.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     10997.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000669500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               28758                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13829                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13829                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               854                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               750                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               891                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               660                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    140757000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   69145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               400050750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10178.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28928.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    10129                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13829                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9980                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    239.234388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   157.244356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.444945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1328     35.90%     35.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1184     32.01%     67.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          425     11.49%     79.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          212      5.73%     85.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          163      4.41%     89.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          104      2.81%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           70      1.89%     94.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           68      1.84%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          145      3.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3699                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 885056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  885056                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       168.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    168.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5263854000                       # Total gap between requests
system.mem_ctrls.avgGap                     380638.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       181248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       703808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 34432062.274372518063                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 133703880.237031966448                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         2832                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        10997                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     78111500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    321939250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27581.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29275.19                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    73.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             12623520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6705765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            48387780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     415496640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1663544430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        620470080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2767228215                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.696141                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1598023750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    175760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   3490147250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             13794480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              7331940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            50351280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     415496640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1446966090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        802851840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2736792270                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        519.914161                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2074157500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    175760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3014013500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1387572                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1387572                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1387572                       # number of overall hits
system.cpu.icache.overall_hits::total         1387572                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       265190                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         265190                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       265190                       # number of overall misses
system.cpu.icache.overall_misses::total        265190                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3817229993                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3817229993                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3817229993                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3817229993                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1652762                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1652762                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1652762                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1652762                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.160453                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.160453                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.160453                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.160453                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14394.321026                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14394.321026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14394.321026                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14394.321026                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2105                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                65                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.384615                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       257846                       # number of writebacks
system.cpu.icache.writebacks::total            257846                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         7279                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7279                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         7279                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7279                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       257911                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       257911                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       257911                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       257911                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3456598495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3456598495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3456598495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3456598495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.156048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.156048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.156048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.156048                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13402.291856                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13402.291856                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13402.291856                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13402.291856                       # average overall mshr miss latency
system.cpu.icache.replacements                 257846                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1387572                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1387572                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       265190                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        265190                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3817229993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3817229993                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1652762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1652762                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.160453                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.160453                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14394.321026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14394.321026                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         7279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7279                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       257911                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       257911                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3456598495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3456598495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.156048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.156048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13402.291856                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13402.291856                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.965945                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1645482                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            257910                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              6.380063                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.965945                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999468                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3563434                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3563434                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2234553                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2234553                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2235079                       # number of overall hits
system.cpu.dcache.overall_hits::total         2235079                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        86604                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          86604                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        86609                       # number of overall misses
system.cpu.dcache.overall_misses::total         86609                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5621557214                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5621557214                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5621557214                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5621557214                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2321157                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2321157                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2321688                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2321688                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.037311                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.037311                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.037304                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.037304                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64911.057388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64911.057388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64907.310026                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64907.310026                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        46764                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          843                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1171                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.935098                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   140.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        12272                       # number of writebacks
system.cpu.dcache.writebacks::total             12272                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        72286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        72286                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        72286                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        72286                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14318                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14321                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14321                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    966493426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    966493426                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    966790926                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    966790926                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006168                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006168                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006168                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006168                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67501.985333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67501.985333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67508.618532                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67508.618532                       # average overall mshr miss latency
system.cpu.dcache.replacements                  13299                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1470444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1470444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         7557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          7557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    344892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    344892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1478001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1478001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005113                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45638.745534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45638.745534                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         4319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4319                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3238                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    156412500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    156412500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48305.281038                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48305.281038                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       764109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         764109                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        78308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        78308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5252896769                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5252896769                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       842417                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.092956                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.092956                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67079.950567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67079.950567                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        67967                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        67967                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10341                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    787051481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    787051481                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012275                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76109.803791                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76109.803791                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          526                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           526                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            5                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          531                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          531                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.009416                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.009416                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       297500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005650                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005650                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 99166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          739                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     23768445                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     23768445                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          739                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32162.983762                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32162.983762                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          739                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     23029445                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     23029445                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31162.983762                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31162.983762                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          108                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          108                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       193000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       193000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027027                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 64333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 64333.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        90500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        90500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.018018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.018018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        45250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           92                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           998.824212                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2249602                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14323                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.062208                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   998.824212                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.975414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975414                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          513                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4658105                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4658105                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   5263931000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   5263931000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
